<annotationInfo>
<annotationInfo>
<item  id="5" filename="./math_functions.h" linenumber="19" name="tmp_511" contextFuncName="calculate" moduleName="calculate.2" rtlName="tmp_511_fu_10957_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="6" filename="./math_functions.h" linenumber="19" name="zext_ln19" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_fu_10965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="7" filename="./math_functions.h" linenumber="19" name="tmp_512" contextFuncName="calculate" moduleName="calculate.2" rtlName="tmp_512_fu_10969_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="8" filename="./math_functions.h" linenumber="19" name="zext_ln19_1" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_1_fu_10977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="9" filename="./math_functions.h" linenumber="19" name="add_ln19" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_fu_10981_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="10" filename="./math_functions.h" linenumber="19" name="zext_ln19_2" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_2_fu_10987_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="12" filename="./math_functions.h" linenumber="19" name="or_ln19" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_fu_10992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="13" filename="./math_functions.h" linenumber="19" name="zext_ln19_3" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_3_fu_10998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="15" filename="./math_functions.h" linenumber="19" name="or_ln19_1" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_1_fu_11003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="16" filename="./math_functions.h" linenumber="19" name="zext_ln19_4" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_4_fu_11008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="18" filename="./math_functions.h" linenumber="19" name="or_ln19_2" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_2_fu_11013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="19" filename="./math_functions.h" linenumber="19" name="zext_ln19_5" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_5_fu_11018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="21" filename="./math_functions.h" linenumber="19" name="or_ln19_3" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_3_fu_11023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="22" filename="./math_functions.h" linenumber="19" name="zext_ln19_6" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_6_fu_11028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="24" filename="./math_functions.h" linenumber="19" name="or_ln19_4" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_4_fu_11033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="25" filename="./math_functions.h" linenumber="19" name="zext_ln19_7" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_7_fu_11038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="27" filename="./math_functions.h" linenumber="19" name="or_ln19_5" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_5_fu_11043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="28" filename="./math_functions.h" linenumber="19" name="zext_ln19_8" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_8_fu_11048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="30" filename="./math_functions.h" linenumber="19" name="or_ln19_6" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_6_fu_11053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="31" filename="./math_functions.h" linenumber="19" name="zext_ln19_9" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_9_fu_11058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="33" filename="./math_functions.h" linenumber="19" name="or_ln19_7" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_7_fu_11063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="34" filename="./math_functions.h" linenumber="19" name="zext_ln19_10" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_10_fu_11068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="36" filename="./math_functions.h" linenumber="19" name="or_ln19_8" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_8_fu_11073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="37" filename="./math_functions.h" linenumber="19" name="zext_ln19_11" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_11_fu_11078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="39" filename="./math_functions.h" linenumber="19" name="or_ln19_9" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_9_fu_11083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="40" filename="./math_functions.h" linenumber="19" name="zext_ln19_12" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_12_fu_11088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="42" filename="./math_functions.h" linenumber="19" name="or_ln19_10" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_10_fu_11093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="43" filename="./math_functions.h" linenumber="19" name="zext_ln19_13" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_13_fu_11098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="45" filename="./math_functions.h" linenumber="19" name="or_ln19_11" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_11_fu_11103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="46" filename="./math_functions.h" linenumber="19" name="zext_ln19_14" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_14_fu_11108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="48" filename="./math_functions.h" linenumber="19" name="or_ln19_12" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_12_fu_11113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="49" filename="./math_functions.h" linenumber="19" name="zext_ln19_15" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_15_fu_11118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="51" filename="./math_functions.h" linenumber="19" name="or_ln19_13" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_13_fu_11123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="52" filename="./math_functions.h" linenumber="19" name="zext_ln19_16" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_16_fu_11128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="54" filename="./math_functions.h" linenumber="19" name="or_ln19_14" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_14_fu_11133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="55" filename="./math_functions.h" linenumber="19" name="zext_ln19_17" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_17_fu_11138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="57" filename="./math_functions.h" linenumber="19" name="or_ln19_15" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_15_fu_11143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="58" filename="./math_functions.h" linenumber="19" name="zext_ln19_18" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_18_fu_11148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="60" filename="./math_functions.h" linenumber="19" name="or_ln19_16" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_16_fu_11153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="61" filename="./math_functions.h" linenumber="19" name="zext_ln19_19" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_19_fu_11158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="63" filename="./math_functions.h" linenumber="19" name="or_ln19_17" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_17_fu_11163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="64" filename="./math_functions.h" linenumber="19" name="zext_ln19_20" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_20_fu_11168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="66" filename="./math_functions.h" linenumber="19" name="or_ln19_18" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_18_fu_11173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="67" filename="./math_functions.h" linenumber="19" name="zext_ln19_21" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_21_fu_11178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="69" filename="./math_functions.h" linenumber="19" name="or_ln19_19" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_19_fu_11183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="70" filename="./math_functions.h" linenumber="19" name="zext_ln19_22" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_22_fu_11188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="72" filename="./math_functions.h" linenumber="19" name="or_ln19_20" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_20_fu_11193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="73" filename="./math_functions.h" linenumber="19" name="zext_ln19_23" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_23_fu_11198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="75" filename="./math_functions.h" linenumber="19" name="or_ln19_21" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_21_fu_11203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="76" filename="./math_functions.h" linenumber="19" name="zext_ln19_24" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_24_fu_11208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="78" filename="./math_functions.h" linenumber="19" name="or_ln19_22" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_22_fu_11213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="79" filename="./math_functions.h" linenumber="19" name="zext_ln19_25" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_25_fu_11218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="81" filename="./math_functions.h" linenumber="19" name="or_ln19_23" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_23_fu_11223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="82" filename="./math_functions.h" linenumber="19" name="zext_ln19_26" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_26_fu_11228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="84" filename="./math_functions.h" linenumber="19" name="or_ln19_24" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_24_fu_11233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="85" filename="./math_functions.h" linenumber="19" name="zext_ln19_27" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_27_fu_11238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="87" filename="./math_functions.h" linenumber="19" name="or_ln19_25" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_25_fu_11243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="88" filename="./math_functions.h" linenumber="19" name="zext_ln19_28" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_28_fu_11248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="90" filename="./math_functions.h" linenumber="19" name="or_ln19_26" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_26_fu_11253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="91" filename="./math_functions.h" linenumber="19" name="zext_ln19_29" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_29_fu_11258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="93" filename="./math_functions.h" linenumber="19" name="or_ln19_27" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_27_fu_11263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="94" filename="./math_functions.h" linenumber="19" name="zext_ln19_30" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_30_fu_11268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="96" filename="./math_functions.h" linenumber="19" name="or_ln19_28" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_28_fu_11273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="97" filename="./math_functions.h" linenumber="19" name="zext_ln19_31" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_31_fu_11278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="99" filename="./math_functions.h" linenumber="19" name="or_ln19_29" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_29_fu_11283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="100" filename="./math_functions.h" linenumber="19" name="zext_ln19_32" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_32_fu_11288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="102" filename="./math_functions.h" linenumber="19" name="or_ln19_30" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_30_fu_11293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="103" filename="./math_functions.h" linenumber="19" name="zext_ln19_33" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_33_fu_11298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="105" filename="./math_functions.h" linenumber="19" name="or_ln19_31" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_31_fu_11303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="106" filename="./math_functions.h" linenumber="19" name="zext_ln19_34" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_34_fu_11308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="108" filename="./math_functions.h" linenumber="19" name="or_ln19_32" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_32_fu_11313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="109" filename="./math_functions.h" linenumber="19" name="zext_ln19_35" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_35_fu_11318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="111" filename="./math_functions.h" linenumber="19" name="or_ln19_33" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_33_fu_11323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="112" filename="./math_functions.h" linenumber="19" name="zext_ln19_36" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_36_fu_11328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="114" filename="./math_functions.h" linenumber="19" name="or_ln19_34" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_34_fu_11333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="115" filename="./math_functions.h" linenumber="19" name="zext_ln19_37" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_37_fu_11338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="117" filename="./math_functions.h" linenumber="19" name="or_ln19_35" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_35_fu_11343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="118" filename="./math_functions.h" linenumber="19" name="zext_ln19_38" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_38_fu_11348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="120" filename="./math_functions.h" linenumber="19" name="or_ln19_36" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_36_fu_11353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="121" filename="./math_functions.h" linenumber="19" name="zext_ln19_39" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_39_fu_11358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="123" filename="./math_functions.h" linenumber="19" name="or_ln19_37" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_37_fu_11363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="124" filename="./math_functions.h" linenumber="19" name="zext_ln19_40" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_40_fu_11368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="126" filename="./math_functions.h" linenumber="19" name="or_ln19_38" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_38_fu_11373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="127" filename="./math_functions.h" linenumber="19" name="zext_ln19_41" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_41_fu_11378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="129" filename="./math_functions.h" linenumber="19" name="or_ln19_39" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_39_fu_11383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="130" filename="./math_functions.h" linenumber="19" name="zext_ln19_42" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_42_fu_11388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="132" filename="./math_functions.h" linenumber="19" name="or_ln19_40" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_40_fu_11393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="133" filename="./math_functions.h" linenumber="19" name="zext_ln19_43" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_43_fu_11398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="135" filename="./math_functions.h" linenumber="19" name="or_ln19_41" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_41_fu_11403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="136" filename="./math_functions.h" linenumber="19" name="zext_ln19_44" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_44_fu_11408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="138" filename="./math_functions.h" linenumber="19" name="or_ln19_42" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_42_fu_11413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="139" filename="./math_functions.h" linenumber="19" name="zext_ln19_45" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_45_fu_11418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="141" filename="./math_functions.h" linenumber="19" name="or_ln19_43" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_43_fu_11423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="142" filename="./math_functions.h" linenumber="19" name="zext_ln19_46" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_46_fu_11428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="144" filename="./math_functions.h" linenumber="19" name="or_ln19_44" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_44_fu_11433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="145" filename="./math_functions.h" linenumber="19" name="zext_ln19_47" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_47_fu_11438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="147" filename="./math_functions.h" linenumber="19" name="or_ln19_45" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_45_fu_11443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="148" filename="./math_functions.h" linenumber="19" name="zext_ln19_48" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_48_fu_11448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="150" filename="./math_functions.h" linenumber="19" name="or_ln19_46" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_46_fu_11453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="151" filename="./math_functions.h" linenumber="19" name="zext_ln19_49" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_49_fu_11458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="153" filename="./math_functions.h" linenumber="19" name="or_ln19_47" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_47_fu_11463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="154" filename="./math_functions.h" linenumber="19" name="zext_ln19_50" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_50_fu_11468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="156" filename="./math_functions.h" linenumber="19" name="or_ln19_48" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_48_fu_11473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="157" filename="./math_functions.h" linenumber="19" name="zext_ln19_51" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_51_fu_11478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="159" filename="./math_functions.h" linenumber="19" name="or_ln19_49" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_49_fu_11483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="160" filename="./math_functions.h" linenumber="19" name="zext_ln19_52" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_52_fu_11488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="162" filename="./math_functions.h" linenumber="19" name="or_ln19_50" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_50_fu_11493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="163" filename="./math_functions.h" linenumber="19" name="zext_ln19_53" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_53_fu_11498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="165" filename="./math_functions.h" linenumber="19" name="or_ln19_51" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_51_fu_11503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="166" filename="./math_functions.h" linenumber="19" name="zext_ln19_54" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_54_fu_11508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="168" filename="./math_functions.h" linenumber="19" name="or_ln19_52" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_52_fu_11513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="169" filename="./math_functions.h" linenumber="19" name="zext_ln19_55" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_55_fu_11518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="171" filename="./math_functions.h" linenumber="19" name="or_ln19_53" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_53_fu_11523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="172" filename="./math_functions.h" linenumber="19" name="zext_ln19_56" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_56_fu_11528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="174" filename="./math_functions.h" linenumber="19" name="or_ln19_54" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_54_fu_11533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="175" filename="./math_functions.h" linenumber="19" name="zext_ln19_57" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_57_fu_11538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="177" filename="./math_functions.h" linenumber="19" name="or_ln19_55" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_55_fu_11543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="178" filename="./math_functions.h" linenumber="19" name="zext_ln19_58" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_58_fu_11548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="180" filename="./math_functions.h" linenumber="19" name="or_ln19_56" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_56_fu_11553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="181" filename="./math_functions.h" linenumber="19" name="zext_ln19_59" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_59_fu_11558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="183" filename="./math_functions.h" linenumber="19" name="or_ln19_57" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_57_fu_11563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="184" filename="./math_functions.h" linenumber="19" name="zext_ln19_60" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_60_fu_11568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="186" filename="./math_functions.h" linenumber="19" name="or_ln19_58" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_58_fu_11573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="187" filename="./math_functions.h" linenumber="19" name="zext_ln19_61" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_61_fu_11578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="189" filename="./math_functions.h" linenumber="19" name="or_ln19_59" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_59_fu_11583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="190" filename="./math_functions.h" linenumber="19" name="zext_ln19_62" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_62_fu_11588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="192" filename="./math_functions.h" linenumber="19" name="or_ln19_60" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_60_fu_11593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="193" filename="./math_functions.h" linenumber="19" name="zext_ln19_63" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_63_fu_11598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="195" filename="./math_functions.h" linenumber="19" name="or_ln19_61" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_61_fu_11603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="196" filename="./math_functions.h" linenumber="19" name="zext_ln19_64" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_64_fu_11608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="198" filename="./math_functions.h" linenumber="19" name="or_ln19_62" contextFuncName="calculate" moduleName="calculate.2" rtlName="or_ln19_62_fu_11613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="199" filename="./math_functions.h" linenumber="19" name="zext_ln19_65" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_65_fu_11618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="201" filename="./math_functions.h" linenumber="19" name="add_ln19_1" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_1_fu_11623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="202" filename="./math_functions.h" linenumber="19" name="zext_ln19_66" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_66_fu_11628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="204" filename="./math_functions.h" linenumber="19" name="add_ln19_2" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_2_fu_11633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="205" filename="./math_functions.h" linenumber="19" name="zext_ln19_67" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_67_fu_11638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="207" filename="./math_functions.h" linenumber="19" name="add_ln19_3" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_3_fu_11643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="208" filename="./math_functions.h" linenumber="19" name="zext_ln19_68" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_68_fu_11648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="210" filename="./math_functions.h" linenumber="19" name="add_ln19_4" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_4_fu_11653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="211" filename="./math_functions.h" linenumber="19" name="zext_ln19_69" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_69_fu_11658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="213" filename="./math_functions.h" linenumber="19" name="add_ln19_5" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_5_fu_11663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="214" filename="./math_functions.h" linenumber="19" name="zext_ln19_70" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_70_fu_11668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="216" filename="./math_functions.h" linenumber="19" name="add_ln19_6" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_6_fu_11673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="217" filename="./math_functions.h" linenumber="19" name="zext_ln19_71" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_71_fu_11678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="219" filename="./math_functions.h" linenumber="19" name="add_ln19_7" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_7_fu_11683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="220" filename="./math_functions.h" linenumber="19" name="zext_ln19_72" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_72_fu_11688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="222" filename="./math_functions.h" linenumber="19" name="add_ln19_8" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_8_fu_11693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="223" filename="./math_functions.h" linenumber="19" name="zext_ln19_73" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_73_fu_11698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="225" filename="./math_functions.h" linenumber="19" name="add_ln19_9" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_9_fu_11703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="226" filename="./math_functions.h" linenumber="19" name="zext_ln19_74" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_74_fu_11708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="228" filename="./math_functions.h" linenumber="19" name="add_ln19_10" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_10_fu_11713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="229" filename="./math_functions.h" linenumber="19" name="zext_ln19_75" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_75_fu_11718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="231" filename="./math_functions.h" linenumber="19" name="add_ln19_11" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_11_fu_11723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="232" filename="./math_functions.h" linenumber="19" name="zext_ln19_76" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_76_fu_11728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="234" filename="./math_functions.h" linenumber="19" name="add_ln19_12" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_12_fu_11733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="235" filename="./math_functions.h" linenumber="19" name="zext_ln19_77" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_77_fu_11738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="237" filename="./math_functions.h" linenumber="19" name="add_ln19_13" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_13_fu_11743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="238" filename="./math_functions.h" linenumber="19" name="zext_ln19_78" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_78_fu_11748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="240" filename="./math_functions.h" linenumber="19" name="add_ln19_14" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_14_fu_11753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="241" filename="./math_functions.h" linenumber="19" name="zext_ln19_79" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_79_fu_11758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="243" filename="./math_functions.h" linenumber="19" name="add_ln19_15" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_15_fu_11763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="244" filename="./math_functions.h" linenumber="19" name="zext_ln19_80" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_80_fu_11768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="246" filename="./math_functions.h" linenumber="19" name="add_ln19_16" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_16_fu_11773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="247" filename="./math_functions.h" linenumber="19" name="zext_ln19_81" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_81_fu_11778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="249" filename="./math_functions.h" linenumber="19" name="add_ln19_17" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_17_fu_11783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="250" filename="./math_functions.h" linenumber="19" name="zext_ln19_82" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_82_fu_11788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="252" filename="./math_functions.h" linenumber="19" name="add_ln19_18" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_18_fu_11793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="253" filename="./math_functions.h" linenumber="19" name="zext_ln19_83" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_83_fu_11798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="255" filename="./math_functions.h" linenumber="19" name="add_ln19_19" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_19_fu_11803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="256" filename="./math_functions.h" linenumber="19" name="zext_ln19_84" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_84_fu_11808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="258" filename="./math_functions.h" linenumber="19" name="add_ln19_20" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_20_fu_11813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="259" filename="./math_functions.h" linenumber="19" name="zext_ln19_85" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_85_fu_11818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="261" filename="./math_functions.h" linenumber="19" name="add_ln19_21" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_21_fu_11823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="262" filename="./math_functions.h" linenumber="19" name="zext_ln19_86" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_86_fu_11828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="264" filename="./math_functions.h" linenumber="19" name="add_ln19_22" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_22_fu_11833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="265" filename="./math_functions.h" linenumber="19" name="zext_ln19_87" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_87_fu_11838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="267" filename="./math_functions.h" linenumber="19" name="add_ln19_23" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_23_fu_11843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="268" filename="./math_functions.h" linenumber="19" name="zext_ln19_88" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_88_fu_11848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="270" filename="./math_functions.h" linenumber="19" name="add_ln19_24" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_24_fu_11853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="271" filename="./math_functions.h" linenumber="19" name="zext_ln19_89" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_89_fu_11858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="273" filename="./math_functions.h" linenumber="19" name="add_ln19_25" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_25_fu_11863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="274" filename="./math_functions.h" linenumber="19" name="zext_ln19_90" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_90_fu_11868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="276" filename="./math_functions.h" linenumber="19" name="add_ln19_26" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_26_fu_11873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="277" filename="./math_functions.h" linenumber="19" name="zext_ln19_91" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_91_fu_11878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="279" filename="./math_functions.h" linenumber="19" name="add_ln19_27" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_27_fu_11883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="280" filename="./math_functions.h" linenumber="19" name="zext_ln19_92" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_92_fu_11888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="282" filename="./math_functions.h" linenumber="19" name="add_ln19_28" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_28_fu_11893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="283" filename="./math_functions.h" linenumber="19" name="zext_ln19_93" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_93_fu_11898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="285" filename="./math_functions.h" linenumber="19" name="add_ln19_29" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_29_fu_11903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="286" filename="./math_functions.h" linenumber="19" name="zext_ln19_94" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_94_fu_11908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="288" filename="./math_functions.h" linenumber="19" name="add_ln19_30" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_30_fu_11913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="289" filename="./math_functions.h" linenumber="19" name="zext_ln19_95" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_95_fu_11918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="291" filename="./math_functions.h" linenumber="19" name="add_ln19_31" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_31_fu_11923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="292" filename="./math_functions.h" linenumber="19" name="zext_ln19_96" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_96_fu_11928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="294" filename="./math_functions.h" linenumber="19" name="add_ln19_32" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_32_fu_11933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="295" filename="./math_functions.h" linenumber="19" name="zext_ln19_97" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_97_fu_11938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="297" filename="./math_functions.h" linenumber="19" name="add_ln19_33" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_33_fu_11943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="298" filename="./math_functions.h" linenumber="19" name="zext_ln19_98" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_98_fu_11948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="300" filename="./math_functions.h" linenumber="19" name="add_ln19_34" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_34_fu_11953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="301" filename="./math_functions.h" linenumber="19" name="zext_ln19_99" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_99_fu_11958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="303" filename="./math_functions.h" linenumber="19" name="add_ln19_35" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_35_fu_11963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="304" filename="./math_functions.h" linenumber="19" name="zext_ln19_100" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_100_fu_11968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="306" filename="./math_functions.h" linenumber="19" name="add_ln19_36" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_36_fu_11973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="307" filename="./math_functions.h" linenumber="19" name="zext_ln19_101" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_101_fu_11978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="309" filename="./math_functions.h" linenumber="19" name="add_ln19_37" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_37_fu_11983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="310" filename="./math_functions.h" linenumber="19" name="zext_ln19_102" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_102_fu_11988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="312" filename="./math_functions.h" linenumber="19" name="add_ln19_38" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_38_fu_11993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="313" filename="./math_functions.h" linenumber="19" name="zext_ln19_103" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_103_fu_11998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="315" filename="./math_functions.h" linenumber="19" name="add_ln19_39" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_39_fu_12003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="316" filename="./math_functions.h" linenumber="19" name="zext_ln19_104" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_104_fu_12008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="318" filename="./math_functions.h" linenumber="19" name="add_ln19_40" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_40_fu_12013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="319" filename="./math_functions.h" linenumber="19" name="zext_ln19_105" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_105_fu_12018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="321" filename="./math_functions.h" linenumber="19" name="add_ln19_41" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_41_fu_12023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="322" filename="./math_functions.h" linenumber="19" name="zext_ln19_106" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_106_fu_12028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="324" filename="./math_functions.h" linenumber="19" name="add_ln19_42" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_42_fu_12033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="325" filename="./math_functions.h" linenumber="19" name="zext_ln19_107" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_107_fu_12038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="327" filename="./math_functions.h" linenumber="19" name="add_ln19_43" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_43_fu_12043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="328" filename="./math_functions.h" linenumber="19" name="zext_ln19_108" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_108_fu_12048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="330" filename="./math_functions.h" linenumber="19" name="add_ln19_44" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_44_fu_12053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="331" filename="./math_functions.h" linenumber="19" name="zext_ln19_109" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_109_fu_12058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="333" filename="./math_functions.h" linenumber="19" name="add_ln19_45" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_45_fu_12063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="334" filename="./math_functions.h" linenumber="19" name="zext_ln19_110" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_110_fu_12068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="336" filename="./math_functions.h" linenumber="19" name="add_ln19_46" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_46_fu_12073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="337" filename="./math_functions.h" linenumber="19" name="zext_ln19_111" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_111_fu_12078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="339" filename="./math_functions.h" linenumber="19" name="add_ln19_47" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_47_fu_12083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="340" filename="./math_functions.h" linenumber="19" name="zext_ln19_112" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_112_fu_12088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="342" filename="./math_functions.h" linenumber="19" name="add_ln19_48" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_48_fu_12093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="343" filename="./math_functions.h" linenumber="19" name="zext_ln19_113" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_113_fu_12098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="345" filename="./math_functions.h" linenumber="19" name="add_ln19_49" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_49_fu_12103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="346" filename="./math_functions.h" linenumber="19" name="zext_ln19_114" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_114_fu_12108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="348" filename="./math_functions.h" linenumber="19" name="add_ln19_50" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_50_fu_12113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="349" filename="./math_functions.h" linenumber="19" name="zext_ln19_115" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_115_fu_12118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="351" filename="./math_functions.h" linenumber="19" name="add_ln19_51" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_51_fu_12123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="352" filename="./math_functions.h" linenumber="19" name="zext_ln19_116" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_116_fu_12128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="354" filename="./math_functions.h" linenumber="19" name="add_ln19_52" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_52_fu_12133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="355" filename="./math_functions.h" linenumber="19" name="zext_ln19_117" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_117_fu_12138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="357" filename="./math_functions.h" linenumber="19" name="add_ln19_53" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_53_fu_12143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="358" filename="./math_functions.h" linenumber="19" name="zext_ln19_118" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_118_fu_12148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="360" filename="./math_functions.h" linenumber="19" name="add_ln19_54" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_54_fu_12153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="361" filename="./math_functions.h" linenumber="19" name="zext_ln19_119" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_119_fu_12158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="363" filename="./math_functions.h" linenumber="19" name="add_ln19_55" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_55_fu_12163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="364" filename="./math_functions.h" linenumber="19" name="zext_ln19_120" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_120_fu_12168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="366" filename="./math_functions.h" linenumber="19" name="add_ln19_56" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_56_fu_12173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="367" filename="./math_functions.h" linenumber="19" name="zext_ln19_121" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_121_fu_12178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="369" filename="./math_functions.h" linenumber="19" name="add_ln19_57" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_57_fu_12183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="370" filename="./math_functions.h" linenumber="19" name="zext_ln19_122" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_122_fu_12188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="372" filename="./math_functions.h" linenumber="19" name="add_ln19_58" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_58_fu_12193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="373" filename="./math_functions.h" linenumber="19" name="zext_ln19_123" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_123_fu_12198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="375" filename="./math_functions.h" linenumber="19" name="add_ln19_59" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_59_fu_12203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="376" filename="./math_functions.h" linenumber="19" name="zext_ln19_124" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_124_fu_12208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="378" filename="./math_functions.h" linenumber="19" name="add_ln19_60" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_60_fu_12213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="379" filename="./math_functions.h" linenumber="19" name="zext_ln19_125" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_125_fu_12218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="381" filename="./math_functions.h" linenumber="19" name="add_ln19_61" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_61_fu_12223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="382" filename="./math_functions.h" linenumber="19" name="zext_ln19_126" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_126_fu_12228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="384" filename="./math_functions.h" linenumber="19" name="add_ln19_62" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_62_fu_12233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="385" filename="./math_functions.h" linenumber="19" name="zext_ln19_127" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_127_fu_12238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="387" filename="./math_functions.h" linenumber="19" name="add_ln19_63" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_63_fu_12243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="388" filename="./math_functions.h" linenumber="19" name="zext_ln19_128" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_128_fu_12248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="390" filename="./math_functions.h" linenumber="19" name="add_ln19_64" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_64_fu_12253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="391" filename="./math_functions.h" linenumber="19" name="zext_ln19_129" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_129_fu_12258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="393" filename="./math_functions.h" linenumber="19" name="add_ln19_65" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_65_fu_12263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="394" filename="./math_functions.h" linenumber="19" name="zext_ln19_130" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_130_fu_12268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="396" filename="./math_functions.h" linenumber="19" name="add_ln19_66" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_66_fu_12273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="397" filename="./math_functions.h" linenumber="19" name="zext_ln19_131" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_131_fu_12278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="399" filename="./math_functions.h" linenumber="19" name="add_ln19_67" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_67_fu_12283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="400" filename="./math_functions.h" linenumber="19" name="zext_ln19_132" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_132_fu_12288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="402" filename="./math_functions.h" linenumber="19" name="add_ln19_68" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_68_fu_12293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="403" filename="./math_functions.h" linenumber="19" name="zext_ln19_133" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_133_fu_12298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="405" filename="./math_functions.h" linenumber="19" name="add_ln19_69" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_69_fu_12303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="406" filename="./math_functions.h" linenumber="19" name="zext_ln19_134" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_134_fu_12308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="408" filename="./math_functions.h" linenumber="19" name="add_ln19_70" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_70_fu_12313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="409" filename="./math_functions.h" linenumber="19" name="zext_ln19_135" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_135_fu_12318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="411" filename="./math_functions.h" linenumber="19" name="add_ln19_71" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_71_fu_12323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="412" filename="./math_functions.h" linenumber="19" name="zext_ln19_136" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_136_fu_12328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="414" filename="./math_functions.h" linenumber="19" name="add_ln19_72" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_72_fu_12333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="415" filename="./math_functions.h" linenumber="19" name="zext_ln19_137" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_137_fu_12338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="417" filename="./math_functions.h" linenumber="19" name="add_ln19_73" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_73_fu_12343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="418" filename="./math_functions.h" linenumber="19" name="zext_ln19_138" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_138_fu_12348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="420" filename="./math_functions.h" linenumber="19" name="add_ln19_74" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_74_fu_12353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="421" filename="./math_functions.h" linenumber="19" name="zext_ln19_139" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_139_fu_12358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="423" filename="./math_functions.h" linenumber="19" name="add_ln19_75" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_75_fu_12363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="424" filename="./math_functions.h" linenumber="19" name="zext_ln19_140" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_140_fu_12368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="426" filename="./math_functions.h" linenumber="19" name="add_ln19_76" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_76_fu_12373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="427" filename="./math_functions.h" linenumber="19" name="zext_ln19_141" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_141_fu_12378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="429" filename="./math_functions.h" linenumber="19" name="add_ln19_77" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_77_fu_12383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="430" filename="./math_functions.h" linenumber="19" name="zext_ln19_142" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_142_fu_12388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="432" filename="./math_functions.h" linenumber="19" name="add_ln19_78" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_78_fu_12393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="433" filename="./math_functions.h" linenumber="19" name="zext_ln19_143" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_143_fu_12398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="435" filename="./math_functions.h" linenumber="19" name="add_ln19_79" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_79_fu_12403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="436" filename="./math_functions.h" linenumber="19" name="zext_ln19_144" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_144_fu_12408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="438" filename="./math_functions.h" linenumber="19" name="add_ln19_80" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_80_fu_12413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="439" filename="./math_functions.h" linenumber="19" name="zext_ln19_145" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_145_fu_12418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="441" filename="./math_functions.h" linenumber="19" name="add_ln19_81" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_81_fu_12423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="442" filename="./math_functions.h" linenumber="19" name="zext_ln19_146" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_146_fu_12428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="444" filename="./math_functions.h" linenumber="19" name="add_ln19_82" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_82_fu_12433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="445" filename="./math_functions.h" linenumber="19" name="zext_ln19_147" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_147_fu_12438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="447" filename="./math_functions.h" linenumber="19" name="add_ln19_83" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_83_fu_12443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="448" filename="./math_functions.h" linenumber="19" name="zext_ln19_148" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_148_fu_12448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="450" filename="./math_functions.h" linenumber="19" name="add_ln19_84" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_84_fu_12453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="451" filename="./math_functions.h" linenumber="19" name="zext_ln19_149" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_149_fu_12458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="453" filename="./math_functions.h" linenumber="19" name="add_ln19_85" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_85_fu_12463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="454" filename="./math_functions.h" linenumber="19" name="zext_ln19_150" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_150_fu_12468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="456" filename="./math_functions.h" linenumber="19" name="add_ln19_86" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_86_fu_12473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="457" filename="./math_functions.h" linenumber="19" name="zext_ln19_151" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_151_fu_12478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="459" filename="./math_functions.h" linenumber="19" name="add_ln19_87" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_87_fu_12483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="460" filename="./math_functions.h" linenumber="19" name="zext_ln19_152" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_152_fu_12488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="462" filename="./math_functions.h" linenumber="19" name="add_ln19_88" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_88_fu_12493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="463" filename="./math_functions.h" linenumber="19" name="zext_ln19_153" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_153_fu_12498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="465" filename="./math_functions.h" linenumber="19" name="add_ln19_89" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_89_fu_12503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="466" filename="./math_functions.h" linenumber="19" name="zext_ln19_154" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_154_fu_12508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="468" filename="./math_functions.h" linenumber="19" name="add_ln19_90" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_90_fu_12513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="469" filename="./math_functions.h" linenumber="19" name="zext_ln19_155" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_155_fu_12518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="471" filename="./math_functions.h" linenumber="19" name="add_ln19_91" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_91_fu_12523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="472" filename="./math_functions.h" linenumber="19" name="zext_ln19_156" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_156_fu_12528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="474" filename="./math_functions.h" linenumber="19" name="add_ln19_92" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_92_fu_12533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="475" filename="./math_functions.h" linenumber="19" name="zext_ln19_157" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_157_fu_12538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="477" filename="./math_functions.h" linenumber="19" name="add_ln19_93" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_93_fu_12543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="478" filename="./math_functions.h" linenumber="19" name="zext_ln19_158" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_158_fu_12548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="480" filename="./math_functions.h" linenumber="19" name="add_ln19_94" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_94_fu_12553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="481" filename="./math_functions.h" linenumber="19" name="zext_ln19_159" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_159_fu_12558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="483" filename="./math_functions.h" linenumber="19" name="add_ln19_95" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_95_fu_12563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="484" filename="./math_functions.h" linenumber="19" name="zext_ln19_160" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_160_fu_12568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="486" filename="./math_functions.h" linenumber="19" name="add_ln19_96" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_96_fu_12573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="487" filename="./math_functions.h" linenumber="19" name="zext_ln19_161" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_161_fu_12578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="489" filename="./math_functions.h" linenumber="19" name="add_ln19_97" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_97_fu_12583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="490" filename="./math_functions.h" linenumber="19" name="zext_ln19_162" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_162_fu_12588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="492" filename="./math_functions.h" linenumber="19" name="add_ln19_98" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_98_fu_12593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="493" filename="./math_functions.h" linenumber="19" name="zext_ln19_163" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_163_fu_12598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="495" filename="./math_functions.h" linenumber="19" name="add_ln19_99" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_99_fu_12603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="496" filename="./math_functions.h" linenumber="19" name="zext_ln19_164" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_164_fu_12608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="498" filename="./math_functions.h" linenumber="19" name="add_ln19_100" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_100_fu_12613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="499" filename="./math_functions.h" linenumber="19" name="zext_ln19_165" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_165_fu_12618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="501" filename="./math_functions.h" linenumber="19" name="add_ln19_101" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_101_fu_12623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="502" filename="./math_functions.h" linenumber="19" name="zext_ln19_166" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_166_fu_12628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="504" filename="./math_functions.h" linenumber="19" name="add_ln19_102" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_102_fu_12633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="505" filename="./math_functions.h" linenumber="19" name="zext_ln19_167" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_167_fu_12638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="507" filename="./math_functions.h" linenumber="19" name="add_ln19_103" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_103_fu_12643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="508" filename="./math_functions.h" linenumber="19" name="zext_ln19_168" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_168_fu_12648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="510" filename="./math_functions.h" linenumber="19" name="add_ln19_104" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_104_fu_12653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="511" filename="./math_functions.h" linenumber="19" name="zext_ln19_169" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_169_fu_12658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="513" filename="./math_functions.h" linenumber="19" name="add_ln19_105" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_105_fu_12663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="514" filename="./math_functions.h" linenumber="19" name="zext_ln19_170" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_170_fu_12668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="516" filename="./math_functions.h" linenumber="19" name="add_ln19_106" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_106_fu_12673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="517" filename="./math_functions.h" linenumber="19" name="zext_ln19_171" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_171_fu_12678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="519" filename="./math_functions.h" linenumber="19" name="add_ln19_107" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_107_fu_12683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="520" filename="./math_functions.h" linenumber="19" name="zext_ln19_172" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_172_fu_12688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="522" filename="./math_functions.h" linenumber="19" name="add_ln19_108" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_108_fu_12693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="523" filename="./math_functions.h" linenumber="19" name="zext_ln19_173" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_173_fu_12698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="525" filename="./math_functions.h" linenumber="19" name="add_ln19_109" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_109_fu_12703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="526" filename="./math_functions.h" linenumber="19" name="zext_ln19_174" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_174_fu_12708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="528" filename="./math_functions.h" linenumber="19" name="add_ln19_110" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_110_fu_12713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="529" filename="./math_functions.h" linenumber="19" name="zext_ln19_175" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_175_fu_12718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="531" filename="./math_functions.h" linenumber="19" name="add_ln19_111" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_111_fu_12723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="532" filename="./math_functions.h" linenumber="19" name="zext_ln19_176" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_176_fu_12728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="534" filename="./math_functions.h" linenumber="19" name="add_ln19_112" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_112_fu_12733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="535" filename="./math_functions.h" linenumber="19" name="zext_ln19_177" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_177_fu_12738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="537" filename="./math_functions.h" linenumber="19" name="add_ln19_113" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_113_fu_12743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="538" filename="./math_functions.h" linenumber="19" name="zext_ln19_178" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_178_fu_12748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="540" filename="./math_functions.h" linenumber="19" name="add_ln19_114" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_114_fu_12753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="541" filename="./math_functions.h" linenumber="19" name="zext_ln19_179" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_179_fu_12758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="543" filename="./math_functions.h" linenumber="19" name="add_ln19_115" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_115_fu_12763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="544" filename="./math_functions.h" linenumber="19" name="zext_ln19_180" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_180_fu_12768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="546" filename="./math_functions.h" linenumber="19" name="add_ln19_116" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_116_fu_12773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="547" filename="./math_functions.h" linenumber="19" name="zext_ln19_181" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_181_fu_12778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="549" filename="./math_functions.h" linenumber="19" name="add_ln19_117" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_117_fu_12783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="550" filename="./math_functions.h" linenumber="19" name="zext_ln19_182" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_182_fu_12788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="552" filename="./math_functions.h" linenumber="19" name="add_ln19_118" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_118_fu_12793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="553" filename="./math_functions.h" linenumber="19" name="zext_ln19_183" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_183_fu_12798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="555" filename="./math_functions.h" linenumber="19" name="add_ln19_119" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_119_fu_12803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="556" filename="./math_functions.h" linenumber="19" name="zext_ln19_184" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_184_fu_12808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="558" filename="./math_functions.h" linenumber="19" name="add_ln19_120" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_120_fu_12813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="559" filename="./math_functions.h" linenumber="19" name="zext_ln19_185" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_185_fu_12818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="561" filename="./math_functions.h" linenumber="19" name="add_ln19_121" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_121_fu_12823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="562" filename="./math_functions.h" linenumber="19" name="zext_ln19_186" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_186_fu_12828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="564" filename="./math_functions.h" linenumber="19" name="add_ln19_122" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_122_fu_12833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="565" filename="./math_functions.h" linenumber="19" name="zext_ln19_187" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_187_fu_12838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="567" filename="./math_functions.h" linenumber="19" name="add_ln19_123" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_123_fu_12843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="568" filename="./math_functions.h" linenumber="19" name="zext_ln19_188" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_188_fu_12848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="570" filename="./math_functions.h" linenumber="19" name="add_ln19_124" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_124_fu_12853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="571" filename="./math_functions.h" linenumber="19" name="zext_ln19_189" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_189_fu_12858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="573" filename="./math_functions.h" linenumber="19" name="add_ln19_125" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_125_fu_12863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="574" filename="./math_functions.h" linenumber="19" name="zext_ln19_190" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_190_fu_12868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="576" filename="./math_functions.h" linenumber="19" name="add_ln19_126" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_126_fu_12873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="577" filename="./math_functions.h" linenumber="19" name="zext_ln19_191" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_191_fu_12878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="579" filename="./math_functions.h" linenumber="19" name="add_ln19_127" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_127_fu_12883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="580" filename="./math_functions.h" linenumber="19" name="zext_ln19_192" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_192_fu_12888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="582" filename="./math_functions.h" linenumber="19" name="add_ln19_128" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_128_fu_12893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="583" filename="./math_functions.h" linenumber="19" name="zext_ln19_193" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_193_fu_12898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="585" filename="./math_functions.h" linenumber="19" name="add_ln19_129" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_129_fu_12903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="586" filename="./math_functions.h" linenumber="19" name="zext_ln19_194" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_194_fu_12908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="588" filename="./math_functions.h" linenumber="19" name="add_ln19_130" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_130_fu_12913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="589" filename="./math_functions.h" linenumber="19" name="zext_ln19_195" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_195_fu_12918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="591" filename="./math_functions.h" linenumber="19" name="add_ln19_131" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_131_fu_12923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="592" filename="./math_functions.h" linenumber="19" name="zext_ln19_196" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_196_fu_12928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="594" filename="./math_functions.h" linenumber="19" name="add_ln19_132" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_132_fu_12933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="595" filename="./math_functions.h" linenumber="19" name="zext_ln19_197" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_197_fu_12938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="597" filename="./math_functions.h" linenumber="19" name="add_ln19_133" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_133_fu_12943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="598" filename="./math_functions.h" linenumber="19" name="zext_ln19_198" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_198_fu_12948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="600" filename="./math_functions.h" linenumber="19" name="add_ln19_134" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_134_fu_12953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="601" filename="./math_functions.h" linenumber="19" name="zext_ln19_199" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_199_fu_12958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="603" filename="./math_functions.h" linenumber="19" name="add_ln19_135" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_135_fu_12963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="604" filename="./math_functions.h" linenumber="19" name="zext_ln19_200" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_200_fu_12968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="606" filename="./math_functions.h" linenumber="19" name="add_ln19_136" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_136_fu_12973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="607" filename="./math_functions.h" linenumber="19" name="zext_ln19_201" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_201_fu_12978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="609" filename="./math_functions.h" linenumber="19" name="add_ln19_137" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_137_fu_12983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="610" filename="./math_functions.h" linenumber="19" name="zext_ln19_202" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_202_fu_12988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="612" filename="./math_functions.h" linenumber="19" name="add_ln19_138" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_138_fu_12993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="613" filename="./math_functions.h" linenumber="19" name="zext_ln19_203" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_203_fu_12998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="615" filename="./math_functions.h" linenumber="19" name="add_ln19_139" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_139_fu_13003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="616" filename="./math_functions.h" linenumber="19" name="zext_ln19_204" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_204_fu_13008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="618" filename="./math_functions.h" linenumber="19" name="add_ln19_140" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_140_fu_13013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="619" filename="./math_functions.h" linenumber="19" name="zext_ln19_205" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_205_fu_13018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="621" filename="./math_functions.h" linenumber="19" name="add_ln19_141" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_141_fu_13023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="622" filename="./math_functions.h" linenumber="19" name="zext_ln19_206" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_206_fu_13028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="624" filename="./math_functions.h" linenumber="19" name="add_ln19_142" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_142_fu_13033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="625" filename="./math_functions.h" linenumber="19" name="zext_ln19_207" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_207_fu_13038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="627" filename="./math_functions.h" linenumber="19" name="add_ln19_143" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_143_fu_13043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="628" filename="./math_functions.h" linenumber="19" name="zext_ln19_208" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_208_fu_13048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="630" filename="./math_functions.h" linenumber="19" name="add_ln19_144" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_144_fu_13053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="631" filename="./math_functions.h" linenumber="19" name="zext_ln19_209" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_209_fu_13058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="633" filename="./math_functions.h" linenumber="19" name="add_ln19_145" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_145_fu_13063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="634" filename="./math_functions.h" linenumber="19" name="zext_ln19_210" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_210_fu_13068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="636" filename="./math_functions.h" linenumber="19" name="add_ln19_146" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_146_fu_13073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="637" filename="./math_functions.h" linenumber="19" name="zext_ln19_211" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_211_fu_13078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="639" filename="./math_functions.h" linenumber="19" name="add_ln19_147" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_147_fu_13083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="640" filename="./math_functions.h" linenumber="19" name="zext_ln19_212" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_212_fu_13088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="642" filename="./math_functions.h" linenumber="19" name="add_ln19_148" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_148_fu_13093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="643" filename="./math_functions.h" linenumber="19" name="zext_ln19_213" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_213_fu_13098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="645" filename="./math_functions.h" linenumber="19" name="add_ln19_149" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_149_fu_13103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="646" filename="./math_functions.h" linenumber="19" name="zext_ln19_214" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_214_fu_13108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="648" filename="./math_functions.h" linenumber="19" name="add_ln19_150" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_150_fu_13113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="649" filename="./math_functions.h" linenumber="19" name="zext_ln19_215" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_215_fu_13118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="651" filename="./math_functions.h" linenumber="19" name="add_ln19_151" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_151_fu_13123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="652" filename="./math_functions.h" linenumber="19" name="zext_ln19_216" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_216_fu_13128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="654" filename="./math_functions.h" linenumber="19" name="add_ln19_152" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_152_fu_13133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="655" filename="./math_functions.h" linenumber="19" name="zext_ln19_217" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_217_fu_13138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="657" filename="./math_functions.h" linenumber="19" name="add_ln19_153" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_153_fu_13143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="658" filename="./math_functions.h" linenumber="19" name="zext_ln19_218" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_218_fu_13148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="660" filename="./math_functions.h" linenumber="19" name="add_ln19_154" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_154_fu_13153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="661" filename="./math_functions.h" linenumber="19" name="zext_ln19_219" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_219_fu_13158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="663" filename="./math_functions.h" linenumber="19" name="add_ln19_155" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_155_fu_13163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="664" filename="./math_functions.h" linenumber="19" name="zext_ln19_220" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_220_fu_13168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="666" filename="./math_functions.h" linenumber="19" name="add_ln19_156" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_156_fu_13173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="667" filename="./math_functions.h" linenumber="19" name="zext_ln19_221" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_221_fu_13178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="669" filename="./math_functions.h" linenumber="19" name="add_ln19_157" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_157_fu_13183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="670" filename="./math_functions.h" linenumber="19" name="zext_ln19_222" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_222_fu_13188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="672" filename="./math_functions.h" linenumber="19" name="add_ln19_158" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_158_fu_13193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="673" filename="./math_functions.h" linenumber="19" name="zext_ln19_223" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_223_fu_13198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="675" filename="./math_functions.h" linenumber="19" name="add_ln19_159" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_159_fu_13203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="676" filename="./math_functions.h" linenumber="19" name="zext_ln19_224" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_224_fu_13208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="678" filename="./math_functions.h" linenumber="19" name="add_ln19_160" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_160_fu_13213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="679" filename="./math_functions.h" linenumber="19" name="zext_ln19_225" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_225_fu_13218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="681" filename="./math_functions.h" linenumber="19" name="add_ln19_161" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_161_fu_13223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="682" filename="./math_functions.h" linenumber="19" name="zext_ln19_226" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_226_fu_13228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="684" filename="./math_functions.h" linenumber="19" name="add_ln19_162" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_162_fu_13233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="685" filename="./math_functions.h" linenumber="19" name="zext_ln19_227" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_227_fu_13238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="687" filename="./math_functions.h" linenumber="19" name="add_ln19_163" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_163_fu_13243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="688" filename="./math_functions.h" linenumber="19" name="zext_ln19_228" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_228_fu_13248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="690" filename="./math_functions.h" linenumber="19" name="add_ln19_164" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_164_fu_13253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="691" filename="./math_functions.h" linenumber="19" name="zext_ln19_229" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_229_fu_13258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="693" filename="./math_functions.h" linenumber="19" name="add_ln19_165" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_165_fu_13263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="694" filename="./math_functions.h" linenumber="19" name="zext_ln19_230" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_230_fu_13268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="696" filename="./math_functions.h" linenumber="19" name="add_ln19_166" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_166_fu_13273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="697" filename="./math_functions.h" linenumber="19" name="zext_ln19_231" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_231_fu_13278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="699" filename="./math_functions.h" linenumber="19" name="add_ln19_167" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_167_fu_13283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="700" filename="./math_functions.h" linenumber="19" name="zext_ln19_232" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_232_fu_13288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="702" filename="./math_functions.h" linenumber="19" name="add_ln19_168" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_168_fu_13293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="703" filename="./math_functions.h" linenumber="19" name="zext_ln19_233" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_233_fu_13298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="705" filename="./math_functions.h" linenumber="19" name="add_ln19_169" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_169_fu_13303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="706" filename="./math_functions.h" linenumber="19" name="zext_ln19_234" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_234_fu_13308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="708" filename="./math_functions.h" linenumber="19" name="add_ln19_170" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_170_fu_13313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="709" filename="./math_functions.h" linenumber="19" name="zext_ln19_235" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_235_fu_13318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="711" filename="./math_functions.h" linenumber="19" name="add_ln19_171" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_171_fu_13323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="712" filename="./math_functions.h" linenumber="19" name="zext_ln19_236" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_236_fu_13328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="714" filename="./math_functions.h" linenumber="19" name="add_ln19_172" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_172_fu_13333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="715" filename="./math_functions.h" linenumber="19" name="zext_ln19_237" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_237_fu_13338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="717" filename="./math_functions.h" linenumber="19" name="add_ln19_173" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_173_fu_13343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="718" filename="./math_functions.h" linenumber="19" name="zext_ln19_238" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_238_fu_13348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="720" filename="./math_functions.h" linenumber="19" name="add_ln19_174" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_174_fu_13353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="721" filename="./math_functions.h" linenumber="19" name="zext_ln19_239" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_239_fu_13358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="723" filename="./math_functions.h" linenumber="19" name="add_ln19_175" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_175_fu_13363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="724" filename="./math_functions.h" linenumber="19" name="zext_ln19_240" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_240_fu_13368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="726" filename="./math_functions.h" linenumber="19" name="add_ln19_176" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_176_fu_13373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="727" filename="./math_functions.h" linenumber="19" name="zext_ln19_241" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_241_fu_13378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="729" filename="./math_functions.h" linenumber="19" name="add_ln19_177" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_177_fu_13383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="730" filename="./math_functions.h" linenumber="19" name="zext_ln19_242" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_242_fu_13388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="732" filename="./math_functions.h" linenumber="19" name="add_ln19_178" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_178_fu_13393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="733" filename="./math_functions.h" linenumber="19" name="zext_ln19_243" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_243_fu_13398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="735" filename="./math_functions.h" linenumber="19" name="add_ln19_179" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_179_fu_13403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="736" filename="./math_functions.h" linenumber="19" name="zext_ln19_244" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_244_fu_13408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="738" filename="./math_functions.h" linenumber="19" name="add_ln19_180" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_180_fu_13413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="739" filename="./math_functions.h" linenumber="19" name="zext_ln19_245" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_245_fu_13418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="741" filename="./math_functions.h" linenumber="19" name="add_ln19_181" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_181_fu_13423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="742" filename="./math_functions.h" linenumber="19" name="zext_ln19_246" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_246_fu_13428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="744" filename="./math_functions.h" linenumber="19" name="add_ln19_182" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_182_fu_13433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="745" filename="./math_functions.h" linenumber="19" name="zext_ln19_247" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_247_fu_13438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="747" filename="./math_functions.h" linenumber="19" name="add_ln19_183" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_183_fu_13443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="748" filename="./math_functions.h" linenumber="19" name="zext_ln19_248" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_248_fu_13448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="750" filename="./math_functions.h" linenumber="19" name="add_ln19_184" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_184_fu_13453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="751" filename="./math_functions.h" linenumber="19" name="zext_ln19_249" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_249_fu_13458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="753" filename="./math_functions.h" linenumber="19" name="add_ln19_185" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_185_fu_13463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="754" filename="./math_functions.h" linenumber="19" name="zext_ln19_250" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_250_fu_13468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="756" filename="./math_functions.h" linenumber="19" name="add_ln19_186" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_186_fu_13473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="757" filename="./math_functions.h" linenumber="19" name="zext_ln19_251" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_251_fu_13478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="759" filename="./math_functions.h" linenumber="19" name="add_ln19_187" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_187_fu_13483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="760" filename="./math_functions.h" linenumber="19" name="zext_ln19_252" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_252_fu_13488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="762" filename="./math_functions.h" linenumber="19" name="add_ln19_188" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_188_fu_13493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="763" filename="./math_functions.h" linenumber="19" name="zext_ln19_253" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_253_fu_13498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="765" filename="./math_functions.h" linenumber="19" name="add_ln19_189" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_189_fu_13503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="766" filename="./math_functions.h" linenumber="19" name="zext_ln19_254" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_254_fu_13508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="768" filename="./math_functions.h" linenumber="19" name="add_ln19_190" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_190_fu_13513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="769" filename="./math_functions.h" linenumber="19" name="zext_ln19_255" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_255_fu_13518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="771" filename="./math_functions.h" linenumber="19" name="add_ln19_191" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_191_fu_13523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="772" filename="./math_functions.h" linenumber="19" name="zext_ln19_256" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_256_fu_13528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="774" filename="./math_functions.h" linenumber="19" name="add_ln19_192" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_192_fu_13533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="775" filename="./math_functions.h" linenumber="19" name="zext_ln19_257" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_257_fu_13538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="777" filename="./math_functions.h" linenumber="19" name="add_ln19_193" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_193_fu_13543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="778" filename="./math_functions.h" linenumber="19" name="zext_ln19_258" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_258_fu_13548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="780" filename="./math_functions.h" linenumber="19" name="add_ln19_194" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_194_fu_13553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="781" filename="./math_functions.h" linenumber="19" name="zext_ln19_259" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_259_fu_13558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="783" filename="./math_functions.h" linenumber="19" name="add_ln19_195" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_195_fu_13563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="784" filename="./math_functions.h" linenumber="19" name="zext_ln19_260" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_260_fu_13568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="786" filename="./math_functions.h" linenumber="19" name="add_ln19_196" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_196_fu_13573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="787" filename="./math_functions.h" linenumber="19" name="zext_ln19_261" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_261_fu_13578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="789" filename="./math_functions.h" linenumber="19" name="add_ln19_197" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_197_fu_13583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="790" filename="./math_functions.h" linenumber="19" name="zext_ln19_262" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_262_fu_13588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="792" filename="./math_functions.h" linenumber="19" name="add_ln19_198" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_198_fu_13593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="793" filename="./math_functions.h" linenumber="19" name="zext_ln19_263" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_263_fu_13598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="795" filename="./math_functions.h" linenumber="19" name="add_ln19_199" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_199_fu_13603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="796" filename="./math_functions.h" linenumber="19" name="zext_ln19_264" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_264_fu_13608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="798" filename="./math_functions.h" linenumber="19" name="add_ln19_200" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_200_fu_13613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="799" filename="./math_functions.h" linenumber="19" name="zext_ln19_265" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_265_fu_13618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="801" filename="./math_functions.h" linenumber="19" name="add_ln19_201" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_201_fu_13623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="802" filename="./math_functions.h" linenumber="19" name="zext_ln19_266" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_266_fu_13628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="804" filename="./math_functions.h" linenumber="19" name="add_ln19_202" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_202_fu_13633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="805" filename="./math_functions.h" linenumber="19" name="zext_ln19_267" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_267_fu_13638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="807" filename="./math_functions.h" linenumber="19" name="add_ln19_203" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_203_fu_13643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="808" filename="./math_functions.h" linenumber="19" name="zext_ln19_268" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_268_fu_13648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="810" filename="./math_functions.h" linenumber="19" name="add_ln19_204" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_204_fu_13653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="811" filename="./math_functions.h" linenumber="19" name="zext_ln19_269" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_269_fu_13658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="813" filename="./math_functions.h" linenumber="19" name="add_ln19_205" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_205_fu_13663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="814" filename="./math_functions.h" linenumber="19" name="zext_ln19_270" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_270_fu_13668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="816" filename="./math_functions.h" linenumber="19" name="add_ln19_206" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_206_fu_13673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="817" filename="./math_functions.h" linenumber="19" name="zext_ln19_271" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_271_fu_13678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="819" filename="./math_functions.h" linenumber="19" name="add_ln19_207" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_207_fu_13683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="820" filename="./math_functions.h" linenumber="19" name="zext_ln19_272" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_272_fu_13688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="822" filename="./math_functions.h" linenumber="19" name="add_ln19_208" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_208_fu_13693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="823" filename="./math_functions.h" linenumber="19" name="zext_ln19_273" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_273_fu_13698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="825" filename="./math_functions.h" linenumber="19" name="add_ln19_209" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_209_fu_13703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="826" filename="./math_functions.h" linenumber="19" name="zext_ln19_274" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_274_fu_13708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="828" filename="./math_functions.h" linenumber="19" name="add_ln19_210" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_210_fu_13713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="829" filename="./math_functions.h" linenumber="19" name="zext_ln19_275" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_275_fu_13718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="831" filename="./math_functions.h" linenumber="19" name="add_ln19_211" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_211_fu_13723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="832" filename="./math_functions.h" linenumber="19" name="zext_ln19_276" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_276_fu_13728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="834" filename="./math_functions.h" linenumber="19" name="add_ln19_212" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_212_fu_13733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="835" filename="./math_functions.h" linenumber="19" name="zext_ln19_277" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_277_fu_13738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="837" filename="./math_functions.h" linenumber="19" name="add_ln19_213" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_213_fu_13743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="838" filename="./math_functions.h" linenumber="19" name="zext_ln19_278" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_278_fu_13748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="840" filename="./math_functions.h" linenumber="19" name="add_ln19_214" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_214_fu_13753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="841" filename="./math_functions.h" linenumber="19" name="zext_ln19_279" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_279_fu_13758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="843" filename="./math_functions.h" linenumber="19" name="add_ln19_215" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_215_fu_13763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="844" filename="./math_functions.h" linenumber="19" name="zext_ln19_280" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_280_fu_13768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="846" filename="./math_functions.h" linenumber="19" name="add_ln19_216" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_216_fu_13773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="847" filename="./math_functions.h" linenumber="19" name="zext_ln19_281" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_281_fu_13778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="849" filename="./math_functions.h" linenumber="19" name="add_ln19_217" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_217_fu_13783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="850" filename="./math_functions.h" linenumber="19" name="zext_ln19_282" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_282_fu_13788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="852" filename="./math_functions.h" linenumber="19" name="add_ln19_218" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_218_fu_13793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="853" filename="./math_functions.h" linenumber="19" name="zext_ln19_283" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_283_fu_13798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="855" filename="./math_functions.h" linenumber="19" name="add_ln19_219" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_219_fu_13803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="856" filename="./math_functions.h" linenumber="19" name="zext_ln19_284" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_284_fu_13808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="858" filename="./math_functions.h" linenumber="19" name="add_ln19_220" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_220_fu_13813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="859" filename="./math_functions.h" linenumber="19" name="zext_ln19_285" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_285_fu_13818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="861" filename="./math_functions.h" linenumber="19" name="add_ln19_221" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_221_fu_13823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="862" filename="./math_functions.h" linenumber="19" name="zext_ln19_286" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_286_fu_13828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="864" filename="./math_functions.h" linenumber="19" name="add_ln19_222" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_222_fu_13833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="865" filename="./math_functions.h" linenumber="19" name="zext_ln19_287" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_287_fu_13838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="867" filename="./math_functions.h" linenumber="19" name="add_ln19_223" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_223_fu_13843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="868" filename="./math_functions.h" linenumber="19" name="zext_ln19_288" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_288_fu_13848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="870" filename="./math_functions.h" linenumber="19" name="add_ln19_224" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_224_fu_13853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="871" filename="./math_functions.h" linenumber="19" name="zext_ln19_289" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_289_fu_13858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="873" filename="./math_functions.h" linenumber="19" name="add_ln19_225" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_225_fu_13863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="874" filename="./math_functions.h" linenumber="19" name="zext_ln19_290" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_290_fu_13868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="876" filename="./math_functions.h" linenumber="19" name="add_ln19_226" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_226_fu_13873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="877" filename="./math_functions.h" linenumber="19" name="zext_ln19_291" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_291_fu_13878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="879" filename="./math_functions.h" linenumber="19" name="add_ln19_227" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_227_fu_13883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="880" filename="./math_functions.h" linenumber="19" name="zext_ln19_292" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_292_fu_13888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="882" filename="./math_functions.h" linenumber="19" name="add_ln19_228" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_228_fu_13893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="883" filename="./math_functions.h" linenumber="19" name="zext_ln19_293" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_293_fu_13898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="885" filename="./math_functions.h" linenumber="19" name="add_ln19_229" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_229_fu_13903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="886" filename="./math_functions.h" linenumber="19" name="zext_ln19_294" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_294_fu_13908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="888" filename="./math_functions.h" linenumber="19" name="add_ln19_230" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_230_fu_13913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="889" filename="./math_functions.h" linenumber="19" name="zext_ln19_295" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_295_fu_13918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="891" filename="./math_functions.h" linenumber="19" name="add_ln19_231" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_231_fu_13923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="892" filename="./math_functions.h" linenumber="19" name="zext_ln19_296" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_296_fu_13928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="894" filename="./math_functions.h" linenumber="19" name="add_ln19_232" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_232_fu_13933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="895" filename="./math_functions.h" linenumber="19" name="zext_ln19_297" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_297_fu_13938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="897" filename="./math_functions.h" linenumber="19" name="add_ln19_233" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_233_fu_13943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="898" filename="./math_functions.h" linenumber="19" name="zext_ln19_298" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_298_fu_13948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="900" filename="./math_functions.h" linenumber="19" name="add_ln19_234" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_234_fu_13953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="901" filename="./math_functions.h" linenumber="19" name="zext_ln19_299" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_299_fu_13958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="903" filename="./math_functions.h" linenumber="19" name="add_ln19_235" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_235_fu_13963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="904" filename="./math_functions.h" linenumber="19" name="zext_ln19_300" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_300_fu_13968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="906" filename="./math_functions.h" linenumber="19" name="add_ln19_236" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_236_fu_13973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="907" filename="./math_functions.h" linenumber="19" name="zext_ln19_301" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_301_fu_13978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="909" filename="./math_functions.h" linenumber="19" name="add_ln19_237" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_237_fu_13983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="910" filename="./math_functions.h" linenumber="19" name="zext_ln19_302" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_302_fu_13988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="912" filename="./math_functions.h" linenumber="19" name="add_ln19_238" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_238_fu_13993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="913" filename="./math_functions.h" linenumber="19" name="zext_ln19_303" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_303_fu_13998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="915" filename="./math_functions.h" linenumber="19" name="add_ln19_239" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_239_fu_14003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="916" filename="./math_functions.h" linenumber="19" name="zext_ln19_304" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_304_fu_14008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="918" filename="./math_functions.h" linenumber="19" name="add_ln19_240" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_240_fu_14013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="919" filename="./math_functions.h" linenumber="19" name="zext_ln19_305" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_305_fu_14018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="921" filename="./math_functions.h" linenumber="19" name="add_ln19_241" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_241_fu_14023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="922" filename="./math_functions.h" linenumber="19" name="zext_ln19_306" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_306_fu_14028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="924" filename="./math_functions.h" linenumber="19" name="add_ln19_242" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_242_fu_14033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="925" filename="./math_functions.h" linenumber="19" name="zext_ln19_307" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_307_fu_14038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="927" filename="./math_functions.h" linenumber="19" name="add_ln19_243" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_243_fu_14043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="928" filename="./math_functions.h" linenumber="19" name="zext_ln19_308" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_308_fu_14048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="930" filename="./math_functions.h" linenumber="19" name="add_ln19_244" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_244_fu_14053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="931" filename="./math_functions.h" linenumber="19" name="zext_ln19_309" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_309_fu_14058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="933" filename="./math_functions.h" linenumber="19" name="add_ln19_245" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_245_fu_14063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="934" filename="./math_functions.h" linenumber="19" name="zext_ln19_310" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_310_fu_14068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="936" filename="./math_functions.h" linenumber="19" name="add_ln19_246" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_246_fu_14073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="937" filename="./math_functions.h" linenumber="19" name="zext_ln19_311" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_311_fu_14078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="939" filename="./math_functions.h" linenumber="19" name="add_ln19_247" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_247_fu_14083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="940" filename="./math_functions.h" linenumber="19" name="zext_ln19_312" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_312_fu_14088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="942" filename="./math_functions.h" linenumber="19" name="add_ln19_248" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_248_fu_14093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="943" filename="./math_functions.h" linenumber="19" name="zext_ln19_313" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_313_fu_14098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="945" filename="./math_functions.h" linenumber="19" name="add_ln19_249" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_249_fu_14103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="946" filename="./math_functions.h" linenumber="19" name="zext_ln19_314" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_314_fu_14108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="948" filename="./math_functions.h" linenumber="19" name="add_ln19_250" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_250_fu_14113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="949" filename="./math_functions.h" linenumber="19" name="zext_ln19_315" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_315_fu_14118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="951" filename="./math_functions.h" linenumber="19" name="add_ln19_251" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_251_fu_14123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="952" filename="./math_functions.h" linenumber="19" name="zext_ln19_316" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_316_fu_14128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="954" filename="./math_functions.h" linenumber="19" name="add_ln19_252" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_252_fu_14133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="955" filename="./math_functions.h" linenumber="19" name="zext_ln19_317" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_317_fu_14138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="957" filename="./math_functions.h" linenumber="19" name="add_ln19_253" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_253_fu_14143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="958" filename="./math_functions.h" linenumber="19" name="zext_ln19_318" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_318_fu_14148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="960" filename="./math_functions.h" linenumber="19" name="add_ln19_254" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_254_fu_14153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="961" filename="./math_functions.h" linenumber="19" name="zext_ln19_319" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_319_fu_14158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="963" filename="./math_functions.h" linenumber="19" name="add_ln19_255" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_255_fu_14163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="964" filename="./math_functions.h" linenumber="19" name="zext_ln19_320" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_320_fu_14168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="966" filename="./math_functions.h" linenumber="19" name="add_ln19_256" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_256_fu_14173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="967" filename="./math_functions.h" linenumber="19" name="zext_ln19_321" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_321_fu_14178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="969" filename="./math_functions.h" linenumber="19" name="add_ln19_257" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_257_fu_14183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="970" filename="./math_functions.h" linenumber="19" name="zext_ln19_322" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_322_fu_14188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="972" filename="./math_functions.h" linenumber="19" name="add_ln19_258" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_258_fu_14193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="973" filename="./math_functions.h" linenumber="19" name="zext_ln19_323" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_323_fu_14198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="975" filename="./math_functions.h" linenumber="19" name="add_ln19_259" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_259_fu_14203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="976" filename="./math_functions.h" linenumber="19" name="zext_ln19_324" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_324_fu_14208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="978" filename="./math_functions.h" linenumber="19" name="add_ln19_260" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_260_fu_14213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="979" filename="./math_functions.h" linenumber="19" name="zext_ln19_325" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_325_fu_14218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="981" filename="./math_functions.h" linenumber="19" name="add_ln19_261" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_261_fu_14223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="982" filename="./math_functions.h" linenumber="19" name="zext_ln19_326" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_326_fu_14228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="984" filename="./math_functions.h" linenumber="19" name="add_ln19_262" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_262_fu_14233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="985" filename="./math_functions.h" linenumber="19" name="zext_ln19_327" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_327_fu_14238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="987" filename="./math_functions.h" linenumber="19" name="add_ln19_263" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_263_fu_14243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="988" filename="./math_functions.h" linenumber="19" name="zext_ln19_328" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_328_fu_14248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="990" filename="./math_functions.h" linenumber="19" name="add_ln19_264" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_264_fu_14253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="991" filename="./math_functions.h" linenumber="19" name="zext_ln19_329" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_329_fu_14258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="993" filename="./math_functions.h" linenumber="19" name="add_ln19_265" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_265_fu_14263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="994" filename="./math_functions.h" linenumber="19" name="zext_ln19_330" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_330_fu_14268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="996" filename="./math_functions.h" linenumber="19" name="add_ln19_266" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_266_fu_14273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="997" filename="./math_functions.h" linenumber="19" name="zext_ln19_331" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_331_fu_14278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="999" filename="./math_functions.h" linenumber="19" name="add_ln19_267" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_267_fu_14283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1000" filename="./math_functions.h" linenumber="19" name="zext_ln19_332" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_332_fu_14288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1002" filename="./math_functions.h" linenumber="19" name="add_ln19_268" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_268_fu_14293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1003" filename="./math_functions.h" linenumber="19" name="zext_ln19_333" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_333_fu_14298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1005" filename="./math_functions.h" linenumber="19" name="add_ln19_269" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_269_fu_14303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1006" filename="./math_functions.h" linenumber="19" name="zext_ln19_334" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_334_fu_14308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1008" filename="./math_functions.h" linenumber="19" name="add_ln19_270" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_270_fu_14313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1009" filename="./math_functions.h" linenumber="19" name="zext_ln19_335" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_335_fu_14318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1011" filename="./math_functions.h" linenumber="19" name="add_ln19_271" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_271_fu_14323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1012" filename="./math_functions.h" linenumber="19" name="zext_ln19_336" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_336_fu_14328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1014" filename="./math_functions.h" linenumber="19" name="add_ln19_272" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_272_fu_14333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1015" filename="./math_functions.h" linenumber="19" name="zext_ln19_337" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_337_fu_14338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1017" filename="./math_functions.h" linenumber="19" name="add_ln19_273" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_273_fu_14343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1018" filename="./math_functions.h" linenumber="19" name="zext_ln19_338" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_338_fu_14348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1020" filename="./math_functions.h" linenumber="19" name="add_ln19_274" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_274_fu_14353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1021" filename="./math_functions.h" linenumber="19" name="zext_ln19_339" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_339_fu_14358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1023" filename="./math_functions.h" linenumber="19" name="add_ln19_275" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_275_fu_14363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1024" filename="./math_functions.h" linenumber="19" name="zext_ln19_340" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_340_fu_14368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1026" filename="./math_functions.h" linenumber="19" name="add_ln19_276" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_276_fu_14373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1027" filename="./math_functions.h" linenumber="19" name="zext_ln19_341" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_341_fu_14378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1029" filename="./math_functions.h" linenumber="19" name="add_ln19_277" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_277_fu_14383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1030" filename="./math_functions.h" linenumber="19" name="zext_ln19_342" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_342_fu_14388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1032" filename="./math_functions.h" linenumber="19" name="add_ln19_278" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_278_fu_14393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1033" filename="./math_functions.h" linenumber="19" name="zext_ln19_343" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_343_fu_14398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1035" filename="./math_functions.h" linenumber="19" name="add_ln19_279" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_279_fu_14403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1036" filename="./math_functions.h" linenumber="19" name="zext_ln19_344" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_344_fu_14408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1038" filename="./math_functions.h" linenumber="19" name="add_ln19_280" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_280_fu_14413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1039" filename="./math_functions.h" linenumber="19" name="zext_ln19_345" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_345_fu_14418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1041" filename="./math_functions.h" linenumber="19" name="add_ln19_281" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_281_fu_14423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1042" filename="./math_functions.h" linenumber="19" name="zext_ln19_346" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_346_fu_14428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1044" filename="./math_functions.h" linenumber="19" name="add_ln19_282" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_282_fu_14433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1045" filename="./math_functions.h" linenumber="19" name="zext_ln19_347" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_347_fu_14438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1047" filename="./math_functions.h" linenumber="19" name="add_ln19_283" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_283_fu_14443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1048" filename="./math_functions.h" linenumber="19" name="zext_ln19_348" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_348_fu_14448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1050" filename="./math_functions.h" linenumber="19" name="add_ln19_284" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_284_fu_14453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1051" filename="./math_functions.h" linenumber="19" name="zext_ln19_349" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_349_fu_14458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1053" filename="./math_functions.h" linenumber="19" name="add_ln19_285" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_285_fu_14463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1054" filename="./math_functions.h" linenumber="19" name="zext_ln19_350" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_350_fu_14468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1056" filename="./math_functions.h" linenumber="19" name="add_ln19_286" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_286_fu_14473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1057" filename="./math_functions.h" linenumber="19" name="zext_ln19_351" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_351_fu_14478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1059" filename="./math_functions.h" linenumber="19" name="add_ln19_287" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_287_fu_14483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1060" filename="./math_functions.h" linenumber="19" name="zext_ln19_352" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_352_fu_14488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1062" filename="./math_functions.h" linenumber="19" name="add_ln19_288" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_288_fu_14493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1063" filename="./math_functions.h" linenumber="19" name="zext_ln19_353" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_353_fu_14498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1065" filename="./math_functions.h" linenumber="19" name="add_ln19_289" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_289_fu_14503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1066" filename="./math_functions.h" linenumber="19" name="zext_ln19_354" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_354_fu_14508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1068" filename="./math_functions.h" linenumber="19" name="add_ln19_290" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_290_fu_14513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1069" filename="./math_functions.h" linenumber="19" name="zext_ln19_355" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_355_fu_14518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1071" filename="./math_functions.h" linenumber="19" name="add_ln19_291" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_291_fu_14523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1072" filename="./math_functions.h" linenumber="19" name="zext_ln19_356" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_356_fu_14528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1074" filename="./math_functions.h" linenumber="19" name="add_ln19_292" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_292_fu_14533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1075" filename="./math_functions.h" linenumber="19" name="zext_ln19_357" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_357_fu_14538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1077" filename="./math_functions.h" linenumber="19" name="add_ln19_293" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_293_fu_14543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1078" filename="./math_functions.h" linenumber="19" name="zext_ln19_358" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_358_fu_14548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1080" filename="./math_functions.h" linenumber="19" name="add_ln19_294" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_294_fu_14553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1081" filename="./math_functions.h" linenumber="19" name="zext_ln19_359" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_359_fu_14558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1083" filename="./math_functions.h" linenumber="19" name="add_ln19_295" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_295_fu_14563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1084" filename="./math_functions.h" linenumber="19" name="zext_ln19_360" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_360_fu_14568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1086" filename="./math_functions.h" linenumber="19" name="add_ln19_296" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_296_fu_14573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1087" filename="./math_functions.h" linenumber="19" name="zext_ln19_361" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_361_fu_14578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1089" filename="./math_functions.h" linenumber="19" name="add_ln19_297" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_297_fu_14583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1090" filename="./math_functions.h" linenumber="19" name="zext_ln19_362" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_362_fu_14588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1092" filename="./math_functions.h" linenumber="19" name="add_ln19_298" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_298_fu_14593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1093" filename="./math_functions.h" linenumber="19" name="zext_ln19_363" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_363_fu_14598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1095" filename="./math_functions.h" linenumber="19" name="add_ln19_299" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_299_fu_14603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1096" filename="./math_functions.h" linenumber="19" name="zext_ln19_364" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_364_fu_14608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1098" filename="./math_functions.h" linenumber="19" name="add_ln19_300" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_300_fu_14613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1099" filename="./math_functions.h" linenumber="19" name="zext_ln19_365" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_365_fu_14618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1101" filename="./math_functions.h" linenumber="19" name="add_ln19_301" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_301_fu_14623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1102" filename="./math_functions.h" linenumber="19" name="zext_ln19_366" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_366_fu_14628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1104" filename="./math_functions.h" linenumber="19" name="add_ln19_302" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_302_fu_14633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1105" filename="./math_functions.h" linenumber="19" name="zext_ln19_367" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_367_fu_14638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1107" filename="./math_functions.h" linenumber="19" name="add_ln19_303" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_303_fu_14643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1108" filename="./math_functions.h" linenumber="19" name="zext_ln19_368" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_368_fu_14648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1110" filename="./math_functions.h" linenumber="19" name="add_ln19_304" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_304_fu_14653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1111" filename="./math_functions.h" linenumber="19" name="zext_ln19_369" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_369_fu_14658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1113" filename="./math_functions.h" linenumber="19" name="add_ln19_305" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_305_fu_14663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1114" filename="./math_functions.h" linenumber="19" name="zext_ln19_370" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_370_fu_14668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1116" filename="./math_functions.h" linenumber="19" name="add_ln19_306" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_306_fu_14673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1117" filename="./math_functions.h" linenumber="19" name="zext_ln19_371" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_371_fu_14678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1119" filename="./math_functions.h" linenumber="19" name="add_ln19_307" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_307_fu_14683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1120" filename="./math_functions.h" linenumber="19" name="zext_ln19_372" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_372_fu_14688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1122" filename="./math_functions.h" linenumber="19" name="add_ln19_308" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_308_fu_14693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1123" filename="./math_functions.h" linenumber="19" name="zext_ln19_373" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_373_fu_14698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1125" filename="./math_functions.h" linenumber="19" name="add_ln19_309" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_309_fu_14703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1126" filename="./math_functions.h" linenumber="19" name="zext_ln19_374" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_374_fu_14708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1128" filename="./math_functions.h" linenumber="19" name="add_ln19_310" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_310_fu_14713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1129" filename="./math_functions.h" linenumber="19" name="zext_ln19_375" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_375_fu_14718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1131" filename="./math_functions.h" linenumber="19" name="add_ln19_311" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_311_fu_14723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1132" filename="./math_functions.h" linenumber="19" name="zext_ln19_376" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_376_fu_14728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1134" filename="./math_functions.h" linenumber="19" name="add_ln19_312" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_312_fu_14733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1135" filename="./math_functions.h" linenumber="19" name="zext_ln19_377" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_377_fu_14738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1137" filename="./math_functions.h" linenumber="19" name="add_ln19_313" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_313_fu_14743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1138" filename="./math_functions.h" linenumber="19" name="zext_ln19_378" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_378_fu_14748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1140" filename="./math_functions.h" linenumber="19" name="add_ln19_314" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_314_fu_14753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1141" filename="./math_functions.h" linenumber="19" name="zext_ln19_379" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_379_fu_14758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1143" filename="./math_functions.h" linenumber="19" name="add_ln19_315" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_315_fu_14763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1144" filename="./math_functions.h" linenumber="19" name="zext_ln19_380" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_380_fu_14768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1146" filename="./math_functions.h" linenumber="19" name="add_ln19_316" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_316_fu_14773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1147" filename="./math_functions.h" linenumber="19" name="zext_ln19_381" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_381_fu_14778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1149" filename="./math_functions.h" linenumber="19" name="add_ln19_317" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_317_fu_14783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1150" filename="./math_functions.h" linenumber="19" name="zext_ln19_382" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_382_fu_14788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1152" filename="./math_functions.h" linenumber="19" name="add_ln19_318" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_318_fu_14793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1153" filename="./math_functions.h" linenumber="19" name="zext_ln19_383" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_383_fu_14798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1155" filename="./math_functions.h" linenumber="19" name="add_ln19_319" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_319_fu_14803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1156" filename="./math_functions.h" linenumber="19" name="zext_ln19_384" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_384_fu_14808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1158" filename="./math_functions.h" linenumber="19" name="add_ln19_320" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_320_fu_14813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1159" filename="./math_functions.h" linenumber="19" name="zext_ln19_385" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_385_fu_14818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1161" filename="./math_functions.h" linenumber="19" name="add_ln19_321" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_321_fu_14823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1162" filename="./math_functions.h" linenumber="19" name="zext_ln19_386" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_386_fu_14828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1164" filename="./math_functions.h" linenumber="19" name="add_ln19_322" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_322_fu_14833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1165" filename="./math_functions.h" linenumber="19" name="zext_ln19_387" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_387_fu_14838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1167" filename="./math_functions.h" linenumber="19" name="add_ln19_323" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_323_fu_14843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1168" filename="./math_functions.h" linenumber="19" name="zext_ln19_388" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_388_fu_14848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1170" filename="./math_functions.h" linenumber="19" name="add_ln19_324" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_324_fu_14853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1171" filename="./math_functions.h" linenumber="19" name="zext_ln19_389" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_389_fu_14858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1173" filename="./math_functions.h" linenumber="19" name="add_ln19_325" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_325_fu_14863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1174" filename="./math_functions.h" linenumber="19" name="zext_ln19_390" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_390_fu_14868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1176" filename="./math_functions.h" linenumber="19" name="add_ln19_326" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_326_fu_14873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1177" filename="./math_functions.h" linenumber="19" name="zext_ln19_391" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_391_fu_14878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1179" filename="./math_functions.h" linenumber="19" name="add_ln19_327" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_327_fu_14883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1180" filename="./math_functions.h" linenumber="19" name="zext_ln19_392" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_392_fu_14888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1182" filename="./math_functions.h" linenumber="19" name="add_ln19_328" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_328_fu_14893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1183" filename="./math_functions.h" linenumber="19" name="zext_ln19_393" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_393_fu_14898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1185" filename="./math_functions.h" linenumber="19" name="add_ln19_329" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_329_fu_14903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1186" filename="./math_functions.h" linenumber="19" name="zext_ln19_394" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_394_fu_14908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1188" filename="./math_functions.h" linenumber="19" name="add_ln19_330" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_330_fu_14913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1189" filename="./math_functions.h" linenumber="19" name="zext_ln19_395" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_395_fu_14918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1191" filename="./math_functions.h" linenumber="19" name="add_ln19_331" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_331_fu_14923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1192" filename="./math_functions.h" linenumber="19" name="zext_ln19_396" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_396_fu_14928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1194" filename="./math_functions.h" linenumber="19" name="add_ln19_332" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_332_fu_14933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1195" filename="./math_functions.h" linenumber="19" name="zext_ln19_397" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_397_fu_14938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1197" filename="./math_functions.h" linenumber="19" name="add_ln19_333" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_333_fu_14943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1198" filename="./math_functions.h" linenumber="19" name="zext_ln19_398" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_398_fu_14948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1200" filename="./math_functions.h" linenumber="19" name="add_ln19_334" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_334_fu_14953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1201" filename="./math_functions.h" linenumber="19" name="zext_ln19_399" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_399_fu_14958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1203" filename="./math_functions.h" linenumber="19" name="add_ln19_335" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_335_fu_14963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1204" filename="./math_functions.h" linenumber="19" name="zext_ln19_400" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_400_fu_14968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1206" filename="./math_functions.h" linenumber="19" name="add_ln19_336" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_336_fu_14973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1207" filename="./math_functions.h" linenumber="19" name="zext_ln19_401" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_401_fu_14978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1209" filename="./math_functions.h" linenumber="19" name="add_ln19_337" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_337_fu_14983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1210" filename="./math_functions.h" linenumber="19" name="zext_ln19_402" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_402_fu_14988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1212" filename="./math_functions.h" linenumber="19" name="add_ln19_338" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_338_fu_14993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1213" filename="./math_functions.h" linenumber="19" name="zext_ln19_403" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_403_fu_14998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1215" filename="./math_functions.h" linenumber="19" name="add_ln19_339" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_339_fu_15003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1216" filename="./math_functions.h" linenumber="19" name="zext_ln19_404" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_404_fu_15008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1218" filename="./math_functions.h" linenumber="19" name="add_ln19_340" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_340_fu_15013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1219" filename="./math_functions.h" linenumber="19" name="zext_ln19_405" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_405_fu_15018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1221" filename="./math_functions.h" linenumber="19" name="add_ln19_341" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_341_fu_15023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1222" filename="./math_functions.h" linenumber="19" name="zext_ln19_406" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_406_fu_15028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1224" filename="./math_functions.h" linenumber="19" name="add_ln19_342" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_342_fu_15033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1225" filename="./math_functions.h" linenumber="19" name="zext_ln19_407" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_407_fu_15038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1227" filename="./math_functions.h" linenumber="19" name="add_ln19_343" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_343_fu_15043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1228" filename="./math_functions.h" linenumber="19" name="zext_ln19_408" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_408_fu_15048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1230" filename="./math_functions.h" linenumber="19" name="add_ln19_344" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_344_fu_15053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1231" filename="./math_functions.h" linenumber="19" name="zext_ln19_409" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_409_fu_15058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1233" filename="./math_functions.h" linenumber="19" name="add_ln19_345" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_345_fu_15063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1234" filename="./math_functions.h" linenumber="19" name="zext_ln19_410" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_410_fu_15068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1236" filename="./math_functions.h" linenumber="19" name="add_ln19_346" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_346_fu_15073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1237" filename="./math_functions.h" linenumber="19" name="zext_ln19_411" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_411_fu_15078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1239" filename="./math_functions.h" linenumber="19" name="add_ln19_347" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_347_fu_15083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1240" filename="./math_functions.h" linenumber="19" name="zext_ln19_412" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_412_fu_15088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1242" filename="./math_functions.h" linenumber="19" name="add_ln19_348" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_348_fu_15093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1243" filename="./math_functions.h" linenumber="19" name="zext_ln19_413" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_413_fu_15098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1245" filename="./math_functions.h" linenumber="19" name="add_ln19_349" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_349_fu_15103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1246" filename="./math_functions.h" linenumber="19" name="zext_ln19_414" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_414_fu_15108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1248" filename="./math_functions.h" linenumber="19" name="add_ln19_350" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_350_fu_15113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1249" filename="./math_functions.h" linenumber="19" name="zext_ln19_415" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_415_fu_15118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1251" filename="./math_functions.h" linenumber="19" name="add_ln19_351" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_351_fu_15123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1252" filename="./math_functions.h" linenumber="19" name="zext_ln19_416" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_416_fu_15128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1254" filename="./math_functions.h" linenumber="19" name="add_ln19_352" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_352_fu_15133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1255" filename="./math_functions.h" linenumber="19" name="zext_ln19_417" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_417_fu_15138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1257" filename="./math_functions.h" linenumber="19" name="add_ln19_353" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_353_fu_15143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1258" filename="./math_functions.h" linenumber="19" name="zext_ln19_418" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_418_fu_15148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1260" filename="./math_functions.h" linenumber="19" name="add_ln19_354" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_354_fu_15153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1261" filename="./math_functions.h" linenumber="19" name="zext_ln19_419" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_419_fu_15158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1263" filename="./math_functions.h" linenumber="19" name="add_ln19_355" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_355_fu_15163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1264" filename="./math_functions.h" linenumber="19" name="zext_ln19_420" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_420_fu_15168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1266" filename="./math_functions.h" linenumber="19" name="add_ln19_356" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_356_fu_15173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1267" filename="./math_functions.h" linenumber="19" name="zext_ln19_421" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_421_fu_15178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1269" filename="./math_functions.h" linenumber="19" name="add_ln19_357" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_357_fu_15183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1270" filename="./math_functions.h" linenumber="19" name="zext_ln19_422" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_422_fu_15188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1272" filename="./math_functions.h" linenumber="19" name="add_ln19_358" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_358_fu_15193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1273" filename="./math_functions.h" linenumber="19" name="zext_ln19_423" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_423_fu_15198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1275" filename="./math_functions.h" linenumber="19" name="add_ln19_359" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_359_fu_15203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1276" filename="./math_functions.h" linenumber="19" name="zext_ln19_424" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_424_fu_15208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1278" filename="./math_functions.h" linenumber="19" name="add_ln19_360" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_360_fu_15213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1279" filename="./math_functions.h" linenumber="19" name="zext_ln19_425" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_425_fu_15218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1281" filename="./math_functions.h" linenumber="19" name="add_ln19_361" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_361_fu_15223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1282" filename="./math_functions.h" linenumber="19" name="zext_ln19_426" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_426_fu_15228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1284" filename="./math_functions.h" linenumber="19" name="add_ln19_362" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_362_fu_15233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1285" filename="./math_functions.h" linenumber="19" name="zext_ln19_427" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_427_fu_15238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1287" filename="./math_functions.h" linenumber="19" name="add_ln19_363" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_363_fu_15243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1288" filename="./math_functions.h" linenumber="19" name="zext_ln19_428" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_428_fu_15248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1290" filename="./math_functions.h" linenumber="19" name="add_ln19_364" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_364_fu_15253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1291" filename="./math_functions.h" linenumber="19" name="zext_ln19_429" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_429_fu_15258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1293" filename="./math_functions.h" linenumber="19" name="add_ln19_365" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_365_fu_15263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1294" filename="./math_functions.h" linenumber="19" name="zext_ln19_430" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_430_fu_15268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1296" filename="./math_functions.h" linenumber="19" name="add_ln19_366" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_366_fu_15273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1297" filename="./math_functions.h" linenumber="19" name="zext_ln19_431" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_431_fu_15278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1299" filename="./math_functions.h" linenumber="19" name="add_ln19_367" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_367_fu_15283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1300" filename="./math_functions.h" linenumber="19" name="zext_ln19_432" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_432_fu_15288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1302" filename="./math_functions.h" linenumber="19" name="add_ln19_368" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_368_fu_15293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1303" filename="./math_functions.h" linenumber="19" name="zext_ln19_433" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_433_fu_15298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1305" filename="./math_functions.h" linenumber="19" name="add_ln19_369" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_369_fu_15303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1306" filename="./math_functions.h" linenumber="19" name="zext_ln19_434" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_434_fu_15308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1308" filename="./math_functions.h" linenumber="19" name="add_ln19_370" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_370_fu_15313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1309" filename="./math_functions.h" linenumber="19" name="zext_ln19_435" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_435_fu_15318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1311" filename="./math_functions.h" linenumber="19" name="add_ln19_371" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_371_fu_15323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1312" filename="./math_functions.h" linenumber="19" name="zext_ln19_436" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_436_fu_15328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1314" filename="./math_functions.h" linenumber="19" name="add_ln19_372" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_372_fu_15333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1315" filename="./math_functions.h" linenumber="19" name="zext_ln19_437" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_437_fu_15338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1317" filename="./math_functions.h" linenumber="19" name="add_ln19_373" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_373_fu_15343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1318" filename="./math_functions.h" linenumber="19" name="zext_ln19_438" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_438_fu_15348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1320" filename="./math_functions.h" linenumber="19" name="add_ln19_374" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_374_fu_15353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1321" filename="./math_functions.h" linenumber="19" name="zext_ln19_439" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_439_fu_15358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1323" filename="./math_functions.h" linenumber="19" name="add_ln19_375" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_375_fu_15363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1324" filename="./math_functions.h" linenumber="19" name="zext_ln19_440" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_440_fu_15368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1326" filename="./math_functions.h" linenumber="19" name="add_ln19_376" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_376_fu_15373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1327" filename="./math_functions.h" linenumber="19" name="zext_ln19_441" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_441_fu_15378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1329" filename="./math_functions.h" linenumber="19" name="add_ln19_377" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_377_fu_15383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1330" filename="./math_functions.h" linenumber="19" name="zext_ln19_442" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_442_fu_15388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1332" filename="./math_functions.h" linenumber="19" name="add_ln19_378" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_378_fu_15393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1333" filename="./math_functions.h" linenumber="19" name="zext_ln19_443" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_443_fu_15398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1335" filename="./math_functions.h" linenumber="19" name="add_ln19_379" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_379_fu_15403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1336" filename="./math_functions.h" linenumber="19" name="zext_ln19_444" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_444_fu_15408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1338" filename="./math_functions.h" linenumber="19" name="add_ln19_380" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_380_fu_15413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1339" filename="./math_functions.h" linenumber="19" name="zext_ln19_445" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_445_fu_15418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1341" filename="./math_functions.h" linenumber="19" name="add_ln19_381" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_381_fu_15423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1342" filename="./math_functions.h" linenumber="19" name="zext_ln19_446" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_446_fu_15428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1344" filename="./math_functions.h" linenumber="19" name="add_ln19_382" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_382_fu_15433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1345" filename="./math_functions.h" linenumber="19" name="zext_ln19_447" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_447_fu_15438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1347" filename="./math_functions.h" linenumber="19" name="add_ln19_383" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_383_fu_15443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1348" filename="./math_functions.h" linenumber="19" name="zext_ln19_448" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_448_fu_15448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1350" filename="./math_functions.h" linenumber="19" name="add_ln19_384" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_384_fu_15453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1351" filename="./math_functions.h" linenumber="19" name="zext_ln19_449" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_449_fu_15458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1353" filename="./math_functions.h" linenumber="19" name="add_ln19_385" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_385_fu_15463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1354" filename="./math_functions.h" linenumber="19" name="zext_ln19_450" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_450_fu_15468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1356" filename="./math_functions.h" linenumber="19" name="add_ln19_386" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_386_fu_15473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1357" filename="./math_functions.h" linenumber="19" name="zext_ln19_451" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_451_fu_15478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1359" filename="./math_functions.h" linenumber="19" name="add_ln19_387" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_387_fu_15483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1360" filename="./math_functions.h" linenumber="19" name="zext_ln19_452" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_452_fu_15488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1362" filename="./math_functions.h" linenumber="19" name="add_ln19_388" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_388_fu_15493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1363" filename="./math_functions.h" linenumber="19" name="zext_ln19_453" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_453_fu_15498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1365" filename="./math_functions.h" linenumber="19" name="add_ln19_389" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_389_fu_15503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1366" filename="./math_functions.h" linenumber="19" name="zext_ln19_454" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_454_fu_15508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1368" filename="./math_functions.h" linenumber="19" name="add_ln19_390" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_390_fu_15513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1369" filename="./math_functions.h" linenumber="19" name="zext_ln19_455" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_455_fu_15518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1371" filename="./math_functions.h" linenumber="19" name="add_ln19_391" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_391_fu_15523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1372" filename="./math_functions.h" linenumber="19" name="zext_ln19_456" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_456_fu_15528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1374" filename="./math_functions.h" linenumber="19" name="add_ln19_392" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_392_fu_15533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1375" filename="./math_functions.h" linenumber="19" name="zext_ln19_457" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_457_fu_15538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1377" filename="./math_functions.h" linenumber="19" name="add_ln19_393" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_393_fu_15543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1378" filename="./math_functions.h" linenumber="19" name="zext_ln19_458" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_458_fu_15548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1380" filename="./math_functions.h" linenumber="19" name="add_ln19_394" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_394_fu_15553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1381" filename="./math_functions.h" linenumber="19" name="zext_ln19_459" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_459_fu_15558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1383" filename="./math_functions.h" linenumber="19" name="add_ln19_395" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_395_fu_15563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1384" filename="./math_functions.h" linenumber="19" name="zext_ln19_460" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_460_fu_15568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1386" filename="./math_functions.h" linenumber="19" name="add_ln19_396" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_396_fu_15573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1387" filename="./math_functions.h" linenumber="19" name="zext_ln19_461" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_461_fu_15578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1389" filename="./math_functions.h" linenumber="19" name="add_ln19_397" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_397_fu_15583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1390" filename="./math_functions.h" linenumber="19" name="zext_ln19_462" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_462_fu_15588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1392" filename="./math_functions.h" linenumber="19" name="add_ln19_398" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_398_fu_15593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1393" filename="./math_functions.h" linenumber="19" name="zext_ln19_463" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_463_fu_15598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1395" filename="./math_functions.h" linenumber="19" name="add_ln19_399" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_399_fu_15603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1396" filename="./math_functions.h" linenumber="19" name="zext_ln19_464" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_464_fu_15608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1398" filename="./math_functions.h" linenumber="19" name="add_ln19_400" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_400_fu_15613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1399" filename="./math_functions.h" linenumber="19" name="zext_ln19_465" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_465_fu_15618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1401" filename="./math_functions.h" linenumber="19" name="add_ln19_401" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_401_fu_15623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1402" filename="./math_functions.h" linenumber="19" name="zext_ln19_466" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_466_fu_15628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1404" filename="./math_functions.h" linenumber="19" name="add_ln19_402" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_402_fu_15633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1405" filename="./math_functions.h" linenumber="19" name="zext_ln19_467" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_467_fu_15638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1407" filename="./math_functions.h" linenumber="19" name="add_ln19_403" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_403_fu_15643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1408" filename="./math_functions.h" linenumber="19" name="zext_ln19_468" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_468_fu_15648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1410" filename="./math_functions.h" linenumber="19" name="add_ln19_404" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_404_fu_15653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1411" filename="./math_functions.h" linenumber="19" name="zext_ln19_469" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_469_fu_15658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1413" filename="./math_functions.h" linenumber="19" name="add_ln19_405" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_405_fu_15663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1414" filename="./math_functions.h" linenumber="19" name="zext_ln19_470" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_470_fu_15668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1416" filename="./math_functions.h" linenumber="19" name="add_ln19_406" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_406_fu_15673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1417" filename="./math_functions.h" linenumber="19" name="zext_ln19_471" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_471_fu_15678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1419" filename="./math_functions.h" linenumber="19" name="add_ln19_407" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_407_fu_15683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1420" filename="./math_functions.h" linenumber="19" name="zext_ln19_472" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_472_fu_15688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1422" filename="./math_functions.h" linenumber="19" name="add_ln19_408" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_408_fu_15693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1423" filename="./math_functions.h" linenumber="19" name="zext_ln19_473" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_473_fu_15698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1425" filename="./math_functions.h" linenumber="19" name="add_ln19_409" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_409_fu_15703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1426" filename="./math_functions.h" linenumber="19" name="zext_ln19_474" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_474_fu_15708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1428" filename="./math_functions.h" linenumber="19" name="add_ln19_410" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_410_fu_15713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1429" filename="./math_functions.h" linenumber="19" name="zext_ln19_475" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_475_fu_15718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1431" filename="./math_functions.h" linenumber="19" name="add_ln19_411" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_411_fu_15723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1432" filename="./math_functions.h" linenumber="19" name="zext_ln19_476" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_476_fu_15728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1434" filename="./math_functions.h" linenumber="19" name="add_ln19_412" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_412_fu_15733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1435" filename="./math_functions.h" linenumber="19" name="zext_ln19_477" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_477_fu_15738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1437" filename="./math_functions.h" linenumber="19" name="add_ln19_413" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_413_fu_15743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1438" filename="./math_functions.h" linenumber="19" name="zext_ln19_478" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_478_fu_15748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1440" filename="./math_functions.h" linenumber="19" name="add_ln19_414" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_414_fu_15753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1441" filename="./math_functions.h" linenumber="19" name="zext_ln19_479" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_479_fu_15758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1443" filename="./math_functions.h" linenumber="19" name="add_ln19_415" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_415_fu_15763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1444" filename="./math_functions.h" linenumber="19" name="zext_ln19_480" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_480_fu_15768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1446" filename="./math_functions.h" linenumber="19" name="add_ln19_416" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_416_fu_15773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1447" filename="./math_functions.h" linenumber="19" name="zext_ln19_481" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_481_fu_15778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1449" filename="./math_functions.h" linenumber="19" name="add_ln19_417" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_417_fu_15783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1450" filename="./math_functions.h" linenumber="19" name="zext_ln19_482" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_482_fu_15788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1452" filename="./math_functions.h" linenumber="19" name="add_ln19_418" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_418_fu_15793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1453" filename="./math_functions.h" linenumber="19" name="zext_ln19_483" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_483_fu_15798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1455" filename="./math_functions.h" linenumber="19" name="add_ln19_419" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_419_fu_15803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1456" filename="./math_functions.h" linenumber="19" name="zext_ln19_484" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_484_fu_15808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1458" filename="./math_functions.h" linenumber="19" name="add_ln19_420" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_420_fu_15813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1459" filename="./math_functions.h" linenumber="19" name="zext_ln19_485" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_485_fu_15818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1461" filename="./math_functions.h" linenumber="19" name="add_ln19_421" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_421_fu_15823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1462" filename="./math_functions.h" linenumber="19" name="zext_ln19_486" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_486_fu_15828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1464" filename="./math_functions.h" linenumber="19" name="add_ln19_422" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_422_fu_15833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1465" filename="./math_functions.h" linenumber="19" name="zext_ln19_487" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_487_fu_15838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1467" filename="./math_functions.h" linenumber="19" name="add_ln19_423" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_423_fu_15843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1468" filename="./math_functions.h" linenumber="19" name="zext_ln19_488" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_488_fu_15848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1470" filename="./math_functions.h" linenumber="19" name="add_ln19_424" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_424_fu_15853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1471" filename="./math_functions.h" linenumber="19" name="zext_ln19_489" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_489_fu_15858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1473" filename="./math_functions.h" linenumber="19" name="add_ln19_425" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_425_fu_15863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1474" filename="./math_functions.h" linenumber="19" name="zext_ln19_490" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_490_fu_15868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1476" filename="./math_functions.h" linenumber="19" name="add_ln19_426" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_426_fu_15873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1477" filename="./math_functions.h" linenumber="19" name="zext_ln19_491" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_491_fu_15878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1479" filename="./math_functions.h" linenumber="19" name="add_ln19_427" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_427_fu_15883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1480" filename="./math_functions.h" linenumber="19" name="zext_ln19_492" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_492_fu_15888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1482" filename="./math_functions.h" linenumber="19" name="add_ln19_428" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_428_fu_15893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1483" filename="./math_functions.h" linenumber="19" name="zext_ln19_493" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_493_fu_15898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1485" filename="./math_functions.h" linenumber="19" name="add_ln19_429" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_429_fu_15903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1486" filename="./math_functions.h" linenumber="19" name="zext_ln19_494" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_494_fu_15908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1488" filename="./math_functions.h" linenumber="19" name="add_ln19_430" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_430_fu_15913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1489" filename="./math_functions.h" linenumber="19" name="zext_ln19_495" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_495_fu_15918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1491" filename="./math_functions.h" linenumber="19" name="add_ln19_431" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_431_fu_15923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1492" filename="./math_functions.h" linenumber="19" name="zext_ln19_496" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_496_fu_15928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1494" filename="./math_functions.h" linenumber="19" name="add_ln19_432" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_432_fu_15933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1495" filename="./math_functions.h" linenumber="19" name="zext_ln19_497" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_497_fu_15938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1497" filename="./math_functions.h" linenumber="19" name="add_ln19_433" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_433_fu_15943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1498" filename="./math_functions.h" linenumber="19" name="zext_ln19_498" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_498_fu_15948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1500" filename="./math_functions.h" linenumber="19" name="add_ln19_434" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_434_fu_15953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1501" filename="./math_functions.h" linenumber="19" name="zext_ln19_499" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_499_fu_15958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1503" filename="./math_functions.h" linenumber="19" name="add_ln19_435" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_435_fu_15963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1504" filename="./math_functions.h" linenumber="19" name="zext_ln19_500" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_500_fu_15968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1506" filename="./math_functions.h" linenumber="19" name="add_ln19_436" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_436_fu_15973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1507" filename="./math_functions.h" linenumber="19" name="zext_ln19_501" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_501_fu_15978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1509" filename="./math_functions.h" linenumber="19" name="add_ln19_437" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_437_fu_15983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1510" filename="./math_functions.h" linenumber="19" name="zext_ln19_502" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_502_fu_15988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1512" filename="./math_functions.h" linenumber="19" name="add_ln19_438" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_438_fu_15993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1513" filename="./math_functions.h" linenumber="19" name="zext_ln19_503" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_503_fu_15998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1515" filename="./math_functions.h" linenumber="19" name="add_ln19_439" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_439_fu_16003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1516" filename="./math_functions.h" linenumber="19" name="zext_ln19_504" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_504_fu_16008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1518" filename="./math_functions.h" linenumber="19" name="add_ln19_440" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_440_fu_16013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1519" filename="./math_functions.h" linenumber="19" name="zext_ln19_505" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_505_fu_16018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1521" filename="./math_functions.h" linenumber="19" name="add_ln19_441" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_441_fu_16023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1522" filename="./math_functions.h" linenumber="19" name="zext_ln19_506" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_506_fu_16028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1524" filename="./math_functions.h" linenumber="19" name="add_ln19_442" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_442_fu_16033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1525" filename="./math_functions.h" linenumber="19" name="zext_ln19_507" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_507_fu_16038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1527" filename="./math_functions.h" linenumber="19" name="add_ln19_443" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_443_fu_16043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1528" filename="./math_functions.h" linenumber="19" name="zext_ln19_508" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_508_fu_16048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1530" filename="./math_functions.h" linenumber="19" name="add_ln19_444" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_444_fu_16053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1531" filename="./math_functions.h" linenumber="19" name="zext_ln19_509" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_509_fu_16058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1533" filename="./math_functions.h" linenumber="19" name="add_ln19_445" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_445_fu_16063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1534" filename="./math_functions.h" linenumber="19" name="zext_ln19_510" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_510_fu_16068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1536" filename="./math_functions.h" linenumber="19" name="add_ln19_446" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_446_fu_16073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1537" filename="./math_functions.h" linenumber="19" name="zext_ln19_511" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_511_fu_16078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1539" filename="./math_functions.h" linenumber="19" name="add_ln19_447" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_447_fu_16083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1540" filename="./math_functions.h" linenumber="19" name="zext_ln19_512" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_512_fu_16088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1542" filename="./math_functions.h" linenumber="19" name="add_ln19_448" contextFuncName="calculate" moduleName="calculate.2" rtlName="add_ln19_448_fu_16093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="1543" filename="./math_functions.h" linenumber="19" name="zext_ln19_513" contextFuncName="calculate" moduleName="calculate.2" rtlName="zext_ln19_513_fu_16098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3081" filename="./math_functions.h" linenumber="24" name="tmp" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3082" filename="./math_functions.h" linenumber="24" name="product" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3083" filename="./math_functions.h" linenumber="24" name="tmp_1" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3084" filename="./math_functions.h" linenumber="24" name="product_1" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3085" filename="./math_functions.h" linenumber="24" name="tmp_2" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3086" filename="./math_functions.h" linenumber="24" name="product_2" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3087" filename="./math_functions.h" linenumber="24" name="tmp_3" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3088" filename="./math_functions.h" linenumber="24" name="product_3" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3089" filename="./math_functions.h" linenumber="24" name="tmp_4" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3090" filename="./math_functions.h" linenumber="24" name="product_4" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3091" filename="./math_functions.h" linenumber="24" name="tmp_5" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3092" filename="./math_functions.h" linenumber="24" name="product_5" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3093" filename="./math_functions.h" linenumber="24" name="tmp_6" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3094" filename="./math_functions.h" linenumber="24" name="product_6" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3095" filename="./math_functions.h" linenumber="24" name="tmp_7" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3096" filename="./math_functions.h" linenumber="24" name="product_7" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3097" filename="./math_functions.h" linenumber="24" name="tmp_8" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3098" filename="./math_functions.h" linenumber="24" name="product_8" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3099" filename="./math_functions.h" linenumber="24" name="tmp_9" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3100" filename="./math_functions.h" linenumber="24" name="product_9" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3101" filename="./math_functions.h" linenumber="24" name="tmp_10" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3102" filename="./math_functions.h" linenumber="24" name="product_10" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3103" filename="./math_functions.h" linenumber="24" name="tmp_11" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3104" filename="./math_functions.h" linenumber="24" name="product_11" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3105" filename="./math_functions.h" linenumber="24" name="tmp_12" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3106" filename="./math_functions.h" linenumber="24" name="product_12" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3107" filename="./math_functions.h" linenumber="24" name="tmp_13" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3108" filename="./math_functions.h" linenumber="24" name="product_13" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3109" filename="./math_functions.h" linenumber="24" name="tmp_14" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3110" filename="./math_functions.h" linenumber="24" name="product_14" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3111" filename="./math_functions.h" linenumber="24" name="tmp_15" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3112" filename="./math_functions.h" linenumber="24" name="product_15" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3113" filename="./math_functions.h" linenumber="24" name="tmp_16" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3114" filename="./math_functions.h" linenumber="24" name="product_16" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3115" filename="./math_functions.h" linenumber="24" name="tmp_17" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3116" filename="./math_functions.h" linenumber="24" name="product_17" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3117" filename="./math_functions.h" linenumber="24" name="tmp_18" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3118" filename="./math_functions.h" linenumber="24" name="product_18" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3119" filename="./math_functions.h" linenumber="24" name="tmp_19" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3120" filename="./math_functions.h" linenumber="24" name="product_19" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3121" filename="./math_functions.h" linenumber="24" name="tmp_20" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3122" filename="./math_functions.h" linenumber="24" name="product_20" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3123" filename="./math_functions.h" linenumber="24" name="tmp_21" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3124" filename="./math_functions.h" linenumber="24" name="product_21" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3125" filename="./math_functions.h" linenumber="24" name="tmp_22" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3126" filename="./math_functions.h" linenumber="24" name="product_22" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3127" filename="./math_functions.h" linenumber="24" name="tmp_23" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3128" filename="./math_functions.h" linenumber="24" name="product_23" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3129" filename="./math_functions.h" linenumber="24" name="tmp_24" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3130" filename="./math_functions.h" linenumber="24" name="product_24" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3131" filename="./math_functions.h" linenumber="24" name="tmp_25" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3132" filename="./math_functions.h" linenumber="24" name="product_25" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3133" filename="./math_functions.h" linenumber="24" name="tmp_26" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3134" filename="./math_functions.h" linenumber="24" name="product_26" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3135" filename="./math_functions.h" linenumber="24" name="tmp_27" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3136" filename="./math_functions.h" linenumber="24" name="product_27" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3137" filename="./math_functions.h" linenumber="24" name="tmp_28" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3138" filename="./math_functions.h" linenumber="24" name="product_28" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3139" filename="./math_functions.h" linenumber="24" name="tmp_29" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3140" filename="./math_functions.h" linenumber="24" name="product_29" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3141" filename="./math_functions.h" linenumber="24" name="tmp_30" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3142" filename="./math_functions.h" linenumber="24" name="product_30" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3143" filename="./math_functions.h" linenumber="24" name="tmp_31" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3144" filename="./math_functions.h" linenumber="24" name="product_31" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3145" filename="./math_functions.h" linenumber="24" name="tmp_32" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3146" filename="./math_functions.h" linenumber="24" name="product_32" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3147" filename="./math_functions.h" linenumber="24" name="tmp_33" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3148" filename="./math_functions.h" linenumber="24" name="product_33" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3149" filename="./math_functions.h" linenumber="24" name="tmp_34" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3150" filename="./math_functions.h" linenumber="24" name="product_34" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3151" filename="./math_functions.h" linenumber="24" name="tmp_35" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3152" filename="./math_functions.h" linenumber="24" name="product_35" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3153" filename="./math_functions.h" linenumber="24" name="tmp_36" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3154" filename="./math_functions.h" linenumber="24" name="product_36" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3155" filename="./math_functions.h" linenumber="24" name="tmp_37" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3156" filename="./math_functions.h" linenumber="24" name="product_37" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3157" filename="./math_functions.h" linenumber="24" name="tmp_38" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3158" filename="./math_functions.h" linenumber="24" name="product_38" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3159" filename="./math_functions.h" linenumber="24" name="tmp_39" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3160" filename="./math_functions.h" linenumber="24" name="product_39" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3161" filename="./math_functions.h" linenumber="24" name="tmp_40" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3162" filename="./math_functions.h" linenumber="24" name="product_40" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3163" filename="./math_functions.h" linenumber="24" name="tmp_41" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3164" filename="./math_functions.h" linenumber="24" name="product_41" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3165" filename="./math_functions.h" linenumber="24" name="tmp_42" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3166" filename="./math_functions.h" linenumber="24" name="product_42" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3167" filename="./math_functions.h" linenumber="24" name="tmp_43" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3168" filename="./math_functions.h" linenumber="24" name="product_43" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3169" filename="./math_functions.h" linenumber="24" name="tmp_44" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3170" filename="./math_functions.h" linenumber="24" name="product_44" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3171" filename="./math_functions.h" linenumber="24" name="tmp_45" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3172" filename="./math_functions.h" linenumber="24" name="product_45" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3173" filename="./math_functions.h" linenumber="24" name="tmp_46" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3174" filename="./math_functions.h" linenumber="24" name="product_46" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3175" filename="./math_functions.h" linenumber="24" name="tmp_47" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3176" filename="./math_functions.h" linenumber="24" name="product_47" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3177" filename="./math_functions.h" linenumber="24" name="tmp_48" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3178" filename="./math_functions.h" linenumber="24" name="product_48" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3179" filename="./math_functions.h" linenumber="24" name="tmp_49" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3180" filename="./math_functions.h" linenumber="24" name="product_49" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3181" filename="./math_functions.h" linenumber="24" name="tmp_50" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3182" filename="./math_functions.h" linenumber="24" name="product_50" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3183" filename="./math_functions.h" linenumber="24" name="tmp_51" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3184" filename="./math_functions.h" linenumber="24" name="product_51" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3185" filename="./math_functions.h" linenumber="24" name="tmp_52" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3186" filename="./math_functions.h" linenumber="24" name="product_52" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3187" filename="./math_functions.h" linenumber="24" name="tmp_53" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3188" filename="./math_functions.h" linenumber="24" name="product_53" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3189" filename="./math_functions.h" linenumber="24" name="tmp_54" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3190" filename="./math_functions.h" linenumber="24" name="product_54" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3191" filename="./math_functions.h" linenumber="24" name="tmp_55" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3192" filename="./math_functions.h" linenumber="24" name="product_55" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3193" filename="./math_functions.h" linenumber="24" name="tmp_56" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3194" filename="./math_functions.h" linenumber="24" name="product_56" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3195" filename="./math_functions.h" linenumber="24" name="tmp_57" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3196" filename="./math_functions.h" linenumber="24" name="product_57" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3197" filename="./math_functions.h" linenumber="24" name="tmp_58" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3198" filename="./math_functions.h" linenumber="24" name="product_58" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3199" filename="./math_functions.h" linenumber="24" name="tmp_59" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3200" filename="./math_functions.h" linenumber="24" name="product_59" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3201" filename="./math_functions.h" linenumber="24" name="tmp_60" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3202" filename="./math_functions.h" linenumber="24" name="product_60" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3203" filename="./math_functions.h" linenumber="24" name="tmp_61" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3204" filename="./math_functions.h" linenumber="24" name="product_61" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3205" filename="./math_functions.h" linenumber="24" name="tmp_62" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3206" filename="./math_functions.h" linenumber="24" name="product_62" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3207" filename="./math_functions.h" linenumber="24" name="tmp_s" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3208" filename="./math_functions.h" linenumber="24" name="product_s" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3209" filename="./math_functions.h" linenumber="24" name="tmp_63" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3210" filename="./math_functions.h" linenumber="24" name="product_63" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3211" filename="./math_functions.h" linenumber="24" name="tmp_64" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3212" filename="./math_functions.h" linenumber="24" name="product_64" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3213" filename="./math_functions.h" linenumber="24" name="tmp_65" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3214" filename="./math_functions.h" linenumber="24" name="product_65" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3215" filename="./math_functions.h" linenumber="24" name="tmp_66" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3216" filename="./math_functions.h" linenumber="24" name="product_66" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3217" filename="./math_functions.h" linenumber="24" name="tmp_67" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3218" filename="./math_functions.h" linenumber="24" name="product_67" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3219" filename="./math_functions.h" linenumber="24" name="tmp_68" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3220" filename="./math_functions.h" linenumber="24" name="product_68" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3221" filename="./math_functions.h" linenumber="24" name="tmp_69" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3222" filename="./math_functions.h" linenumber="24" name="product_69" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3223" filename="./math_functions.h" linenumber="24" name="tmp_70" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3224" filename="./math_functions.h" linenumber="24" name="product_70" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3225" filename="./math_functions.h" linenumber="24" name="tmp_71" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3226" filename="./math_functions.h" linenumber="24" name="product_71" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3227" filename="./math_functions.h" linenumber="24" name="tmp_72" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3228" filename="./math_functions.h" linenumber="24" name="product_72" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3229" filename="./math_functions.h" linenumber="24" name="tmp_73" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3230" filename="./math_functions.h" linenumber="24" name="product_73" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3231" filename="./math_functions.h" linenumber="24" name="tmp_74" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3232" filename="./math_functions.h" linenumber="24" name="product_74" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3233" filename="./math_functions.h" linenumber="24" name="tmp_75" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3234" filename="./math_functions.h" linenumber="24" name="product_75" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3235" filename="./math_functions.h" linenumber="24" name="tmp_76" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3236" filename="./math_functions.h" linenumber="24" name="product_76" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3237" filename="./math_functions.h" linenumber="24" name="tmp_77" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3238" filename="./math_functions.h" linenumber="24" name="product_77" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3239" filename="./math_functions.h" linenumber="24" name="tmp_78" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3240" filename="./math_functions.h" linenumber="24" name="product_78" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3241" filename="./math_functions.h" linenumber="24" name="tmp_79" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3242" filename="./math_functions.h" linenumber="24" name="product_79" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3243" filename="./math_functions.h" linenumber="24" name="tmp_80" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3244" filename="./math_functions.h" linenumber="24" name="product_80" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3245" filename="./math_functions.h" linenumber="24" name="tmp_81" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3246" filename="./math_functions.h" linenumber="24" name="product_81" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3247" filename="./math_functions.h" linenumber="24" name="tmp_82" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3248" filename="./math_functions.h" linenumber="24" name="product_82" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3249" filename="./math_functions.h" linenumber="24" name="tmp_83" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3250" filename="./math_functions.h" linenumber="24" name="product_83" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3251" filename="./math_functions.h" linenumber="24" name="tmp_84" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3252" filename="./math_functions.h" linenumber="24" name="product_84" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3253" filename="./math_functions.h" linenumber="24" name="tmp_85" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3254" filename="./math_functions.h" linenumber="24" name="product_85" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3255" filename="./math_functions.h" linenumber="24" name="tmp_86" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3256" filename="./math_functions.h" linenumber="24" name="product_86" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3257" filename="./math_functions.h" linenumber="24" name="tmp_87" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3258" filename="./math_functions.h" linenumber="24" name="product_87" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3259" filename="./math_functions.h" linenumber="24" name="tmp_88" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3260" filename="./math_functions.h" linenumber="24" name="product_88" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3261" filename="./math_functions.h" linenumber="24" name="tmp_89" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3262" filename="./math_functions.h" linenumber="24" name="product_89" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3263" filename="./math_functions.h" linenumber="24" name="tmp_90" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3264" filename="./math_functions.h" linenumber="24" name="product_90" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3265" filename="./math_functions.h" linenumber="24" name="tmp_91" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3266" filename="./math_functions.h" linenumber="24" name="product_91" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3267" filename="./math_functions.h" linenumber="24" name="tmp_92" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3268" filename="./math_functions.h" linenumber="24" name="product_92" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3269" filename="./math_functions.h" linenumber="24" name="tmp_93" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3270" filename="./math_functions.h" linenumber="24" name="product_93" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3271" filename="./math_functions.h" linenumber="24" name="tmp_94" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3272" filename="./math_functions.h" linenumber="24" name="product_94" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3273" filename="./math_functions.h" linenumber="24" name="tmp_95" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3274" filename="./math_functions.h" linenumber="24" name="product_95" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3275" filename="./math_functions.h" linenumber="24" name="tmp_96" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3276" filename="./math_functions.h" linenumber="24" name="product_96" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3277" filename="./math_functions.h" linenumber="24" name="tmp_97" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3278" filename="./math_functions.h" linenumber="24" name="product_97" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3279" filename="./math_functions.h" linenumber="24" name="tmp_98" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3280" filename="./math_functions.h" linenumber="24" name="product_98" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3281" filename="./math_functions.h" linenumber="24" name="tmp_99" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3282" filename="./math_functions.h" linenumber="24" name="product_99" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3283" filename="./math_functions.h" linenumber="24" name="tmp_100" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3284" filename="./math_functions.h" linenumber="24" name="product_100" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3285" filename="./math_functions.h" linenumber="24" name="tmp_101" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3286" filename="./math_functions.h" linenumber="24" name="product_101" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3287" filename="./math_functions.h" linenumber="24" name="tmp_102" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3288" filename="./math_functions.h" linenumber="24" name="product_102" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3289" filename="./math_functions.h" linenumber="24" name="tmp_103" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3290" filename="./math_functions.h" linenumber="24" name="product_103" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3291" filename="./math_functions.h" linenumber="24" name="tmp_104" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3292" filename="./math_functions.h" linenumber="24" name="product_104" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3293" filename="./math_functions.h" linenumber="24" name="tmp_105" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3294" filename="./math_functions.h" linenumber="24" name="product_105" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3295" filename="./math_functions.h" linenumber="24" name="tmp_106" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3296" filename="./math_functions.h" linenumber="24" name="product_106" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3297" filename="./math_functions.h" linenumber="24" name="tmp_107" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3298" filename="./math_functions.h" linenumber="24" name="product_107" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3299" filename="./math_functions.h" linenumber="24" name="tmp_108" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3300" filename="./math_functions.h" linenumber="24" name="product_108" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3301" filename="./math_functions.h" linenumber="24" name="tmp_109" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3302" filename="./math_functions.h" linenumber="24" name="product_109" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3303" filename="./math_functions.h" linenumber="24" name="tmp_110" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3304" filename="./math_functions.h" linenumber="24" name="product_110" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3305" filename="./math_functions.h" linenumber="24" name="tmp_111" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3306" filename="./math_functions.h" linenumber="24" name="product_111" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3307" filename="./math_functions.h" linenumber="24" name="tmp_112" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3308" filename="./math_functions.h" linenumber="24" name="product_112" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3309" filename="./math_functions.h" linenumber="24" name="tmp_113" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3310" filename="./math_functions.h" linenumber="24" name="product_113" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3311" filename="./math_functions.h" linenumber="24" name="tmp_114" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3312" filename="./math_functions.h" linenumber="24" name="product_114" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3313" filename="./math_functions.h" linenumber="24" name="tmp_115" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3314" filename="./math_functions.h" linenumber="24" name="product_115" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3315" filename="./math_functions.h" linenumber="24" name="tmp_116" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3316" filename="./math_functions.h" linenumber="24" name="product_116" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3317" filename="./math_functions.h" linenumber="24" name="tmp_117" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3318" filename="./math_functions.h" linenumber="24" name="product_117" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3319" filename="./math_functions.h" linenumber="24" name="tmp_118" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3320" filename="./math_functions.h" linenumber="24" name="product_118" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3321" filename="./math_functions.h" linenumber="24" name="tmp_119" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3322" filename="./math_functions.h" linenumber="24" name="product_119" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3323" filename="./math_functions.h" linenumber="24" name="tmp_120" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3324" filename="./math_functions.h" linenumber="24" name="product_120" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3325" filename="./math_functions.h" linenumber="24" name="tmp_121" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3326" filename="./math_functions.h" linenumber="24" name="product_121" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3327" filename="./math_functions.h" linenumber="24" name="tmp_122" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3328" filename="./math_functions.h" linenumber="24" name="product_122" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3329" filename="./math_functions.h" linenumber="24" name="tmp_123" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3330" filename="./math_functions.h" linenumber="24" name="product_123" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3331" filename="./math_functions.h" linenumber="24" name="tmp_124" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3332" filename="./math_functions.h" linenumber="24" name="product_124" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3333" filename="./math_functions.h" linenumber="24" name="tmp_125" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3334" filename="./math_functions.h" linenumber="24" name="product_125" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3335" filename="./math_functions.h" linenumber="24" name="tmp_126" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3336" filename="./math_functions.h" linenumber="24" name="product_126" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3337" filename="./math_functions.h" linenumber="24" name="tmp_127" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3338" filename="./math_functions.h" linenumber="24" name="product_127" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3339" filename="./math_functions.h" linenumber="24" name="tmp_128" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3340" filename="./math_functions.h" linenumber="24" name="product_128" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3341" filename="./math_functions.h" linenumber="24" name="tmp_129" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3342" filename="./math_functions.h" linenumber="24" name="product_129" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3343" filename="./math_functions.h" linenumber="24" name="tmp_130" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3344" filename="./math_functions.h" linenumber="24" name="product_130" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3345" filename="./math_functions.h" linenumber="24" name="tmp_131" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3346" filename="./math_functions.h" linenumber="24" name="product_131" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3347" filename="./math_functions.h" linenumber="24" name="tmp_132" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3348" filename="./math_functions.h" linenumber="24" name="product_132" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3349" filename="./math_functions.h" linenumber="24" name="tmp_133" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3350" filename="./math_functions.h" linenumber="24" name="product_133" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3351" filename="./math_functions.h" linenumber="24" name="tmp_134" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3352" filename="./math_functions.h" linenumber="24" name="product_134" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3353" filename="./math_functions.h" linenumber="24" name="tmp_135" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3354" filename="./math_functions.h" linenumber="24" name="product_135" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3355" filename="./math_functions.h" linenumber="24" name="tmp_136" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3356" filename="./math_functions.h" linenumber="24" name="product_136" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3357" filename="./math_functions.h" linenumber="24" name="tmp_137" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3358" filename="./math_functions.h" linenumber="24" name="product_137" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3359" filename="./math_functions.h" linenumber="24" name="tmp_138" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3360" filename="./math_functions.h" linenumber="24" name="product_138" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3361" filename="./math_functions.h" linenumber="24" name="tmp_139" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3362" filename="./math_functions.h" linenumber="24" name="product_139" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3363" filename="./math_functions.h" linenumber="24" name="tmp_140" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3364" filename="./math_functions.h" linenumber="24" name="product_140" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3365" filename="./math_functions.h" linenumber="24" name="tmp_141" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3366" filename="./math_functions.h" linenumber="24" name="product_141" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3367" filename="./math_functions.h" linenumber="24" name="tmp_142" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3368" filename="./math_functions.h" linenumber="24" name="product_142" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3369" filename="./math_functions.h" linenumber="24" name="tmp_143" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3370" filename="./math_functions.h" linenumber="24" name="product_143" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3371" filename="./math_functions.h" linenumber="24" name="tmp_144" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3372" filename="./math_functions.h" linenumber="24" name="product_144" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3373" filename="./math_functions.h" linenumber="24" name="tmp_145" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3374" filename="./math_functions.h" linenumber="24" name="product_145" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3375" filename="./math_functions.h" linenumber="24" name="tmp_146" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3376" filename="./math_functions.h" linenumber="24" name="product_146" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3377" filename="./math_functions.h" linenumber="24" name="tmp_147" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3378" filename="./math_functions.h" linenumber="24" name="product_147" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3379" filename="./math_functions.h" linenumber="24" name="tmp_148" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3380" filename="./math_functions.h" linenumber="24" name="product_148" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3381" filename="./math_functions.h" linenumber="24" name="tmp_149" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3382" filename="./math_functions.h" linenumber="24" name="product_149" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3383" filename="./math_functions.h" linenumber="24" name="tmp_150" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3384" filename="./math_functions.h" linenumber="24" name="product_150" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3385" filename="./math_functions.h" linenumber="24" name="tmp_151" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3386" filename="./math_functions.h" linenumber="24" name="product_151" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3387" filename="./math_functions.h" linenumber="24" name="tmp_152" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3388" filename="./math_functions.h" linenumber="24" name="product_152" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3389" filename="./math_functions.h" linenumber="24" name="tmp_153" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3390" filename="./math_functions.h" linenumber="24" name="product_153" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3391" filename="./math_functions.h" linenumber="24" name="tmp_154" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3392" filename="./math_functions.h" linenumber="24" name="product_154" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3393" filename="./math_functions.h" linenumber="24" name="tmp_155" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3394" filename="./math_functions.h" linenumber="24" name="product_155" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3395" filename="./math_functions.h" linenumber="24" name="tmp_156" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3396" filename="./math_functions.h" linenumber="24" name="product_156" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3397" filename="./math_functions.h" linenumber="24" name="tmp_157" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3398" filename="./math_functions.h" linenumber="24" name="product_157" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3399" filename="./math_functions.h" linenumber="24" name="tmp_158" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3400" filename="./math_functions.h" linenumber="24" name="product_158" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3401" filename="./math_functions.h" linenumber="24" name="tmp_159" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3402" filename="./math_functions.h" linenumber="24" name="product_159" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3403" filename="./math_functions.h" linenumber="24" name="tmp_160" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3404" filename="./math_functions.h" linenumber="24" name="product_160" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3405" filename="./math_functions.h" linenumber="24" name="tmp_161" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3406" filename="./math_functions.h" linenumber="24" name="product_161" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3407" filename="./math_functions.h" linenumber="24" name="tmp_162" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3408" filename="./math_functions.h" linenumber="24" name="product_162" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3409" filename="./math_functions.h" linenumber="24" name="tmp_163" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3410" filename="./math_functions.h" linenumber="24" name="product_163" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3411" filename="./math_functions.h" linenumber="24" name="tmp_164" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3412" filename="./math_functions.h" linenumber="24" name="product_164" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3413" filename="./math_functions.h" linenumber="24" name="tmp_165" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3414" filename="./math_functions.h" linenumber="24" name="product_165" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3415" filename="./math_functions.h" linenumber="24" name="tmp_166" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3416" filename="./math_functions.h" linenumber="24" name="product_166" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3417" filename="./math_functions.h" linenumber="24" name="tmp_167" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3418" filename="./math_functions.h" linenumber="24" name="product_167" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3419" filename="./math_functions.h" linenumber="24" name="tmp_168" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3420" filename="./math_functions.h" linenumber="24" name="product_168" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3421" filename="./math_functions.h" linenumber="24" name="tmp_169" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3422" filename="./math_functions.h" linenumber="24" name="product_169" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3423" filename="./math_functions.h" linenumber="24" name="tmp_170" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3424" filename="./math_functions.h" linenumber="24" name="product_170" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3425" filename="./math_functions.h" linenumber="24" name="tmp_171" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3426" filename="./math_functions.h" linenumber="24" name="product_171" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3427" filename="./math_functions.h" linenumber="24" name="tmp_172" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3428" filename="./math_functions.h" linenumber="24" name="product_172" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3429" filename="./math_functions.h" linenumber="24" name="tmp_173" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3430" filename="./math_functions.h" linenumber="24" name="product_173" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3431" filename="./math_functions.h" linenumber="24" name="tmp_174" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3432" filename="./math_functions.h" linenumber="24" name="product_174" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3433" filename="./math_functions.h" linenumber="24" name="tmp_175" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3434" filename="./math_functions.h" linenumber="24" name="product_175" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3435" filename="./math_functions.h" linenumber="24" name="tmp_176" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3436" filename="./math_functions.h" linenumber="24" name="product_176" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3437" filename="./math_functions.h" linenumber="24" name="tmp_177" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3438" filename="./math_functions.h" linenumber="24" name="product_177" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3439" filename="./math_functions.h" linenumber="24" name="tmp_178" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3440" filename="./math_functions.h" linenumber="24" name="product_178" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3441" filename="./math_functions.h" linenumber="24" name="tmp_179" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3442" filename="./math_functions.h" linenumber="24" name="product_179" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3443" filename="./math_functions.h" linenumber="24" name="tmp_180" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3444" filename="./math_functions.h" linenumber="24" name="product_180" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3445" filename="./math_functions.h" linenumber="24" name="tmp_181" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3446" filename="./math_functions.h" linenumber="24" name="product_181" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3447" filename="./math_functions.h" linenumber="24" name="tmp_182" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3448" filename="./math_functions.h" linenumber="24" name="product_182" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3449" filename="./math_functions.h" linenumber="24" name="tmp_183" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3450" filename="./math_functions.h" linenumber="24" name="product_183" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3451" filename="./math_functions.h" linenumber="24" name="tmp_184" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3452" filename="./math_functions.h" linenumber="24" name="product_184" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3453" filename="./math_functions.h" linenumber="24" name="tmp_185" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3454" filename="./math_functions.h" linenumber="24" name="product_185" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3455" filename="./math_functions.h" linenumber="24" name="tmp_186" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3456" filename="./math_functions.h" linenumber="24" name="product_186" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3457" filename="./math_functions.h" linenumber="24" name="tmp_187" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3458" filename="./math_functions.h" linenumber="24" name="product_187" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3459" filename="./math_functions.h" linenumber="24" name="tmp_188" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3460" filename="./math_functions.h" linenumber="24" name="product_188" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3461" filename="./math_functions.h" linenumber="24" name="tmp_189" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3462" filename="./math_functions.h" linenumber="24" name="product_189" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3463" filename="./math_functions.h" linenumber="24" name="tmp_190" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3464" filename="./math_functions.h" linenumber="24" name="product_190" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3465" filename="./math_functions.h" linenumber="24" name="tmp_191" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3466" filename="./math_functions.h" linenumber="24" name="product_191" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3467" filename="./math_functions.h" linenumber="24" name="tmp_192" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3468" filename="./math_functions.h" linenumber="24" name="product_192" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3469" filename="./math_functions.h" linenumber="24" name="tmp_193" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3470" filename="./math_functions.h" linenumber="24" name="product_193" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3471" filename="./math_functions.h" linenumber="24" name="tmp_194" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3472" filename="./math_functions.h" linenumber="24" name="product_194" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3473" filename="./math_functions.h" linenumber="24" name="tmp_195" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3474" filename="./math_functions.h" linenumber="24" name="product_195" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3475" filename="./math_functions.h" linenumber="24" name="tmp_196" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3476" filename="./math_functions.h" linenumber="24" name="product_196" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3477" filename="./math_functions.h" linenumber="24" name="tmp_197" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3478" filename="./math_functions.h" linenumber="24" name="product_197" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3479" filename="./math_functions.h" linenumber="24" name="tmp_198" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3480" filename="./math_functions.h" linenumber="24" name="product_198" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3481" filename="./math_functions.h" linenumber="24" name="tmp_199" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3482" filename="./math_functions.h" linenumber="24" name="product_199" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3483" filename="./math_functions.h" linenumber="24" name="tmp_200" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3484" filename="./math_functions.h" linenumber="24" name="product_200" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3485" filename="./math_functions.h" linenumber="24" name="tmp_201" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3486" filename="./math_functions.h" linenumber="24" name="product_201" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3487" filename="./math_functions.h" linenumber="24" name="tmp_202" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3488" filename="./math_functions.h" linenumber="24" name="product_202" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3489" filename="./math_functions.h" linenumber="24" name="tmp_203" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3490" filename="./math_functions.h" linenumber="24" name="product_203" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3491" filename="./math_functions.h" linenumber="24" name="tmp_204" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3492" filename="./math_functions.h" linenumber="24" name="product_204" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3493" filename="./math_functions.h" linenumber="24" name="tmp_205" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3494" filename="./math_functions.h" linenumber="24" name="product_205" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3495" filename="./math_functions.h" linenumber="24" name="tmp_206" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3496" filename="./math_functions.h" linenumber="24" name="product_206" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3497" filename="./math_functions.h" linenumber="24" name="tmp_207" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3498" filename="./math_functions.h" linenumber="24" name="product_207" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3499" filename="./math_functions.h" linenumber="24" name="tmp_208" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3500" filename="./math_functions.h" linenumber="24" name="product_208" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3501" filename="./math_functions.h" linenumber="24" name="tmp_209" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3502" filename="./math_functions.h" linenumber="24" name="product_209" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3503" filename="./math_functions.h" linenumber="24" name="tmp_210" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3504" filename="./math_functions.h" linenumber="24" name="product_210" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3505" filename="./math_functions.h" linenumber="24" name="tmp_211" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3506" filename="./math_functions.h" linenumber="24" name="product_211" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3507" filename="./math_functions.h" linenumber="24" name="tmp_212" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3508" filename="./math_functions.h" linenumber="24" name="product_212" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3509" filename="./math_functions.h" linenumber="24" name="tmp_213" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3510" filename="./math_functions.h" linenumber="24" name="product_213" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3511" filename="./math_functions.h" linenumber="24" name="tmp_214" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3512" filename="./math_functions.h" linenumber="24" name="product_214" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3513" filename="./math_functions.h" linenumber="24" name="tmp_215" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3514" filename="./math_functions.h" linenumber="24" name="product_215" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3515" filename="./math_functions.h" linenumber="24" name="tmp_216" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3516" filename="./math_functions.h" linenumber="24" name="product_216" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3517" filename="./math_functions.h" linenumber="24" name="tmp_217" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3518" filename="./math_functions.h" linenumber="24" name="product_217" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3519" filename="./math_functions.h" linenumber="24" name="tmp_218" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3520" filename="./math_functions.h" linenumber="24" name="product_218" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3521" filename="./math_functions.h" linenumber="24" name="tmp_219" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3522" filename="./math_functions.h" linenumber="24" name="product_219" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3523" filename="./math_functions.h" linenumber="24" name="tmp_220" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3524" filename="./math_functions.h" linenumber="24" name="product_220" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3525" filename="./math_functions.h" linenumber="24" name="tmp_221" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3526" filename="./math_functions.h" linenumber="24" name="product_221" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3527" filename="./math_functions.h" linenumber="24" name="tmp_222" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3528" filename="./math_functions.h" linenumber="24" name="product_222" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3529" filename="./math_functions.h" linenumber="24" name="tmp_223" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3530" filename="./math_functions.h" linenumber="24" name="product_223" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3531" filename="./math_functions.h" linenumber="24" name="tmp_224" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3532" filename="./math_functions.h" linenumber="24" name="product_224" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3533" filename="./math_functions.h" linenumber="24" name="tmp_225" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3534" filename="./math_functions.h" linenumber="24" name="product_225" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3535" filename="./math_functions.h" linenumber="24" name="tmp_226" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3536" filename="./math_functions.h" linenumber="24" name="product_226" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3537" filename="./math_functions.h" linenumber="24" name="tmp_227" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3538" filename="./math_functions.h" linenumber="24" name="product_227" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3539" filename="./math_functions.h" linenumber="24" name="tmp_228" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3540" filename="./math_functions.h" linenumber="24" name="product_228" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3541" filename="./math_functions.h" linenumber="24" name="tmp_229" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3542" filename="./math_functions.h" linenumber="24" name="product_229" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3543" filename="./math_functions.h" linenumber="24" name="tmp_230" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3544" filename="./math_functions.h" linenumber="24" name="product_230" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3545" filename="./math_functions.h" linenumber="24" name="tmp_231" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3546" filename="./math_functions.h" linenumber="24" name="product_231" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3547" filename="./math_functions.h" linenumber="24" name="tmp_232" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3548" filename="./math_functions.h" linenumber="24" name="product_232" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3549" filename="./math_functions.h" linenumber="24" name="tmp_233" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3550" filename="./math_functions.h" linenumber="24" name="product_233" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3551" filename="./math_functions.h" linenumber="24" name="tmp_234" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3552" filename="./math_functions.h" linenumber="24" name="product_234" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3553" filename="./math_functions.h" linenumber="24" name="tmp_235" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3554" filename="./math_functions.h" linenumber="24" name="product_235" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3555" filename="./math_functions.h" linenumber="24" name="tmp_236" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3556" filename="./math_functions.h" linenumber="24" name="product_236" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3557" filename="./math_functions.h" linenumber="24" name="tmp_237" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3558" filename="./math_functions.h" linenumber="24" name="product_237" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3559" filename="./math_functions.h" linenumber="24" name="tmp_238" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3560" filename="./math_functions.h" linenumber="24" name="product_238" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3561" filename="./math_functions.h" linenumber="24" name="tmp_239" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3562" filename="./math_functions.h" linenumber="24" name="product_239" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3563" filename="./math_functions.h" linenumber="24" name="tmp_240" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3564" filename="./math_functions.h" linenumber="24" name="product_240" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3565" filename="./math_functions.h" linenumber="24" name="tmp_241" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3566" filename="./math_functions.h" linenumber="24" name="product_241" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3567" filename="./math_functions.h" linenumber="24" name="tmp_242" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3568" filename="./math_functions.h" linenumber="24" name="product_242" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3569" filename="./math_functions.h" linenumber="24" name="tmp_243" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3570" filename="./math_functions.h" linenumber="24" name="product_243" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3571" filename="./math_functions.h" linenumber="24" name="tmp_244" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3572" filename="./math_functions.h" linenumber="24" name="product_244" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3573" filename="./math_functions.h" linenumber="24" name="tmp_245" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3574" filename="./math_functions.h" linenumber="24" name="product_245" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3575" filename="./math_functions.h" linenumber="24" name="tmp_246" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3576" filename="./math_functions.h" linenumber="24" name="product_246" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3577" filename="./math_functions.h" linenumber="24" name="tmp_247" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3578" filename="./math_functions.h" linenumber="24" name="product_247" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3579" filename="./math_functions.h" linenumber="24" name="tmp_248" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3580" filename="./math_functions.h" linenumber="24" name="product_248" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3581" filename="./math_functions.h" linenumber="24" name="tmp_249" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3582" filename="./math_functions.h" linenumber="24" name="product_249" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3583" filename="./math_functions.h" linenumber="24" name="tmp_250" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3584" filename="./math_functions.h" linenumber="24" name="product_250" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3585" filename="./math_functions.h" linenumber="24" name="tmp_251" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3586" filename="./math_functions.h" linenumber="24" name="product_251" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3587" filename="./math_functions.h" linenumber="24" name="tmp_252" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3588" filename="./math_functions.h" linenumber="24" name="product_252" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3589" filename="./math_functions.h" linenumber="24" name="tmp_253" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3590" filename="./math_functions.h" linenumber="24" name="product_253" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3591" filename="./math_functions.h" linenumber="24" name="tmp_254" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3592" filename="./math_functions.h" linenumber="24" name="product_254" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3593" filename="./math_functions.h" linenumber="24" name="tmp_255" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3594" filename="./math_functions.h" linenumber="24" name="product_255" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3595" filename="./math_functions.h" linenumber="24" name="tmp_256" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3596" filename="./math_functions.h" linenumber="24" name="product_256" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3597" filename="./math_functions.h" linenumber="24" name="tmp_257" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3598" filename="./math_functions.h" linenumber="24" name="product_257" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3599" filename="./math_functions.h" linenumber="24" name="tmp_258" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3600" filename="./math_functions.h" linenumber="24" name="product_258" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3601" filename="./math_functions.h" linenumber="24" name="tmp_259" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3602" filename="./math_functions.h" linenumber="24" name="product_259" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3603" filename="./math_functions.h" linenumber="24" name="tmp_260" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3604" filename="./math_functions.h" linenumber="24" name="product_260" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3605" filename="./math_functions.h" linenumber="24" name="tmp_261" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3606" filename="./math_functions.h" linenumber="24" name="product_261" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3607" filename="./math_functions.h" linenumber="24" name="tmp_262" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3608" filename="./math_functions.h" linenumber="24" name="product_262" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3609" filename="./math_functions.h" linenumber="24" name="tmp_263" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3610" filename="./math_functions.h" linenumber="24" name="product_263" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3611" filename="./math_functions.h" linenumber="24" name="tmp_264" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3612" filename="./math_functions.h" linenumber="24" name="product_264" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3613" filename="./math_functions.h" linenumber="24" name="tmp_265" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3614" filename="./math_functions.h" linenumber="24" name="product_265" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3615" filename="./math_functions.h" linenumber="24" name="tmp_266" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3616" filename="./math_functions.h" linenumber="24" name="product_266" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3617" filename="./math_functions.h" linenumber="24" name="tmp_267" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3618" filename="./math_functions.h" linenumber="24" name="product_267" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3619" filename="./math_functions.h" linenumber="24" name="tmp_268" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3620" filename="./math_functions.h" linenumber="24" name="product_268" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3621" filename="./math_functions.h" linenumber="24" name="tmp_269" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3622" filename="./math_functions.h" linenumber="24" name="product_269" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3623" filename="./math_functions.h" linenumber="24" name="tmp_270" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3624" filename="./math_functions.h" linenumber="24" name="product_270" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3625" filename="./math_functions.h" linenumber="24" name="tmp_271" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3626" filename="./math_functions.h" linenumber="24" name="product_271" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3627" filename="./math_functions.h" linenumber="24" name="tmp_272" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3628" filename="./math_functions.h" linenumber="24" name="product_272" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3629" filename="./math_functions.h" linenumber="24" name="tmp_273" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3630" filename="./math_functions.h" linenumber="24" name="product_273" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3631" filename="./math_functions.h" linenumber="24" name="tmp_274" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3632" filename="./math_functions.h" linenumber="24" name="product_274" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3633" filename="./math_functions.h" linenumber="24" name="tmp_275" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3634" filename="./math_functions.h" linenumber="24" name="product_275" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3635" filename="./math_functions.h" linenumber="24" name="tmp_276" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3636" filename="./math_functions.h" linenumber="24" name="product_276" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3637" filename="./math_functions.h" linenumber="24" name="tmp_277" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3638" filename="./math_functions.h" linenumber="24" name="product_277" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3639" filename="./math_functions.h" linenumber="24" name="tmp_278" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3640" filename="./math_functions.h" linenumber="24" name="product_278" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3641" filename="./math_functions.h" linenumber="24" name="tmp_279" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3642" filename="./math_functions.h" linenumber="24" name="product_279" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3643" filename="./math_functions.h" linenumber="24" name="tmp_280" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3644" filename="./math_functions.h" linenumber="24" name="product_280" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3645" filename="./math_functions.h" linenumber="24" name="tmp_281" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3646" filename="./math_functions.h" linenumber="24" name="product_281" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3647" filename="./math_functions.h" linenumber="24" name="tmp_282" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3648" filename="./math_functions.h" linenumber="24" name="product_282" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3649" filename="./math_functions.h" linenumber="24" name="tmp_283" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3650" filename="./math_functions.h" linenumber="24" name="product_283" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3651" filename="./math_functions.h" linenumber="24" name="tmp_284" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3652" filename="./math_functions.h" linenumber="24" name="product_284" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3653" filename="./math_functions.h" linenumber="24" name="tmp_285" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3654" filename="./math_functions.h" linenumber="24" name="product_285" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3655" filename="./math_functions.h" linenumber="24" name="tmp_286" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3656" filename="./math_functions.h" linenumber="24" name="product_286" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3657" filename="./math_functions.h" linenumber="24" name="tmp_287" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3658" filename="./math_functions.h" linenumber="24" name="product_287" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3659" filename="./math_functions.h" linenumber="24" name="tmp_288" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3660" filename="./math_functions.h" linenumber="24" name="product_288" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3661" filename="./math_functions.h" linenumber="24" name="tmp_289" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3662" filename="./math_functions.h" linenumber="24" name="product_289" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3663" filename="./math_functions.h" linenumber="24" name="tmp_290" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3664" filename="./math_functions.h" linenumber="24" name="product_290" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3665" filename="./math_functions.h" linenumber="24" name="tmp_291" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3666" filename="./math_functions.h" linenumber="24" name="product_291" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3667" filename="./math_functions.h" linenumber="24" name="tmp_292" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3668" filename="./math_functions.h" linenumber="24" name="product_292" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3669" filename="./math_functions.h" linenumber="24" name="tmp_293" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3670" filename="./math_functions.h" linenumber="24" name="product_293" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3671" filename="./math_functions.h" linenumber="24" name="tmp_294" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3672" filename="./math_functions.h" linenumber="24" name="product_294" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3673" filename="./math_functions.h" linenumber="24" name="tmp_295" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3674" filename="./math_functions.h" linenumber="24" name="product_295" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3675" filename="./math_functions.h" linenumber="24" name="tmp_296" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3676" filename="./math_functions.h" linenumber="24" name="product_296" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3677" filename="./math_functions.h" linenumber="24" name="tmp_297" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3678" filename="./math_functions.h" linenumber="24" name="product_297" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3679" filename="./math_functions.h" linenumber="24" name="tmp_298" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3680" filename="./math_functions.h" linenumber="24" name="product_298" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3681" filename="./math_functions.h" linenumber="24" name="tmp_299" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3682" filename="./math_functions.h" linenumber="24" name="product_299" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3683" filename="./math_functions.h" linenumber="24" name="tmp_300" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3684" filename="./math_functions.h" linenumber="24" name="product_300" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3685" filename="./math_functions.h" linenumber="24" name="tmp_301" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3686" filename="./math_functions.h" linenumber="24" name="product_301" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3687" filename="./math_functions.h" linenumber="24" name="tmp_302" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3688" filename="./math_functions.h" linenumber="24" name="product_302" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3689" filename="./math_functions.h" linenumber="24" name="tmp_303" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3690" filename="./math_functions.h" linenumber="24" name="product_303" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3691" filename="./math_functions.h" linenumber="24" name="tmp_304" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3692" filename="./math_functions.h" linenumber="24" name="product_304" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3693" filename="./math_functions.h" linenumber="24" name="tmp_305" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3694" filename="./math_functions.h" linenumber="24" name="product_305" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3695" filename="./math_functions.h" linenumber="24" name="tmp_306" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3696" filename="./math_functions.h" linenumber="24" name="product_306" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3697" filename="./math_functions.h" linenumber="24" name="tmp_307" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3698" filename="./math_functions.h" linenumber="24" name="product_307" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3699" filename="./math_functions.h" linenumber="24" name="tmp_308" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3700" filename="./math_functions.h" linenumber="24" name="product_308" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3701" filename="./math_functions.h" linenumber="24" name="tmp_309" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3702" filename="./math_functions.h" linenumber="24" name="product_309" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3703" filename="./math_functions.h" linenumber="24" name="tmp_310" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3704" filename="./math_functions.h" linenumber="24" name="product_310" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3705" filename="./math_functions.h" linenumber="24" name="tmp_311" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3706" filename="./math_functions.h" linenumber="24" name="product_311" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3707" filename="./math_functions.h" linenumber="24" name="tmp_312" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3708" filename="./math_functions.h" linenumber="24" name="product_312" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3709" filename="./math_functions.h" linenumber="24" name="tmp_313" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3710" filename="./math_functions.h" linenumber="24" name="product_313" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3711" filename="./math_functions.h" linenumber="24" name="tmp_314" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3712" filename="./math_functions.h" linenumber="24" name="product_314" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3713" filename="./math_functions.h" linenumber="24" name="tmp_315" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3714" filename="./math_functions.h" linenumber="24" name="product_315" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3715" filename="./math_functions.h" linenumber="24" name="tmp_316" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3716" filename="./math_functions.h" linenumber="24" name="product_316" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3717" filename="./math_functions.h" linenumber="24" name="tmp_317" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3718" filename="./math_functions.h" linenumber="24" name="product_317" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3719" filename="./math_functions.h" linenumber="24" name="tmp_318" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3720" filename="./math_functions.h" linenumber="24" name="product_318" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3721" filename="./math_functions.h" linenumber="24" name="tmp_319" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3722" filename="./math_functions.h" linenumber="24" name="product_319" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3723" filename="./math_functions.h" linenumber="24" name="tmp_320" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3724" filename="./math_functions.h" linenumber="24" name="product_320" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3725" filename="./math_functions.h" linenumber="24" name="tmp_321" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3726" filename="./math_functions.h" linenumber="24" name="product_321" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3727" filename="./math_functions.h" linenumber="24" name="tmp_322" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3728" filename="./math_functions.h" linenumber="24" name="product_322" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3729" filename="./math_functions.h" linenumber="24" name="tmp_323" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3730" filename="./math_functions.h" linenumber="24" name="product_323" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3731" filename="./math_functions.h" linenumber="24" name="tmp_324" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3732" filename="./math_functions.h" linenumber="24" name="product_324" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3733" filename="./math_functions.h" linenumber="24" name="tmp_325" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3734" filename="./math_functions.h" linenumber="24" name="product_325" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3735" filename="./math_functions.h" linenumber="24" name="tmp_326" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3736" filename="./math_functions.h" linenumber="24" name="product_326" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3737" filename="./math_functions.h" linenumber="24" name="tmp_327" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3738" filename="./math_functions.h" linenumber="24" name="product_327" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3739" filename="./math_functions.h" linenumber="24" name="tmp_328" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3740" filename="./math_functions.h" linenumber="24" name="product_328" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3741" filename="./math_functions.h" linenumber="24" name="tmp_329" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3742" filename="./math_functions.h" linenumber="24" name="product_329" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3743" filename="./math_functions.h" linenumber="24" name="tmp_330" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3744" filename="./math_functions.h" linenumber="24" name="product_330" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3745" filename="./math_functions.h" linenumber="24" name="tmp_331" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3746" filename="./math_functions.h" linenumber="24" name="product_331" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3747" filename="./math_functions.h" linenumber="24" name="tmp_332" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3748" filename="./math_functions.h" linenumber="24" name="product_332" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3749" filename="./math_functions.h" linenumber="24" name="tmp_333" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3750" filename="./math_functions.h" linenumber="24" name="product_333" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3751" filename="./math_functions.h" linenumber="24" name="tmp_334" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3752" filename="./math_functions.h" linenumber="24" name="product_334" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3753" filename="./math_functions.h" linenumber="24" name="tmp_335" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3754" filename="./math_functions.h" linenumber="24" name="product_335" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3755" filename="./math_functions.h" linenumber="24" name="tmp_336" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3756" filename="./math_functions.h" linenumber="24" name="product_336" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3757" filename="./math_functions.h" linenumber="24" name="tmp_337" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3758" filename="./math_functions.h" linenumber="24" name="product_337" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3759" filename="./math_functions.h" linenumber="24" name="tmp_338" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3760" filename="./math_functions.h" linenumber="24" name="product_338" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3761" filename="./math_functions.h" linenumber="24" name="tmp_339" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3762" filename="./math_functions.h" linenumber="24" name="product_339" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3763" filename="./math_functions.h" linenumber="24" name="tmp_340" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3764" filename="./math_functions.h" linenumber="24" name="product_340" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3765" filename="./math_functions.h" linenumber="24" name="tmp_341" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3766" filename="./math_functions.h" linenumber="24" name="product_341" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3767" filename="./math_functions.h" linenumber="24" name="tmp_342" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3768" filename="./math_functions.h" linenumber="24" name="product_342" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3769" filename="./math_functions.h" linenumber="24" name="tmp_343" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3770" filename="./math_functions.h" linenumber="24" name="product_343" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3771" filename="./math_functions.h" linenumber="24" name="tmp_344" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3772" filename="./math_functions.h" linenumber="24" name="product_344" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3773" filename="./math_functions.h" linenumber="24" name="tmp_345" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3774" filename="./math_functions.h" linenumber="24" name="product_345" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3775" filename="./math_functions.h" linenumber="24" name="tmp_346" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3776" filename="./math_functions.h" linenumber="24" name="product_346" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3777" filename="./math_functions.h" linenumber="24" name="tmp_347" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3778" filename="./math_functions.h" linenumber="24" name="product_347" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3779" filename="./math_functions.h" linenumber="24" name="tmp_348" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3780" filename="./math_functions.h" linenumber="24" name="product_348" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3781" filename="./math_functions.h" linenumber="24" name="tmp_349" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3782" filename="./math_functions.h" linenumber="24" name="product_349" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3783" filename="./math_functions.h" linenumber="24" name="tmp_350" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3784" filename="./math_functions.h" linenumber="24" name="product_350" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3785" filename="./math_functions.h" linenumber="24" name="tmp_351" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3786" filename="./math_functions.h" linenumber="24" name="product_351" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3787" filename="./math_functions.h" linenumber="24" name="tmp_352" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3788" filename="./math_functions.h" linenumber="24" name="product_352" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3789" filename="./math_functions.h" linenumber="24" name="tmp_353" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3790" filename="./math_functions.h" linenumber="24" name="product_353" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3791" filename="./math_functions.h" linenumber="24" name="tmp_354" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3792" filename="./math_functions.h" linenumber="24" name="product_354" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3793" filename="./math_functions.h" linenumber="24" name="tmp_355" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3794" filename="./math_functions.h" linenumber="24" name="product_355" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3795" filename="./math_functions.h" linenumber="24" name="tmp_356" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3796" filename="./math_functions.h" linenumber="24" name="product_356" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3797" filename="./math_functions.h" linenumber="24" name="tmp_357" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3798" filename="./math_functions.h" linenumber="24" name="product_357" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3799" filename="./math_functions.h" linenumber="24" name="tmp_358" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3800" filename="./math_functions.h" linenumber="24" name="product_358" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3801" filename="./math_functions.h" linenumber="24" name="tmp_359" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3802" filename="./math_functions.h" linenumber="24" name="product_359" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3803" filename="./math_functions.h" linenumber="24" name="tmp_360" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3804" filename="./math_functions.h" linenumber="24" name="product_360" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3805" filename="./math_functions.h" linenumber="24" name="tmp_361" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3806" filename="./math_functions.h" linenumber="24" name="product_361" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3807" filename="./math_functions.h" linenumber="24" name="tmp_362" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3808" filename="./math_functions.h" linenumber="24" name="product_362" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3809" filename="./math_functions.h" linenumber="24" name="tmp_363" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3810" filename="./math_functions.h" linenumber="24" name="product_363" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3811" filename="./math_functions.h" linenumber="24" name="tmp_364" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3812" filename="./math_functions.h" linenumber="24" name="product_364" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3813" filename="./math_functions.h" linenumber="24" name="tmp_365" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3814" filename="./math_functions.h" linenumber="24" name="product_365" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3815" filename="./math_functions.h" linenumber="24" name="tmp_366" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3816" filename="./math_functions.h" linenumber="24" name="product_366" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3817" filename="./math_functions.h" linenumber="24" name="tmp_367" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3818" filename="./math_functions.h" linenumber="24" name="product_367" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3819" filename="./math_functions.h" linenumber="24" name="tmp_368" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3820" filename="./math_functions.h" linenumber="24" name="product_368" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3821" filename="./math_functions.h" linenumber="24" name="tmp_369" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3822" filename="./math_functions.h" linenumber="24" name="product_369" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3823" filename="./math_functions.h" linenumber="24" name="tmp_370" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3824" filename="./math_functions.h" linenumber="24" name="product_370" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3825" filename="./math_functions.h" linenumber="24" name="tmp_371" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3826" filename="./math_functions.h" linenumber="24" name="product_371" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3827" filename="./math_functions.h" linenumber="24" name="tmp_372" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3828" filename="./math_functions.h" linenumber="24" name="product_372" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3829" filename="./math_functions.h" linenumber="24" name="tmp_373" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3830" filename="./math_functions.h" linenumber="24" name="product_373" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3831" filename="./math_functions.h" linenumber="24" name="tmp_374" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3832" filename="./math_functions.h" linenumber="24" name="product_374" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3833" filename="./math_functions.h" linenumber="24" name="tmp_375" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3834" filename="./math_functions.h" linenumber="24" name="product_375" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3835" filename="./math_functions.h" linenumber="24" name="tmp_376" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3836" filename="./math_functions.h" linenumber="24" name="product_376" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3837" filename="./math_functions.h" linenumber="24" name="tmp_377" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3838" filename="./math_functions.h" linenumber="24" name="product_377" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3839" filename="./math_functions.h" linenumber="24" name="tmp_378" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3840" filename="./math_functions.h" linenumber="24" name="product_378" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3841" filename="./math_functions.h" linenumber="24" name="tmp_379" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3842" filename="./math_functions.h" linenumber="24" name="product_379" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3843" filename="./math_functions.h" linenumber="24" name="tmp_380" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3844" filename="./math_functions.h" linenumber="24" name="product_380" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3845" filename="./math_functions.h" linenumber="24" name="tmp_381" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3846" filename="./math_functions.h" linenumber="24" name="product_381" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3847" filename="./math_functions.h" linenumber="24" name="tmp_382" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3848" filename="./math_functions.h" linenumber="24" name="product_382" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3849" filename="./math_functions.h" linenumber="24" name="tmp_383" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3850" filename="./math_functions.h" linenumber="24" name="product_383" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3851" filename="./math_functions.h" linenumber="24" name="tmp_384" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3852" filename="./math_functions.h" linenumber="24" name="product_384" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3853" filename="./math_functions.h" linenumber="24" name="tmp_385" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3854" filename="./math_functions.h" linenumber="24" name="product_385" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3855" filename="./math_functions.h" linenumber="24" name="tmp_386" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3856" filename="./math_functions.h" linenumber="24" name="product_386" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3857" filename="./math_functions.h" linenumber="24" name="tmp_387" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3858" filename="./math_functions.h" linenumber="24" name="product_387" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3859" filename="./math_functions.h" linenumber="24" name="tmp_388" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3860" filename="./math_functions.h" linenumber="24" name="product_388" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3861" filename="./math_functions.h" linenumber="24" name="tmp_389" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3862" filename="./math_functions.h" linenumber="24" name="product_389" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3863" filename="./math_functions.h" linenumber="24" name="tmp_390" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3864" filename="./math_functions.h" linenumber="24" name="product_390" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3865" filename="./math_functions.h" linenumber="24" name="tmp_391" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3866" filename="./math_functions.h" linenumber="24" name="product_391" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3867" filename="./math_functions.h" linenumber="24" name="tmp_392" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3868" filename="./math_functions.h" linenumber="24" name="product_392" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3869" filename="./math_functions.h" linenumber="24" name="tmp_393" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3870" filename="./math_functions.h" linenumber="24" name="product_393" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3871" filename="./math_functions.h" linenumber="24" name="tmp_394" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3872" filename="./math_functions.h" linenumber="24" name="product_394" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3873" filename="./math_functions.h" linenumber="24" name="tmp_395" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3874" filename="./math_functions.h" linenumber="24" name="product_395" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3875" filename="./math_functions.h" linenumber="24" name="tmp_396" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3876" filename="./math_functions.h" linenumber="24" name="product_396" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3877" filename="./math_functions.h" linenumber="24" name="tmp_397" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3878" filename="./math_functions.h" linenumber="24" name="product_397" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3879" filename="./math_functions.h" linenumber="24" name="tmp_398" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3880" filename="./math_functions.h" linenumber="24" name="product_398" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3881" filename="./math_functions.h" linenumber="24" name="tmp_399" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3882" filename="./math_functions.h" linenumber="24" name="product_399" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3883" filename="./math_functions.h" linenumber="24" name="tmp_400" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3884" filename="./math_functions.h" linenumber="24" name="product_400" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3885" filename="./math_functions.h" linenumber="24" name="tmp_401" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3886" filename="./math_functions.h" linenumber="24" name="product_401" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3887" filename="./math_functions.h" linenumber="24" name="tmp_402" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3888" filename="./math_functions.h" linenumber="24" name="product_402" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3889" filename="./math_functions.h" linenumber="24" name="tmp_403" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3890" filename="./math_functions.h" linenumber="24" name="product_403" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3891" filename="./math_functions.h" linenumber="24" name="tmp_404" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3892" filename="./math_functions.h" linenumber="24" name="product_404" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3893" filename="./math_functions.h" linenumber="24" name="tmp_405" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3894" filename="./math_functions.h" linenumber="24" name="product_405" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3895" filename="./math_functions.h" linenumber="24" name="tmp_406" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3896" filename="./math_functions.h" linenumber="24" name="product_406" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3897" filename="./math_functions.h" linenumber="24" name="tmp_407" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3898" filename="./math_functions.h" linenumber="24" name="product_407" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3899" filename="./math_functions.h" linenumber="24" name="tmp_408" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3900" filename="./math_functions.h" linenumber="24" name="product_408" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3901" filename="./math_functions.h" linenumber="24" name="tmp_409" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3902" filename="./math_functions.h" linenumber="24" name="product_409" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3903" filename="./math_functions.h" linenumber="24" name="tmp_410" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3904" filename="./math_functions.h" linenumber="24" name="product_410" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3905" filename="./math_functions.h" linenumber="24" name="tmp_411" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3906" filename="./math_functions.h" linenumber="24" name="product_411" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3907" filename="./math_functions.h" linenumber="24" name="tmp_412" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3908" filename="./math_functions.h" linenumber="24" name="product_412" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3909" filename="./math_functions.h" linenumber="24" name="tmp_413" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3910" filename="./math_functions.h" linenumber="24" name="product_413" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3911" filename="./math_functions.h" linenumber="24" name="tmp_414" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3912" filename="./math_functions.h" linenumber="24" name="product_414" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3913" filename="./math_functions.h" linenumber="24" name="tmp_415" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3914" filename="./math_functions.h" linenumber="24" name="product_415" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3915" filename="./math_functions.h" linenumber="24" name="tmp_416" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3916" filename="./math_functions.h" linenumber="24" name="product_416" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3917" filename="./math_functions.h" linenumber="24" name="tmp_417" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3918" filename="./math_functions.h" linenumber="24" name="product_417" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3919" filename="./math_functions.h" linenumber="24" name="tmp_418" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3920" filename="./math_functions.h" linenumber="24" name="product_418" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3921" filename="./math_functions.h" linenumber="24" name="tmp_419" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3922" filename="./math_functions.h" linenumber="24" name="product_419" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3923" filename="./math_functions.h" linenumber="24" name="tmp_420" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3924" filename="./math_functions.h" linenumber="24" name="product_420" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3925" filename="./math_functions.h" linenumber="24" name="tmp_421" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3926" filename="./math_functions.h" linenumber="24" name="product_421" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3927" filename="./math_functions.h" linenumber="24" name="tmp_422" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3928" filename="./math_functions.h" linenumber="24" name="product_422" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3929" filename="./math_functions.h" linenumber="24" name="tmp_423" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3930" filename="./math_functions.h" linenumber="24" name="product_423" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3931" filename="./math_functions.h" linenumber="24" name="tmp_424" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3932" filename="./math_functions.h" linenumber="24" name="product_424" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3933" filename="./math_functions.h" linenumber="24" name="tmp_425" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3934" filename="./math_functions.h" linenumber="24" name="product_425" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3935" filename="./math_functions.h" linenumber="24" name="tmp_426" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3936" filename="./math_functions.h" linenumber="24" name="product_426" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3937" filename="./math_functions.h" linenumber="24" name="tmp_427" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3938" filename="./math_functions.h" linenumber="24" name="product_427" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3939" filename="./math_functions.h" linenumber="24" name="tmp_428" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3940" filename="./math_functions.h" linenumber="24" name="product_428" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3941" filename="./math_functions.h" linenumber="24" name="tmp_429" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3942" filename="./math_functions.h" linenumber="24" name="product_429" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3943" filename="./math_functions.h" linenumber="24" name="tmp_430" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3944" filename="./math_functions.h" linenumber="24" name="product_430" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3945" filename="./math_functions.h" linenumber="24" name="tmp_431" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3946" filename="./math_functions.h" linenumber="24" name="product_431" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3947" filename="./math_functions.h" linenumber="24" name="tmp_432" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3948" filename="./math_functions.h" linenumber="24" name="product_432" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3949" filename="./math_functions.h" linenumber="24" name="tmp_433" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3950" filename="./math_functions.h" linenumber="24" name="product_433" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3951" filename="./math_functions.h" linenumber="24" name="tmp_434" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3952" filename="./math_functions.h" linenumber="24" name="product_434" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3953" filename="./math_functions.h" linenumber="24" name="tmp_435" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3954" filename="./math_functions.h" linenumber="24" name="product_435" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3955" filename="./math_functions.h" linenumber="24" name="tmp_436" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3956" filename="./math_functions.h" linenumber="24" name="product_436" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3957" filename="./math_functions.h" linenumber="24" name="tmp_437" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3958" filename="./math_functions.h" linenumber="24" name="product_437" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3959" filename="./math_functions.h" linenumber="24" name="tmp_438" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3960" filename="./math_functions.h" linenumber="24" name="product_438" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3961" filename="./math_functions.h" linenumber="24" name="tmp_439" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3962" filename="./math_functions.h" linenumber="24" name="product_439" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3963" filename="./math_functions.h" linenumber="24" name="tmp_440" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3964" filename="./math_functions.h" linenumber="24" name="product_440" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3965" filename="./math_functions.h" linenumber="24" name="tmp_441" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3966" filename="./math_functions.h" linenumber="24" name="product_441" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3967" filename="./math_functions.h" linenumber="24" name="tmp_442" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3968" filename="./math_functions.h" linenumber="24" name="product_442" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3969" filename="./math_functions.h" linenumber="24" name="tmp_443" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3970" filename="./math_functions.h" linenumber="24" name="product_443" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3971" filename="./math_functions.h" linenumber="24" name="tmp_444" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3972" filename="./math_functions.h" linenumber="24" name="product_444" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3973" filename="./math_functions.h" linenumber="24" name="tmp_445" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3974" filename="./math_functions.h" linenumber="24" name="product_445" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3975" filename="./math_functions.h" linenumber="24" name="tmp_446" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3976" filename="./math_functions.h" linenumber="24" name="product_446" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3977" filename="./math_functions.h" linenumber="24" name="tmp_447" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3978" filename="./math_functions.h" linenumber="24" name="product_447" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3979" filename="./math_functions.h" linenumber="24" name="tmp_448" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3980" filename="./math_functions.h" linenumber="24" name="product_448" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3981" filename="./math_functions.h" linenumber="24" name="tmp_449" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3982" filename="./math_functions.h" linenumber="24" name="product_449" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3983" filename="./math_functions.h" linenumber="24" name="tmp_450" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3984" filename="./math_functions.h" linenumber="24" name="product_450" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3985" filename="./math_functions.h" linenumber="24" name="tmp_451" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3986" filename="./math_functions.h" linenumber="24" name="product_451" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3987" filename="./math_functions.h" linenumber="24" name="tmp_452" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3988" filename="./math_functions.h" linenumber="24" name="product_452" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3989" filename="./math_functions.h" linenumber="24" name="tmp_453" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3990" filename="./math_functions.h" linenumber="24" name="product_453" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3991" filename="./math_functions.h" linenumber="24" name="tmp_454" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3992" filename="./math_functions.h" linenumber="24" name="product_454" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3993" filename="./math_functions.h" linenumber="24" name="tmp_455" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3994" filename="./math_functions.h" linenumber="24" name="product_455" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3995" filename="./math_functions.h" linenumber="24" name="tmp_456" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3996" filename="./math_functions.h" linenumber="24" name="product_456" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3997" filename="./math_functions.h" linenumber="24" name="tmp_457" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3998" filename="./math_functions.h" linenumber="24" name="product_457" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="3999" filename="./math_functions.h" linenumber="24" name="tmp_458" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4000" filename="./math_functions.h" linenumber="24" name="product_458" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4001" filename="./math_functions.h" linenumber="24" name="tmp_459" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4002" filename="./math_functions.h" linenumber="24" name="product_459" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4003" filename="./math_functions.h" linenumber="24" name="tmp_460" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4004" filename="./math_functions.h" linenumber="24" name="product_460" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4005" filename="./math_functions.h" linenumber="24" name="tmp_461" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4006" filename="./math_functions.h" linenumber="24" name="product_461" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4007" filename="./math_functions.h" linenumber="24" name="tmp_462" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4008" filename="./math_functions.h" linenumber="24" name="product_462" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4009" filename="./math_functions.h" linenumber="24" name="tmp_463" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4010" filename="./math_functions.h" linenumber="24" name="product_463" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4011" filename="./math_functions.h" linenumber="24" name="tmp_464" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4012" filename="./math_functions.h" linenumber="24" name="product_464" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4013" filename="./math_functions.h" linenumber="24" name="tmp_465" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4014" filename="./math_functions.h" linenumber="24" name="product_465" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4015" filename="./math_functions.h" linenumber="24" name="tmp_466" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4016" filename="./math_functions.h" linenumber="24" name="product_466" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4017" filename="./math_functions.h" linenumber="24" name="tmp_467" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4018" filename="./math_functions.h" linenumber="24" name="product_467" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4019" filename="./math_functions.h" linenumber="24" name="tmp_468" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4020" filename="./math_functions.h" linenumber="24" name="product_468" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4021" filename="./math_functions.h" linenumber="24" name="tmp_469" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4022" filename="./math_functions.h" linenumber="24" name="product_469" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4023" filename="./math_functions.h" linenumber="24" name="tmp_470" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4024" filename="./math_functions.h" linenumber="24" name="product_470" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4025" filename="./math_functions.h" linenumber="24" name="tmp_471" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4026" filename="./math_functions.h" linenumber="24" name="product_471" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4027" filename="./math_functions.h" linenumber="24" name="tmp_472" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4028" filename="./math_functions.h" linenumber="24" name="product_472" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4029" filename="./math_functions.h" linenumber="24" name="tmp_473" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4030" filename="./math_functions.h" linenumber="24" name="product_473" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4031" filename="./math_functions.h" linenumber="24" name="tmp_474" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4032" filename="./math_functions.h" linenumber="24" name="product_474" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4033" filename="./math_functions.h" linenumber="24" name="tmp_475" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4034" filename="./math_functions.h" linenumber="24" name="product_475" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4035" filename="./math_functions.h" linenumber="24" name="tmp_476" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4036" filename="./math_functions.h" linenumber="24" name="product_476" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4037" filename="./math_functions.h" linenumber="24" name="tmp_477" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4038" filename="./math_functions.h" linenumber="24" name="product_477" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4039" filename="./math_functions.h" linenumber="24" name="tmp_478" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4040" filename="./math_functions.h" linenumber="24" name="product_478" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4041" filename="./math_functions.h" linenumber="24" name="tmp_479" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4042" filename="./math_functions.h" linenumber="24" name="product_479" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4043" filename="./math_functions.h" linenumber="24" name="tmp_480" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4044" filename="./math_functions.h" linenumber="24" name="product_480" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4045" filename="./math_functions.h" linenumber="24" name="tmp_481" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4046" filename="./math_functions.h" linenumber="24" name="product_481" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4047" filename="./math_functions.h" linenumber="24" name="tmp_482" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4048" filename="./math_functions.h" linenumber="24" name="product_482" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4049" filename="./math_functions.h" linenumber="24" name="tmp_483" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4050" filename="./math_functions.h" linenumber="24" name="product_483" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4051" filename="./math_functions.h" linenumber="24" name="tmp_484" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4052" filename="./math_functions.h" linenumber="24" name="product_484" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4053" filename="./math_functions.h" linenumber="24" name="tmp_485" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4054" filename="./math_functions.h" linenumber="24" name="product_485" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4055" filename="./math_functions.h" linenumber="24" name="tmp_486" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4056" filename="./math_functions.h" linenumber="24" name="product_486" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4057" filename="./math_functions.h" linenumber="24" name="tmp_487" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4058" filename="./math_functions.h" linenumber="24" name="product_487" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4059" filename="./math_functions.h" linenumber="24" name="tmp_488" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4060" filename="./math_functions.h" linenumber="24" name="product_488" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4061" filename="./math_functions.h" linenumber="24" name="tmp_489" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4062" filename="./math_functions.h" linenumber="24" name="product_489" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4063" filename="./math_functions.h" linenumber="24" name="tmp_490" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4064" filename="./math_functions.h" linenumber="24" name="product_490" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4065" filename="./math_functions.h" linenumber="24" name="tmp_491" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4066" filename="./math_functions.h" linenumber="24" name="product_491" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4067" filename="./math_functions.h" linenumber="24" name="tmp_492" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4068" filename="./math_functions.h" linenumber="24" name="product_492" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4069" filename="./math_functions.h" linenumber="24" name="tmp_493" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4070" filename="./math_functions.h" linenumber="24" name="product_493" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4071" filename="./math_functions.h" linenumber="24" name="tmp_494" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4072" filename="./math_functions.h" linenumber="24" name="product_494" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4073" filename="./math_functions.h" linenumber="24" name="tmp_495" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4074" filename="./math_functions.h" linenumber="24" name="product_495" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4075" filename="./math_functions.h" linenumber="24" name="tmp_496" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4076" filename="./math_functions.h" linenumber="24" name="product_496" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4077" filename="./math_functions.h" linenumber="24" name="tmp_497" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4078" filename="./math_functions.h" linenumber="24" name="product_497" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4079" filename="./math_functions.h" linenumber="24" name="tmp_498" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4080" filename="./math_functions.h" linenumber="24" name="product_498" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4081" filename="./math_functions.h" linenumber="24" name="tmp_499" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4082" filename="./math_functions.h" linenumber="24" name="product_499" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4083" filename="./math_functions.h" linenumber="24" name="tmp_500" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4084" filename="./math_functions.h" linenumber="24" name="product_500" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4085" filename="./math_functions.h" linenumber="24" name="tmp_501" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4086" filename="./math_functions.h" linenumber="24" name="product_501" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4087" filename="./math_functions.h" linenumber="24" name="tmp_502" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4088" filename="./math_functions.h" linenumber="24" name="product_502" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4089" filename="./math_functions.h" linenumber="24" name="tmp_503" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4090" filename="./math_functions.h" linenumber="24" name="product_503" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4091" filename="./math_functions.h" linenumber="24" name="tmp_504" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4092" filename="./math_functions.h" linenumber="24" name="product_504" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4093" filename="./math_functions.h" linenumber="24" name="tmp_505" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4094" filename="./math_functions.h" linenumber="24" name="product_505" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4095" filename="./math_functions.h" linenumber="24" name="tmp_506" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4096" filename="./math_functions.h" linenumber="24" name="product_506" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4097" filename="./math_functions.h" linenumber="24" name="tmp_507" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4098" filename="./math_functions.h" linenumber="24" name="product_507" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4099" filename="./math_functions.h" linenumber="24" name="tmp_508" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4100" filename="./math_functions.h" linenumber="24" name="product_508" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4101" filename="./math_functions.h" linenumber="24" name="tmp_509" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4102" filename="./math_functions.h" linenumber="24" name="product_509" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4103" filename="./math_functions.h" linenumber="24" name="tmp_510" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="4104" filename="./math_functions.h" linenumber="24" name="product_510" contextFuncName="calculate" moduleName="calculate.2" rtlName="mlp_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="5" filename="./math_functions.h" linenumber="19" name="tmp_641" contextFuncName="calculate" moduleName="calculate" rtlName="tmp_641_fu_1517_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="6" filename="./math_functions.h" linenumber="19" name="zext_ln19" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_fu_1525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="7" filename="./math_functions.h" linenumber="19" name="tmp_642" contextFuncName="calculate" moduleName="calculate" rtlName="tmp_642_fu_1529_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="8" filename="./math_functions.h" linenumber="19" name="zext_ln19_514" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_514_fu_1537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="9" filename="./math_functions.h" linenumber="19" name="add_ln19" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_fu_1541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="10" filename="./math_functions.h" linenumber="19" name="add_ln19_449" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_449_fu_1547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="11" filename="./math_functions.h" linenumber="19" name="zext_ln19_515" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_515_fu_1553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="13" filename="./math_functions.h" linenumber="19" name="add_ln19_450" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_450_fu_1558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="14" filename="./math_functions.h" linenumber="19" name="zext_ln19_516" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_516_fu_1564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="16" filename="./math_functions.h" linenumber="19" name="add_ln19_451" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_451_fu_1569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="17" filename="./math_functions.h" linenumber="19" name="zext_ln19_517" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_517_fu_1574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="19" filename="./math_functions.h" linenumber="19" name="add_ln19_452" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_452_fu_1579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="20" filename="./math_functions.h" linenumber="19" name="zext_ln19_518" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_518_fu_1584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="22" filename="./math_functions.h" linenumber="19" name="add_ln19_453" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_453_fu_1589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="23" filename="./math_functions.h" linenumber="19" name="zext_ln19_519" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_519_fu_1594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="25" filename="./math_functions.h" linenumber="19" name="add_ln19_454" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_454_fu_1599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="26" filename="./math_functions.h" linenumber="19" name="zext_ln19_520" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_520_fu_1604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="28" filename="./math_functions.h" linenumber="19" name="add_ln19_455" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_455_fu_1609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="29" filename="./math_functions.h" linenumber="19" name="zext_ln19_521" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_521_fu_1614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="31" filename="./math_functions.h" linenumber="19" name="add_ln19_456" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_456_fu_1619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="32" filename="./math_functions.h" linenumber="19" name="zext_ln19_522" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_522_fu_1624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="34" filename="./math_functions.h" linenumber="19" name="add_ln19_457" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_457_fu_1629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="35" filename="./math_functions.h" linenumber="19" name="zext_ln19_523" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_523_fu_1634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="37" filename="./math_functions.h" linenumber="19" name="add_ln19_458" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_458_fu_1639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="38" filename="./math_functions.h" linenumber="19" name="zext_ln19_524" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_524_fu_1644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="40" filename="./math_functions.h" linenumber="19" name="add_ln19_459" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_459_fu_1649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="41" filename="./math_functions.h" linenumber="19" name="zext_ln19_525" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_525_fu_1654_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="43" filename="./math_functions.h" linenumber="19" name="add_ln19_460" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_460_fu_1659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="44" filename="./math_functions.h" linenumber="19" name="zext_ln19_526" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_526_fu_1664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="46" filename="./math_functions.h" linenumber="19" name="add_ln19_461" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_461_fu_1669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="47" filename="./math_functions.h" linenumber="19" name="zext_ln19_527" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_527_fu_1674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="49" filename="./math_functions.h" linenumber="19" name="add_ln19_462" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_462_fu_1679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="50" filename="./math_functions.h" linenumber="19" name="zext_ln19_528" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_528_fu_1684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="52" filename="./math_functions.h" linenumber="19" name="add_ln19_463" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_463_fu_1689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="53" filename="./math_functions.h" linenumber="19" name="zext_ln19_529" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_529_fu_1694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="55" filename="./math_functions.h" linenumber="19" name="add_ln19_464" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_464_fu_1699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="56" filename="./math_functions.h" linenumber="19" name="zext_ln19_530" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_530_fu_1704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="58" filename="./math_functions.h" linenumber="19" name="add_ln19_465" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_465_fu_1709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="59" filename="./math_functions.h" linenumber="19" name="zext_ln19_531" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_531_fu_1714_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="61" filename="./math_functions.h" linenumber="19" name="add_ln19_466" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_466_fu_1719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="62" filename="./math_functions.h" linenumber="19" name="zext_ln19_532" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_532_fu_1724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="64" filename="./math_functions.h" linenumber="19" name="add_ln19_467" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_467_fu_1729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="65" filename="./math_functions.h" linenumber="19" name="zext_ln19_533" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_533_fu_1734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="67" filename="./math_functions.h" linenumber="19" name="add_ln19_468" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_468_fu_1739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="68" filename="./math_functions.h" linenumber="19" name="zext_ln19_534" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_534_fu_1744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="70" filename="./math_functions.h" linenumber="19" name="add_ln19_469" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_469_fu_1749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="71" filename="./math_functions.h" linenumber="19" name="zext_ln19_535" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_535_fu_1754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="73" filename="./math_functions.h" linenumber="19" name="add_ln19_470" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_470_fu_1759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="74" filename="./math_functions.h" linenumber="19" name="zext_ln19_536" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_536_fu_1764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="76" filename="./math_functions.h" linenumber="19" name="add_ln19_471" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_471_fu_1769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="77" filename="./math_functions.h" linenumber="19" name="zext_ln19_537" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_537_fu_1774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="79" filename="./math_functions.h" linenumber="19" name="add_ln19_472" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_472_fu_1779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="80" filename="./math_functions.h" linenumber="19" name="zext_ln19_538" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_538_fu_1784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="82" filename="./math_functions.h" linenumber="19" name="add_ln19_473" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_473_fu_1789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="83" filename="./math_functions.h" linenumber="19" name="zext_ln19_539" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_539_fu_1794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="85" filename="./math_functions.h" linenumber="19" name="add_ln19_474" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_474_fu_1799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="86" filename="./math_functions.h" linenumber="19" name="zext_ln19_540" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_540_fu_1804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="88" filename="./math_functions.h" linenumber="19" name="add_ln19_475" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_475_fu_1809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="89" filename="./math_functions.h" linenumber="19" name="zext_ln19_541" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_541_fu_1814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="91" filename="./math_functions.h" linenumber="19" name="add_ln19_476" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_476_fu_1819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="92" filename="./math_functions.h" linenumber="19" name="zext_ln19_542" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_542_fu_1824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="94" filename="./math_functions.h" linenumber="19" name="add_ln19_477" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_477_fu_1829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="95" filename="./math_functions.h" linenumber="19" name="zext_ln19_543" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_543_fu_1834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="97" filename="./math_functions.h" linenumber="19" name="add_ln19_478" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_478_fu_1839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="98" filename="./math_functions.h" linenumber="19" name="zext_ln19_544" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_544_fu_1844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="100" filename="./math_functions.h" linenumber="19" name="add_ln19_479" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_479_fu_1849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="101" filename="./math_functions.h" linenumber="19" name="zext_ln19_545" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_545_fu_1854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="103" filename="./math_functions.h" linenumber="19" name="add_ln19_480" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_480_fu_1859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="104" filename="./math_functions.h" linenumber="19" name="zext_ln19_546" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_546_fu_1864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="106" filename="./math_functions.h" linenumber="19" name="add_ln19_481" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_481_fu_1869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="107" filename="./math_functions.h" linenumber="19" name="zext_ln19_547" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_547_fu_1874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="109" filename="./math_functions.h" linenumber="19" name="add_ln19_482" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_482_fu_1879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="110" filename="./math_functions.h" linenumber="19" name="zext_ln19_548" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_548_fu_1884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="112" filename="./math_functions.h" linenumber="19" name="add_ln19_483" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_483_fu_1889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="113" filename="./math_functions.h" linenumber="19" name="zext_ln19_549" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_549_fu_1894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="115" filename="./math_functions.h" linenumber="19" name="add_ln19_484" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_484_fu_1899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="116" filename="./math_functions.h" linenumber="19" name="zext_ln19_550" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_550_fu_1904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="118" filename="./math_functions.h" linenumber="19" name="add_ln19_485" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_485_fu_1909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="119" filename="./math_functions.h" linenumber="19" name="zext_ln19_551" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_551_fu_1914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="121" filename="./math_functions.h" linenumber="19" name="add_ln19_486" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_486_fu_1919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="122" filename="./math_functions.h" linenumber="19" name="zext_ln19_552" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_552_fu_1924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="124" filename="./math_functions.h" linenumber="19" name="add_ln19_487" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_487_fu_1929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="125" filename="./math_functions.h" linenumber="19" name="zext_ln19_553" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_553_fu_1934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="127" filename="./math_functions.h" linenumber="19" name="add_ln19_488" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_488_fu_1939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="128" filename="./math_functions.h" linenumber="19" name="zext_ln19_554" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_554_fu_1944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="130" filename="./math_functions.h" linenumber="19" name="add_ln19_489" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_489_fu_1949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="131" filename="./math_functions.h" linenumber="19" name="zext_ln19_555" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_555_fu_1954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="133" filename="./math_functions.h" linenumber="19" name="add_ln19_490" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_490_fu_1959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="134" filename="./math_functions.h" linenumber="19" name="zext_ln19_556" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_556_fu_1964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="136" filename="./math_functions.h" linenumber="19" name="add_ln19_491" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_491_fu_1969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="137" filename="./math_functions.h" linenumber="19" name="zext_ln19_557" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_557_fu_1974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="139" filename="./math_functions.h" linenumber="19" name="add_ln19_492" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_492_fu_1979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="140" filename="./math_functions.h" linenumber="19" name="zext_ln19_558" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_558_fu_1984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="142" filename="./math_functions.h" linenumber="19" name="add_ln19_493" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_493_fu_1989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="143" filename="./math_functions.h" linenumber="19" name="zext_ln19_559" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_559_fu_1994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="145" filename="./math_functions.h" linenumber="19" name="add_ln19_494" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_494_fu_1999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="146" filename="./math_functions.h" linenumber="19" name="zext_ln19_560" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_560_fu_2004_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="148" filename="./math_functions.h" linenumber="19" name="add_ln19_495" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_495_fu_2009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="149" filename="./math_functions.h" linenumber="19" name="zext_ln19_561" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_561_fu_2014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="151" filename="./math_functions.h" linenumber="19" name="add_ln19_496" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_496_fu_2019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="152" filename="./math_functions.h" linenumber="19" name="zext_ln19_562" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_562_fu_2024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="154" filename="./math_functions.h" linenumber="19" name="add_ln19_497" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_497_fu_2029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="155" filename="./math_functions.h" linenumber="19" name="zext_ln19_563" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_563_fu_2034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="157" filename="./math_functions.h" linenumber="19" name="add_ln19_498" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_498_fu_2039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="158" filename="./math_functions.h" linenumber="19" name="zext_ln19_564" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_564_fu_2044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="160" filename="./math_functions.h" linenumber="19" name="add_ln19_499" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_499_fu_2049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="161" filename="./math_functions.h" linenumber="19" name="zext_ln19_565" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_565_fu_2054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="163" filename="./math_functions.h" linenumber="19" name="add_ln19_500" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_500_fu_2059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="164" filename="./math_functions.h" linenumber="19" name="zext_ln19_566" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_566_fu_2064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="166" filename="./math_functions.h" linenumber="19" name="add_ln19_501" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_501_fu_2069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="167" filename="./math_functions.h" linenumber="19" name="zext_ln19_567" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_567_fu_2074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="169" filename="./math_functions.h" linenumber="19" name="add_ln19_502" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_502_fu_2079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="170" filename="./math_functions.h" linenumber="19" name="zext_ln19_568" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_568_fu_2084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="172" filename="./math_functions.h" linenumber="19" name="add_ln19_503" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_503_fu_2089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="173" filename="./math_functions.h" linenumber="19" name="zext_ln19_569" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_569_fu_2094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="175" filename="./math_functions.h" linenumber="19" name="add_ln19_504" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_504_fu_2099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="176" filename="./math_functions.h" linenumber="19" name="zext_ln19_570" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_570_fu_2104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="178" filename="./math_functions.h" linenumber="19" name="add_ln19_505" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_505_fu_2109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="179" filename="./math_functions.h" linenumber="19" name="zext_ln19_571" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_571_fu_2114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="181" filename="./math_functions.h" linenumber="19" name="add_ln19_506" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_506_fu_2119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="182" filename="./math_functions.h" linenumber="19" name="zext_ln19_572" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_572_fu_2124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="184" filename="./math_functions.h" linenumber="19" name="add_ln19_507" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_507_fu_2129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="185" filename="./math_functions.h" linenumber="19" name="zext_ln19_573" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_573_fu_2134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="187" filename="./math_functions.h" linenumber="19" name="add_ln19_508" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_508_fu_2139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="188" filename="./math_functions.h" linenumber="19" name="zext_ln19_574" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_574_fu_2144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="190" filename="./math_functions.h" linenumber="19" name="add_ln19_509" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_509_fu_2149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="191" filename="./math_functions.h" linenumber="19" name="zext_ln19_575" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_575_fu_2154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="193" filename="./math_functions.h" linenumber="19" name="add_ln19_510" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_510_fu_2159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="194" filename="./math_functions.h" linenumber="19" name="zext_ln19_576" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_576_fu_2164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="196" filename="./math_functions.h" linenumber="19" name="add_ln19_511" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_511_fu_2169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="197" filename="./math_functions.h" linenumber="19" name="zext_ln19_577" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_577_fu_2174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="199" filename="./math_functions.h" linenumber="19" name="add_ln19_512" contextFuncName="calculate" moduleName="calculate" rtlName="add_ln19_512_fu_2179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="200" filename="./math_functions.h" linenumber="19" name="zext_ln19_578" contextFuncName="calculate" moduleName="calculate" rtlName="zext_ln19_578_fu_2184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="394" filename="./math_functions.h" linenumber="24" name="tmp" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="395" filename="./math_functions.h" linenumber="24" name="product" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="396" filename="./math_functions.h" linenumber="24" name="tmp_1" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="397" filename="./math_functions.h" linenumber="24" name="product_1" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="398" filename="./math_functions.h" linenumber="24" name="tmp_2" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="399" filename="./math_functions.h" linenumber="24" name="product_2" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="400" filename="./math_functions.h" linenumber="24" name="tmp_3" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="401" filename="./math_functions.h" linenumber="24" name="product_3" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="402" filename="./math_functions.h" linenumber="24" name="tmp_4" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="403" filename="./math_functions.h" linenumber="24" name="product_4" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="404" filename="./math_functions.h" linenumber="24" name="tmp_5" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="405" filename="./math_functions.h" linenumber="24" name="product_5" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="406" filename="./math_functions.h" linenumber="24" name="tmp_6" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="407" filename="./math_functions.h" linenumber="24" name="product_6" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="408" filename="./math_functions.h" linenumber="24" name="tmp_7" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="409" filename="./math_functions.h" linenumber="24" name="product_7" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="410" filename="./math_functions.h" linenumber="24" name="tmp_8" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="411" filename="./math_functions.h" linenumber="24" name="product_8" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="412" filename="./math_functions.h" linenumber="24" name="tmp_9" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="413" filename="./math_functions.h" linenumber="24" name="product_9" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="414" filename="./math_functions.h" linenumber="24" name="tmp_s" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="415" filename="./math_functions.h" linenumber="24" name="product_s" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="416" filename="./math_functions.h" linenumber="24" name="tmp_10" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="417" filename="./math_functions.h" linenumber="24" name="product_10" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="418" filename="./math_functions.h" linenumber="24" name="tmp_11" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="419" filename="./math_functions.h" linenumber="24" name="product_11" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="420" filename="./math_functions.h" linenumber="24" name="tmp_12" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="421" filename="./math_functions.h" linenumber="24" name="product_12" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="422" filename="./math_functions.h" linenumber="24" name="tmp_13" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="423" filename="./math_functions.h" linenumber="24" name="product_13" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="424" filename="./math_functions.h" linenumber="24" name="tmp_14" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="425" filename="./math_functions.h" linenumber="24" name="product_14" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="426" filename="./math_functions.h" linenumber="24" name="tmp_15" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="427" filename="./math_functions.h" linenumber="24" name="product_15" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="428" filename="./math_functions.h" linenumber="24" name="tmp_16" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="429" filename="./math_functions.h" linenumber="24" name="product_16" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="430" filename="./math_functions.h" linenumber="24" name="tmp_17" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="431" filename="./math_functions.h" linenumber="24" name="product_17" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="432" filename="./math_functions.h" linenumber="24" name="tmp_18" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="433" filename="./math_functions.h" linenumber="24" name="product_18" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="434" filename="./math_functions.h" linenumber="24" name="tmp_19" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="435" filename="./math_functions.h" linenumber="24" name="product_19" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="436" filename="./math_functions.h" linenumber="24" name="tmp_20" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="437" filename="./math_functions.h" linenumber="24" name="product_20" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="438" filename="./math_functions.h" linenumber="24" name="tmp_21" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="439" filename="./math_functions.h" linenumber="24" name="product_21" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="440" filename="./math_functions.h" linenumber="24" name="tmp_22" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="441" filename="./math_functions.h" linenumber="24" name="product_22" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="442" filename="./math_functions.h" linenumber="24" name="tmp_23" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="443" filename="./math_functions.h" linenumber="24" name="product_23" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="444" filename="./math_functions.h" linenumber="24" name="tmp_24" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="445" filename="./math_functions.h" linenumber="24" name="product_24" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="446" filename="./math_functions.h" linenumber="24" name="tmp_25" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="447" filename="./math_functions.h" linenumber="24" name="product_25" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="448" filename="./math_functions.h" linenumber="24" name="tmp_26" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="449" filename="./math_functions.h" linenumber="24" name="product_26" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="450" filename="./math_functions.h" linenumber="24" name="tmp_27" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="451" filename="./math_functions.h" linenumber="24" name="product_27" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="452" filename="./math_functions.h" linenumber="24" name="tmp_28" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="453" filename="./math_functions.h" linenumber="24" name="product_28" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="454" filename="./math_functions.h" linenumber="24" name="tmp_29" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="455" filename="./math_functions.h" linenumber="24" name="product_29" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="456" filename="./math_functions.h" linenumber="24" name="tmp_30" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="457" filename="./math_functions.h" linenumber="24" name="product_30" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="458" filename="./math_functions.h" linenumber="24" name="tmp_31" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="459" filename="./math_functions.h" linenumber="24" name="product_31" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="460" filename="./math_functions.h" linenumber="24" name="tmp_32" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="461" filename="./math_functions.h" linenumber="24" name="product_32" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="462" filename="./math_functions.h" linenumber="24" name="tmp_33" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="463" filename="./math_functions.h" linenumber="24" name="product_33" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="464" filename="./math_functions.h" linenumber="24" name="tmp_34" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="465" filename="./math_functions.h" linenumber="24" name="product_34" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="466" filename="./math_functions.h" linenumber="24" name="tmp_35" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="467" filename="./math_functions.h" linenumber="24" name="product_35" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="468" filename="./math_functions.h" linenumber="24" name="tmp_36" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="469" filename="./math_functions.h" linenumber="24" name="product_36" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="470" filename="./math_functions.h" linenumber="24" name="tmp_37" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="471" filename="./math_functions.h" linenumber="24" name="product_37" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="472" filename="./math_functions.h" linenumber="24" name="tmp_38" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="473" filename="./math_functions.h" linenumber="24" name="product_38" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="474" filename="./math_functions.h" linenumber="24" name="tmp_39" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="475" filename="./math_functions.h" linenumber="24" name="product_39" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="476" filename="./math_functions.h" linenumber="24" name="tmp_40" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="477" filename="./math_functions.h" linenumber="24" name="product_40" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="478" filename="./math_functions.h" linenumber="24" name="tmp_41" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="479" filename="./math_functions.h" linenumber="24" name="product_41" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="480" filename="./math_functions.h" linenumber="24" name="tmp_42" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="481" filename="./math_functions.h" linenumber="24" name="product_42" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="482" filename="./math_functions.h" linenumber="24" name="tmp_43" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="483" filename="./math_functions.h" linenumber="24" name="product_43" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="484" filename="./math_functions.h" linenumber="24" name="tmp_44" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="485" filename="./math_functions.h" linenumber="24" name="product_44" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="486" filename="./math_functions.h" linenumber="24" name="tmp_45" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="487" filename="./math_functions.h" linenumber="24" name="product_45" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="488" filename="./math_functions.h" linenumber="24" name="tmp_46" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="489" filename="./math_functions.h" linenumber="24" name="product_46" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="490" filename="./math_functions.h" linenumber="24" name="tmp_47" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="491" filename="./math_functions.h" linenumber="24" name="product_47" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="492" filename="./math_functions.h" linenumber="24" name="tmp_48" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="493" filename="./math_functions.h" linenumber="24" name="product_48" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="494" filename="./math_functions.h" linenumber="24" name="tmp_49" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="495" filename="./math_functions.h" linenumber="24" name="product_49" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="496" filename="./math_functions.h" linenumber="24" name="tmp_50" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="497" filename="./math_functions.h" linenumber="24" name="product_50" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="498" filename="./math_functions.h" linenumber="24" name="tmp_51" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="499" filename="./math_functions.h" linenumber="24" name="product_51" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="500" filename="./math_functions.h" linenumber="24" name="tmp_52" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="501" filename="./math_functions.h" linenumber="24" name="product_52" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="502" filename="./math_functions.h" linenumber="24" name="tmp_53" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="503" filename="./math_functions.h" linenumber="24" name="product_53" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="504" filename="./math_functions.h" linenumber="24" name="tmp_54" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="505" filename="./math_functions.h" linenumber="24" name="product_54" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="506" filename="./math_functions.h" linenumber="24" name="tmp_55" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="507" filename="./math_functions.h" linenumber="24" name="product_55" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="508" filename="./math_functions.h" linenumber="24" name="tmp_56" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="509" filename="./math_functions.h" linenumber="24" name="product_56" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="510" filename="./math_functions.h" linenumber="24" name="tmp_57" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="511" filename="./math_functions.h" linenumber="24" name="product_57" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="512" filename="./math_functions.h" linenumber="24" name="tmp_58" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="513" filename="./math_functions.h" linenumber="24" name="product_58" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="514" filename="./math_functions.h" linenumber="24" name="tmp_59" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="515" filename="./math_functions.h" linenumber="24" name="product_59" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="516" filename="./math_functions.h" linenumber="24" name="tmp_60" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="517" filename="./math_functions.h" linenumber="24" name="product_60" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="518" filename="./math_functions.h" linenumber="24" name="tmp_61" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U12" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="519" filename="./math_functions.h" linenumber="24" name="product_61" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="520" filename="./math_functions.h" linenumber="24" name="tmp_62" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fmul_32ns_32ncud_U13" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="521" filename="./math_functions.h" linenumber="24" name="product_62" contextFuncName="calculate" moduleName="calculate" rtlName="mlp_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="5" filename="./math_functions.h" linenumber="19" name="tmp_577" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_577_fu_1513_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="6" filename="./math_functions.h" linenumber="19" name="zext_ln19" contextFuncName="calculate" moduleName="calculate.1" rtlName="zext_ln19_fu_1521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="8" filename="./math_functions.h" linenumber="19" name="or_ln19" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_fu_1526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="9" filename="./math_functions.h" linenumber="19" name="tmp_578" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_578_fu_1532_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="11" filename="./math_functions.h" linenumber="19" name="or_ln19_125" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_125_fu_1541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="12" filename="./math_functions.h" linenumber="19" name="tmp_579" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_579_fu_1546_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="14" filename="./math_functions.h" linenumber="19" name="or_ln19_126" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_126_fu_1555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="15" filename="./math_functions.h" linenumber="19" name="tmp_580" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_580_fu_1560_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="17" filename="./math_functions.h" linenumber="19" name="or_ln19_127" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_127_fu_1569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="18" filename="./math_functions.h" linenumber="19" name="tmp_581" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_581_fu_1574_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="20" filename="./math_functions.h" linenumber="19" name="or_ln19_128" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_128_fu_1583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="21" filename="./math_functions.h" linenumber="19" name="tmp_582" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_582_fu_1588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="23" filename="./math_functions.h" linenumber="19" name="or_ln19_129" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_129_fu_1597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="24" filename="./math_functions.h" linenumber="19" name="tmp_583" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_583_fu_1602_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="26" filename="./math_functions.h" linenumber="19" name="or_ln19_130" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_130_fu_1611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="27" filename="./math_functions.h" linenumber="19" name="tmp_584" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_584_fu_1616_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="29" filename="./math_functions.h" linenumber="19" name="or_ln19_131" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_131_fu_1625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="30" filename="./math_functions.h" linenumber="19" name="tmp_585" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_585_fu_1630_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="32" filename="./math_functions.h" linenumber="19" name="or_ln19_132" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_132_fu_1639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="33" filename="./math_functions.h" linenumber="19" name="tmp_586" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_586_fu_1644_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="35" filename="./math_functions.h" linenumber="19" name="or_ln19_133" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_133_fu_1653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="36" filename="./math_functions.h" linenumber="19" name="tmp_587" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_587_fu_1658_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="38" filename="./math_functions.h" linenumber="19" name="or_ln19_134" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_134_fu_1667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="39" filename="./math_functions.h" linenumber="19" name="tmp_588" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_588_fu_1672_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="41" filename="./math_functions.h" linenumber="19" name="or_ln19_135" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_135_fu_1681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="42" filename="./math_functions.h" linenumber="19" name="tmp_589" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_589_fu_1686_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="44" filename="./math_functions.h" linenumber="19" name="or_ln19_136" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_136_fu_1695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="45" filename="./math_functions.h" linenumber="19" name="tmp_590" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_590_fu_1700_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="47" filename="./math_functions.h" linenumber="19" name="or_ln19_137" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_137_fu_1709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="48" filename="./math_functions.h" linenumber="19" name="tmp_591" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_591_fu_1714_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="50" filename="./math_functions.h" linenumber="19" name="or_ln19_138" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_138_fu_1723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="51" filename="./math_functions.h" linenumber="19" name="tmp_592" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_592_fu_1728_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="53" filename="./math_functions.h" linenumber="19" name="or_ln19_139" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_139_fu_1737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="54" filename="./math_functions.h" linenumber="19" name="tmp_593" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_593_fu_1742_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="56" filename="./math_functions.h" linenumber="19" name="or_ln19_140" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_140_fu_1751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="57" filename="./math_functions.h" linenumber="19" name="tmp_594" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_594_fu_1756_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="59" filename="./math_functions.h" linenumber="19" name="or_ln19_141" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_141_fu_1765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="60" filename="./math_functions.h" linenumber="19" name="tmp_595" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_595_fu_1770_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="62" filename="./math_functions.h" linenumber="19" name="or_ln19_142" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_142_fu_1779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="63" filename="./math_functions.h" linenumber="19" name="tmp_596" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_596_fu_1784_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="65" filename="./math_functions.h" linenumber="19" name="or_ln19_143" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_143_fu_1793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="66" filename="./math_functions.h" linenumber="19" name="tmp_597" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_597_fu_1798_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="68" filename="./math_functions.h" linenumber="19" name="or_ln19_144" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_144_fu_1807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="69" filename="./math_functions.h" linenumber="19" name="tmp_598" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_598_fu_1812_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="71" filename="./math_functions.h" linenumber="19" name="or_ln19_145" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_145_fu_1821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="72" filename="./math_functions.h" linenumber="19" name="tmp_599" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_599_fu_1826_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="74" filename="./math_functions.h" linenumber="19" name="or_ln19_146" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_146_fu_1835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="75" filename="./math_functions.h" linenumber="19" name="tmp_600" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_600_fu_1840_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="77" filename="./math_functions.h" linenumber="19" name="or_ln19_147" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_147_fu_1849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="78" filename="./math_functions.h" linenumber="19" name="tmp_601" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_601_fu_1854_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="80" filename="./math_functions.h" linenumber="19" name="or_ln19_148" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_148_fu_1863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="81" filename="./math_functions.h" linenumber="19" name="tmp_602" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_602_fu_1868_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="83" filename="./math_functions.h" linenumber="19" name="or_ln19_149" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_149_fu_1877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="84" filename="./math_functions.h" linenumber="19" name="tmp_603" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_603_fu_1882_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="86" filename="./math_functions.h" linenumber="19" name="or_ln19_150" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_150_fu_1891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="87" filename="./math_functions.h" linenumber="19" name="tmp_604" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_604_fu_1896_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="89" filename="./math_functions.h" linenumber="19" name="or_ln19_151" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_151_fu_1905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="90" filename="./math_functions.h" linenumber="19" name="tmp_605" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_605_fu_1910_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="92" filename="./math_functions.h" linenumber="19" name="or_ln19_152" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_152_fu_1919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="93" filename="./math_functions.h" linenumber="19" name="tmp_606" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_606_fu_1924_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="95" filename="./math_functions.h" linenumber="19" name="or_ln19_153" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_153_fu_1933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="96" filename="./math_functions.h" linenumber="19" name="tmp_607" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_607_fu_1938_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="98" filename="./math_functions.h" linenumber="19" name="or_ln19_154" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_154_fu_1947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="99" filename="./math_functions.h" linenumber="19" name="tmp_608" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_608_fu_1952_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="101" filename="./math_functions.h" linenumber="19" name="or_ln19_155" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_155_fu_1961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="102" filename="./math_functions.h" linenumber="19" name="tmp_609" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_609_fu_1966_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="104" filename="./math_functions.h" linenumber="19" name="or_ln19_156" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_156_fu_1975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="105" filename="./math_functions.h" linenumber="19" name="tmp_610" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_610_fu_1980_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="107" filename="./math_functions.h" linenumber="19" name="or_ln19_157" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_157_fu_1989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="108" filename="./math_functions.h" linenumber="19" name="tmp_611" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_611_fu_1994_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="110" filename="./math_functions.h" linenumber="19" name="or_ln19_158" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_158_fu_2003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="111" filename="./math_functions.h" linenumber="19" name="tmp_612" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_612_fu_2008_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="113" filename="./math_functions.h" linenumber="19" name="or_ln19_159" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_159_fu_2017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="114" filename="./math_functions.h" linenumber="19" name="tmp_613" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_613_fu_2022_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="116" filename="./math_functions.h" linenumber="19" name="or_ln19_160" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_160_fu_2031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="117" filename="./math_functions.h" linenumber="19" name="tmp_614" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_614_fu_2036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="119" filename="./math_functions.h" linenumber="19" name="or_ln19_161" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_161_fu_2045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="120" filename="./math_functions.h" linenumber="19" name="tmp_615" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_615_fu_2050_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="122" filename="./math_functions.h" linenumber="19" name="or_ln19_162" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_162_fu_2059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="123" filename="./math_functions.h" linenumber="19" name="tmp_616" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_616_fu_2064_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="125" filename="./math_functions.h" linenumber="19" name="or_ln19_163" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_163_fu_2073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="126" filename="./math_functions.h" linenumber="19" name="tmp_617" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_617_fu_2078_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="128" filename="./math_functions.h" linenumber="19" name="or_ln19_164" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_164_fu_2087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="129" filename="./math_functions.h" linenumber="19" name="tmp_618" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_618_fu_2092_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="131" filename="./math_functions.h" linenumber="19" name="or_ln19_165" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_165_fu_2101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="132" filename="./math_functions.h" linenumber="19" name="tmp_619" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_619_fu_2106_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="134" filename="./math_functions.h" linenumber="19" name="or_ln19_166" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_166_fu_2115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="135" filename="./math_functions.h" linenumber="19" name="tmp_620" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_620_fu_2120_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="137" filename="./math_functions.h" linenumber="19" name="or_ln19_167" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_167_fu_2129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="138" filename="./math_functions.h" linenumber="19" name="tmp_621" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_621_fu_2134_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="140" filename="./math_functions.h" linenumber="19" name="or_ln19_168" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_168_fu_2143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="141" filename="./math_functions.h" linenumber="19" name="tmp_622" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_622_fu_2148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="143" filename="./math_functions.h" linenumber="19" name="or_ln19_169" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_169_fu_2157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="144" filename="./math_functions.h" linenumber="19" name="tmp_623" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_623_fu_2162_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="146" filename="./math_functions.h" linenumber="19" name="or_ln19_170" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_170_fu_2171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="147" filename="./math_functions.h" linenumber="19" name="tmp_624" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_624_fu_2176_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="149" filename="./math_functions.h" linenumber="19" name="or_ln19_171" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_171_fu_2185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="150" filename="./math_functions.h" linenumber="19" name="tmp_625" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_625_fu_2190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="152" filename="./math_functions.h" linenumber="19" name="or_ln19_172" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_172_fu_2199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="153" filename="./math_functions.h" linenumber="19" name="tmp_626" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_626_fu_2204_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="155" filename="./math_functions.h" linenumber="19" name="or_ln19_173" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_173_fu_2213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="156" filename="./math_functions.h" linenumber="19" name="tmp_627" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_627_fu_2218_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="158" filename="./math_functions.h" linenumber="19" name="or_ln19_174" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_174_fu_2227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="159" filename="./math_functions.h" linenumber="19" name="tmp_628" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_628_fu_2232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="161" filename="./math_functions.h" linenumber="19" name="or_ln19_175" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_175_fu_2241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="162" filename="./math_functions.h" linenumber="19" name="tmp_629" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_629_fu_2246_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="164" filename="./math_functions.h" linenumber="19" name="or_ln19_176" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_176_fu_2255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="165" filename="./math_functions.h" linenumber="19" name="tmp_630" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_630_fu_2260_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="167" filename="./math_functions.h" linenumber="19" name="or_ln19_177" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_177_fu_2269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="168" filename="./math_functions.h" linenumber="19" name="tmp_631" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_631_fu_2274_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="170" filename="./math_functions.h" linenumber="19" name="or_ln19_178" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_178_fu_2283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="171" filename="./math_functions.h" linenumber="19" name="tmp_632" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_632_fu_2288_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="173" filename="./math_functions.h" linenumber="19" name="or_ln19_179" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_179_fu_2297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="174" filename="./math_functions.h" linenumber="19" name="tmp_633" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_633_fu_2302_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="176" filename="./math_functions.h" linenumber="19" name="or_ln19_180" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_180_fu_2311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="177" filename="./math_functions.h" linenumber="19" name="tmp_634" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_634_fu_2316_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="179" filename="./math_functions.h" linenumber="19" name="or_ln19_181" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_181_fu_2325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="180" filename="./math_functions.h" linenumber="19" name="tmp_635" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_635_fu_2330_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="182" filename="./math_functions.h" linenumber="19" name="or_ln19_182" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_182_fu_2339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="183" filename="./math_functions.h" linenumber="19" name="tmp_636" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_636_fu_2344_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="185" filename="./math_functions.h" linenumber="19" name="or_ln19_183" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_183_fu_2353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="186" filename="./math_functions.h" linenumber="19" name="tmp_637" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_637_fu_2358_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="188" filename="./math_functions.h" linenumber="19" name="or_ln19_184" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_184_fu_2367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="189" filename="./math_functions.h" linenumber="19" name="tmp_638" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_638_fu_2372_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="191" filename="./math_functions.h" linenumber="19" name="or_ln19_185" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_185_fu_2381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="192" filename="./math_functions.h" linenumber="19" name="tmp_639" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_639_fu_2386_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="194" filename="./math_functions.h" linenumber="19" name="or_ln19_186" contextFuncName="calculate" moduleName="calculate.1" rtlName="or_ln19_186_fu_2395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="195" filename="./math_functions.h" linenumber="19" name="tmp_640" contextFuncName="calculate" moduleName="calculate.1" rtlName="tmp_640_fu_2400_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="389" filename="./math_functions.h" linenumber="24" name="tmp" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="390" filename="./math_functions.h" linenumber="24" name="product" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="391" filename="./math_functions.h" linenumber="24" name="tmp_1" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="392" filename="./math_functions.h" linenumber="24" name="product_1" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="393" filename="./math_functions.h" linenumber="24" name="tmp_2" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="394" filename="./math_functions.h" linenumber="24" name="product_2" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="395" filename="./math_functions.h" linenumber="24" name="tmp_3" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="396" filename="./math_functions.h" linenumber="24" name="product_3" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="397" filename="./math_functions.h" linenumber="24" name="tmp_4" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="398" filename="./math_functions.h" linenumber="24" name="product_4" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="399" filename="./math_functions.h" linenumber="24" name="tmp_5" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="400" filename="./math_functions.h" linenumber="24" name="product_5" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="401" filename="./math_functions.h" linenumber="24" name="tmp_6" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="402" filename="./math_functions.h" linenumber="24" name="product_6" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="403" filename="./math_functions.h" linenumber="24" name="tmp_7" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="404" filename="./math_functions.h" linenumber="24" name="product_7" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="405" filename="./math_functions.h" linenumber="24" name="tmp_8" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="406" filename="./math_functions.h" linenumber="24" name="product_8" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="407" filename="./math_functions.h" linenumber="24" name="tmp_9" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="408" filename="./math_functions.h" linenumber="24" name="product_9" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="409" filename="./math_functions.h" linenumber="24" name="tmp_10" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="410" filename="./math_functions.h" linenumber="24" name="product_10" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="411" filename="./math_functions.h" linenumber="24" name="tmp_11" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="412" filename="./math_functions.h" linenumber="24" name="product_11" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="413" filename="./math_functions.h" linenumber="24" name="tmp_12" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="414" filename="./math_functions.h" linenumber="24" name="product_12" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="415" filename="./math_functions.h" linenumber="24" name="tmp_13" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="416" filename="./math_functions.h" linenumber="24" name="product_13" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="417" filename="./math_functions.h" linenumber="24" name="tmp_14" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="418" filename="./math_functions.h" linenumber="24" name="product_14" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="419" filename="./math_functions.h" linenumber="24" name="tmp_15" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="420" filename="./math_functions.h" linenumber="24" name="product_15" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="421" filename="./math_functions.h" linenumber="24" name="tmp_16" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="422" filename="./math_functions.h" linenumber="24" name="product_16" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="423" filename="./math_functions.h" linenumber="24" name="tmp_17" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="424" filename="./math_functions.h" linenumber="24" name="product_17" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="425" filename="./math_functions.h" linenumber="24" name="tmp_18" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="426" filename="./math_functions.h" linenumber="24" name="product_18" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="427" filename="./math_functions.h" linenumber="24" name="tmp_19" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="428" filename="./math_functions.h" linenumber="24" name="product_19" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="429" filename="./math_functions.h" linenumber="24" name="tmp_20" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="430" filename="./math_functions.h" linenumber="24" name="product_20" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="431" filename="./math_functions.h" linenumber="24" name="tmp_21" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="432" filename="./math_functions.h" linenumber="24" name="product_21" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="433" filename="./math_functions.h" linenumber="24" name="tmp_22" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="434" filename="./math_functions.h" linenumber="24" name="product_22" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="435" filename="./math_functions.h" linenumber="24" name="tmp_23" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="436" filename="./math_functions.h" linenumber="24" name="product_23" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="437" filename="./math_functions.h" linenumber="24" name="tmp_24" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="438" filename="./math_functions.h" linenumber="24" name="product_24" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="439" filename="./math_functions.h" linenumber="24" name="tmp_25" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="440" filename="./math_functions.h" linenumber="24" name="product_25" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="441" filename="./math_functions.h" linenumber="24" name="tmp_26" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="442" filename="./math_functions.h" linenumber="24" name="product_26" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="443" filename="./math_functions.h" linenumber="24" name="tmp_27" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="444" filename="./math_functions.h" linenumber="24" name="product_27" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="445" filename="./math_functions.h" linenumber="24" name="tmp_28" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="446" filename="./math_functions.h" linenumber="24" name="product_28" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="447" filename="./math_functions.h" linenumber="24" name="tmp_29" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="448" filename="./math_functions.h" linenumber="24" name="product_29" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="449" filename="./math_functions.h" linenumber="24" name="tmp_30" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="450" filename="./math_functions.h" linenumber="24" name="product_30" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="451" filename="./math_functions.h" linenumber="24" name="tmp_31" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="452" filename="./math_functions.h" linenumber="24" name="product_31" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="453" filename="./math_functions.h" linenumber="24" name="tmp_32" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="454" filename="./math_functions.h" linenumber="24" name="product_32" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="455" filename="./math_functions.h" linenumber="24" name="tmp_33" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="456" filename="./math_functions.h" linenumber="24" name="product_33" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="457" filename="./math_functions.h" linenumber="24" name="tmp_34" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="458" filename="./math_functions.h" linenumber="24" name="product_34" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="459" filename="./math_functions.h" linenumber="24" name="tmp_35" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="460" filename="./math_functions.h" linenumber="24" name="product_35" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="461" filename="./math_functions.h" linenumber="24" name="tmp_36" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="462" filename="./math_functions.h" linenumber="24" name="product_36" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="463" filename="./math_functions.h" linenumber="24" name="tmp_37" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="464" filename="./math_functions.h" linenumber="24" name="product_37" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="465" filename="./math_functions.h" linenumber="24" name="tmp_38" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="466" filename="./math_functions.h" linenumber="24" name="product_38" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="467" filename="./math_functions.h" linenumber="24" name="tmp_39" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="468" filename="./math_functions.h" linenumber="24" name="product_39" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="469" filename="./math_functions.h" linenumber="24" name="tmp_40" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="470" filename="./math_functions.h" linenumber="24" name="product_40" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="471" filename="./math_functions.h" linenumber="24" name="tmp_41" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="472" filename="./math_functions.h" linenumber="24" name="product_41" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="473" filename="./math_functions.h" linenumber="24" name="tmp_42" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="474" filename="./math_functions.h" linenumber="24" name="product_42" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="475" filename="./math_functions.h" linenumber="24" name="tmp_43" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="476" filename="./math_functions.h" linenumber="24" name="product_43" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="477" filename="./math_functions.h" linenumber="24" name="tmp_44" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="478" filename="./math_functions.h" linenumber="24" name="product_44" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="479" filename="./math_functions.h" linenumber="24" name="tmp_45" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="480" filename="./math_functions.h" linenumber="24" name="product_45" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="481" filename="./math_functions.h" linenumber="24" name="tmp_46" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="482" filename="./math_functions.h" linenumber="24" name="product_46" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="483" filename="./math_functions.h" linenumber="24" name="tmp_47" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="484" filename="./math_functions.h" linenumber="24" name="product_47" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="485" filename="./math_functions.h" linenumber="24" name="tmp_48" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="486" filename="./math_functions.h" linenumber="24" name="product_48" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="487" filename="./math_functions.h" linenumber="24" name="tmp_49" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="488" filename="./math_functions.h" linenumber="24" name="product_49" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="489" filename="./math_functions.h" linenumber="24" name="tmp_50" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="490" filename="./math_functions.h" linenumber="24" name="product_50" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="491" filename="./math_functions.h" linenumber="24" name="tmp_51" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="492" filename="./math_functions.h" linenumber="24" name="product_51" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="493" filename="./math_functions.h" linenumber="24" name="tmp_52" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="494" filename="./math_functions.h" linenumber="24" name="product_52" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="495" filename="./math_functions.h" linenumber="24" name="tmp_53" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="496" filename="./math_functions.h" linenumber="24" name="product_53" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="497" filename="./math_functions.h" linenumber="24" name="tmp_54" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="498" filename="./math_functions.h" linenumber="24" name="product_54" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="499" filename="./math_functions.h" linenumber="24" name="tmp_55" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="500" filename="./math_functions.h" linenumber="24" name="product_55" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U17" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="501" filename="./math_functions.h" linenumber="24" name="tmp_56" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="502" filename="./math_functions.h" linenumber="24" name="product_56" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="503" filename="./math_functions.h" linenumber="24" name="tmp_57" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="504" filename="./math_functions.h" linenumber="24" name="product_57" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="505" filename="./math_functions.h" linenumber="24" name="tmp_58" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="506" filename="./math_functions.h" linenumber="24" name="product_58" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="507" filename="./math_functions.h" linenumber="24" name="tmp_59" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="508" filename="./math_functions.h" linenumber="24" name="product_59" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="509" filename="./math_functions.h" linenumber="24" name="tmp_60" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="510" filename="./math_functions.h" linenumber="24" name="product_60" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="511" filename="./math_functions.h" linenumber="24" name="tmp_61" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="512" filename="./math_functions.h" linenumber="24" name="product_61" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="513" filename="./math_functions.h" linenumber="24" name="tmp_62" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U19" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="514" filename="./math_functions.h" linenumber="24" name="product_62" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="515" filename="./math_functions.h" linenumber="24" name="tmp_s" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fmul_32ns_32ncud_U20" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="516" filename="./math_functions.h" linenumber="24" name="product_s" contextFuncName="calculate" moduleName="calculate.1" rtlName="mlp_fadd_32ns_32nbkb_U18" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="5" filename="./math_functions.h" linenumber="19" name="tmp_513" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_513_fu_1513_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="6" filename="./math_functions.h" linenumber="19" name="zext_ln19" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="zext_ln19_fu_1521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="8" filename="./math_functions.h" linenumber="19" name="or_ln19" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_fu_1526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="9" filename="./math_functions.h" linenumber="19" name="tmp_514" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_514_fu_1532_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="11" filename="./math_functions.h" linenumber="19" name="or_ln19_63" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_63_fu_1541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="12" filename="./math_functions.h" linenumber="19" name="tmp_515" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_515_fu_1546_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="14" filename="./math_functions.h" linenumber="19" name="or_ln19_64" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_64_fu_1555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="15" filename="./math_functions.h" linenumber="19" name="tmp_516" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_516_fu_1560_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="17" filename="./math_functions.h" linenumber="19" name="or_ln19_65" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_65_fu_1569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="18" filename="./math_functions.h" linenumber="19" name="tmp_517" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_517_fu_1574_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="20" filename="./math_functions.h" linenumber="19" name="or_ln19_66" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_66_fu_1583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="21" filename="./math_functions.h" linenumber="19" name="tmp_518" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_518_fu_1588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="23" filename="./math_functions.h" linenumber="19" name="or_ln19_67" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_67_fu_1597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="24" filename="./math_functions.h" linenumber="19" name="tmp_519" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_519_fu_1602_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="26" filename="./math_functions.h" linenumber="19" name="or_ln19_68" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_68_fu_1611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="27" filename="./math_functions.h" linenumber="19" name="tmp_520" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_520_fu_1616_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="29" filename="./math_functions.h" linenumber="19" name="or_ln19_69" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_69_fu_1625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="30" filename="./math_functions.h" linenumber="19" name="tmp_521" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_521_fu_1630_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="32" filename="./math_functions.h" linenumber="19" name="or_ln19_70" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_70_fu_1639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="33" filename="./math_functions.h" linenumber="19" name="tmp_522" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_522_fu_1644_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="35" filename="./math_functions.h" linenumber="19" name="or_ln19_71" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_71_fu_1653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="36" filename="./math_functions.h" linenumber="19" name="tmp_523" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_523_fu_1658_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="38" filename="./math_functions.h" linenumber="19" name="or_ln19_72" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_72_fu_1667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="39" filename="./math_functions.h" linenumber="19" name="tmp_524" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_524_fu_1672_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="41" filename="./math_functions.h" linenumber="19" name="or_ln19_73" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_73_fu_1681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="42" filename="./math_functions.h" linenumber="19" name="tmp_525" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_525_fu_1686_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="44" filename="./math_functions.h" linenumber="19" name="or_ln19_74" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_74_fu_1695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="45" filename="./math_functions.h" linenumber="19" name="tmp_526" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_526_fu_1700_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="47" filename="./math_functions.h" linenumber="19" name="or_ln19_75" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_75_fu_1709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="48" filename="./math_functions.h" linenumber="19" name="tmp_527" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_527_fu_1714_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="50" filename="./math_functions.h" linenumber="19" name="or_ln19_76" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_76_fu_1723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="51" filename="./math_functions.h" linenumber="19" name="tmp_528" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_528_fu_1728_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="53" filename="./math_functions.h" linenumber="19" name="or_ln19_77" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_77_fu_1737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="54" filename="./math_functions.h" linenumber="19" name="tmp_529" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_529_fu_1742_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="56" filename="./math_functions.h" linenumber="19" name="or_ln19_78" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_78_fu_1751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="57" filename="./math_functions.h" linenumber="19" name="tmp_530" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_530_fu_1756_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="59" filename="./math_functions.h" linenumber="19" name="or_ln19_79" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_79_fu_1765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="60" filename="./math_functions.h" linenumber="19" name="tmp_531" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_531_fu_1770_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="62" filename="./math_functions.h" linenumber="19" name="or_ln19_80" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_80_fu_1779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="63" filename="./math_functions.h" linenumber="19" name="tmp_532" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_532_fu_1784_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="65" filename="./math_functions.h" linenumber="19" name="or_ln19_81" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_81_fu_1793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="66" filename="./math_functions.h" linenumber="19" name="tmp_533" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_533_fu_1798_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="68" filename="./math_functions.h" linenumber="19" name="or_ln19_82" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_82_fu_1807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="69" filename="./math_functions.h" linenumber="19" name="tmp_534" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_534_fu_1812_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="71" filename="./math_functions.h" linenumber="19" name="or_ln19_83" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_83_fu_1821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="72" filename="./math_functions.h" linenumber="19" name="tmp_535" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_535_fu_1826_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="74" filename="./math_functions.h" linenumber="19" name="or_ln19_84" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_84_fu_1835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="75" filename="./math_functions.h" linenumber="19" name="tmp_536" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_536_fu_1840_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="77" filename="./math_functions.h" linenumber="19" name="or_ln19_85" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_85_fu_1849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="78" filename="./math_functions.h" linenumber="19" name="tmp_537" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_537_fu_1854_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="80" filename="./math_functions.h" linenumber="19" name="or_ln19_86" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_86_fu_1863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="81" filename="./math_functions.h" linenumber="19" name="tmp_538" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_538_fu_1868_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="83" filename="./math_functions.h" linenumber="19" name="or_ln19_87" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_87_fu_1877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="84" filename="./math_functions.h" linenumber="19" name="tmp_539" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_539_fu_1882_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="86" filename="./math_functions.h" linenumber="19" name="or_ln19_88" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_88_fu_1891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="87" filename="./math_functions.h" linenumber="19" name="tmp_540" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_540_fu_1896_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="89" filename="./math_functions.h" linenumber="19" name="or_ln19_89" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_89_fu_1905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="90" filename="./math_functions.h" linenumber="19" name="tmp_541" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_541_fu_1910_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="92" filename="./math_functions.h" linenumber="19" name="or_ln19_90" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_90_fu_1919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="93" filename="./math_functions.h" linenumber="19" name="tmp_542" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_542_fu_1924_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="95" filename="./math_functions.h" linenumber="19" name="or_ln19_91" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_91_fu_1933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="96" filename="./math_functions.h" linenumber="19" name="tmp_543" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_543_fu_1938_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="98" filename="./math_functions.h" linenumber="19" name="or_ln19_92" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_92_fu_1947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="99" filename="./math_functions.h" linenumber="19" name="tmp_544" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_544_fu_1952_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="101" filename="./math_functions.h" linenumber="19" name="or_ln19_93" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_93_fu_1961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="102" filename="./math_functions.h" linenumber="19" name="tmp_545" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_545_fu_1966_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="104" filename="./math_functions.h" linenumber="19" name="or_ln19_94" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_94_fu_1975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="105" filename="./math_functions.h" linenumber="19" name="tmp_546" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_546_fu_1980_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="107" filename="./math_functions.h" linenumber="19" name="or_ln19_95" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_95_fu_1989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="108" filename="./math_functions.h" linenumber="19" name="tmp_547" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_547_fu_1994_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="110" filename="./math_functions.h" linenumber="19" name="or_ln19_96" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_96_fu_2003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="111" filename="./math_functions.h" linenumber="19" name="tmp_548" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_548_fu_2008_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="113" filename="./math_functions.h" linenumber="19" name="or_ln19_97" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_97_fu_2017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="114" filename="./math_functions.h" linenumber="19" name="tmp_549" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_549_fu_2022_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="116" filename="./math_functions.h" linenumber="19" name="or_ln19_98" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_98_fu_2031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="117" filename="./math_functions.h" linenumber="19" name="tmp_550" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_550_fu_2036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="119" filename="./math_functions.h" linenumber="19" name="or_ln19_99" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_99_fu_2045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="120" filename="./math_functions.h" linenumber="19" name="tmp_551" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_551_fu_2050_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="122" filename="./math_functions.h" linenumber="19" name="or_ln19_100" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_100_fu_2059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="123" filename="./math_functions.h" linenumber="19" name="tmp_552" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_552_fu_2064_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="125" filename="./math_functions.h" linenumber="19" name="or_ln19_101" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_101_fu_2073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="126" filename="./math_functions.h" linenumber="19" name="tmp_553" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_553_fu_2078_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="128" filename="./math_functions.h" linenumber="19" name="or_ln19_102" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_102_fu_2087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="129" filename="./math_functions.h" linenumber="19" name="tmp_554" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_554_fu_2092_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="131" filename="./math_functions.h" linenumber="19" name="or_ln19_103" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_103_fu_2101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="132" filename="./math_functions.h" linenumber="19" name="tmp_555" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_555_fu_2106_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="134" filename="./math_functions.h" linenumber="19" name="or_ln19_104" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_104_fu_2115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="135" filename="./math_functions.h" linenumber="19" name="tmp_556" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_556_fu_2120_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="137" filename="./math_functions.h" linenumber="19" name="or_ln19_105" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_105_fu_2129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="138" filename="./math_functions.h" linenumber="19" name="tmp_557" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_557_fu_2134_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="140" filename="./math_functions.h" linenumber="19" name="or_ln19_106" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_106_fu_2143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="141" filename="./math_functions.h" linenumber="19" name="tmp_558" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_558_fu_2148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="143" filename="./math_functions.h" linenumber="19" name="or_ln19_107" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_107_fu_2157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="144" filename="./math_functions.h" linenumber="19" name="tmp_559" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_559_fu_2162_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="146" filename="./math_functions.h" linenumber="19" name="or_ln19_108" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_108_fu_2171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="147" filename="./math_functions.h" linenumber="19" name="tmp_560" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_560_fu_2176_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="149" filename="./math_functions.h" linenumber="19" name="or_ln19_109" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_109_fu_2185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="150" filename="./math_functions.h" linenumber="19" name="tmp_561" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_561_fu_2190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="152" filename="./math_functions.h" linenumber="19" name="or_ln19_110" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_110_fu_2199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="153" filename="./math_functions.h" linenumber="19" name="tmp_562" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_562_fu_2204_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="155" filename="./math_functions.h" linenumber="19" name="or_ln19_111" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_111_fu_2213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="156" filename="./math_functions.h" linenumber="19" name="tmp_563" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_563_fu_2218_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="158" filename="./math_functions.h" linenumber="19" name="or_ln19_112" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_112_fu_2227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="159" filename="./math_functions.h" linenumber="19" name="tmp_564" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_564_fu_2232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="161" filename="./math_functions.h" linenumber="19" name="or_ln19_113" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_113_fu_2241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="162" filename="./math_functions.h" linenumber="19" name="tmp_565" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_565_fu_2246_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="164" filename="./math_functions.h" linenumber="19" name="or_ln19_114" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_114_fu_2255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="165" filename="./math_functions.h" linenumber="19" name="tmp_566" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_566_fu_2260_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="167" filename="./math_functions.h" linenumber="19" name="or_ln19_115" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_115_fu_2269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="168" filename="./math_functions.h" linenumber="19" name="tmp_567" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_567_fu_2274_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="170" filename="./math_functions.h" linenumber="19" name="or_ln19_116" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_116_fu_2283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="171" filename="./math_functions.h" linenumber="19" name="tmp_568" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_568_fu_2288_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="173" filename="./math_functions.h" linenumber="19" name="or_ln19_117" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_117_fu_2297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="174" filename="./math_functions.h" linenumber="19" name="tmp_569" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_569_fu_2302_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="176" filename="./math_functions.h" linenumber="19" name="or_ln19_118" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_118_fu_2311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="177" filename="./math_functions.h" linenumber="19" name="tmp_570" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_570_fu_2316_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="179" filename="./math_functions.h" linenumber="19" name="or_ln19_119" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_119_fu_2325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="180" filename="./math_functions.h" linenumber="19" name="tmp_571" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_571_fu_2330_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="182" filename="./math_functions.h" linenumber="19" name="or_ln19_120" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_120_fu_2339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="183" filename="./math_functions.h" linenumber="19" name="tmp_572" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_572_fu_2344_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="185" filename="./math_functions.h" linenumber="19" name="or_ln19_121" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_121_fu_2353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="186" filename="./math_functions.h" linenumber="19" name="tmp_573" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_573_fu_2358_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="188" filename="./math_functions.h" linenumber="19" name="or_ln19_122" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_122_fu_2367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="189" filename="./math_functions.h" linenumber="19" name="tmp_574" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_574_fu_2372_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="191" filename="./math_functions.h" linenumber="19" name="or_ln19_123" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_123_fu_2381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="192" filename="./math_functions.h" linenumber="19" name="tmp_575" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_575_fu_2386_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="194" filename="./math_functions.h" linenumber="19" name="or_ln19_124" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="or_ln19_124_fu_2395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="195" filename="./math_functions.h" linenumber="19" name="tmp_576" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="tmp_576_fu_2400_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="389" filename="./math_functions.h" linenumber="24" name="tmp" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="390" filename="./math_functions.h" linenumber="24" name="product" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="391" filename="./math_functions.h" linenumber="24" name="tmp_1" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="392" filename="./math_functions.h" linenumber="24" name="product_1" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="393" filename="./math_functions.h" linenumber="24" name="tmp_2" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="394" filename="./math_functions.h" linenumber="24" name="product_2" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="395" filename="./math_functions.h" linenumber="24" name="tmp_3" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="396" filename="./math_functions.h" linenumber="24" name="product_3" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="397" filename="./math_functions.h" linenumber="24" name="tmp_4" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="398" filename="./math_functions.h" linenumber="24" name="product_4" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="399" filename="./math_functions.h" linenumber="24" name="tmp_5" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="400" filename="./math_functions.h" linenumber="24" name="product_5" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="401" filename="./math_functions.h" linenumber="24" name="tmp_6" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="402" filename="./math_functions.h" linenumber="24" name="product_6" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="403" filename="./math_functions.h" linenumber="24" name="tmp_7" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="404" filename="./math_functions.h" linenumber="24" name="product_7" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="405" filename="./math_functions.h" linenumber="24" name="tmp_8" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="406" filename="./math_functions.h" linenumber="24" name="product_8" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="407" filename="./math_functions.h" linenumber="24" name="tmp_9" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="408" filename="./math_functions.h" linenumber="24" name="product_9" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="409" filename="./math_functions.h" linenumber="24" name="tmp_10" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="410" filename="./math_functions.h" linenumber="24" name="product_10" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="411" filename="./math_functions.h" linenumber="24" name="tmp_11" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="412" filename="./math_functions.h" linenumber="24" name="product_11" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="413" filename="./math_functions.h" linenumber="24" name="tmp_12" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="414" filename="./math_functions.h" linenumber="24" name="product_12" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="415" filename="./math_functions.h" linenumber="24" name="tmp_13" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="416" filename="./math_functions.h" linenumber="24" name="product_13" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="417" filename="./math_functions.h" linenumber="24" name="tmp_14" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="418" filename="./math_functions.h" linenumber="24" name="product_14" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="419" filename="./math_functions.h" linenumber="24" name="tmp_15" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="420" filename="./math_functions.h" linenumber="24" name="product_15" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="421" filename="./math_functions.h" linenumber="24" name="tmp_16" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="422" filename="./math_functions.h" linenumber="24" name="product_16" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="423" filename="./math_functions.h" linenumber="24" name="tmp_17" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="424" filename="./math_functions.h" linenumber="24" name="product_17" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="425" filename="./math_functions.h" linenumber="24" name="tmp_18" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="426" filename="./math_functions.h" linenumber="24" name="product_18" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="427" filename="./math_functions.h" linenumber="24" name="tmp_19" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="428" filename="./math_functions.h" linenumber="24" name="product_19" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="429" filename="./math_functions.h" linenumber="24" name="tmp_20" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="430" filename="./math_functions.h" linenumber="24" name="product_20" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="431" filename="./math_functions.h" linenumber="24" name="tmp_21" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="432" filename="./math_functions.h" linenumber="24" name="product_21" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="433" filename="./math_functions.h" linenumber="24" name="tmp_22" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="434" filename="./math_functions.h" linenumber="24" name="product_22" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="435" filename="./math_functions.h" linenumber="24" name="tmp_23" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="436" filename="./math_functions.h" linenumber="24" name="product_23" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="437" filename="./math_functions.h" linenumber="24" name="tmp_24" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="438" filename="./math_functions.h" linenumber="24" name="product_24" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="439" filename="./math_functions.h" linenumber="24" name="tmp_25" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="440" filename="./math_functions.h" linenumber="24" name="product_25" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="441" filename="./math_functions.h" linenumber="24" name="tmp_26" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="442" filename="./math_functions.h" linenumber="24" name="product_26" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="443" filename="./math_functions.h" linenumber="24" name="tmp_27" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="444" filename="./math_functions.h" linenumber="24" name="product_27" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="445" filename="./math_functions.h" linenumber="24" name="tmp_28" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="446" filename="./math_functions.h" linenumber="24" name="product_28" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="447" filename="./math_functions.h" linenumber="24" name="tmp_29" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="448" filename="./math_functions.h" linenumber="24" name="product_29" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="449" filename="./math_functions.h" linenumber="24" name="tmp_30" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="450" filename="./math_functions.h" linenumber="24" name="product_30" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="451" filename="./math_functions.h" linenumber="24" name="tmp_31" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="452" filename="./math_functions.h" linenumber="24" name="product_31" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="453" filename="./math_functions.h" linenumber="24" name="tmp_32" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="454" filename="./math_functions.h" linenumber="24" name="product_32" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="455" filename="./math_functions.h" linenumber="24" name="tmp_33" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="456" filename="./math_functions.h" linenumber="24" name="product_33" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="457" filename="./math_functions.h" linenumber="24" name="tmp_34" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="458" filename="./math_functions.h" linenumber="24" name="product_34" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="459" filename="./math_functions.h" linenumber="24" name="tmp_35" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="460" filename="./math_functions.h" linenumber="24" name="product_35" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="461" filename="./math_functions.h" linenumber="24" name="tmp_36" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="462" filename="./math_functions.h" linenumber="24" name="product_36" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="463" filename="./math_functions.h" linenumber="24" name="tmp_37" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="464" filename="./math_functions.h" linenumber="24" name="product_37" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="465" filename="./math_functions.h" linenumber="24" name="tmp_38" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="466" filename="./math_functions.h" linenumber="24" name="product_38" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="467" filename="./math_functions.h" linenumber="24" name="tmp_39" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="468" filename="./math_functions.h" linenumber="24" name="product_39" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="469" filename="./math_functions.h" linenumber="24" name="tmp_40" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="470" filename="./math_functions.h" linenumber="24" name="product_40" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="471" filename="./math_functions.h" linenumber="24" name="tmp_41" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="472" filename="./math_functions.h" linenumber="24" name="product_41" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="473" filename="./math_functions.h" linenumber="24" name="tmp_42" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="474" filename="./math_functions.h" linenumber="24" name="product_42" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="475" filename="./math_functions.h" linenumber="24" name="tmp_43" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="476" filename="./math_functions.h" linenumber="24" name="product_43" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="477" filename="./math_functions.h" linenumber="24" name="tmp_44" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="478" filename="./math_functions.h" linenumber="24" name="product_44" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="479" filename="./math_functions.h" linenumber="24" name="tmp_45" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="480" filename="./math_functions.h" linenumber="24" name="product_45" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="481" filename="./math_functions.h" linenumber="24" name="tmp_46" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="482" filename="./math_functions.h" linenumber="24" name="product_46" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="483" filename="./math_functions.h" linenumber="24" name="tmp_47" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="484" filename="./math_functions.h" linenumber="24" name="product_47" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="485" filename="./math_functions.h" linenumber="24" name="tmp_48" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="486" filename="./math_functions.h" linenumber="24" name="product_48" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="487" filename="./math_functions.h" linenumber="24" name="tmp_49" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="488" filename="./math_functions.h" linenumber="24" name="product_49" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="489" filename="./math_functions.h" linenumber="24" name="tmp_50" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="490" filename="./math_functions.h" linenumber="24" name="product_50" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="491" filename="./math_functions.h" linenumber="24" name="tmp_51" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="492" filename="./math_functions.h" linenumber="24" name="product_51" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="493" filename="./math_functions.h" linenumber="24" name="tmp_52" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="494" filename="./math_functions.h" linenumber="24" name="product_52" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="495" filename="./math_functions.h" linenumber="24" name="tmp_53" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="496" filename="./math_functions.h" linenumber="24" name="product_53" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="497" filename="./math_functions.h" linenumber="24" name="tmp_54" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="498" filename="./math_functions.h" linenumber="24" name="product_54" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="499" filename="./math_functions.h" linenumber="24" name="tmp_55" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="500" filename="./math_functions.h" linenumber="24" name="product_55" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="501" filename="./math_functions.h" linenumber="24" name="tmp_56" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="502" filename="./math_functions.h" linenumber="24" name="product_56" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="503" filename="./math_functions.h" linenumber="24" name="tmp_57" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="504" filename="./math_functions.h" linenumber="24" name="product_57" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="505" filename="./math_functions.h" linenumber="24" name="tmp_58" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="506" filename="./math_functions.h" linenumber="24" name="product_58" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="507" filename="./math_functions.h" linenumber="24" name="tmp_59" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="508" filename="./math_functions.h" linenumber="24" name="product_59" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="509" filename="./math_functions.h" linenumber="24" name="tmp_60" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="510" filename="./math_functions.h" linenumber="24" name="product_60" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="511" filename="./math_functions.h" linenumber="24" name="tmp_61" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="512" filename="./math_functions.h" linenumber="24" name="product_61" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="513" filename="./math_functions.h" linenumber="24" name="tmp_62" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U26" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="514" filename="./math_functions.h" linenumber="24" name="product_62" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="515" filename="./math_functions.h" linenumber="24" name="tmp_s" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fmul_32ns_32ncud_U27" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
<item  id="516" filename="./math_functions.h" linenumber="24" name="product_s" contextFuncName="calculate" moduleName="calculate.1.1" rtlName="mlp_fadd_32ns_32nbkb_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="main.cpp" linenumber="13" name="input" contextFuncName="mlp" moduleName="mlp" rtlName="input_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="11" filename="main.cpp" linenumber="14" name="weights_0" contextFuncName="mlp" moduleName="mlp" rtlName="weights_0_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="12" filename="main.cpp" linenumber="15" name="weights_1" contextFuncName="mlp" moduleName="mlp" rtlName="weights_1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="13" filename="main.cpp" linenumber="16" name="weights_2" contextFuncName="mlp" moduleName="mlp" rtlName="weights_2_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="14" filename="main.cpp" linenumber="17" name="weights_3" contextFuncName="mlp" moduleName="mlp" rtlName="weights_3_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="15" filename="main.cpp" linenumber="18" name="bias_0" contextFuncName="mlp" moduleName="mlp" rtlName="bias_0_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="16" filename="main.cpp" linenumber="19" name="bias_1" contextFuncName="mlp" moduleName="mlp" rtlName="bias_1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="17" filename="main.cpp" linenumber="20" name="bias_2" contextFuncName="mlp" moduleName="mlp" rtlName="bias_2_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="18" filename="main.cpp" linenumber="21" name="bias_3" contextFuncName="mlp" moduleName="mlp" rtlName="bias_3_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="19" filename="main.cpp" linenumber="22" name="buffer_0" contextFuncName="mlp" moduleName="mlp" rtlName="buffer_0_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="20" filename="main.cpp" linenumber="23" name="buffer_1" contextFuncName="mlp" moduleName="mlp" rtlName="buffer_1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="21" filename="main.cpp" linenumber="24" name="buffer_2" contextFuncName="mlp" moduleName="mlp" rtlName="buffer_2_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="22" filename="main.cpp" linenumber="25" name="buffer_3" contextFuncName="mlp" moduleName="mlp" rtlName="buffer_3_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="30" filename="main.cpp" linenumber="35" name="icmp_ln35" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln35_fu_736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="33" filename="main.cpp" linenumber="77" name="icmp_ln77" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln77_fu_742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="39" filename="main.cpp" linenumber="85" name="icmp_ln85" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln85_fu_748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="41" filename="main.cpp" linenumber="85" name="i_1" contextFuncName="mlp" moduleName="mlp" rtlName="i_1_fu_754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="47" filename="main.cpp" linenumber="87" name="zext_ln87" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln87_fu_760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="48" filename="main.cpp" linenumber="87" name="val" contextFuncName="mlp" moduleName="mlp" rtlName="grp_calculate_2_fu_669" latency="2055" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="57" filename="main.cpp" linenumber="90" name="icmp_ln90" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln90_fu_765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="59" filename="main.cpp" linenumber="90" name="i_3" contextFuncName="mlp" moduleName="mlp" rtlName="i_3_fu_771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="65" filename="main.cpp" linenumber="92" name="zext_ln92" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln92_fu_777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="66" filename="main.cpp" linenumber="92" name="val_1" contextFuncName="mlp" moduleName="mlp" rtlName="grp_calculate_fu_677" latency="263" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="69" filename="main.cpp" linenumber="93" name="tmp" contextFuncName="mlp" moduleName="mlp" rtlName="mlp_fadd_32ns_32nbkb_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="72" filename="main.cpp" linenumber="93" name="a_assign" contextFuncName="mlp" moduleName="mlp" rtlName="mlp_fadd_32ns_32nbkb_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="73" filename="./math_functions.h" linenumber="31" name="bitcast_ln31" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="bitcast_ln31_fu_783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="74" filename="./math_functions.h" linenumber="31" name="tmp_1" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="tmp_1_fu_787_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="75" filename="./math_functions.h" linenumber="31" name="trunc_ln31" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="trunc_ln31_fu_797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="76" filename="./math_functions.h" linenumber="31" name="icmp_ln31" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="icmp_ln31_fu_801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="77" filename="./math_functions.h" linenumber="31" name="icmp_ln31_1" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="icmp_ln31_1_fu_807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="78" filename="./math_functions.h" linenumber="31" name="or_ln31" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="or_ln31_fu_813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="79" filename="./math_functions.h" linenumber="31" name="tmp_4" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="mlp_fcmp_32ns_32ndEe_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="80" filename="./math_functions.h" linenumber="31" name="and_ln31" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="and_ln31_fu_819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="81" filename="./math_functions.h" linenumber="31" name="select_ln31" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="select_ln31_fu_825_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="89" filename="main.cpp" linenumber="95" name="icmp_ln95" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln95_fu_834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="91" filename="main.cpp" linenumber="95" name="i_5" contextFuncName="mlp" moduleName="mlp" rtlName="i_5_fu_840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="97" filename="main.cpp" linenumber="97" name="zext_ln97" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln97_fu_846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="98" filename="main.cpp" linenumber="97" name="val_2" contextFuncName="mlp" moduleName="mlp" rtlName="grp_calculate_1_fu_685" latency="263" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="101" filename="main.cpp" linenumber="98" name="a_assign_2" contextFuncName="mlp" moduleName="mlp" rtlName="mlp_fadd_32ns_32nbkb_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="102" filename="./math_functions.h" linenumber="31" name="bitcast_ln31_1" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="bitcast_ln31_1_fu_851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="103" filename="./math_functions.h" linenumber="31" name="tmp_7" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="tmp_7_fu_855_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="104" filename="./math_functions.h" linenumber="31" name="trunc_ln31_1" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="trunc_ln31_1_fu_865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="105" filename="./math_functions.h" linenumber="31" name="icmp_ln31_2" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="icmp_ln31_2_fu_869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="106" filename="./math_functions.h" linenumber="31" name="icmp_ln31_3" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="icmp_ln31_3_fu_875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="107" filename="./math_functions.h" linenumber="31" name="or_ln31_1" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="or_ln31_1_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="108" filename="./math_functions.h" linenumber="31" name="tmp_13" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="mlp_fcmp_32ns_32ndEe_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="109" filename="./math_functions.h" linenumber="31" name="and_ln31_1" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="and_ln31_1_fu_887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="110" filename="./math_functions.h" linenumber="31" name="select_ln31_1" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="buffer_1_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="119" filename="main.cpp" linenumber="100" name="icmp_ln100" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln100_fu_902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="121" filename="main.cpp" linenumber="100" name="i_7" contextFuncName="mlp" moduleName="mlp" rtlName="i_7_fu_908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="127" filename="main.cpp" linenumber="102" name="zext_ln102" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln102_fu_914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="128" filename="main.cpp" linenumber="102" name="val_3" contextFuncName="mlp" moduleName="mlp" rtlName="grp_calculate_1_fu_685" latency="263" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="131" filename="main.cpp" linenumber="103" name="a_assign_4" contextFuncName="mlp" moduleName="mlp" rtlName="mlp_fadd_32ns_32nbkb_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="132" filename="./math_functions.h" linenumber="31" name="bitcast_ln31_2" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="bitcast_ln31_2_fu_919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="133" filename="./math_functions.h" linenumber="31" name="tmp_14" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="tmp_14_fu_923_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="134" filename="./math_functions.h" linenumber="31" name="trunc_ln31_2" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="trunc_ln31_2_fu_933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="135" filename="./math_functions.h" linenumber="31" name="icmp_ln31_4" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="icmp_ln31_4_fu_937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="136" filename="./math_functions.h" linenumber="31" name="icmp_ln31_5" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="icmp_ln31_5_fu_943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="137" filename="./math_functions.h" linenumber="31" name="or_ln31_2" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="or_ln31_2_fu_949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="138" filename="./math_functions.h" linenumber="31" name="tmp_15" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="mlp_fcmp_32ns_32ndEe_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="139" filename="./math_functions.h" linenumber="31" name="and_ln31_2" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="and_ln31_2_fu_955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="140" filename="./math_functions.h" linenumber="31" name="select_ln31_2" contextFuncName="relu_func&lt;float&gt;" moduleName="mlp" rtlName="buffer_2_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="149" filename="main.cpp" linenumber="105" name="icmp_ln105" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln105_fu_970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="151" filename="main.cpp" linenumber="105" name="i_10" contextFuncName="mlp" moduleName="mlp" rtlName="i_10_fu_976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="157" filename="main.cpp" linenumber="107" name="zext_ln107" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln107_fu_982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="158" filename="main.cpp" linenumber="107" name="val_4" contextFuncName="mlp" moduleName="mlp" rtlName="grp_calculate_1_1_fu_694" latency="263" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="161" filename="main.cpp" linenumber="108" name="tmp_s" contextFuncName="mlp" moduleName="mlp" rtlName="mlp_fadd_32ns_32nbkb_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="171" filename="main.cpp" linenumber="110" name="icmp_ln110" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln110_fu_987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="173" filename="main.cpp" linenumber="110" name="i_12" contextFuncName="mlp" moduleName="mlp" rtlName="i_12_fu_993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="177" filename="main.cpp" linenumber="111" name="zext_ln111" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln111_fu_999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="180" filename="main.cpp" linenumber="112" name="icmp_ln112" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln112_fu_1004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="181" filename="main.cpp" linenumber="112" name="tmp_last" contextFuncName="mlp" moduleName="mlp" rtlName="tmp_last_fu_1010_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="190" filename="main.cpp" linenumber="78" name="icmp_ln78" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln78_fu_1017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="192" filename="main.cpp" linenumber="78" name="i" contextFuncName="mlp" moduleName="mlp" rtlName="i_fu_1023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="198" filename="main.cpp" linenumber="80" name="zext_ln80" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln80_fu_1029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="208" filename="main.cpp" linenumber="36" name="icmp_ln36" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln36_fu_1034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="210" filename="main.cpp" linenumber="36" name="i_2" contextFuncName="mlp" moduleName="mlp" rtlName="i_2_fu_1040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="215" filename="main.cpp" linenumber="39" name="tmp_16" contextFuncName="mlp" moduleName="mlp" rtlName="tmp_16_fu_1046_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="216" filename="main.cpp" linenumber="39" name="zext_ln39" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln39_fu_1054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="217" filename="main.cpp" linenumber="39" name="tmp_17" contextFuncName="mlp" moduleName="mlp" rtlName="tmp_17_fu_1058_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="218" filename="main.cpp" linenumber="39" name="zext_ln39_1" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln39_1_fu_1066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="219" filename="main.cpp" linenumber="39" name="add_ln39" contextFuncName="mlp" moduleName="mlp" rtlName="add_ln39_fu_1070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="223" filename="main.cpp" linenumber="37" name="icmp_ln37" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln37_fu_1076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="225" filename="main.cpp" linenumber="37" name="j" contextFuncName="mlp" moduleName="mlp" rtlName="j_fu_1082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="230" filename="main.cpp" linenumber="39" name="zext_ln39_2" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln39_2_fu_1088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="231" filename="main.cpp" linenumber="39" name="add_ln39_1" contextFuncName="mlp" moduleName="mlp" rtlName="add_ln39_1_fu_1092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="232" filename="main.cpp" linenumber="39" name="zext_ln39_3" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln39_3_fu_1097_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="243" filename="main.cpp" linenumber="42" name="icmp_ln42" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln42_fu_1102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="245" filename="main.cpp" linenumber="42" name="i_4" contextFuncName="mlp" moduleName="mlp" rtlName="i_4_fu_1108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="250" filename="main.cpp" linenumber="45" name="tmp_18" contextFuncName="mlp" moduleName="mlp" rtlName="tmp_18_fu_1114_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="251" filename="main.cpp" linenumber="43" name="zext_ln43" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln43_fu_1122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="255" filename="main.cpp" linenumber="43" name="icmp_ln43" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln43_fu_1126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="257" filename="main.cpp" linenumber="43" name="j_1" contextFuncName="mlp" moduleName="mlp" rtlName="j_1_fu_1132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="262" filename="main.cpp" linenumber="45" name="zext_ln45" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln45_fu_1138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="263" filename="main.cpp" linenumber="45" name="add_ln45" contextFuncName="mlp" moduleName="mlp" rtlName="add_ln45_fu_1142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="264" filename="main.cpp" linenumber="45" name="zext_ln45_1" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln45_1_fu_1147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="275" filename="main.cpp" linenumber="48" name="icmp_ln48" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln48_fu_1152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="277" filename="main.cpp" linenumber="48" name="i_6" contextFuncName="mlp" moduleName="mlp" rtlName="i_6_fu_1158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="282" filename="main.cpp" linenumber="51" name="tmp_19" contextFuncName="mlp" moduleName="mlp" rtlName="tmp_19_fu_1164_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="283" filename="main.cpp" linenumber="49" name="zext_ln49" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln49_fu_1172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="287" filename="main.cpp" linenumber="49" name="icmp_ln49" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln49_fu_1176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="289" filename="main.cpp" linenumber="49" name="j_2" contextFuncName="mlp" moduleName="mlp" rtlName="j_2_fu_1182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="294" filename="main.cpp" linenumber="51" name="zext_ln51" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln51_fu_1188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="295" filename="main.cpp" linenumber="51" name="add_ln51" contextFuncName="mlp" moduleName="mlp" rtlName="add_ln51_fu_1192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="296" filename="main.cpp" linenumber="51" name="zext_ln51_1" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln51_1_fu_1197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="307" filename="main.cpp" linenumber="54" name="icmp_ln54" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln54_fu_1202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="309" filename="main.cpp" linenumber="54" name="i_9" contextFuncName="mlp" moduleName="mlp" rtlName="i_9_fu_1208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="314" filename="main.cpp" linenumber="57" name="tmp_20" contextFuncName="mlp" moduleName="mlp" rtlName="tmp_20_fu_1214_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="315" filename="main.cpp" linenumber="55" name="zext_ln55" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln55_fu_1222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="319" filename="main.cpp" linenumber="55" name="icmp_ln55" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln55_fu_1226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="321" filename="main.cpp" linenumber="55" name="j_3" contextFuncName="mlp" moduleName="mlp" rtlName="j_3_fu_1232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="326" filename="main.cpp" linenumber="57" name="zext_ln57" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln57_fu_1238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="327" filename="main.cpp" linenumber="57" name="add_ln57" contextFuncName="mlp" moduleName="mlp" rtlName="add_ln57_fu_1242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="328" filename="main.cpp" linenumber="57" name="zext_ln57_1" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln57_1_fu_1247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="339" filename="main.cpp" linenumber="60" name="icmp_ln60" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln60_fu_1252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="341" filename="main.cpp" linenumber="60" name="i_8" contextFuncName="mlp" moduleName="mlp" rtlName="i_8_fu_1258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="347" filename="main.cpp" linenumber="62" name="zext_ln62" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln62_fu_1264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="355" filename="main.cpp" linenumber="64" name="icmp_ln64" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln64_fu_1269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="357" filename="main.cpp" linenumber="64" name="i_11" contextFuncName="mlp" moduleName="mlp" rtlName="i_11_fu_1275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="363" filename="main.cpp" linenumber="66" name="zext_ln66" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln66_fu_1281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="371" filename="main.cpp" linenumber="68" name="icmp_ln68" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln68_fu_1286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="373" filename="main.cpp" linenumber="68" name="i_13" contextFuncName="mlp" moduleName="mlp" rtlName="i_13_fu_1292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="379" filename="main.cpp" linenumber="70" name="zext_ln70" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln70_fu_1298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="387" filename="main.cpp" linenumber="72" name="icmp_ln72" contextFuncName="mlp" moduleName="mlp" rtlName="icmp_ln72_fu_1303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="389" filename="main.cpp" linenumber="72" name="i_14" contextFuncName="mlp" moduleName="mlp" rtlName="i_14_fu_1309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<item  id="395" filename="main.cpp" linenumber="74" name="zext_ln74" contextFuncName="mlp" moduleName="mlp" rtlName="zext_ln74_fu_1315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chuaz\Desktop\Ultra96\FPGA\HLS\MLP_samsung_Vivado"><\/item>
<\/annotationInfo>
</annotationInfo>
