#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55651522bdf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556515247460 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale -9 -11;
P_0x556515224b50 .param/str "RAM_INIT_FILE" 0 3 4, "test/Assembly/srlv-0.hex.txt";
P_0x556515224b90 .param/l "REF_OUT" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x556515224bd0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000000001111101000>;
v0x5565152929d0_0 .net "active", 0 0, v0x55651528f230_0;  1 drivers
v0x556515292aa0_0 .var "clk", 0 0;
v0x556515292b40_0 .var "clk_enable", 0 0;
v0x556515292c40_0 .net "data_address", 31 0, v0x55651528f5d0_0;  1 drivers
v0x556515292ce0_0 .net "data_read", 0 0, v0x55651528f6a0_0;  1 drivers
v0x556515292dd0_0 .net "data_readdata", 31 0, L_0x5565152a4ce0;  1 drivers
v0x556515292ec0_0 .net "data_write", 0 0, v0x55651528f840_0;  1 drivers
v0x556515292fb0_0 .net "data_writedata", 31 0, v0x55651528f910_0;  1 drivers
v0x5565152930a0_0 .net "instr_address", 31 0, L_0x5565152a53d0;  1 drivers
v0x556515293160_0 .net "instr_readdata", 31 0, L_0x5565152a3dd0;  1 drivers
v0x556515293270_0 .net "register_v0", 31 0, L_0x5565152a7d70;  1 drivers
v0x556515293380_0 .var "rst", 0 0;
S_0x55651524d510 .scope module, "dMemory" "mips_cpu_dMemory" 3 23, 4 1 0, S_0x556515247460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /OUTPUT 32 "readdata";
L_0x5565152767b0 .functor BUFZ 8, L_0x5565152a43d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5565152a4730 .functor BUFZ 8, L_0x5565152a44c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5565152a4b30 .functor BUFZ 8, L_0x5565152a48c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5565152a5100 .functor BUFZ 8, L_0x5565152a4ec0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x556515274d00_0 .net *"_ivl_10", 32 0, L_0x5565152a4560;  1 drivers
L_0x7f172478b210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5565152753a0_0 .net *"_ivl_13", 0 0, L_0x7f172478b210;  1 drivers
L_0x7f172478b258 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556515275ed0_0 .net/2u *"_ivl_14", 32 0, L_0x7f172478b258;  1 drivers
v0x5565152737d0_0 .net *"_ivl_16", 32 0, L_0x5565152a4690;  1 drivers
v0x5565152583c0_0 .net *"_ivl_19", 7 0, L_0x5565152a4730;  1 drivers
v0x55651524d020_0 .net *"_ivl_2", 7 0, L_0x5565152a43d0;  1 drivers
v0x5565152863c0_0 .net *"_ivl_22", 7 0, L_0x5565152a48c0;  1 drivers
v0x5565152864a0_0 .net *"_ivl_24", 32 0, L_0x5565152a4960;  1 drivers
L_0x7f172478b2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556515286580_0 .net *"_ivl_27", 0 0, L_0x7f172478b2a0;  1 drivers
L_0x7f172478b2e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x556515286660_0 .net/2u *"_ivl_28", 32 0, L_0x7f172478b2e8;  1 drivers
v0x556515286740_0 .net *"_ivl_30", 32 0, L_0x5565152a4a90;  1 drivers
v0x556515286820_0 .net *"_ivl_33", 7 0, L_0x5565152a4b30;  1 drivers
v0x556515286900_0 .net *"_ivl_37", 7 0, L_0x5565152a4ec0;  1 drivers
v0x5565152869e0_0 .net *"_ivl_39", 32 0, L_0x5565152a4f60;  1 drivers
L_0x7f172478b330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556515286ac0_0 .net *"_ivl_42", 0 0, L_0x7f172478b330;  1 drivers
L_0x7f172478b378 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556515286ba0_0 .net/2u *"_ivl_43", 32 0, L_0x7f172478b378;  1 drivers
v0x556515286c80_0 .net *"_ivl_45", 32 0, L_0x5565152a5060;  1 drivers
v0x556515286d60_0 .net *"_ivl_48", 7 0, L_0x5565152a5100;  1 drivers
v0x556515286e40_0 .net *"_ivl_5", 7 0, L_0x5565152767b0;  1 drivers
v0x556515286f20_0 .net *"_ivl_8", 7 0, L_0x5565152a44c0;  1 drivers
v0x556515287000_0 .net "address", 31 0, v0x55651528f5d0_0;  alias, 1 drivers
v0x5565152870e0_0 .net "clk", 0 0, v0x556515292aa0_0;  1 drivers
v0x5565152871a0 .array "memory", 0 100, 7 0;
v0x556515287260_0 .net "read", 0 0, v0x55651528f6a0_0;  alias, 1 drivers
v0x556515287320_0 .net "readdata", 31 0, L_0x5565152a4ce0;  alias, 1 drivers
v0x556515287400_0 .net "write", 0 0, v0x55651528f840_0;  alias, 1 drivers
v0x5565152874c0_0 .net "writedata", 31 0, v0x55651528f910_0;  alias, 1 drivers
E_0x5565151c3610 .event posedge, v0x5565152870e0_0;
L_0x5565152a43d0 .array/port v0x5565152871a0, v0x55651528f5d0_0;
L_0x5565152a44c0 .array/port v0x5565152871a0, L_0x5565152a4690;
L_0x5565152a4560 .concat [ 32 1 0 0], v0x55651528f5d0_0, L_0x7f172478b210;
L_0x5565152a4690 .arith/sum 33, L_0x5565152a4560, L_0x7f172478b258;
L_0x5565152a48c0 .array/port v0x5565152871a0, L_0x5565152a4a90;
L_0x5565152a4960 .concat [ 32 1 0 0], v0x55651528f5d0_0, L_0x7f172478b2a0;
L_0x5565152a4a90 .arith/sum 33, L_0x5565152a4960, L_0x7f172478b2e8;
L_0x5565152a4ce0 .concat8 [ 8 8 8 8], L_0x5565152767b0, L_0x5565152a4730, L_0x5565152a4b30, L_0x5565152a5100;
L_0x5565152a4ec0 .array/port v0x5565152871a0, L_0x5565152a5060;
L_0x5565152a4f60 .concat [ 32 1 0 0], v0x55651528f5d0_0, L_0x7f172478b330;
L_0x5565152a5060 .arith/sum 33, L_0x5565152a4f60, L_0x7f172478b378;
S_0x55651524d900 .scope module, "harvardCpu" "mips_cpu_harvard" 3 24, 5 1 0, S_0x556515247460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
enum0x556515150130 .enum4 (2)
   "FETCH" 2'b00,
   "DECODE" 2'b01,
   "EXEC" 2'b10,
   "HALTED" 2'b11
 ;
enum0x556515173600 .enum4 (6)
   "OP_R" 6'b000000,
   "OP_BLTZ" 6'b000001,
   "OP_JUMP" 6'b000010,
   "OP_JAL" 6'b000011,
   "OP_BEQ" 6'b000100,
   "OP_BNE" 6'b000101,
   "OP_BLEZ" 6'b000110,
   "OP_BGTZ" 6'b000111,
   "OP_ADDIU" 6'b001001,
   "OP_SLTI" 6'b001010,
   "OP_SLTIU" 6'b001011,
   "OP_ANDI" 6'b001100,
   "OP_ORI" 6'b001101,
   "OP_XORI" 6'b001110,
   "OP_LUI" 6'b001111,
   "OP_LB" 6'b100000,
   "OP_LH" 6'b100001,
   "OP_LWL" 6'b100010,
   "OP_LW" 6'b100011,
   "OP_LBU" 6'b100100,
   "OP_LHU" 6'b100101,
   "OP_LWR" 6'b100110,
   "OP_SB" 6'b101000,
   "OP_SH" 6'b101001,
   "OP_SW" 6'b101011
 ;
enum0x556515205440 .enum4 (6)
   "F_SLL" 6'b000000,
   "F_SRL" 6'b000010,
   "F_SRA" 6'b000011,
   "F_SLLV" 6'b000100,
   "F_SRLV" 6'b000110,
   "F_SRAV" 6'b000111,
   "F_JR" 6'b001000,
   "F_JALR" 6'b001001,
   "F_MFHI" 6'b010000,
   "F_MTHI" 6'b010001,
   "F_MFLO" 6'b010010,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_ADD" 6'b100000,
   "F_ADDU" 6'b100001,
   "F_SUB" 6'b100010,
   "F_SUBU" 6'b100011,
   "F_AND" 6'b100100,
   "F_OR" 6'b100101,
   "F_XOR" 6'b100110,
   "F_NOR" 6'b100111,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011
 ;
L_0x5565152a53d0 .functor BUFZ 32, v0x556515290170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565152a5740 .functor BUFZ 32, L_0x5565152a8320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565152a5840 .functor BUFZ 32, L_0x5565152a8950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528e0b0_0 .net "AluOP", 5 0, L_0x5565152a56a0;  1 drivers
v0x55651528e190_0 .net "Alu_A", 31 0, L_0x5565152a5740;  1 drivers
v0x55651528e270_0 .net "Alu_B", 31 0, L_0x5565152a5840;  1 drivers
v0x55651528e330_0 .net "Alu_Immediate", 15 0, L_0x5565152a5940;  1 drivers
v0x55651528e3f0_0 .net "Alu_Out", 31 0, v0x556515287ac0_0;  1 drivers
v0x55651528e4e0_0 .net "Alu_Shamt", 4 0, L_0x5565152a5a10;  1 drivers
v0x55651528e5b0_0 .var "Branch", 0 0;
v0x55651528e650_0 .var "Branch_Addr", 31 0;
v0x55651528e730_0 .var "DivFlag", 0 0;
v0x55651528e7f0_0 .var "Div_Reg", 0 0;
v0x55651528e8b0_0 .var "Div_Valid_In", 0 0;
v0x55651528e980_0 .net "Div_Valid_Out", 0 0, v0x55651528ded0_0;  1 drivers
v0x55651528ea50_0 .net "HiLoOut", 31 0, L_0x5565152a5ab0;  1 drivers
v0x55651528eaf0_0 .var "HiLoSel", 0 0;
v0x55651528ebb0_0 .var "HiLoSrc", 0 0;
v0x55651528ec70_0 .net "HiOut", 31 0, v0x55651528d280_0;  1 drivers
v0x55651528ed60_0 .var "Jump", 0 0;
v0x55651528ef10_0 .net "LoOut", 31 0, v0x55651528d440_0;  1 drivers
v0x55651528f000_0 .var "Mem_Reg_Select", 0 0;
v0x55651528f0a0_0 .net "ZF", 0 0, v0x5565152886b0_0;  1 drivers
L_0x7f172478b3c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55651528f170_0 .net/2u *"_ivl_0", 31 0, L_0x7f172478b3c0;  1 drivers
v0x55651528f230_0 .var "active", 0 0;
v0x55651528f2f0_0 .net "carryNext", 0 0, v0x556515287c40_0;  1 drivers
v0x55651528f3c0_0 .var "carryReg", 0 0;
v0x55651528f490_0 .net "clk", 0 0, v0x556515292aa0_0;  alias, 1 drivers
v0x55651528f530_0 .net "clk_enable", 0 0, v0x556515292b40_0;  1 drivers
v0x55651528f5d0_0 .var "data_address", 31 0;
v0x55651528f6a0_0 .var "data_read", 0 0;
v0x55651528f770_0 .net "data_readdata", 31 0, L_0x5565152a4ce0;  alias, 1 drivers
v0x55651528f840_0 .var "data_write", 0 0;
v0x55651528f910_0 .var "data_writedata", 31 0;
v0x55651528f9e0_0 .var "delay_slot", 0 0;
v0x55651528fa80_0 .var "instr", 31 0;
v0x55651528fd30_0 .net "instr_address", 31 0, L_0x5565152a53d0;  alias, 1 drivers
v0x55651528fe10_0 .net "instr_readdata", 31 0, L_0x5565152a3dd0;  alias, 1 drivers
v0x55651528fef0_0 .net "linkNext", 0 0, v0x556515287f10_0;  1 drivers
v0x55651528ffc0_0 .var "lw_shift", 31 0;
v0x556515290080_0 .net "opcode", 5 0, L_0x5565152a5520;  1 drivers
v0x556515290170_0 .var "pc", 31 0;
v0x556515290230_0 .net "pc_next", 31 0, L_0x5565152a5330;  1 drivers
v0x556515290310_0 .net "read_data_rs", 31 0, L_0x5565152a8320;  1 drivers
v0x5565152903d0_0 .net "read_data_rt", 31 0, L_0x5565152a8950;  1 drivers
v0x556515290490_0 .var "read_index_rs", 4 0;
v0x556515290580_0 .var "read_index_rt", 4 0;
v0x556515290620_0 .var "reg_write_data", 31 0;
v0x5565152906e0_0 .var "reg_write_enable", 0 0;
v0x5565152907b0_0 .net "register_v0", 31 0, L_0x5565152a7d70;  alias, 1 drivers
v0x556515290880_0 .net "reset", 0 0, v0x556515293380_0;  1 drivers
v0x556515290970_0 .net "sig_Branch", 0 0, v0x556515288430_0;  1 drivers
v0x556515290a10_0 .var "state", 1 0;
v0x556515290ab0_0 .var "write_index", 4 0;
v0x556515290b80_0 .var "write_on_next", 0 0;
L_0x5565152a5330 .arith/sum 32, v0x556515290170_0, L_0x7f172478b3c0;
L_0x5565152a5520 .part L_0x5565152a3dd0, 26, 6;
L_0x5565152a56a0 .part v0x55651528fa80_0, 0, 6;
L_0x5565152a5940 .part v0x55651528fa80_0, 0, 16;
L_0x5565152a5a10 .part v0x55651528fa80_0, 6, 5;
L_0x5565152a5ab0 .functor MUXZ 32, v0x55651528d440_0, v0x55651528d280_0, v0x55651528eaf0_0, C4<>;
S_0x55651522ccf0 .scope module, "ALU" "mips_cpu_ALU" 5 459, 6 1 0, S_0x55651524d900;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "ALU_control";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 16 "immediate";
    .port_info 4 /INPUT 32 "rs_content";
    .port_info 5 /INPUT 32 "rt_content";
    .port_info 6 /INPUT 1 "carry_in";
    .port_info 7 /INPUT 5 "rt_index";
    .port_info 8 /OUTPUT 1 "sig_branch";
    .port_info 9 /OUTPUT 32 "ALU_result";
    .port_info 10 /OUTPUT 1 "carry_out";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 1 "link";
v0x5565152879c0_0 .net "ALU_control", 5 0, L_0x5565152a56a0;  alias, 1 drivers
v0x556515287ac0_0 .var "ALU_result", 31 0;
v0x556515287ba0_0 .net "carry_in", 0 0, v0x55651528f3c0_0;  1 drivers
v0x556515287c40_0 .var "carry_out", 0 0;
v0x556515287d00_0 .var/i "i", 31 0;
v0x556515287e30_0 .net "immediate", 15 0, L_0x5565152a5940;  alias, 1 drivers
v0x556515287f10_0 .var "link", 0 0;
v0x556515287fd0_0 .net "opcode", 5 0, L_0x5565152a5520;  alias, 1 drivers
v0x5565152880b0_0 .net "rs_content", 31 0, L_0x5565152a8320;  alias, 1 drivers
v0x556515288190_0 .net "rt_content", 31 0, L_0x5565152a8950;  alias, 1 drivers
v0x556515288270_0 .net "rt_index", 4 0, v0x556515290580_0;  1 drivers
v0x556515288350_0 .net "shamt", 4 0, L_0x5565152a5a10;  alias, 1 drivers
v0x556515288430_0 .var "sig_branch", 0 0;
v0x5565152884f0_0 .var "signExtend", 31 0;
v0x5565152885d0_0 .var "temp", 31 0;
v0x5565152886b0_0 .var "zero", 0 0;
v0x556515288770_0 .var "zeroExtend", 31 0;
E_0x5565151c4680/0 .event edge, v0x556515287fd0_0, v0x5565152879c0_0, v0x5565152880b0_0, v0x556515288190_0;
E_0x5565151c4680/1 .event edge, v0x556515288350_0, v0x5565152885d0_0, v0x556515287e30_0, v0x5565152884f0_0;
E_0x5565151c4680/2 .event edge, v0x556515288770_0, v0x556515287ac0_0, v0x556515288270_0;
E_0x5565151c4680 .event/or E_0x5565151c4680/0, E_0x5565151c4680/1, E_0x5565151c4680/2;
S_0x55651522d090 .scope module, "Regs" "mips_cpu_regs" 5 460, 7 1 0, S_0x55651524d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_index_rs";
    .port_info 3 /OUTPUT 32 "read_data_rs";
    .port_info 4 /INPUT 5 "read_index_rt";
    .port_info 5 /OUTPUT 32 "read_data_rt";
    .port_info 6 /INPUT 5 "write_index";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /INPUT 32 "write_data";
    .port_info 9 /OUTPUT 32 "reg_v0";
v0x55651528bdb0_0 .array/port v0x55651528bdb0, 0;
L_0x5565152a5c30 .functor BUFZ 32, v0x55651528bdb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_1 .array/port v0x55651528bdb0, 1;
L_0x5565152a5ca0 .functor BUFZ 32, v0x55651528bdb0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_3 .array/port v0x55651528bdb0, 3;
L_0x5565152a5d80 .functor BUFZ 32, v0x55651528bdb0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_4 .array/port v0x55651528bdb0, 4;
L_0x5565152a5e20 .functor BUFZ 32, v0x55651528bdb0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_5 .array/port v0x55651528bdb0, 5;
L_0x5565152a5ef0 .functor BUFZ 32, v0x55651528bdb0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_6 .array/port v0x55651528bdb0, 6;
L_0x5565152a6000 .functor BUFZ 32, v0x55651528bdb0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_7 .array/port v0x55651528bdb0, 7;
L_0x5565152a60a0 .functor BUFZ 32, v0x55651528bdb0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_8 .array/port v0x55651528bdb0, 8;
L_0x5565152a61c0 .functor BUFZ 32, v0x55651528bdb0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_9 .array/port v0x55651528bdb0, 9;
L_0x5565152a6290 .functor BUFZ 32, v0x55651528bdb0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_10 .array/port v0x55651528bdb0, 10;
L_0x5565152a63c0 .functor BUFZ 32, v0x55651528bdb0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_11 .array/port v0x55651528bdb0, 11;
L_0x5565152a6490 .functor BUFZ 32, v0x55651528bdb0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_12 .array/port v0x55651528bdb0, 12;
L_0x5565152a65d0 .functor BUFZ 32, v0x55651528bdb0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_13 .array/port v0x55651528bdb0, 13;
L_0x5565152a66a0 .functor BUFZ 32, v0x55651528bdb0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_14 .array/port v0x55651528bdb0, 14;
L_0x5565152a6560 .functor BUFZ 32, v0x55651528bdb0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_15 .array/port v0x55651528bdb0, 15;
L_0x5565152a6850 .functor BUFZ 32, v0x55651528bdb0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_16 .array/port v0x55651528bdb0, 16;
L_0x5565152a69b0 .functor BUFZ 32, v0x55651528bdb0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_17 .array/port v0x55651528bdb0, 17;
L_0x5565152a6a80 .functor BUFZ 32, v0x55651528bdb0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_18 .array/port v0x55651528bdb0, 18;
L_0x5565152a6bf0 .functor BUFZ 32, v0x55651528bdb0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_19 .array/port v0x55651528bdb0, 19;
L_0x5565152a6cc0 .functor BUFZ 32, v0x55651528bdb0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_20 .array/port v0x55651528bdb0, 20;
L_0x5565152a6e40 .functor BUFZ 32, v0x55651528bdb0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_21 .array/port v0x55651528bdb0, 21;
L_0x5565152a6f10 .functor BUFZ 32, v0x55651528bdb0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_22 .array/port v0x55651528bdb0, 22;
L_0x5565152a70a0 .functor BUFZ 32, v0x55651528bdb0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_23 .array/port v0x55651528bdb0, 23;
L_0x5565152a7170 .functor BUFZ 32, v0x55651528bdb0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_24 .array/port v0x55651528bdb0, 24;
L_0x5565152a7310 .functor BUFZ 32, v0x55651528bdb0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_25 .array/port v0x55651528bdb0, 25;
L_0x5565152a73e0 .functor BUFZ 32, v0x55651528bdb0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_26 .array/port v0x55651528bdb0, 26;
L_0x5565152a7590 .functor BUFZ 32, v0x55651528bdb0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_27 .array/port v0x55651528bdb0, 27;
L_0x5565152a7660 .functor BUFZ 32, v0x55651528bdb0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_28 .array/port v0x55651528bdb0, 28;
L_0x5565152a7820 .functor BUFZ 32, v0x55651528bdb0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_29 .array/port v0x55651528bdb0, 29;
L_0x5565152a78f0 .functor BUFZ 32, v0x55651528bdb0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_30 .array/port v0x55651528bdb0, 30;
L_0x5565152a7ac0 .functor BUFZ 32, v0x55651528bdb0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_31 .array/port v0x55651528bdb0, 31;
L_0x5565152a7b90 .functor BUFZ 32, v0x55651528bdb0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55651528bdb0_2 .array/port v0x55651528bdb0, 2;
L_0x5565152a7d70 .functor BUFZ 32, v0x55651528bdb0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f172478b408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556515288b10_0 .net *"_ivl_101", 30 0, L_0x7f172478b408;  1 drivers
L_0x7f172478b450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556515288bf0_0 .net/2u *"_ivl_102", 31 0, L_0x7f172478b450;  1 drivers
v0x556515288cd0_0 .net *"_ivl_104", 0 0, L_0x5565152a7e10;  1 drivers
L_0x7f172478b498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556515288d70_0 .net/2u *"_ivl_106", 31 0, L_0x7f172478b498;  1 drivers
v0x556515288e50_0 .net *"_ivl_108", 31 0, L_0x5565152a8090;  1 drivers
v0x556515288f80_0 .net *"_ivl_110", 6 0, L_0x5565152a8160;  1 drivers
L_0x7f172478b4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556515289060_0 .net *"_ivl_113", 1 0, L_0x7f172478b4e0;  1 drivers
v0x556515289140_0 .net *"_ivl_116", 31 0, L_0x5565152a84b0;  1 drivers
L_0x7f172478b528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556515289220_0 .net *"_ivl_119", 30 0, L_0x7f172478b528;  1 drivers
L_0x7f172478b570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556515289300_0 .net/2u *"_ivl_120", 31 0, L_0x7f172478b570;  1 drivers
v0x5565152893e0_0 .net *"_ivl_122", 0 0, L_0x5565152a85e0;  1 drivers
L_0x7f172478b5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565152894a0_0 .net/2u *"_ivl_124", 31 0, L_0x7f172478b5b8;  1 drivers
v0x556515289580_0 .net *"_ivl_126", 31 0, L_0x5565152a8720;  1 drivers
v0x556515289660_0 .net *"_ivl_128", 6 0, L_0x5565152a8810;  1 drivers
L_0x7f172478b600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556515289740_0 .net *"_ivl_131", 1 0, L_0x7f172478b600;  1 drivers
v0x556515289820_0 .net *"_ivl_98", 31 0, L_0x5565152a6b50;  1 drivers
v0x556515289900_0 .net "clk", 0 0, v0x556515292aa0_0;  alias, 1 drivers
v0x556515289ab0_0 .var/i "index", 31 0;
v0x556515289b70_0 .net "read_data_rs", 31 0, L_0x5565152a8320;  alias, 1 drivers
v0x556515289c60_0 .net "read_data_rt", 31 0, L_0x5565152a8950;  alias, 1 drivers
v0x556515289d30_0 .net "read_index_rs", 4 0, v0x556515290490_0;  1 drivers
v0x556515289df0_0 .net "read_index_rt", 4 0, v0x556515290580_0;  alias, 1 drivers
v0x556515289ee0_0 .net "reg_0", 31 0, L_0x5565152a5c30;  1 drivers
v0x556515289fa0_0 .net "reg_1", 31 0, L_0x5565152a5ca0;  1 drivers
v0x55651528a080_0 .net "reg_10", 31 0, L_0x5565152a63c0;  1 drivers
v0x55651528a160_0 .net "reg_11", 31 0, L_0x5565152a6490;  1 drivers
v0x55651528a240_0 .net "reg_12", 31 0, L_0x5565152a65d0;  1 drivers
v0x55651528a320_0 .net "reg_13", 31 0, L_0x5565152a66a0;  1 drivers
v0x55651528a400_0 .net "reg_14", 31 0, L_0x5565152a6560;  1 drivers
v0x55651528a4e0_0 .net "reg_15", 31 0, L_0x5565152a6850;  1 drivers
v0x55651528a5c0_0 .net "reg_16", 31 0, L_0x5565152a69b0;  1 drivers
v0x55651528a6a0_0 .net "reg_17", 31 0, L_0x5565152a6a80;  1 drivers
v0x55651528a780_0 .net "reg_18", 31 0, L_0x5565152a6bf0;  1 drivers
v0x55651528aa70_0 .net "reg_19", 31 0, L_0x5565152a6cc0;  1 drivers
v0x55651528ab50_0 .net "reg_2", 31 0, v0x55651528bdb0_2;  1 drivers
v0x55651528ac30_0 .net "reg_20", 31 0, L_0x5565152a6e40;  1 drivers
v0x55651528ad10_0 .net "reg_21", 31 0, L_0x5565152a6f10;  1 drivers
v0x55651528adf0_0 .net "reg_22", 31 0, L_0x5565152a70a0;  1 drivers
v0x55651528aed0_0 .net "reg_23", 31 0, L_0x5565152a7170;  1 drivers
v0x55651528afb0_0 .net "reg_24", 31 0, L_0x5565152a7310;  1 drivers
v0x55651528b090_0 .net "reg_25", 31 0, L_0x5565152a73e0;  1 drivers
v0x55651528b170_0 .net "reg_26", 31 0, L_0x5565152a7590;  1 drivers
v0x55651528b250_0 .net "reg_27", 31 0, L_0x5565152a7660;  1 drivers
v0x55651528b330_0 .net "reg_28", 31 0, L_0x5565152a7820;  1 drivers
v0x55651528b410_0 .net "reg_29", 31 0, L_0x5565152a78f0;  1 drivers
v0x55651528b4f0_0 .net "reg_3", 31 0, L_0x5565152a5d80;  1 drivers
v0x55651528b5d0_0 .net "reg_30", 31 0, L_0x5565152a7ac0;  1 drivers
v0x55651528b6b0_0 .net "reg_31", 31 0, L_0x5565152a7b90;  1 drivers
v0x55651528b790_0 .net "reg_4", 31 0, L_0x5565152a5e20;  1 drivers
v0x55651528b870_0 .net "reg_5", 31 0, L_0x5565152a5ef0;  1 drivers
v0x55651528b950_0 .net "reg_6", 31 0, L_0x5565152a6000;  1 drivers
v0x55651528ba30_0 .net "reg_7", 31 0, L_0x5565152a60a0;  1 drivers
v0x55651528bb10_0 .net "reg_8", 31 0, L_0x5565152a61c0;  1 drivers
v0x55651528bbf0_0 .net "reg_9", 31 0, L_0x5565152a6290;  1 drivers
v0x55651528bcd0_0 .net "reg_v0", 31 0, L_0x5565152a7d70;  alias, 1 drivers
v0x55651528bdb0 .array "regs", 0 31, 31 0;
v0x55651528c270_0 .net "reset", 0 0, v0x556515293380_0;  alias, 1 drivers
v0x55651528c330_0 .net "write_data", 31 0, v0x556515290620_0;  1 drivers
v0x55651528c410_0 .net "write_enable", 0 0, v0x5565152906e0_0;  1 drivers
v0x55651528c4d0_0 .net "write_index", 4 0, v0x556515290ab0_0;  1 drivers
L_0x5565152a6b50 .concat [ 1 31 0 0], v0x556515293380_0, L_0x7f172478b408;
L_0x5565152a7e10 .cmp/eq 32, L_0x5565152a6b50, L_0x7f172478b450;
L_0x5565152a8090 .array/port v0x55651528bdb0, L_0x5565152a8160;
L_0x5565152a8160 .concat [ 5 2 0 0], v0x556515290490_0, L_0x7f172478b4e0;
L_0x5565152a8320 .functor MUXZ 32, L_0x5565152a8090, L_0x7f172478b498, L_0x5565152a7e10, C4<>;
L_0x5565152a84b0 .concat [ 1 31 0 0], v0x556515293380_0, L_0x7f172478b528;
L_0x5565152a85e0 .cmp/eq 32, L_0x5565152a84b0, L_0x7f172478b570;
L_0x5565152a8720 .array/port v0x55651528bdb0, L_0x5565152a8810;
L_0x5565152a8810 .concat [ 5 2 0 0], v0x556515290580_0, L_0x7f172478b600;
L_0x5565152a8950 .functor MUXZ 32, L_0x5565152a8720, L_0x7f172478b5b8, L_0x5565152a85e0, C4<>;
S_0x55651528c750 .scope module, "hilo" "mips_cpu_hilo" 5 461, 8 1 0, S_0x55651524d900;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 32 "lo_reg";
    .port_info 8 /OUTPUT 32 "hi_reg";
v0x55651528ca40_0 .var "RestoreDivisor", 0 0;
v0x55651528cb00_0 .net "a", 31 0, L_0x5565152a8320;  alias, 1 drivers
v0x55651528cc10_0 .net "b", 31 0, L_0x5565152a8950;  alias, 1 drivers
v0x55651528cd00_0 .net "clk", 0 0, v0x556515292aa0_0;  alias, 1 drivers
v0x55651528cdf0_0 .var "dd", 31 0;
v0x55651528cf20_0 .var/i "divCount", 31 0;
v0x55651528d000_0 .var "div_finish", 0 0;
v0x55651528d0c0_0 .var "ds", 63 0;
v0x55651528d1a0_0 .var "ds_u", 93 0;
v0x55651528d280_0 .var "hi", 31 0;
v0x55651528d360_0 .net "hi_reg", 31 0, v0x55651528d280_0;  alias, 1 drivers
v0x55651528d440_0 .var "lo", 31 0;
v0x55651528d520_0 .net "lo_reg", 31 0, v0x55651528d440_0;  alias, 1 drivers
v0x55651528d600_0 .var "negDividend", 0 0;
v0x55651528d6c0_0 .var "negFlag", 0 0;
v0x55651528d780_0 .net "opcode", 5 0, L_0x5565152a56a0;  alias, 1 drivers
v0x55651528d840_0 .var "prevR", 63 0;
v0x55651528da10_0 .var "prodreg", 63 0;
v0x55651528daf0_0 .var "q", 31 0;
v0x55651528dbd0_0 .var "r", 63 0;
v0x55651528dcb0_0 .var "r_u", 93 0;
v0x55651528dd90_0 .net "reset", 0 0, v0x556515293380_0;  alias, 1 drivers
v0x55651528de30_0 .net "valid_in", 0 0, v0x55651528e8b0_0;  1 drivers
v0x55651528ded0_0 .var "valid_out", 0 0;
S_0x556515290da0 .scope module, "iMemory" "mips_cpu_iMemory" 3 22, 9 1 0, S_0x556515247460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "readdata";
P_0x556515290fb0 .param/str "MEM_INIT_FILE" 0 9 6, "test/Assembly/srlv-0.hex.txt";
L_0x556515270750 .functor BUFZ 8, L_0x5565152a3520, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55651518ab70 .functor BUFZ 8, L_0x5565152a3660, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5565151c3910 .functor BUFZ 8, L_0x5565152a39d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x556515276740 .functor BUFZ 8, L_0x5565152a3f60, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f172478b018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565152913b0_0 .net/2u *"_ivl_0", 31 0, L_0x7f172478b018;  1 drivers
v0x5565152914b0_0 .net *"_ivl_12", 7 0, L_0x5565152a3660;  1 drivers
v0x556515291590_0 .net *"_ivl_14", 32 0, L_0x5565152a3700;  1 drivers
L_0x7f172478b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556515291650_0 .net *"_ivl_17", 0 0, L_0x7f172478b060;  1 drivers
L_0x7f172478b0a8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556515291730_0 .net/2u *"_ivl_18", 32 0, L_0x7f172478b0a8;  1 drivers
v0x556515291860_0 .net *"_ivl_20", 32 0, L_0x5565152a37f0;  1 drivers
v0x556515291940_0 .net *"_ivl_23", 7 0, L_0x55651518ab70;  1 drivers
v0x556515291a20_0 .net *"_ivl_26", 7 0, L_0x5565152a39d0;  1 drivers
v0x556515291b00_0 .net *"_ivl_28", 32 0, L_0x5565152a3ab0;  1 drivers
L_0x7f172478b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556515291be0_0 .net *"_ivl_31", 0 0, L_0x7f172478b0f0;  1 drivers
L_0x7f172478b138 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x556515291cc0_0 .net/2u *"_ivl_32", 32 0, L_0x7f172478b138;  1 drivers
v0x556515291da0_0 .net *"_ivl_34", 32 0, L_0x5565152a3ba0;  1 drivers
v0x556515291e80_0 .net *"_ivl_37", 7 0, L_0x5565151c3910;  1 drivers
v0x556515291f60_0 .net *"_ivl_41", 7 0, L_0x5565152a3f60;  1 drivers
v0x556515292040_0 .net *"_ivl_43", 32 0, L_0x5565152a4060;  1 drivers
L_0x7f172478b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556515292120_0 .net *"_ivl_46", 0 0, L_0x7f172478b180;  1 drivers
L_0x7f172478b1c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556515292200_0 .net/2u *"_ivl_47", 32 0, L_0x7f172478b1c8;  1 drivers
v0x5565152922e0_0 .net *"_ivl_49", 32 0, L_0x5565152a4100;  1 drivers
v0x5565152923c0_0 .net *"_ivl_52", 7 0, L_0x556515276740;  1 drivers
v0x5565152924a0_0 .net *"_ivl_6", 7 0, L_0x5565152a3520;  1 drivers
v0x556515292580_0 .net *"_ivl_9", 7 0, L_0x556515270750;  1 drivers
v0x556515292660_0 .net "address", 31 0, L_0x5565152a3430;  1 drivers
v0x556515292740 .array "memory", 0 400, 7 0;
v0x556515292800_0 .net "read_address", 31 0, L_0x5565152a53d0;  alias, 1 drivers
v0x5565152928c0_0 .net "readdata", 31 0, L_0x5565152a3dd0;  alias, 1 drivers
L_0x5565152a3430 .arith/sub 32, L_0x5565152a53d0, L_0x7f172478b018;
L_0x5565152a3520 .array/port v0x556515292740, L_0x5565152a3430;
L_0x5565152a3660 .array/port v0x556515292740, L_0x5565152a37f0;
L_0x5565152a3700 .concat [ 32 1 0 0], L_0x5565152a3430, L_0x7f172478b060;
L_0x5565152a37f0 .arith/sum 33, L_0x5565152a3700, L_0x7f172478b0a8;
L_0x5565152a39d0 .array/port v0x556515292740, L_0x5565152a3ba0;
L_0x5565152a3ab0 .concat [ 32 1 0 0], L_0x5565152a3430, L_0x7f172478b0f0;
L_0x5565152a3ba0 .arith/sum 33, L_0x5565152a3ab0, L_0x7f172478b138;
L_0x5565152a3dd0 .concat8 [ 8 8 8 8], L_0x556515270750, L_0x55651518ab70, L_0x5565151c3910, L_0x556515276740;
L_0x5565152a3f60 .array/port v0x556515292740, L_0x5565152a4100;
L_0x5565152a4060 .concat [ 32 1 0 0], L_0x5565152a3430, L_0x7f172478b180;
L_0x5565152a4100 .arith/sum 33, L_0x5565152a4060, L_0x7f172478b1c8;
S_0x5565152910b0 .scope begin, "$unm_blk_9" "$unm_blk_9" 9 13, 9 13 0, S_0x556515290da0;
 .timescale 0 0;
v0x5565152912b0_0 .var/i "i", 31 0;
    .scope S_0x556515290da0;
T_0 ;
    %fork t_1, S_0x5565152910b0;
    %jmp t_0;
    .scope S_0x5565152910b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5565152912b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5565152912b0_0;
    %cmpi/s 401, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5565152912b0_0;
    %store/vec4a v0x556515292740, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5565152912b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5565152912b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 9 19 "$readmemh", P_0x556515290fb0, v0x556515292740, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000110010000 {0 0 0};
    %end;
    .scope S_0x556515290da0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55651524d510;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x55651524d510;
T_2 ;
    %wait E_0x5565151c3610;
    %load/vec4 v0x556515287400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5565152874c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x556515287000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565152871a0, 0, 4;
    %load/vec4 v0x5565152874c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x556515287000_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565152871a0, 0, 4;
    %load/vec4 v0x5565152874c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x556515287000_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565152871a0, 0, 4;
    %load/vec4 v0x5565152874c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x556515287000_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565152871a0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55651522ccf0;
T_3 ;
    %wait E_0x5565151c4680;
    %load/vec4 v0x556515287fd0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5565152879c0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288190_0;
    %add;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288190_0;
    %sub;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288190_0;
    %and;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288190_0;
    %or;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288190_0;
    %xor;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x556515288190_0;
    %store/vec4 v0x5565152885d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556515287d00_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x556515287d00_0;
    %load/vec4 v0x556515288350_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.17, 5;
    %load/vec4 v0x5565152885d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5565152885d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565152885d0_0, 0, 32;
    %load/vec4 v0x556515287d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556515287d00_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %load/vec4 v0x5565152885d0_0;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x556515288190_0;
    %store/vec4 v0x5565152885d0_0, 0, 32;
    %load/vec4 v0x5565152880b0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556515287d00_0, 0, 32;
T_3.20 ;
    %load/vec4 v0x556515287d00_0;
    %load/vec4 v0x5565152880b0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0x5565152885d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5565152885d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565152885d0_0, 0, 32;
    %load/vec4 v0x556515287d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556515287d00_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
T_3.18 ;
    %load/vec4 v0x5565152885d0_0;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x556515288190_0;
    %ix/getv 4, v0x556515288350_0;
    %shiftr 4;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x556515288190_0;
    %load/vec4 v0x5565152880b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x556515288190_0;
    %ix/getv 4, v0x556515288350_0;
    %shiftl 4;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x556515288190_0;
    %load/vec4 v0x5565152880b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288190_0;
    %cmp/s;
    %jmp/0xz  T_3.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556515287ac0_0, 0, 32;
T_3.23 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288190_0;
    %cmp/u;
    %jmp/0xz  T_3.24, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556515287ac0_0, 0, 32;
T_3.25 ;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556515287e30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x556515287e30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565152884f0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x556515287e30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556515288770_0, 0, 32;
    %load/vec4 v0x556515287fd0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x5565152884f0_0;
    %add;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288770_0;
    %and;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288190_0;
    %sub;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %load/vec4 v0x556515287ac0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
T_3.40 ;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288190_0;
    %sub;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %load/vec4 v0x556515287ac0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.42;
T_3.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
T_3.42 ;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x556515288270_0;
    %pad/u 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.43, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515287f10_0, 0, 1;
    %load/vec4 v0x5565152880b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.45, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
    %jmp T_3.46;
T_3.45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
T_3.46 ;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x556515288270_0;
    %pad/u 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_3.47, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515287f10_0, 0, 1;
    %load/vec4 v0x5565152880b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.49, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
    %jmp T_3.50;
T_3.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
T_3.50 ;
    %jmp T_3.48;
T_3.47 ;
    %load/vec4 v0x556515288270_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_3.51, 4;
    %load/vec4 v0x5565152880b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.53, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556515287f10_0, 0, 1;
    %jmp T_3.54;
T_3.53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515287f10_0, 0, 1;
T_3.54 ;
    %jmp T_3.52;
T_3.51 ;
    %load/vec4 v0x556515288270_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_3.55, 4;
    %load/vec4 v0x5565152880b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556515287f10_0, 0, 1;
    %jmp T_3.58;
T_3.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515287f10_0, 0, 1;
T_3.58 ;
T_3.55 ;
T_3.52 ;
T_3.48 ;
T_3.44 ;
    %jmp T_3.38;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515287f10_0, 0, 1;
    %load/vec4 v0x5565152880b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
    %jmp T_3.60;
T_3.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
T_3.60 ;
    %jmp T_3.38;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515287f10_0, 0, 1;
    %load/vec4 v0x5565152880b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
    %jmp T_3.62;
T_3.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515288430_0, 0, 1;
T_3.62 ;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x556515287e30_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288770_0;
    %or;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x556515288770_0;
    %xor;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x5565152884f0_0;
    %cmp/s;
    %jmp/0xz  T_3.63, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.64;
T_3.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556515287ac0_0, 0, 32;
T_3.64 ;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x5565152880b0_0;
    %load/vec4 v0x5565152884f0_0;
    %cmp/u;
    %jmp/0xz  T_3.65, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556515287ac0_0, 0, 32;
    %jmp T_3.66;
T_3.65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556515287ac0_0, 0, 32;
T_3.66 ;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55651522ccf0;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x55651522d090;
T_5 ;
    %wait E_0x5565151c3610;
    %load/vec4 v0x55651528c270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556515289ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x556515289ab0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556515289ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55651528bdb0, 0, 4;
    %load/vec4 v0x556515289ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556515289ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55651528c410_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55651528c4d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55651528c330_0;
    %load/vec4 v0x55651528c4d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55651528bdb0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55651528c750;
T_6 ;
    %wait E_0x5565151c3610;
    %load/vec4 v0x55651528d780_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x55651528cb00_0;
    %assign/vec4 v0x55651528d280_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x55651528cb00_0;
    %assign/vec4 v0x55651528d440_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 64;
    %load/vec4 v0x55651528cc10_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x55651528da10_0, 0;
    %load/vec4 v0x55651528da10_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55651528d280_0, 0;
    %load/vec4 v0x55651528da10_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55651528d440_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x55651528cb00_0;
    %pad/s 64;
    %load/vec4 v0x55651528cc10_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x55651528da10_0, 0;
    %load/vec4 v0x55651528da10_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55651528d280_0, 0;
    %load/vec4 v0x55651528da10_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55651528d440_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x55651528de30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x55651528cb00_0;
    %assign/vec4 v0x55651528cdf0_0, 0;
    %load/vec4 v0x55651528cc10_0;
    %pad/u 94;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55651528d1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528ca40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55651528daf0_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x55651528cf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528ded0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 94;
    %assign/vec4 v0x55651528dcb0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 64;
    %assign/vec4 v0x55651528d840_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x55651528cf20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.9, 5;
    %pushi/vec4 0, 0, 94;
    %load/vec4 v0x55651528dcb0_0;
    %load/vec4 v0x55651528d1a0_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55651528cf20_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x55651528daf0_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55651528daf0_0, 0;
    %load/vec4 v0x55651528dcb0_0;
    %load/vec4 v0x55651528d1a0_0;
    %sub;
    %assign/vec4 v0x55651528dcb0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x55651528daf0_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55651528daf0_0, 0;
T_6.12 ;
    %load/vec4 v0x55651528d1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55651528d1a0_0, 0;
    %load/vec4 v0x55651528cf20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.13, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528ded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528d000_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528ded0_0, 0;
T_6.14 ;
    %load/vec4 v0x55651528cf20_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55651528cf20_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x55651528d000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x55651528daf0_0;
    %assign/vec4 v0x55651528d440_0, 0;
    %load/vec4 v0x55651528dcb0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55651528d280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528ded0_0, 0;
T_6.15 ;
T_6.10 ;
T_6.8 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x55651528de30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x55651528cb00_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55651528cc10_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %load/vec4 v0x55651528cb00_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55651528cdf0_0, 0;
    %load/vec4 v0x55651528cc10_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55651528d0c0_0, 0;
    %pushi/vec4 65535, 0, 64;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %and;
    %assign/vec4 v0x55651528dbd0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x55651528d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528d6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528d600_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %load/vec4 v0x55651528cb00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.21, 5;
    %load/vec4 v0x55651528cb00_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55651528cdf0_0, 0;
    %load/vec4 v0x55651528cc10_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55651528d0c0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x55651528dbd0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x55651528d840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528d6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528d600_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0x55651528cc10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.23, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528d6c0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %assign/vec4 v0x55651528cdf0_0, 0;
    %load/vec4 v0x55651528cc10_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55651528d0c0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 64;
    %assign/vec4 v0x55651528dbd0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 64;
    %assign/vec4 v0x55651528d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528d600_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528d6c0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %assign/vec4 v0x55651528cdf0_0, 0;
    %load/vec4 v0x55651528cc10_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55651528d0c0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 64;
    %assign/vec4 v0x55651528dbd0_0, 0;
    %load/vec4 v0x55651528cb00_0;
    %pad/u 64;
    %assign/vec4 v0x55651528d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528d600_0, 0;
T_6.24 ;
T_6.22 ;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528ded0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528d000_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x55651528cf20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55651528daf0_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0x55651528cf20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.25, 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55651528dbd0_0;
    %load/vec4 v0x55651528d0c0_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55651528cf20_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v0x55651528daf0_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55651528daf0_0, 0;
    %load/vec4 v0x55651528dbd0_0;
    %load/vec4 v0x55651528d0c0_0;
    %sub;
    %assign/vec4 v0x55651528dbd0_0, 0;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0x55651528daf0_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x55651528daf0_0, 0;
T_6.28 ;
    %load/vec4 v0x55651528d0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55651528d0c0_0, 0;
    %load/vec4 v0x55651528cf20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.29, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528d000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528ded0_0, 0;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528ded0_0, 0;
T_6.30 ;
    %load/vec4 v0x55651528cf20_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55651528cf20_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0x55651528d000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.31, 8;
    %load/vec4 v0x55651528d600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %load/vec4 v0x55651528cb00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55651528dbd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_6.35, 4;
    %load/vec4 v0x55651528dbd0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55651528d280_0, 0;
    %jmp T_6.36;
T_6.35 ;
    %load/vec4 v0x55651528dbd0_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55651528d280_0, 0;
T_6.36 ;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v0x55651528dbd0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55651528d280_0, 0;
T_6.34 ;
    %load/vec4 v0x55651528d6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.37, 8;
    %load/vec4 v0x55651528daf0_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x55651528d440_0, 0;
    %jmp T_6.38;
T_6.37 ;
    %load/vec4 v0x55651528daf0_0;
    %assign/vec4 v0x55651528d440_0, 0;
T_6.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528ded0_0, 0;
T_6.31 ;
T_6.26 ;
T_6.18 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55651524d900;
T_7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556515290a10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55651528f230_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55651524d900;
T_8 ;
    %wait E_0x5565151c3610;
    %load/vec4 v0x556515290880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x556515290170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f230_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556515290a10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55651528f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x556515290a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x55651528fe10_0;
    %assign/vec4 v0x55651528fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5565152906e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528ebb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528e7f0_0, 0;
    %load/vec4 v0x55651528fe10_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x556515290490_0, 0;
    %load/vec4 v0x55651528fe10_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x556515290580_0, 0;
    %load/vec4 v0x55651528fe10_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x55651528fe10_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x556515290ab0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x55651528fe10_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x556515290ab0_0, 0;
T_8.9 ;
    %load/vec4 v0x556515290170_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f230_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x556515290a10_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x556515290a10_0, 0;
T_8.11 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x556515290080_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %jmp T_8.37;
T_8.12 ;
    %load/vec4 v0x556515290230_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55651528e650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528ed60_0, 0;
    %jmp T_8.37;
T_8.13 ;
    %load/vec4 v0x55651528e0b0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.47, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.48, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.49, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.50, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.51, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.52, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.53, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.54, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.55, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.56, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.57, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.58, 6;
    %jmp T_8.59;
T_8.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.45 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.46 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.47 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.48 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.49 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.50 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.59;
T_8.51 ;
    %load/vec4 v0x556515290310_0;
    %assign/vec4 v0x55651528e650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528ed60_0, 0;
    %jmp T_8.59;
T_8.52 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %load/vec4 v0x556515290230_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x556515290620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %load/vec4 v0x556515290310_0;
    %assign/vec4 v0x55651528e650_0, 0;
    %jmp T_8.59;
T_8.53 ;
    %jmp T_8.59;
T_8.54 ;
    %jmp T_8.59;
T_8.55 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528eaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528ebb0_0, 0;
    %jmp T_8.59;
T_8.56 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528eaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528ebb0_0, 0;
    %jmp T_8.59;
T_8.57 ;
    %load/vec4 v0x55651528e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528e730_0, 0;
    %jmp T_8.61;
T_8.60 ;
    %load/vec4 v0x55651528e730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528e730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528e8b0_0, 0;
    %jmp T_8.63;
T_8.62 ;
    %load/vec4 v0x55651528e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528e8b0_0, 0;
T_8.64 ;
    %load/vec4 v0x55651528e980_0;
    %assign/vec4 v0x55651528e7f0_0, 0;
T_8.63 ;
T_8.61 ;
    %jmp T_8.59;
T_8.58 ;
    %load/vec4 v0x55651528e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.66, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528e730_0, 0;
    %jmp T_8.67;
T_8.66 ;
    %load/vec4 v0x55651528e730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.68, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528e730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528e8b0_0, 0;
    %jmp T_8.69;
T_8.68 ;
    %load/vec4 v0x55651528e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.70, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528e8b0_0, 0;
T_8.70 ;
    %load/vec4 v0x55651528e980_0;
    %assign/vec4 v0x55651528e7f0_0, 0;
T_8.69 ;
T_8.67 ;
    %jmp T_8.59;
T_8.59 ;
    %pop/vec4 1;
    %jmp T_8.37;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x556515290ab0_0, 0;
    %load/vec4 v0x556515290230_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x556515290620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %load/vec4 v0x556515290230_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55651528e650_0, 0;
    %jmp T_8.37;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.37;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.37;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.37;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.37;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.37;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.37;
T_8.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.37;
T_8.22 ;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55651528f5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %jmp T_8.37;
T_8.23 ;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55651528f5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %jmp T_8.37;
T_8.24 ;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55651528f5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %jmp T_8.37;
T_8.25 ;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55651528f5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %jmp T_8.37;
T_8.26 ;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55651528f5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %jmp T_8.37;
T_8.27 ;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x55651528f5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x55651528ffc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %jmp T_8.37;
T_8.28 ;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x55651528f5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x55651528ffc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %jmp T_8.37;
T_8.29 ;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x55651528f5d0_0, 0;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x55651528ffc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %jmp T_8.37;
T_8.30 ;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x55651528f5d0_0, 0;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55651528ffc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %jmp T_8.37;
T_8.31 ;
    %load/vec4 v0x556515290310_0;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528fa80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55651528f5d0_0, 0;
    %load/vec4 v0x5565152903d0_0;
    %assign/vec4 v0x55651528f910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %jmp T_8.37;
T_8.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %load/vec4 v0x556515290970_0;
    %assign/vec4 v0x55651528e5b0_0, 0;
    %jmp T_8.37;
T_8.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %load/vec4 v0x556515290970_0;
    %assign/vec4 v0x55651528e5b0_0, 0;
    %jmp T_8.37;
T_8.34 ;
    %load/vec4 v0x556515290970_0;
    %assign/vec4 v0x55651528e5b0_0, 0;
    %load/vec4 v0x55651528fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.72, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x556515290ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %load/vec4 v0x556515290230_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x556515290620_0, 0;
T_8.72 ;
    %jmp T_8.37;
T_8.35 ;
    %load/vec4 v0x556515290970_0;
    %assign/vec4 v0x55651528e5b0_0, 0;
    %load/vec4 v0x55651528fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.74, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x556515290ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %load/vec4 v0x556515290230_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x556515290620_0, 0;
T_8.74 ;
    %jmp T_8.37;
T_8.36 ;
    %load/vec4 v0x556515290970_0;
    %assign/vec4 v0x55651528e5b0_0, 0;
    %load/vec4 v0x55651528fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.76, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f000_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x556515290ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %load/vec4 v0x556515290230_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x556515290620_0, 0;
T_8.76 ;
    %jmp T_8.37;
T_8.37 ;
    %pop/vec4 1;
    %load/vec4 v0x55651528e730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.78, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x556515290a10_0, 0;
T_8.78 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55651528e730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.80, 8;
    %load/vec4 v0x55651528f2f0_0;
    %assign/vec4 v0x55651528f3c0_0, 0;
    %load/vec4 v0x556515290080_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_8.82, 4;
    %load/vec4 v0x55651528ffc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.84, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.85, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.86, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_8.87, 6;
    %jmp T_8.88;
T_8.84 ;
    %pushi/vec4 4294967040, 0, 32;
    %load/vec4 v0x55651528f770_0;
    %and;
    %load/vec4 v0x5565152903d0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %or;
    %assign/vec4 v0x55651528f910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %jmp T_8.88;
T_8.85 ;
    %pushi/vec4 4294902015, 0, 32;
    %load/vec4 v0x55651528f770_0;
    %and;
    %load/vec4 v0x5565152903d0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x55651528f910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %jmp T_8.88;
T_8.86 ;
    %pushi/vec4 4278255615, 0, 32;
    %load/vec4 v0x55651528f770_0;
    %and;
    %load/vec4 v0x5565152903d0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x55651528f910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %jmp T_8.88;
T_8.87 ;
    %pushi/vec4 16777215, 0, 32;
    %load/vec4 v0x55651528f770_0;
    %and;
    %load/vec4 v0x5565152903d0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x55651528f910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %jmp T_8.88;
T_8.88 ;
    %pop/vec4 1;
    %jmp T_8.83;
T_8.82 ;
    %load/vec4 v0x556515290080_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_8.89, 4;
    %load/vec4 v0x55651528ffc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.91, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.92, 6;
    %jmp T_8.93;
T_8.91 ;
    %pushi/vec4 4294901760, 0, 32;
    %load/vec4 v0x55651528f770_0;
    %and;
    %load/vec4 v0x5565152903d0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %or;
    %assign/vec4 v0x55651528f910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %jmp T_8.93;
T_8.92 ;
    %pushi/vec4 65535, 0, 32;
    %load/vec4 v0x55651528f770_0;
    %and;
    %load/vec4 v0x5565152903d0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x55651528f910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f6a0_0, 0;
    %jmp T_8.93;
T_8.93 ;
    %pop/vec4 1;
T_8.89 ;
T_8.83 ;
    %load/vec4 v0x55651528f000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.94, 8;
    %load/vec4 v0x556515290080_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.96, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.97, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.98, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.99, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.100, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.101, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.102, 6;
    %jmp T_8.103;
T_8.96 ;
    %load/vec4 v0x55651528f770_0;
    %assign/vec4 v0x556515290620_0, 0;
    %jmp T_8.103;
T_8.97 ;
    %load/vec4 v0x55651528f770_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55651528f770_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556515290620_0, 0;
    %jmp T_8.103;
T_8.98 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55651528f770_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556515290620_0, 0;
    %jmp T_8.103;
T_8.99 ;
    %load/vec4 v0x55651528f770_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55651528f770_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556515290620_0, 0;
    %jmp T_8.103;
T_8.100 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55651528f770_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556515290620_0, 0;
    %jmp T_8.103;
T_8.101 ;
    %load/vec4 v0x5565152903d0_0;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x55651528ffc0_0;
    %addi 1, 0, 32;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %and;
    %load/vec4 v0x55651528f770_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x55651528ffc0_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %assign/vec4 v0x556515290620_0, 0;
    %jmp T_8.103;
T_8.102 ;
    %load/vec4 v0x5565152903d0_0;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55651528ffc0_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %and;
    %load/vec4 v0x55651528f770_0;
    %load/vec4 v0x55651528ffc0_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %add;
    %assign/vec4 v0x556515290620_0, 0;
    %jmp T_8.103;
T_8.103 ;
    %pop/vec4 1;
    %jmp T_8.95;
T_8.94 ;
    %load/vec4 v0x55651528ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.104, 8;
    %load/vec4 v0x55651528ea50_0;
    %assign/vec4 v0x556515290620_0, 0;
    %jmp T_8.105;
T_8.104 ;
    %load/vec4 v0x55651528e5b0_0;
    %nor/r;
    %load/vec4 v0x55651528ed60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.106, 8;
    %load/vec4 v0x55651528e3f0_0;
    %assign/vec4 v0x556515290620_0, 0;
T_8.106 ;
T_8.105 ;
T_8.95 ;
    %load/vec4 v0x556515290b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.108, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5565152906e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556515290b80_0, 0;
    %jmp T_8.109;
T_8.108 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5565152906e0_0, 0;
T_8.109 ;
    %load/vec4 v0x55651528f9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.110, 8;
    %load/vec4 v0x55651528e650_0;
    %assign/vec4 v0x556515290170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55651528f9e0_0, 0;
    %jmp T_8.111;
T_8.110 ;
    %load/vec4 v0x55651528e5b0_0;
    %load/vec4 v0x55651528ed60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.112, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55651528f9e0_0, 0;
    %load/vec4 v0x556515290230_0;
    %assign/vec4 v0x556515290170_0, 0;
    %jmp T_8.113;
T_8.112 ;
    %load/vec4 v0x556515290230_0;
    %assign/vec4 v0x556515290170_0, 0;
T_8.113 ;
T_8.111 ;
    %load/vec4 v0x55651528e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.114, 8;
    %load/vec4 v0x556515290230_0;
    %load/vec4 v0x55651528e330_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55651528e330_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x55651528e650_0, 0;
T_8.114 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556515290a10_0, 0;
    %jmp T_8.81;
T_8.80 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x556515290a10_0, 0;
T_8.81 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556515247460;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556515292aa0_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x556515292aa0_0;
    %nor/r;
    %store/vec4 v0x556515292aa0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x556515292aa0_0;
    %nor/r;
    %store/vec4 v0x556515292aa0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$fatal", 32'sb00000000000000000000000000000010, "CPU Timed Out, Infinite Loop", P_0x556515224bd0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x556515247460;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556515293380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515292b40_0, 0;
    %wait E_0x5565151c3610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556515293380_0, 0;
    %wait E_0x5565151c3610;
    %delay 100, 0;
    %load/vec4 v0x556515292ce0_0;
    %load/vec4 v0x556515292ec0_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 46 "$fatal", 32'sb00000000000000000000000000000100, "Trying to read/write while being reset" {0 0 0};
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556515293380_0, 0;
    %wait E_0x5565151c3610;
    %load/vec4 v0x5565152929d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 51 "$fatal", 32'sb00000000000000000000000000000011, "CPU signal active != 1 after reset" {0 0 0};
T_10.3 ;
T_10.4 ;
    %load/vec4 v0x5565152929d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_10.5, 8;
    %wait E_0x5565151c3610;
    %load/vec4 v0x556515292ce0_0;
    %load/vec4 v0x556515292ec0_0;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 57 "$fatal", 32'sb00000000000000000000000000000101, "Data_read and data_write both high at same time" {0 0 0};
T_10.7 ;
    %load/vec4 v0x556515292ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x5565152930a0_0;
    %load/vec4 v0x556515292c40_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 60 "$fatal", 32'sb00000000000000000000000000000110, "Instr_address == Data_Address Conflict" {0 0 0};
T_10.11 ;
T_10.8 ;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x556515293270_0;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "Reference Outputs do not match Testbench Output: %h, %h", v0x556515293270_0, P_0x556515224b90 {0 0 0};
T_10.12 ;
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test/mips_cpu_harvard_tb.v";
    "test/mips_cpu_dMemory.v";
    "rtl//mips_cpu_harvard.v";
    "rtl//mips_cpu/mips_cpu_ALU.v";
    "rtl//mips_cpu/mips_cpu_regs.v";
    "rtl//mips_cpu/mips_cpu_hilo.v";
    "test/mips_cpu_iMemory.v";
