/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [6:0] _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [26:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_3z[2];
  assign celloutsig_1_19z = _01_ ^ celloutsig_1_17z;
  assign celloutsig_0_6z = in_data[71] ^ celloutsig_0_2z[4];
  assign celloutsig_0_27z = celloutsig_0_2z[3] ^ celloutsig_0_14z[4];
  reg [4:0] _10_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _10_ <= 5'h00;
    else _10_ <= { celloutsig_1_3z[4:1], celloutsig_1_9z };
  assign { _01_, _03_[3:0] } = _10_;
  reg [6:0] _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 7'h00;
    else _11_ <= { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign { _04_[6:5], _02_, _04_[3:0] } = _11_;
  reg [4:0] _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _12_ <= 5'h00;
    else _12_ <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z };
  assign { _05_[4], _00_, _05_[2:0] } = _12_;
  assign celloutsig_1_0z = in_data[123:109] / { 1'h1, in_data[132:119] };
  assign celloutsig_1_2z = in_data[170:167] / { 1'h1, celloutsig_1_1z[6:4] };
  assign celloutsig_1_4z = celloutsig_1_1z[8:5] == in_data[152:149];
  assign celloutsig_0_17z = { celloutsig_0_7z[1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_1z } == { celloutsig_0_14z[3:2], _05_[4], _00_, _05_[2:0] };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z } >= in_data[33:16];
  assign celloutsig_0_0z = in_data[35:27] > in_data[11:3];
  assign celloutsig_0_3z = in_data[13:10] <= celloutsig_0_2z[4:1];
  assign celloutsig_1_9z = in_data[131:113] <= in_data[172:154];
  assign celloutsig_0_5z = in_data[56:50] <= { celloutsig_0_2z[2:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[59:55], celloutsig_0_0z } <= in_data[38:33];
  assign celloutsig_0_4z = { in_data[30:26], celloutsig_0_1z } && in_data[72:67];
  assign celloutsig_0_26z = { _04_[6:5], _02_, _04_[3:1], celloutsig_0_17z } && celloutsig_0_11z[6:0];
  assign celloutsig_1_17z = celloutsig_1_5z[11:9] != { celloutsig_1_5z[9:8], celloutsig_1_15z };
  assign celloutsig_0_14z = - { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_13z = _04_[3:1] | _05_[2:0];
  assign celloutsig_0_2z = { in_data[41:39], celloutsig_0_1z, celloutsig_0_0z } | { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_15z = ^ in_data[168:159];
  assign celloutsig_1_5z = { celloutsig_1_0z[2:0], celloutsig_1_3z, celloutsig_1_4z } >>> celloutsig_1_0z[13:1];
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } >>> { celloutsig_0_2z[1], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, _04_[6:5], _02_, _04_[3:0] } >>> in_data[50:38];
  assign celloutsig_1_1z = { in_data[121:110], celloutsig_1_0z } >>> in_data[172:146];
  assign celloutsig_1_3z = { celloutsig_1_1z[25:21], celloutsig_1_2z } >>> { in_data[154:150], celloutsig_1_2z };
  assign _03_[4] = _01_;
  assign _04_[4] = _02_;
  assign _05_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
