#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Nov 11 17:06:17 2015
# Process ID: 21028
# Log file: /home/bryan/Development/coapious/include/vivado.log
# Journal file: /home/bryan/Development/coapious/include/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project uart_test /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test -part xc7a15tcpg236-3
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
create_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 5722.348 ; gain = 73.285 ; free physical = 170 ; free virtual = 4159
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
import_files -norecurse {/home/bryan/Documents/Classes/Reconfigurable/uart_test/rx_datapath.vhd /home/bryan/Documents/Classes/Reconfigurable/uart_test/tx_datapath.vhd /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_tx.vhd /home/bryan/Documents/Classes/Reconfigurable/uart_test/loopback.vhd /home/bryan/Documents/Classes/Reconfigurable/uart_test/rx_control.vhd /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart.vhd /home/bryan/Documents/Classes/Reconfigurable/uart_test/usart_rx.vhd /home/bryan/Documents/Classes/Reconfigurable/uart_test/tx_control.vhd /home/bryan/Documents/Classes/Reconfigurable/uart_test/top_level.vhd /home/bryan/Documents/Classes/Reconfigurable/uart_test/strober.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {/home/bryan/Documents/Classes/Reconfigurable/uart_test/tx_tb.vhd /home/bryan/Documents/Classes/Reconfigurable/uart_test/loop_tb.vhd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top tx_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj tx_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot tx_tb_behav xil_defaultlib.tx_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-704] formal rx has no actual or default value [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:36]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tx_tb in library work failed.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a15tcpg236-3
Top: top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:23 ; elapsed = 00:05:34 . Memory (MB): peak = 5765.184 ; gain = 5004.824 ; free physical = 176 ; free virtual = 4105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd:39]
INFO: [Synth 8-3491] module 'uart' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:33' bound to instance 'UUT' of component 'uart' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd:66]
INFO: [Synth 8-638] synthesizing module 'uart' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:45]
INFO: [Synth 8-3491] module 'uart_tx' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:32' bound to instance 'TX_UNIT' of component 'uart_tx' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:72]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:41]
INFO: [Synth 8-3491] module 'tx_control' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:32' bound to instance 'CU' of component 'tx_control' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:79]
INFO: [Synth 8-638] synthesizing module 'tx_control' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'tx_control' (1#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:41]
INFO: [Synth 8-3491] module 'tx_datapath' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd:32' bound to instance 'DP' of component 'tx_datapath' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:88]
INFO: [Synth 8-638] synthesizing module 'tx_datapath' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'tx_datapath' (2#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:41]
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:32' bound to instance 'RX_UNIT' of component 'uart_rx' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:81]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:40]
INFO: [Synth 8-3491] module 'rx_control' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd:32' bound to instance 'CU' of component 'rx_control' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:62]
INFO: [Synth 8-638] synthesizing module 'rx_control' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'rx_control' (4#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd:41]
INFO: [Synth 8-3491] module 'rx_datapath' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd:32' bound to instance 'DP' of component 'rx_datapath' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:71]
INFO: [Synth 8-638] synthesizing module 'rx_datapath' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'rx_datapath' (5#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (6#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:40]
INFO: [Synth 8-3491] module 'strober' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd:32' bound to instance 'S' of component 'strober' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:89]
INFO: [Synth 8-638] synthesizing module 'strober' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'strober' (7#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'uart' (8#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:45]
INFO: [Synth 8-3491] module 'loopback' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:32' bound to instance 'LB' of component 'loopback' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd:78]
INFO: [Synth 8-638] synthesizing module 'loopback' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'loopback' (9#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_level' (10#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd:39]
WARNING: [Synth 8-3917] design top_level has port LEDS[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:27 ; elapsed = 00:05:36 . Memory (MB): peak = 5791.473 ; gain = 5031.113 ; free physical = 143 ; free virtual = 4077
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:27 ; elapsed = 00:05:36 . Memory (MB): peak = 5791.473 ; gain = 5031.113 ; free physical = 143 ; free virtual = 4077
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a15t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a15t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a15t/cpg236/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:00 ; elapsed = 00:05:56 . Memory (MB): peak = 6195.707 ; gain = 5435.348 ; free physical = 168 ; free virtual = 3809
31 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 6195.707 ; gain = 455.180 ; free physical = 168 ; free virtual = 3809
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj tx_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_tb
ERROR: [VRFC 10-704] formal rx has no actual or default value [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/tx_tb.vhd:71]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/tx_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/tx_tb.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj tx_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot tx_tb_behav xil_defaultlib.tx_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavior of entity xil_defaultlib.tx_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tx_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/tx_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/tx_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 17:16:13 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 17:16:13 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6197.855 ; gain = 0.000 ; free physical = 184 ; free virtual = 3791
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tx_tb_behav -key {Behavioral:sim_1:Functional:tx_tb} -tclbatch {tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6211.809 ; gain = 13.953 ; free physical = 174 ; free virtual = 3785
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 220 us
add_wave {{/tx_tb/uut/TX_UNIT/CU/curr_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 220 us
set_property top loop_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 17:24:47 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 17:24:47 2015...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6218.852 ; gain = 0.000 ; free physical = 228 ; free virtual = 3780
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6250.680 ; gain = 31.828 ; free physical = 229 ; free virtual = 3778
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6262.934 ; gain = 0.812 ; free physical = 215 ; free virtual = 3763
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1231648479 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 17:33:14 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6262.934 ; gain = 0.000 ; free physical = 218 ; free virtual = 3764
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6262.934 ; gain = 0.000 ; free physical = 215 ; free virtual = 3761
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6262.984 ; gain = 0.000 ; free physical = 268 ; free virtual = 3755
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4062838735 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 17:38:27 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6262.984 ; gain = 0.000 ; free physical = 278 ; free virtual = 3754
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 6262.984 ; gain = 0.000 ; free physical = 274 ; free virtual = 3750
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6272.184 ; gain = 0.000 ; free physical = 269 ; free virtual = 3749
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
ERROR: [VRFC 10-1412] syntax error near SEND [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:72]
ERROR: [VRFC 10-1412] syntax error near else [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:73]
ERROR: [VRFC 10-1412] syntax error near if [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:75]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:42]
INFO: [VRFC 10-240] VHDL file /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log' file for more information.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:13 ; elapsed = 00:35:57 . Memory (MB): peak = 6272.184 ; gain = 5511.824 ; free physical = 276 ; free virtual = 3748
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near SEND [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:72]
ERROR: [Synth 8-2715] syntax error near else [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:73]
ERROR: [Synth 8-2715] syntax error near if [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:75]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:15 ; elapsed = 00:35:58 . Memory (MB): peak = 6279.312 ; gain = 5518.953 ; free physical = 259 ; free virtual = 3731
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 50)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_resetJobStats
    rt::HARTNDb_startJobS..."
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6279.312 ; gain = 7.129 ; free physical = 258 ; free virtual = 3731
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:25 ; elapsed = 00:36:30 . Memory (MB): peak = 6280.602 ; gain = 5520.242 ; free physical = 255 ; free virtual = 3729
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd:39]
INFO: [Synth 8-3491] module 'uart' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:33' bound to instance 'UUT' of component 'uart' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd:66]
INFO: [Synth 8-638] synthesizing module 'uart' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:45]
INFO: [Synth 8-3491] module 'uart_tx' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:32' bound to instance 'TX_UNIT' of component 'uart_tx' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:72]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:41]
INFO: [Synth 8-3491] module 'tx_control' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:32' bound to instance 'CU' of component 'tx_control' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:79]
INFO: [Synth 8-638] synthesizing module 'tx_control' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'tx_control' (1#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:41]
INFO: [Synth 8-3491] module 'tx_datapath' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd:32' bound to instance 'DP' of component 'tx_datapath' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:88]
INFO: [Synth 8-638] synthesizing module 'tx_datapath' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'tx_datapath' (2#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:41]
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:32' bound to instance 'RX_UNIT' of component 'uart_rx' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:81]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:40]
INFO: [Synth 8-3491] module 'rx_control' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd:32' bound to instance 'CU' of component 'rx_control' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:62]
INFO: [Synth 8-638] synthesizing module 'rx_control' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'rx_control' (4#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd:41]
INFO: [Synth 8-3491] module 'rx_datapath' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd:32' bound to instance 'DP' of component 'rx_datapath' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:71]
INFO: [Synth 8-638] synthesizing module 'rx_datapath' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'rx_datapath' (5#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (6#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:40]
INFO: [Synth 8-3491] module 'strober' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd:32' bound to instance 'S' of component 'strober' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:89]
INFO: [Synth 8-638] synthesizing module 'strober' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'strober' (7#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'uart' (8#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:45]
INFO: [Synth 8-3491] module 'loopback' declared at '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:32' bound to instance 'LB' of component 'loopback' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd:78]
INFO: [Synth 8-638] synthesizing module 'loopback' [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'loopback' (9#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_level' (10#1) [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd:39]
WARNING: [Synth 8-3917] design top_level has port LEDS[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port LEDS[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:27 ; elapsed = 00:36:32 . Memory (MB): peak = 6280.609 ; gain = 5520.250 ; free physical = 256 ; free virtual = 3729
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:27 ; elapsed = 00:36:32 . Memory (MB): peak = 6280.609 ; gain = 5520.250 ; free physical = 255 ; free virtual = 3728
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 6285.613 ; gain = 5.012 ; free physical = 213 ; free virtual = 3686
add_files -fileset sim_1 -norecurse /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
set_property xsim.view /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg [get_filesets sim_1]
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1361343696 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 17:44:17 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6287.605 ; gain = 0.000 ; free physical = 200 ; free virtual = 3682
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
WARNING: Simulation object /tx_tb/CLK was not found in the design.
WARNING: Simulation object /tx_tb/STROBE was not found in the design.
WARNING: Simulation object /tx_tb/uut/TX_UNIT/CU/curr_state was not found in the design.
WARNING: Simulation object /tx_tb/SEND was not found in the design.
WARNING: Simulation object /tx_tb/DATA_IN was not found in the design.
WARNING: Simulation object /tx_tb/RX was not found in the design.
WARNING: Simulation object /tx_tb/TX was not found in the design.
WARNING: Simulation object /tx_tb/TX_DONE was not found in the design.
WARNING: Simulation object /tx_tb/RX_DONE was not found in the design.
WARNING: Simulation object /tx_tb/DATA_OUT was not found in the design.
WARNING: Simulation object /tx_tb/CLK_period was not found in the design.
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6295.805 ; gain = 8.199 ; free physical = 197 ; free virtual = 3679
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6295.805 ; gain = 0.000 ; free physical = 212 ; free virtual = 3689
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1166330226 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 17:45:49 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6295.805 ; gain = 0.000 ; free physical = 262 ; free virtual = 3690
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
WARNING: Simulation object /tx_tb/CLK was not found in the design.
WARNING: Simulation object /tx_tb/STROBE was not found in the design.
WARNING: Simulation object /tx_tb/uut/TX_UNIT/CU/curr_state was not found in the design.
WARNING: Simulation object /tx_tb/SEND was not found in the design.
WARNING: Simulation object /tx_tb/DATA_IN was not found in the design.
WARNING: Simulation object /tx_tb/RX was not found in the design.
WARNING: Simulation object /tx_tb/TX was not found in the design.
WARNING: Simulation object /tx_tb/TX_DONE was not found in the design.
WARNING: Simulation object /tx_tb/RX_DONE was not found in the design.
WARNING: Simulation object /tx_tb/DATA_OUT was not found in the design.
WARNING: Simulation object /tx_tb/CLK_period was not found in the design.
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 6295.805 ; gain = 0.000 ; free physical = 257 ; free virtual = 3687
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
ERROR: [VRFC 10-91] enable is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd:41]
INFO: [VRFC 10-240] VHDL file /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:50]
ERROR: [VRFC 10-91] enable is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:49]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:49]
ERROR: [VRFC 10-91] enable is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:48]
ERROR: [VRFC 10-91] enable is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:55]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:55]
ERROR: [VRFC 10-91] enable is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:41]
INFO: [VRFC 10-240] VHDL file /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
ERROR: [VRFC 10-91] enable is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:50]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:50]
ERROR: [VRFC 10-91] enable is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:49]
ERROR: [VRFC 10-91] enable is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:56]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:56]
ERROR: [VRFC 10-91] enable is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:55]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:42]
INFO: [VRFC 10-240] VHDL file /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-704] formal enable has no actual or default value [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd:34]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit loop_tb in library work failed.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-704] formal strobe has no actual or default value [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd:34]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit loop_tb in library work failed.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 19:59:59 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 19:59:59 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6313.656 ; gain = 8.004 ; free physical = 304 ; free virtual = 3518
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 317 ; free virtual = 3525
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
ERROR: [VRFC 10-91] strobe is not declared [../../../uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd:43]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [../../../uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd:40]
INFO: [VRFC 10-240] VHDL file /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 20:36:57 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 20:36:57 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 320 ; free virtual = 3525
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 316 ; free virtual = 3523
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 315 ; free virtual = 3524
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 20:38:48 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 20:38:48 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 318 ; free virtual = 3523
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 314 ; free virtual = 3522
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 317 ; free virtual = 3525
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 20:40:17 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 20:40:17 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 318 ; free virtual = 3525
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 317 ; free virtual = 3524
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 316 ; free virtual = 3525
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 20:42:35 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 20:42:35 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 318 ; free virtual = 3525
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 314 ; free virtual = 3524
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 315 ; free virtual = 3525
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 20:44:39 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 20:44:39 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 314 ; free virtual = 3521
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 312 ; free virtual = 3521
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 312 ; free virtual = 3521
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 20:47:21 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 20:47:21 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 314 ; free virtual = 3521
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 312 ; free virtual = 3520
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 309 ; free virtual = 3519
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 20:50:04 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 20:50:04 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 311 ; free virtual = 3519
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 303 ; free virtual = 3514
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 302 ; free virtual = 3515
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 20:52:09 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 20:52:09 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 301 ; free virtual = 3514
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 298 ; free virtual = 3512
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 570 ; free virtual = 3732
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 562638967 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/si..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:00:54 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 572 ; free virtual = 3732
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 567 ; free virtual = 3729
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 566 ; free virtual = 3732
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-704] formal strobe has no actual or default value [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd:34]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit loop_tb in library work failed.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2776710799 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:03:55 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 568 ; free virtual = 3731
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 563 ; free virtual = 3730
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
update_compile_order -fileset sources_1
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 580 ; free virtual = 3744
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] tx_control remains a black-box since it has no binding entity [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 300830150 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/si..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:07:52 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 594 ; free virtual = 3760
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/CU/curr_state was not found in the design.
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/CU/SHIFT was not found in the design.
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/CU/LATCH was not found in the design.
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 591 ; free virtual = 3757
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
update_compile_order -fileset sources_1
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 627 ; free virtual = 3759
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3717563893 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:12:00 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 628 ; free virtual = 3759
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 624 ; free virtual = 3756
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 629 ; free virtual = 3762
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2886169485 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:16:12 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 631 ; free virtual = 3762
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 629 ; free virtual = 3760
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 625 ; free virtual = 3763
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 22:19:47 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:19:47 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 627 ; free virtual = 3763
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 623 ; free virtual = 3761
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 625 ; free virtual = 3762
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 22:21:48 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:21:48 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 628 ; free virtual = 3762
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 622 ; free virtual = 3759
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 622 ; free virtual = 3761
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
ERROR: [VRFC 10-1412] syntax error near ' [../../../uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [../../../uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 200314550 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/si..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:27:51 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 621 ; free virtual = 3759
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 617 ; free virtual = 3757
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 615 ; free virtual = 3757
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 350456910 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/si..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:32:13 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 617 ; free virtual = 3756
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 613 ; free virtual = 3754
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 611 ; free virtual = 3753
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3205266807 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:35:19 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 613 ; free virtual = 3753
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 610 ; free virtual = 3751
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 615 ; free virtual = 3757
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1432394621 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:37:53 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 616 ; free virtual = 3757
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 611 ; free virtual = 3752
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 604 ; free virtual = 3747
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 305839730 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/si..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:47:24 2015...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 604 ; free virtual = 3746
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 600 ; free virtual = 3744
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 606 ; free virtual = 3748
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3989041191 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:50:16 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 607 ; free virtual = 3748
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 607 ; free virtual = 3747
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 605 ; free virtual = 3748
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1440667295 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:51:27 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 609 ; free virtual = 3748
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 605 ; free virtual = 3746
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 606 ; free virtual = 3748
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 22:53:08 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:53:08 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 607 ; free virtual = 3747
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 604 ; free virtual = 3745
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 601 ; free virtual = 3745
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.tx_control [tx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tx_datapath [tx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 22:54:23 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 22:54:23 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 604 ; free virtual = 3745
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 602 ; free virtual = 3743
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 602 ; free virtual = 3743
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] uart_tx remains a black-box since it has no binding entity [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2504920445 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:04:18 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 603 ; free virtual = 3743
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/DP/data_int was not found in the design.
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/CU/curr_state was not found in the design.
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/DP/SHIFT was not found in the design.
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/DP/LATCH was not found in the design.
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/CU/ENABLE was not found in the design.
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 599 ; free virtual = 3740
update_compile_order -fileset sources_1
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 596 ; free virtual = 3739
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
ERROR: [VRFC 10-91] data_int is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:84]
ERROR: [VRFC 10-91] data_int is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:85]
ERROR: [VRFC 10-91] data_int is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:86]
ERROR: [VRFC 10-91] data_int is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:94]
ERROR: [VRFC 10-91] data_int is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:91]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:41]
INFO: [VRFC 10-240] VHDL file /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
ERROR: [VRFC 10-91] data_int is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:84]
ERROR: [VRFC 10-91] data_int is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:85]
ERROR: [VRFC 10-91] data_int is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:86]
ERROR: [VRFC 10-91] data_int is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:94]
ERROR: [VRFC 10-91] data_int is not declared [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:91]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:41]
INFO: [VRFC 10-240] VHDL file /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 803758635 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/si..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:06:13 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 593 ; free virtual = 3738
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/DP/data_int was not found in the design.
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/CU/curr_state was not found in the design.
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/DP/SHIFT was not found in the design.
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/DP/LATCH was not found in the design.
WARNING: Simulation object /loop_tb/uut/UUT/TX_UNIT/CU/ENABLE was not found in the design.
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 590 ; free virtual = 3736
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
save_wave_config {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg}
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 592 ; free virtual = 3736
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2758627025 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:09:07 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 592 ; free virtual = 3734
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 588 ; free virtual = 3732
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 587 ; free virtual = 3733
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 23:10:58 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:10:58 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 588 ; free virtual = 3733
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 588 ; free virtual = 3731
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 588 ; free virtual = 3733
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2870897949 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:12:19 2015...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 589 ; free virtual = 3733
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 586 ; free virtual = 3730
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 587 ; free virtual = 3732
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 23:13:13 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:13:13 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 588 ; free virtual = 3731
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 586 ; free virtual = 3731
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 584 ; free virtual = 3730
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 23:16:52 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:16:52 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 587 ; free virtual = 3730
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 583 ; free virtual = 3728
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 569 ; free virtual = 3716
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 23:21:25 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:21:25 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 572 ; free virtual = 3716
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 568 ; free virtual = 3713
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 571 ; free virtual = 3717
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 11 23:23:53 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:23:53 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 571 ; free virtual = 3715
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 568 ; free virtual = 3713
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 568 ; free virtual = 3714
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 783228188 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/si..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:25:12 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 570 ; free virtual = 3714
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 566 ; free virtual = 3713
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 565 ; free virtual = 3712
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'loop_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
xvhdl -m64 -prj loop_tb_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rx_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity strober
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loopback
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_level
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sim_1/imports/uart_test/loop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loop_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto af84cf548e0f429dbcc20792769ea824 --debug typical --relax -L xil_defaultlib -L secureip --snapshot loop_tb_behav xil_defaultlib.loop_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_control [rx_control_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_datapath [rx_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.strober [strober_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.loopback [loopback_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.loop_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot loop_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3921730964 -regid "209142146_0_0_232" -xml /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/s..."
    (file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav/xsim.dir/loop_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 23:26:42 2015...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 567 ; free virtual = 3711
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "loop_tb_behav -key {Behavioral:sim_1:Functional:loop_tb} -tclbatch {loop_tb.tcl} -view {/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/loop_tb_behav.wcfg
source loop_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loop_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6323.664 ; gain = 0.000 ; free physical = 564 ; free virtual = 3709
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd" into library xil_defaultlib [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/loopback.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd" into library xil_defaultlib [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_control.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd" into library xil_defaultlib [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/rx_datapath.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd" into library xil_defaultlib [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/strober.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd" into library xil_defaultlib [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd" into library xil_defaultlib [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_control.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd" into library xil_defaultlib [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/tx_datapath.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd" into library xil_defaultlib [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd" into library xil_defaultlib [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/uart_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd" into library xil_defaultlib [/home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.srcs/sources_1/imports/uart_test/usart_rx.vhd:1]
[Wed Nov 11 23:28:05 2015] Launched synth_1...
Run output will be captured here: /home/bryan/Documents/Classes/Reconfigurable/uart_test/uart_test/uart_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tcpg236-3
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 6442.938 ; gain = 119.273 ; free physical = 456 ; free virtual = 3589
