 
****************************************
Report : area
Design : FINAL_SYS
Version: K-2015.06
Date   : Sun Sep  1 00:15:13 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          911
Number of nets:                          2955
Number of cells:                         2030
Number of combinational cells:           1533
Number of sequential cells:               450
Number of macros/black boxes:               0
Number of buf/inv:                        286
Number of references:                      26

Combinational area:              14675.802658
Buf/Inv area:                     1131.985422
Noncombinational area:           14062.742252
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 28738.544910
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------
FINAL_SYS                         28738.5449    100.0     83.5457      0.0000  0.0000  FINAL_SYS
P_RST_MUX2X1                         11.7670      0.0     11.7670      0.0000  0.0000  MUX2X1_3
REF_CLK_MUX2X1                       16.4738      0.1     16.4738      0.0000  0.0000  MUX2X1_0
REF_RST_MUX2X1                       11.7670      0.0     11.7670      0.0000  0.0000  MUX2X1_2
RX_CLK_MUX2X1                        11.7670      0.0     11.7670      0.0000  0.0000  MUX2X1_5
TX_CLK_MUX2X1                        11.7670      0.0     11.7670      0.0000  0.0000  MUX2X1_4
UART_CLK_MUX2X1                      11.7670      0.0     11.7670      0.0000  0.0000  MUX2X1_6
UART_RST_MUX2X1                      11.7670      0.0     11.7670      0.0000  0.0000  MUX2X1_1
U_ALU                              5775.2437     20.1   1120.2184    560.1092  0.0000  ALU_test_1
U_ALU/add_25                        231.8099      0.8    231.8099      0.0000  0.0000  ALU_DW01_add_0
U_ALU/div_34                       1437.9274      5.0   1437.9274      0.0000  0.0000  ALU_DW_div_uns_0
U_ALU/mult_31                      2159.2445      7.5   1918.0210      0.0000  0.0000  ALU_DW02_mult_0
U_ALU/mult_31/FS_1                  241.2235      0.8    241.2235      0.0000  0.0000  ALU_DW01_add_1
U_ALU/sub_28                        265.9342      0.9    265.9342      0.0000  0.0000  ALU_DW01_sub_0
U_CG                                 15.2971      0.1      0.0000     15.2971  0.0000  Clock_Gating
U_CLK_DIV_1                         933.1231      3.2    402.4314    328.2993  0.0000  CLK_DIV_test_0
U_CLK_DIV_1/add_69                   95.3127      0.3     95.3127      0.0000  0.0000  CLK_DIV_0_DW01_inc_1
U_CLK_DIV_1/add_76                  107.0797      0.4    107.0797      0.0000  0.0000  CLK_DIV_0_DW01_inc_0
U_CLK_DIV_2                         933.1231      3.2    402.4314    328.2993  0.0000  CLK_DIV_test_1
U_CLK_DIV_2/add_69                   95.3127      0.3     95.3127      0.0000  0.0000  CLK_DIV_1_DW01_inc_1
U_CLK_DIV_2/add_76                  107.0797      0.4    107.0797      0.0000  0.0000  CLK_DIV_1_DW01_inc_0
U_DIV_MUX                            55.3049      0.2     55.3049      0.0000  0.0000  DIV_MUX
U_Data_Sync                         480.0936      1.7     84.7224    395.3712  0.0000  Data_Sync_WIDTH8_stages2_test_1
U_FIFO                             8535.7821     29.7     20.0039      0.0000  0.0000  TOP_ASYNC_FIFO_DEPTH16_WIDTH8_ADDR4_N2_test_1
U_FIFO/DF_SYNC_R                    329.4760      1.1      0.0000    329.4760  0.0000  DF_SYNC_N2_ADDR4_test_0
U_FIFO/DF_SYNC_W                    329.4760      1.1      0.0000    329.4760  0.0000  DF_SYNC_N2_ADDR4_test_1
U_FIFO/FIFO_Memory_U0              6714.2504     23.4   2496.9575   4217.2930  0.0000  FIFO_Memory_DEPTH16_WIDTH8_ADDR4_test_1
U_FIFO/FIFO_Rptr_U2                 574.2296      2.0    212.9827    361.2469  0.0000  FIFO_Rptr_ADDR4_test_1
U_FIFO/FIFO_Wptr_U1                 568.3461      2.0    205.9225    362.4236  0.0000  FIFO_Wptr_ADDR4_test_1
U_Pulse_GEN                          71.7787      0.2      5.8835     65.8952  0.0000  Pulse_GEN_test_1
U_REG_File                         7082.5576     24.6   2576.9731   4505.5845  0.0000  REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1
U_RST_Sync_1                         65.8952      0.2      0.0000     65.8952  0.0000  RST_Sync_stages2_test_0
U_RST_Sync_2                         65.8952      0.2      0.0000     65.8952  0.0000  RST_Sync_stages2_test_1
U_SYS_CTRL                          874.2881      3.0    610.7073    263.5808  0.0000  SYS_CTRL_WIDTH_REG8_fun4_ADDR4_test_1
U_TOP_UART                         3679.5410     12.8     10.5903      0.0000  0.0000  TOP_UART_WIDTH_REG8_test_1
U_TOP_UART/U_UART_RX               2275.7379      7.9      0.0000      0.0000  0.0000  TOP_UART_RX_test_1
U_TOP_UART/U_UART_RX/DUT1           721.3171      2.5    391.8411    329.4760  0.0000  FSM_test_1
U_TOP_UART/U_UART_RX/DUT2           702.4899      2.4    373.0139    329.4760  0.0000  edge_bit_counter_test_1
U_TOP_UART/U_UART_RX/DUT3           321.2391      1.1    189.4487    131.7904  0.0000  data_sampling_test_1
U_TOP_UART/U_UART_RX/DUT5           108.2564      0.4    108.2564      0.0000  0.0000  parity_check
U_TOP_UART/U_UART_RX/DUT6             9.4136      0.0      9.4136      0.0000  0.0000  Stop_check
U_TOP_UART/U_UART_RX/DUT7             5.8835      0.0      5.8835      0.0000  0.0000  Start_check
U_TOP_UART/U_UART_RX/DUt4           407.1382      1.4    152.9710    254.1672  0.0000  deserializer_test_1
U_TOP_UART/U_UART_TX               1393.2128      4.8      7.0602      0.0000  0.0000  TOP_UART_TX_test_1
U_TOP_UART/U_UART_TX/INS0           209.4526      0.7    110.6098     98.8428  0.0000  TX_FSM_test_1
U_TOP_UART/U_UART_TX/INS1           477.7402      1.7    181.2118    296.5284  0.0000  parity_calc_test_1
U_TOP_UART/U_UART_TX/INS2           673.0724      2.3    244.7536    428.3188  0.0000  serializer_test_1
U_TOP_UART/U_UART_TX/INS3            25.8874      0.1     25.8874      0.0000  0.0000  MUX
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------
Total                                                  14675.8027  14062.7423  0.0000

1
