$date
	Sun Jan 22 18:24:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and64_tb $end
$var wire 64 ! r [63:0] $end
$var reg 64 " p [63:0] $end
$var reg 64 # q [63:0] $end
$scope module inst $end
$var wire 64 $ p [63:0] $end
$var wire 64 % q [63:0] $end
$var wire 64 & r [63:0] $end
$scope begin genblk1[0] $end
$scope module gate1 $end
$var wire 1 ' p $end
$var wire 1 ( q $end
$var wire 1 ) r $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module gate1 $end
$var wire 1 * p $end
$var wire 1 + q $end
$var wire 1 , r $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module gate1 $end
$var wire 1 - p $end
$var wire 1 . q $end
$var wire 1 / r $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module gate1 $end
$var wire 1 0 p $end
$var wire 1 1 q $end
$var wire 1 2 r $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope module gate1 $end
$var wire 1 3 p $end
$var wire 1 4 q $end
$var wire 1 5 r $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$scope module gate1 $end
$var wire 1 6 p $end
$var wire 1 7 q $end
$var wire 1 8 r $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$scope module gate1 $end
$var wire 1 9 p $end
$var wire 1 : q $end
$var wire 1 ; r $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$scope module gate1 $end
$var wire 1 < p $end
$var wire 1 = q $end
$var wire 1 > r $end
$upscope $end
$upscope $end
$scope begin genblk1[8] $end
$scope module gate1 $end
$var wire 1 ? p $end
$var wire 1 @ q $end
$var wire 1 A r $end
$upscope $end
$upscope $end
$scope begin genblk1[9] $end
$scope module gate1 $end
$var wire 1 B p $end
$var wire 1 C q $end
$var wire 1 D r $end
$upscope $end
$upscope $end
$scope begin genblk1[10] $end
$scope module gate1 $end
$var wire 1 E p $end
$var wire 1 F q $end
$var wire 1 G r $end
$upscope $end
$upscope $end
$scope begin genblk1[11] $end
$scope module gate1 $end
$var wire 1 H p $end
$var wire 1 I q $end
$var wire 1 J r $end
$upscope $end
$upscope $end
$scope begin genblk1[12] $end
$scope module gate1 $end
$var wire 1 K p $end
$var wire 1 L q $end
$var wire 1 M r $end
$upscope $end
$upscope $end
$scope begin genblk1[13] $end
$scope module gate1 $end
$var wire 1 N p $end
$var wire 1 O q $end
$var wire 1 P r $end
$upscope $end
$upscope $end
$scope begin genblk1[14] $end
$scope module gate1 $end
$var wire 1 Q p $end
$var wire 1 R q $end
$var wire 1 S r $end
$upscope $end
$upscope $end
$scope begin genblk1[15] $end
$scope module gate1 $end
$var wire 1 T p $end
$var wire 1 U q $end
$var wire 1 V r $end
$upscope $end
$upscope $end
$scope begin genblk1[16] $end
$scope module gate1 $end
$var wire 1 W p $end
$var wire 1 X q $end
$var wire 1 Y r $end
$upscope $end
$upscope $end
$scope begin genblk1[17] $end
$scope module gate1 $end
$var wire 1 Z p $end
$var wire 1 [ q $end
$var wire 1 \ r $end
$upscope $end
$upscope $end
$scope begin genblk1[18] $end
$scope module gate1 $end
$var wire 1 ] p $end
$var wire 1 ^ q $end
$var wire 1 _ r $end
$upscope $end
$upscope $end
$scope begin genblk1[19] $end
$scope module gate1 $end
$var wire 1 ` p $end
$var wire 1 a q $end
$var wire 1 b r $end
$upscope $end
$upscope $end
$scope begin genblk1[20] $end
$scope module gate1 $end
$var wire 1 c p $end
$var wire 1 d q $end
$var wire 1 e r $end
$upscope $end
$upscope $end
$scope begin genblk1[21] $end
$scope module gate1 $end
$var wire 1 f p $end
$var wire 1 g q $end
$var wire 1 h r $end
$upscope $end
$upscope $end
$scope begin genblk1[22] $end
$scope module gate1 $end
$var wire 1 i p $end
$var wire 1 j q $end
$var wire 1 k r $end
$upscope $end
$upscope $end
$scope begin genblk1[23] $end
$scope module gate1 $end
$var wire 1 l p $end
$var wire 1 m q $end
$var wire 1 n r $end
$upscope $end
$upscope $end
$scope begin genblk1[24] $end
$scope module gate1 $end
$var wire 1 o p $end
$var wire 1 p q $end
$var wire 1 q r $end
$upscope $end
$upscope $end
$scope begin genblk1[25] $end
$scope module gate1 $end
$var wire 1 r p $end
$var wire 1 s q $end
$var wire 1 t r $end
$upscope $end
$upscope $end
$scope begin genblk1[26] $end
$scope module gate1 $end
$var wire 1 u p $end
$var wire 1 v q $end
$var wire 1 w r $end
$upscope $end
$upscope $end
$scope begin genblk1[27] $end
$scope module gate1 $end
$var wire 1 x p $end
$var wire 1 y q $end
$var wire 1 z r $end
$upscope $end
$upscope $end
$scope begin genblk1[28] $end
$scope module gate1 $end
$var wire 1 { p $end
$var wire 1 | q $end
$var wire 1 } r $end
$upscope $end
$upscope $end
$scope begin genblk1[29] $end
$scope module gate1 $end
$var wire 1 ~ p $end
$var wire 1 !" q $end
$var wire 1 "" r $end
$upscope $end
$upscope $end
$scope begin genblk1[30] $end
$scope module gate1 $end
$var wire 1 #" p $end
$var wire 1 $" q $end
$var wire 1 %" r $end
$upscope $end
$upscope $end
$scope begin genblk1[31] $end
$scope module gate1 $end
$var wire 1 &" p $end
$var wire 1 '" q $end
$var wire 1 (" r $end
$upscope $end
$upscope $end
$scope begin genblk1[32] $end
$scope module gate1 $end
$var wire 1 )" p $end
$var wire 1 *" q $end
$var wire 1 +" r $end
$upscope $end
$upscope $end
$scope begin genblk1[33] $end
$scope module gate1 $end
$var wire 1 ," p $end
$var wire 1 -" q $end
$var wire 1 ." r $end
$upscope $end
$upscope $end
$scope begin genblk1[34] $end
$scope module gate1 $end
$var wire 1 /" p $end
$var wire 1 0" q $end
$var wire 1 1" r $end
$upscope $end
$upscope $end
$scope begin genblk1[35] $end
$scope module gate1 $end
$var wire 1 2" p $end
$var wire 1 3" q $end
$var wire 1 4" r $end
$upscope $end
$upscope $end
$scope begin genblk1[36] $end
$scope module gate1 $end
$var wire 1 5" p $end
$var wire 1 6" q $end
$var wire 1 7" r $end
$upscope $end
$upscope $end
$scope begin genblk1[37] $end
$scope module gate1 $end
$var wire 1 8" p $end
$var wire 1 9" q $end
$var wire 1 :" r $end
$upscope $end
$upscope $end
$scope begin genblk1[38] $end
$scope module gate1 $end
$var wire 1 ;" p $end
$var wire 1 <" q $end
$var wire 1 =" r $end
$upscope $end
$upscope $end
$scope begin genblk1[39] $end
$scope module gate1 $end
$var wire 1 >" p $end
$var wire 1 ?" q $end
$var wire 1 @" r $end
$upscope $end
$upscope $end
$scope begin genblk1[40] $end
$scope module gate1 $end
$var wire 1 A" p $end
$var wire 1 B" q $end
$var wire 1 C" r $end
$upscope $end
$upscope $end
$scope begin genblk1[41] $end
$scope module gate1 $end
$var wire 1 D" p $end
$var wire 1 E" q $end
$var wire 1 F" r $end
$upscope $end
$upscope $end
$scope begin genblk1[42] $end
$scope module gate1 $end
$var wire 1 G" p $end
$var wire 1 H" q $end
$var wire 1 I" r $end
$upscope $end
$upscope $end
$scope begin genblk1[43] $end
$scope module gate1 $end
$var wire 1 J" p $end
$var wire 1 K" q $end
$var wire 1 L" r $end
$upscope $end
$upscope $end
$scope begin genblk1[44] $end
$scope module gate1 $end
$var wire 1 M" p $end
$var wire 1 N" q $end
$var wire 1 O" r $end
$upscope $end
$upscope $end
$scope begin genblk1[45] $end
$scope module gate1 $end
$var wire 1 P" p $end
$var wire 1 Q" q $end
$var wire 1 R" r $end
$upscope $end
$upscope $end
$scope begin genblk1[46] $end
$scope module gate1 $end
$var wire 1 S" p $end
$var wire 1 T" q $end
$var wire 1 U" r $end
$upscope $end
$upscope $end
$scope begin genblk1[47] $end
$scope module gate1 $end
$var wire 1 V" p $end
$var wire 1 W" q $end
$var wire 1 X" r $end
$upscope $end
$upscope $end
$scope begin genblk1[48] $end
$scope module gate1 $end
$var wire 1 Y" p $end
$var wire 1 Z" q $end
$var wire 1 [" r $end
$upscope $end
$upscope $end
$scope begin genblk1[49] $end
$scope module gate1 $end
$var wire 1 \" p $end
$var wire 1 ]" q $end
$var wire 1 ^" r $end
$upscope $end
$upscope $end
$scope begin genblk1[50] $end
$scope module gate1 $end
$var wire 1 _" p $end
$var wire 1 `" q $end
$var wire 1 a" r $end
$upscope $end
$upscope $end
$scope begin genblk1[51] $end
$scope module gate1 $end
$var wire 1 b" p $end
$var wire 1 c" q $end
$var wire 1 d" r $end
$upscope $end
$upscope $end
$scope begin genblk1[52] $end
$scope module gate1 $end
$var wire 1 e" p $end
$var wire 1 f" q $end
$var wire 1 g" r $end
$upscope $end
$upscope $end
$scope begin genblk1[53] $end
$scope module gate1 $end
$var wire 1 h" p $end
$var wire 1 i" q $end
$var wire 1 j" r $end
$upscope $end
$upscope $end
$scope begin genblk1[54] $end
$scope module gate1 $end
$var wire 1 k" p $end
$var wire 1 l" q $end
$var wire 1 m" r $end
$upscope $end
$upscope $end
$scope begin genblk1[55] $end
$scope module gate1 $end
$var wire 1 n" p $end
$var wire 1 o" q $end
$var wire 1 p" r $end
$upscope $end
$upscope $end
$scope begin genblk1[56] $end
$scope module gate1 $end
$var wire 1 q" p $end
$var wire 1 r" q $end
$var wire 1 s" r $end
$upscope $end
$upscope $end
$scope begin genblk1[57] $end
$scope module gate1 $end
$var wire 1 t" p $end
$var wire 1 u" q $end
$var wire 1 v" r $end
$upscope $end
$upscope $end
$scope begin genblk1[58] $end
$scope module gate1 $end
$var wire 1 w" p $end
$var wire 1 x" q $end
$var wire 1 y" r $end
$upscope $end
$upscope $end
$scope begin genblk1[59] $end
$scope module gate1 $end
$var wire 1 z" p $end
$var wire 1 {" q $end
$var wire 1 |" r $end
$upscope $end
$upscope $end
$scope begin genblk1[60] $end
$scope module gate1 $end
$var wire 1 }" p $end
$var wire 1 ~" q $end
$var wire 1 !# r $end
$upscope $end
$upscope $end
$scope begin genblk1[61] $end
$scope module gate1 $end
$var wire 1 "# p $end
$var wire 1 ## q $end
$var wire 1 $# r $end
$upscope $end
$upscope $end
$scope begin genblk1[62] $end
$scope module gate1 $end
$var wire 1 %# p $end
$var wire 1 &# q $end
$var wire 1 '# r $end
$upscope $end
$upscope $end
$scope begin genblk1[63] $end
$scope module gate1 $end
$var wire 1 (# p $end
$var wire 1 )# q $end
$var wire 1 *# r $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#50000
1'
1-
19
b1000101 "
b1000101 $
#100000
17
1=
1@
1C
1F
1I
1L
1O
1R
1U
1X
1[
1^
1a
1d
1g
1j
1m
1p
1s
1v
1y
1|
1!"
1$"
1'"
1*"
1-"
10"
13"
16"
19"
1<"
1?"
1B"
1E"
1H"
1K"
1N"
1Q"
1T"
1W"
1Z"
1]"
1`"
1c"
1f"
1i"
1l"
1o"
1r"
1u"
1x"
1{"
1~"
1##
1&#
1)#
b1111111111111111111111111111111111111111111111111111111110100000 #
b1111111111111111111111111111111111111111111111111111111110100000 %
#200000
0'
09
b100 "
b100 $
#250000
b100 !
b100 &
1/
1(
1.
07
0=
0@
0C
0F
0I
0L
0O
0R
0U
0X
0[
0^
0a
0d
0g
0j
0m
0p
0s
0v
0y
0|
0!"
0$"
0'"
0*"
0-"
00"
03"
06"
09"
0<"
0?"
0B"
0E"
0H"
0K"
0N"
0Q"
0T"
0W"
0Z"
0]"
0`"
0c"
0f"
0i"
0l"
0o"
0r"
0u"
0x"
0{"
0~"
0##
0&#
0)#
b101 #
b101 %
#350000
1*
10
b1110 "
b1110 $
#400000
0/
b1000 !
b1000 &
12
0.
11
b1001 #
b1001 %
#500000
1)
b1 !
b1 &
02
1'
0*
0-
00
16
1<
1?
1B
1E
1H
1K
1N
1Q
1T
1W
1Z
1]
1`
1c
1f
1i
1l
1o
1r
1u
1x
1{
1~
1#"
1&"
1)"
1,"
1/"
12"
15"
18"
1;"
1>"
1A"
1D"
1G"
1J"
1M"
1P"
1S"
1V"
1Y"
1\"
1_"
1b"
1e"
1h"
1k"
1n"
1q"
1t"
1w"
1z"
1}"
1"#
1%#
1(#
b1111111111111111111111111111111111111111111111111111111110100001 "
b1111111111111111111111111111111111111111111111111111111110100001 $
#550000
1+
1.
01
14
b10111 #
b10111 %
#650000
0)
b100 !
b100 &
1/
0'
1-
10
0<
0?
0B
0E
0H
0K
0N
0Q
0T
0W
0Z
0]
0`
0c
0f
0i
0l
0o
0r
0u
0x
0{
0~
0#"
0&"
0)"
0,"
0/"
02"
05"
08"
0;"
0>"
0A"
0D"
0G"
0J"
0M"
0P"
0S"
0V"
0Y"
0\"
0_"
0b"
0e"
0h"
0k"
0n"
0q"
0t"
0w"
0z"
0}"
0"#
0%#
0(#
b101100 "
b101100 $
#700000
0(
0+
04
b100 #
b100 %
#750000
