==========================
Basic Platform Information
==========================
Platform:           gen3x4_xdma_2
File:               /opt/xilinx/platforms/xilinx_u55n_gen3x4_xdma_2_202110_1/xilinx_u55n_gen3x4_xdma_2_202110_1.xpfm
Description:        
    This platform targets the Alveo U55n Data Center Accelerator Card. This high-performance acceleration platform features HBM, the expanded partial reconfiguration flow for high fabric resource availability, and Xilinx DMA Subsystem for PCI Express with PCIe Gen3 x16 connectivity.
  
Unique Name:        /opt/xilinx/platforms/xilinx_u55n_gen3x4_xdma_2_202110_1/xilinx_u55n_gen3x4_xdma_2_202110_1.xpfm
Vendor:             xilinx
Version:            202110.1
Is Unified:         1
Is XPFM:            1
Is Hidden:          0
Software Emulation: 1
Hardware Emulation: 1
Hardware Platform File:
/opt/xilinx/platforms/xilinx_u55n_gen3x4_xdma_2_202110_1/hw/hw.xsa
Software Platform File:
/opt/xilinx/platforms/xilinx_u55n_gen3x4_xdma_2_202110_1/sw/sw.spfm
Platform Dir:
/opt/xilinx/platforms/xilinx_u55n_gen3x4_xdma_2_202110_1
Platform Target Categories:
  Category: Acceleration

=====================================
Hardware Platform (Shell) Information
=====================================
Vendor:                           xilinx
Board:                            U55N (gen3x4_xdma_2)
Name:                             gen3x4_xdma_2
Unique Name:                      xilinx:u55n:gen3x4_xdma_2:202110.1
Pretty Name:                      U55N (gen3x4_xdma_2)
Version:                          202110.1
Version Major:                    202110
Version Minor:                    1
Generated Version:                2021.1
Generated Change List:            3247384
Generated Timestamp:              Wed Sep 29 10:57:54 2021
Description:                      
Detailed Description:             
Is Unified:                       1
Hardware:                         1
Software Emulation:               1
Hardware Emulation:               1
Hardware Emulation Platform:      1
Host Architecture:                x86_64
Host Interface:                   pcie
Uses PR:                          1
Platform State:                   impl
Top Module Name:                  ulp_wrapper
Accelerator Binary Format         xclbin2
Accelerator Binary Content        bitstream
DCP Function Stripped             0
Is DCP Encrypted                  0
FPGA Family:                      virtexuplusHBM
FPGA Device:                      xcu55n
Board Vendor:                     xilinx.com
Board Name:                       xilinx.com:au55n:1.0
Board Part:                       xcu55n-fsvh2892-2L-e
Board Image HDPI:                 au55n_image.png
Board Image MDPI:                 
Board Image LDPI:                 
Number of DDRs:                   1
Memory Type:                      hbm
Memory Size:                      8 GB
BRAM Count:                       1344
DSP Count:                        5952
LUT Count:                        871680
FF Count:                         1743360
Register Count:                   1577280
Hardware Bus Interface Max Width: 256
Hardware Platform Extended JSON Metadata:
{
   "xclbin" : {
      "append_sections" : {
         "partition_metadata" : {
            "addressable_endpoints" : {
               "ep_aclk_hbm_00" : {
                  "pcie_physical_function" : "0x0",
                  "range" : "0x0000000000001000",
                  "register_abstraction_name" : "xilinx.com:reg_abs:clkwiz:1.0",
                  "offset" : "0x000000000100F000"
               },
               "ep_aclk_kernel_01" : {
                  "pcie_physical_function" : "0x0",
                  "range" : "0x0000000000001000",
                  "register_abstraction_name" : "xilinx.com:reg_abs:clkwiz:1.0",
                  "offset" : "0x0000000001004000"
               },
               "ep_freq_cnt_aclk_kernel_01" : {
                  "pcie_physical_function" : "0x0",
                  "range" : "0x0000000000001000",
                  "register_abstraction_name" : "xilinx.com:reg_abs:freq_cnt:1.0",
                  "offset" : "0x000000000100A000"
               },
               "ep_freq_cnt_aclk_hbm_00" : {
                  "pcie_physical_function" : "0x0",
                  "range" : "0x0000000000001000",
                  "register_abstraction_name" : "xilinx.com:reg_abs:freq_cnt:1.0",
                  "offset" : "0x0000000001010000"
               },
               "ep_gapping_demand_00" : {
                  "pcie_physical_function" : "0x0",
                  "range" : "0x0000000000001000",
                  "register_abstraction_name" : "xilinx.com:reg_abs:ucs_gapping_demand:1.0",
                  "offset" : "0x0000000001001000"
               },
               "ep_aclk_kernel_00" : {
                  "pcie_physical_function" : "0x0",
                  "range" : "0x0000000000001000",
                  "register_abstraction_name" : "xilinx.com:reg_abs:clkwiz:1.0",
                  "offset" : "0x0000000001003000"
               },
               "ep_freq_cnt_aclk_kernel_00" : {
                  "pcie_physical_function" : "0x0",
                  "range" : "0x0000000000001000",
                  "register_abstraction_name" : "xilinx.com:reg_abs:freq_cnt:1.0",
                  "offset" : "0x0000000001009000"
               },
               "ep_ucs_control_status_00" : {
                  "pcie_physical_function" : "0x0",
                  "range" : "0x0000000000001000",
                  "register_abstraction_name" : "xilinx.com:reg_abs:ucs_control_status:1.0",
                  "offset" : "0x0000000001002000"
               },
               "ep_debug_bscan_user_00" : {
                  "pcie_physical_function" : "0x1",
                  "range" : "0x0000000000010000",
                  "register_abstraction_name" : "xilinx.com:reg_abs:debug_bridge:1.0",
                  "offset" : "0x0000000001200000"
               }
            },
            "interfaces" : [
               {
                  "interface_uuid" : "50c753a302f111dd4263be3bd852d3a9"
               }
            ],
            "schema_version" : {
               "minor" : "0x0",
               "major" : "0x1"
            }
         },
         "ip_layout" : {
            "m_count" : "32",
            "m_ip_data" : [
               {
                  "m_name" : "AXI-LITE-HBM0",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "0",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00900000"
               },
               {
                  "m_name" : "AXI-LITE-HBM1",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "1",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00900000"
               },
               {
                  "m_name" : "AXI-LITE-HBM2",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "2",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00980000"
               },
               {
                  "m_name" : "AXI-LITE-HBM3",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "3",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00980000"
               },
               {
                  "m_name" : "AXI-LITE-HBM4",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "4",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00920000"
               },
               {
                  "m_name" : "AXI-LITE-HBM5",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "5",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00920000"
               },
               {
                  "m_name" : "AXI-LITE-HBM6",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "6",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x009A0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM7",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "7",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x009A0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM8",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "8",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00940000"
               },
               {
                  "m_name" : "AXI-LITE-HBM9",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "9",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00940000"
               },
               {
                  "m_name" : "AXI-LITE-HBM10",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "10",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x009C0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM11",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "11",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x009C0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM12",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "12",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00960000"
               },
               {
                  "m_name" : "AXI-LITE-HBM13",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "13",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00960000"
               },
               {
                  "m_name" : "AXI-LITE-HBM14",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "14",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x009E0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM15",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "15",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x009E0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM16",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "16",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00D00000"
               },
               {
                  "m_name" : "AXI-LITE-HBM17",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "17",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00D00000"
               },
               {
                  "m_name" : "AXI-LITE-HBM18",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "18",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00D80000"
               },
               {
                  "m_name" : "AXI-LITE-HBM19",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "19",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00D80000"
               },
               {
                  "m_name" : "AXI-LITE-HBM20",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "20",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00D20000"
               },
               {
                  "m_name" : "AXI-LITE-HBM21",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "21",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00D20000"
               },
               {
                  "m_name" : "AXI-LITE-HBM22",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "22",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00DA0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM23",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "23",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00DA0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM24",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "24",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00D40000"
               },
               {
                  "m_name" : "AXI-LITE-HBM25",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "25",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00D40000"
               },
               {
                  "m_name" : "AXI-LITE-HBM26",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "26",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00DC0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM27",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "27",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00DC0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM28",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "28",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00D60000"
               },
               {
                  "m_name" : "AXI-LITE-HBM29",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "29",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00D60000"
               },
               {
                  "m_name" : "AXI-LITE-HBM30",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "30",
                  "m_pc_index" : "0",
                  "m_base_address" : "0x00DE0000"
               },
               {
                  "m_name" : "AXI-LITE-HBM31",
                  "m_type" : "IP_MEM_HBM",
                  "m_index" : "31",
                  "m_pc_index" : "1",
                  "m_base_address" : "0x00DE0000"
               }
            ]
         }
      }
   },
   "raptor2" : {
      "resources" : {
         "HOST" : {
            "M00_AXI_MEM00" : {
               "slr" : "SLR1",
               "index" : "0",
               "mode" : "slave",
               "sptag" : "HOST",
               "data_width" : "128",
               "max_masters" : "15"
            }
         },
         "PLRAM" : {
            "PLRAM_MEM03" : {
               "slr" : "SLR1",
               "index" : "3",
               "mode" : "slave",
               "sptag" : "PLRAM",
               "data_width" : "128",
               "max_masters" : "15"
            },
            "PLRAM_MEM02" : {
               "slr" : "SLR1",
               "index" : "2",
               "mode" : "slave",
               "sptag" : "PLRAM",
               "data_width" : "128",
               "max_masters" : "15"
            },
            "PLRAM_MEM01" : {
               "slr" : "SLR0",
               "index" : "1",
               "mode" : "slave",
               "sptag" : "PLRAM",
               "data_width" : "128",
               "max_masters" : "15"
            },
            "PLRAM_MEM00" : {
               "slr" : "SLR0",
               "index" : "0",
               "mode" : "slave",
               "sptag" : "PLRAM",
               "data_width" : "128",
               "max_masters" : "15"
            }
         },
         "HBM" : {
            "HBM_MEM31" : {
               "slr" : "SLR0",
               "index" : "31",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM10" : {
               "slr" : "SLR0",
               "index" : "10",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM30" : {
               "slr" : "SLR0",
               "index" : "30",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM14" : {
               "slr" : "SLR0",
               "index" : "14",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM15" : {
               "slr" : "SLR0",
               "index" : "15",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM17" : {
               "slr" : "SLR0",
               "index" : "17",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM29" : {
               "slr" : "SLR0",
               "index" : "29",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM03" : {
               "slr" : "SLR0",
               "index" : "3",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM22" : {
               "slr" : "SLR0",
               "index" : "22",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM26" : {
               "slr" : "SLR0",
               "index" : "26",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM19" : {
               "slr" : "SLR0",
               "index" : "19",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM08" : {
               "slr" : "SLR0",
               "index" : "8",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM11" : {
               "slr" : "SLR0",
               "index" : "11",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM25" : {
               "slr" : "SLR0",
               "index" : "25",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM01" : {
               "slr" : "SLR0",
               "index" : "1",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM13" : {
               "slr" : "SLR0",
               "index" : "13",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM24" : {
               "slr" : "SLR0",
               "index" : "24",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM05" : {
               "slr" : "SLR0",
               "index" : "5",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM23" : {
               "slr" : "SLR0",
               "index" : "23",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM00" : {
               "slr" : "SLR0",
               "index" : "0",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM12" : {
               "slr" : "SLR0",
               "index" : "12",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM06" : {
               "slr" : "SLR0",
               "index" : "6",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM18" : {
               "slr" : "SLR0",
               "index" : "18",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM02" : {
               "slr" : "SLR0",
               "index" : "2",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM16" : {
               "slr" : "SLR0",
               "index" : "16",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM09" : {
               "slr" : "SLR0",
               "index" : "9",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM20" : {
               "slr" : "SLR0",
               "index" : "20",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM07" : {
               "slr" : "SLR0",
               "index" : "7",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM27" : {
               "slr" : "SLR0",
               "index" : "27",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM04" : {
               "slr" : "SLR0",
               "index" : "4",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM28" : {
               "slr" : "SLR0",
               "index" : "28",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            },
            "HBM_MEM21" : {
               "slr" : "SLR0",
               "index" : "21",
               "mode" : "slave",
               "sptag" : "HBM",
               "data_width" : "256",
               "max_masters" : "32"
            }
         },
         "gts" : {
            "1" : {
               "slr_assignment" : "SLR1",
               "diff_clocks" : [
                  "io_clk_qsfp1_refclka_00"
               ],
               "gt_group_select" : "QUAD_X0Y7",
               "gt_serial_port" : "io_gt_qsfp1_00"
            },
            "0" : {
               "slr_assignment" : "SLR1",
               "diff_clocks" : [
                  "io_clk_qsfp0_refclka_00"
               ],
               "gt_group_select" : "QUAD_X0Y6",
               "gt_serial_port" : "io_gt_qsfp0_00"
            }
         }
      },
      "placement" : {
         "HOST" : {
            "0" : "SLR1"
         },
         "PLRAM" : {
            "1" : "SLR0",
            "3" : "SLR1",
            "0" : "SLR0",
            "2" : "SLR1"
         },
         "HBM" : {
            "11" : "SLR0",
            "21" : "SLR0",
            "7" : "SLR0",
            "26" : "SLR0",
            "17" : "SLR0",
            "2" : "SLR0",
            "22" : "SLR0",
            "1" : "SLR0",
            "18" : "SLR0",
            "0" : "SLR0",
            "30" : "SLR0",
            "23" : "SLR0",
            "16" : "SLR0",
            "13" : "SLR0",
            "29" : "SLR0",
            "27" : "SLR0",
            "25" : "SLR0",
            "6" : "SLR0",
            "28" : "SLR0",
            "3" : "SLR0",
            "9" : "SLR0",
            "12" : "SLR0",
            "20" : "SLR0",
            "14" : "SLR0",
            "15" : "SLR0",
            "8" : "SLR0",
            "4" : "SLR0",
            "24" : "SLR0",
            "19" : "SLR0",
            "10" : "SLR0",
            "31" : "SLR0",
            "5" : "SLR0"
         }
      },
      "feature_support" : {
         "software_emulation" : "1",
         "HOST" : "1",
         "PLRAM" : "4",
         "HBM" : "32",
         "hardware_emulation" : "1",
         "gts" : 2
      },
      "num_compute_units" : "60",
      "part" : "xcu55n-fsvh2892-2L-e",
      "pblocks" : {
         "pblock_dynamic_region" : {
            "REG_SLR0" : "788160",
            "LUT_SLR1" : "394560",
            "DSPs_SLR1" : "2928",
            "BRAM_SLR0" : "588",
            "URAM" : "640",
            "URAM_SLR1" : "320",
            "URAM_SLR0" : "320",
            "BRAM_SLR1" : "600",
            "DSPs_SLR0" : "2712",
            "LUT" : "788640",
            "LUT_SLR0" : "394080",
            "DSP" : "5640",
            "REG_SLR1" : "789120",
            "BRAM" : "1188",
            "REG" : "1577280"
         }
      },
      "slrs" : [
         "SLR0",
         "SLR1"
      ],
      "schema_version" : "1.0"
   },
   "revision_control" : {
      "version" : "2",
      "release" : "3352284"
   },
   "profile_debug" : {
      "trace" : {
         "SLR0" : {
            "clk" : "blp_s_aclk_pcie_00",
            "rst" : "ulp_ucs/aresetn_pcie_slr0"
         }
      },
      "slrs" : "SLR0 SLR1",
      "axilite" : {
         "SLR0" : {
            "ip" : "SLR0/interconnect_axilite_user",
            "mi" : "M00_AXI",
            "fallback" : "false"
         },
         "SLR1" : {
            "ip" : "SLR1/interconnect_axilite_user",
            "mi" : "M00_AXI",
            "fallback" : "true"
         }
      },
      "monitor" : {
         "SLR0" : {
            "clk" : "ulp_ucs/aclk_kernel_00",
            "rst" : "proc_sys_reset_kernel_slr0/peripheral_aresetn",
            "fallback" : "false"
         },
         "SLR1" : {
            "clk" : "ulp_ucs/aclk_kernel_00",
            "rst" : "proc_sys_reset_kernel_slr1/peripheral_aresetn",
            "fallback" : "true"
         }
      },
      "host" : {
         "SLR0" : "axi_data_sc/S00_AXI"
      }
   },
   "chipscope_debug" : {
      "debug_networks" : {
         "user" : {
            "bar_number" : "0",
            "supports_jtag_fallback" : "false",
            "name" : "User Debug Network",
            "supports_microblaze_debug" : "true",
            "pcie_pf" : "1",
            "axi_baseaddr" : "0x01200000",
            "is_user_visible" : "true"
         },
         "mgmt" : {
            "bar_number" : "0",
            "supports_jtag_fallback" : "true",
            "name" : "Management Debug Network",
            "supports_microblaze_debug" : "true",
            "pcie_pf" : "0",
            "axi_baseaddr" : "0x01e90000",
            "is_user_visible" : "false"
         }
      }
   }
}


=====================
Interface Information
=====================
  Interface Desc: PCIe gen3x4
  Interface Id: int1
  Interface Name: PCIe
  Interface Type: gen3x4
  PCIe Vendor Id:    
  PCIe Device Id:    
  PCIe Subsystem Id: 
  PCIe Feature Id:   

=================
Clock Information
=================
  Default Clock Index: 0
  Default Clock Frequency: 300.000000
  Default Clock Pretty Name: PL 0
  Clock Index:         0
    Frequency:         300.000000
    Name:              ulp_ucs_aclk_kernel_00
    Pretty Name:       PL 0
    Inst Ref:          ulp_ucs
    Comp Ref:          shell_ucs_subsystem
    Period:            3.333333
    Normalized Period: .003333
    Status:            scalable
  Clock Index:         1
    Frequency:         500.000000
    Name:              ulp_ucs_aclk_kernel_01
    Pretty Name:       PL 1
    Inst Ref:          ulp_ucs
    Comp Ref:          shell_ucs_subsystem
    Period:            2.000000
    Normalized Period: .002000
    Status:            scalable
  Clock Index:         2
    Frequency:         100.000000
    Name:              _bd_top_blp_s_aclk_freerun_ref_00
    Pretty Name:       PL 2
    Inst Ref:          _bd_top
    Comp Ref:          _bd_top
    Period:            10.000000
    Normalized Period: .010000
    Status:            fixed

Device Info...
  Device Name: fpga0
  Device Type: 8
  Fpga Part:   virtexuplusHBM:xcu55n:fsvh2892:-2L:e

Dynamic Region Info...
  Dynamic Region Name:          OCL_REGION_0
  Dynamic Region Type:          clc_region
  Dynamic Region Instance Path: level0_i/ulp

==========
Valid SLRs
==========
SLR0, SLR1

=====================
Resource Availability
=====================
  =====
  Total
  =====
    LUTs:  788640
    FFs:   1577280
    BRAMs: 1188
    DSPs:  5640

  =======
  Per SLR
  =======
    SLR0:
      LUTs:  394080
      FFs:   788160
      BRAMs: 588
      DSPs:  2712
    SLR1:
      LUTs:  394560
      FFs:   789120
      BRAMs: 600
      DSPs:  2928

Resource Availability for pblock_dynamic_region...
  Resource Name & Value: 
    BRAM:1188
    BRAM_SLR0:588
    BRAM_SLR1:600
    DSP:5640
    DSPs_SLR0:2712
    DSPs_SLR1:2928
    LUT:788640
    LUT_SLR0:394080
    LUT_SLR1:394560
    REG:1577280
    REG_SLR0:788160
    REG_SLR1:789120
    URAM:640
    URAM_SLR0:320
    URAM_SLR1:320

==================
Memory Information
==================
  Bus SP Tag: HBM
    Segment Index: 0
      Consumption: default
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 1
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 2
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 3
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 4
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 5
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 6
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 7
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 8
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 9
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 10
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 11
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 12
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 13
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 14
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 15
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 16
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 17
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 18
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 19
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 20
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 21
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 22
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 23
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 24
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 25
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 26
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 27
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 28
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 29
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 30
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
    Segment Index: 31
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 32
  Bus SP Tag: PLRAM
    Segment Index: 0
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 15
    Segment Index: 1
      Consumption: automatic
      SLR:         SLR0
      Max Masters: 15
    Segment Index: 2
      Consumption: automatic
      SLR:         SLR1
      Max Masters: 15
    Segment Index: 3
      Consumption: automatic
      SLR:         SLR1
      Max Masters: 15
  Bus SP Tag: HOST
    Segment Index: 0
      Consumption: explicit
      SLR:         SLR1
      Max Masters: 15

=========================
Memory Config Information
=========================
  Memory Name:    mem0
    Type:         hbm
    Size:         8GB

Hardware IP Parameters...
  Hardware IP Parameter Name: NUM_SI
    IP Param Value:           number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'SLR0/interconnect_axilite_user_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         'true'
  Hardware IP Parameter Name: NUM_MI
    IP Param Value:           number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'SLR0/interconnect_axilite_user_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         'true'
  Hardware IP Parameter Name: M01_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M01_AXI'])>0
  Hardware IP Parameter Name: M02_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M02_AXI'])>0
  Hardware IP Parameter Name: M03_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M03_AXI'])>0
  Hardware IP Parameter Name: M04_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M04_AXI'])>0
  Hardware IP Parameter Name: M05_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M05_AXI'])>0
  Hardware IP Parameter Name: M06_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M06_AXI'])>0
  Hardware IP Parameter Name: M07_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M07_AXI'])>0
  Hardware IP Parameter Name: M08_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M08_AXI'])>0
  Hardware IP Parameter Name: M09_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M09_AXI'])>0
  Hardware IP Parameter Name: M10_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M10_AXI'])>0
  Hardware IP Parameter Name: M11_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M11_AXI'])>0
  Hardware IP Parameter Name: M12_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M12_AXI'])>0
  Hardware IP Parameter Name: M13_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M13_AXI'])>0
  Hardware IP Parameter Name: M14_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M14_AXI'])>0
  Hardware IP Parameter Name: M15_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M15_AXI'])>0
  Hardware IP Parameter Name: M16_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M16_AXI'])>0
  Hardware IP Parameter Name: M17_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M17_AXI'])>0
  Hardware IP Parameter Name: M18_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M18_AXI'])>0
  Hardware IP Parameter Name: M19_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M19_AXI'])>0
  Hardware IP Parameter Name: M20_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M20_AXI'])>0
  Hardware IP Parameter Name: M21_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M21_AXI'])>0
  Hardware IP Parameter Name: M22_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M22_AXI'])>0
  Hardware IP Parameter Name: M23_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M23_AXI'])>0
  Hardware IP Parameter Name: M24_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M24_AXI'])>0
  Hardware IP Parameter Name: M25_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M25_AXI'])>0
  Hardware IP Parameter Name: M26_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M26_AXI'])>0
  Hardware IP Parameter Name: M27_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M27_AXI'])>0
  Hardware IP Parameter Name: M28_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M28_AXI'])>0
  Hardware IP Parameter Name: M29_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M29_AXI'])>0
  Hardware IP Parameter Name: M30_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR0/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR0/interconnect_axilite_user_M30_AXI'])>0
  Hardware IP Parameter Name: NUM_SI
    IP Param Value:           number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'SLR1/interconnect_axilite_user_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         'true'
  Hardware IP Parameter Name: NUM_MI
    IP Param Value:           number(count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'SLR1/interconnect_axilite_user_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         'true'
  Hardware IP Parameter Name: M01_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M01_AXI'])>0
  Hardware IP Parameter Name: M02_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M02_AXI'])>0
  Hardware IP Parameter Name: M03_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M03_AXI'])>0
  Hardware IP Parameter Name: M04_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M04_AXI'])>0
  Hardware IP Parameter Name: M05_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M05_AXI'])>0
  Hardware IP Parameter Name: M06_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M06_AXI'])>0
  Hardware IP Parameter Name: M07_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M07_AXI'])>0
  Hardware IP Parameter Name: M08_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M08_AXI'])>0
  Hardware IP Parameter Name: M09_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M09_AXI'])>0
  Hardware IP Parameter Name: M10_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M10_AXI'])>0
  Hardware IP Parameter Name: M11_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M11_AXI'])>0
  Hardware IP Parameter Name: M12_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M12_AXI'])>0
  Hardware IP Parameter Name: M13_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M13_AXI'])>0
  Hardware IP Parameter Name: M14_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M14_AXI'])>0
  Hardware IP Parameter Name: M15_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M15_AXI'])>0
  Hardware IP Parameter Name: M16_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M16_AXI'])>0
  Hardware IP Parameter Name: M17_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M17_AXI'])>0
  Hardware IP Parameter Name: M18_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M18_AXI'])>0
  Hardware IP Parameter Name: M19_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M19_AXI'])>0
  Hardware IP Parameter Name: M20_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M20_AXI'])>0
  Hardware IP Parameter Name: M21_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M21_AXI'])>0
  Hardware IP Parameter Name: M22_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M22_AXI'])>0
  Hardware IP Parameter Name: M23_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M23_AXI'])>0
  Hardware IP Parameter Name: M24_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M24_AXI'])>0
  Hardware IP Parameter Name: M25_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M25_AXI'])>0
  Hardware IP Parameter Name: M26_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M26_AXI'])>0
  Hardware IP Parameter Name: M27_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M27_AXI'])>0
  Hardware IP Parameter Name: M28_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M28_AXI'])>0
  Hardware IP Parameter Name: M29_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M29_AXI'])>0
  Hardware IP Parameter Name: M30_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M30_AXI'])>0
  Hardware IP Parameter Name: M31_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M31_AXI'])>0
  Hardware IP Parameter Name: M32_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M32_AXI'])>0
  Hardware IP Parameter Name: M33_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M33_AXI'])>0
  Hardware IP Parameter Name: M34_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M34_AXI'])>0
  Hardware IP Parameter Name: M35_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M35_AXI'])>0
  Hardware IP Parameter Name: M36_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M36_AXI'])>0
  Hardware IP Parameter Name: M37_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M37_AXI'])>0
  Hardware IP Parameter Name: M38_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M38_AXI'])>0
  Hardware IP Parameter Name: M39_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M39_AXI'])>0
  Hardware IP Parameter Name: M40_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M40_AXI'])>0
  Hardware IP Parameter Name: M41_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M41_AXI'])>0
  Hardware IP Parameter Name: M42_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M42_AXI'])>0
  Hardware IP Parameter Name: M43_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M43_AXI'])>0
  Hardware IP Parameter Name: M44_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M44_AXI'])>0
  Hardware IP Parameter Name: M45_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M45_AXI'])>0
  Hardware IP Parameter Name: M46_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M46_AXI'])>0
  Hardware IP Parameter Name: M47_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M47_AXI'])>0
  Hardware IP Parameter Name: M48_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M48_AXI'])>0
  Hardware IP Parameter Name: M49_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M49_AXI'])>0
  Hardware IP Parameter Name: M50_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M50_AXI'])>0
  Hardware IP Parameter Name: M51_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M51_AXI'])>0
  Hardware IP Parameter Name: M52_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M52_AXI'])>0
  Hardware IP Parameter Name: M53_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M53_AXI'])>0
  Hardware IP Parameter Name: M54_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M54_AXI'])>0
  Hardware IP Parameter Name: M55_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M55_AXI'])>0
  Hardware IP Parameter Name: M56_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M56_AXI'])>0
  Hardware IP Parameter Name: M57_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M57_AXI'])>0
  Hardware IP Parameter Name: M58_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M58_AXI'])>0
  Hardware IP Parameter Name: M59_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M59_AXI'])>0
  Hardware IP Parameter Name: M60_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M60_AXI'])>0
  Hardware IP Parameter Name: M61_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M61_AXI'])>0
  Hardware IP Parameter Name: M62_HAS_REGSLICE
    IP Param Value:           1
    IP Param Inst Ref:        SLR1/interconnect_axilite_user
    IP Param Comp Ref:        axi_interconnect
    IP Param IsValid:         count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='SLR1/interconnect_axilite_user_M62_AXI'])>0

Hardware Bus Interfaces...
  Hardware Bus Name: SLR0/interconnect_axilite_user_M01_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M01_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M01_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M02_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M02_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M02_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M03_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M03_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M03_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M04_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M04_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M04_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M05_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M05_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M05_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M06_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M06_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M06_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M07_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M07_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M07_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M08_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M08_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M08_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M09_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M09_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M09_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M10_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M10_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M10_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M11_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M11_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M11_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M12_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M12_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M12_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M13_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M13_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M13_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M14_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M14_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M14_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M15_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M15_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M15_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M16_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M16_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M16_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M17_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M17_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M17_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M18_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M18_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M18_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M19_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M19_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M19_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M20_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M20_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M20_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M21_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M21_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M21_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M22_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M22_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M22_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M23_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M23_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M23_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M24_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M24_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M24_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M25_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M25_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M25_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M26_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M26_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M26_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M27_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M27_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M27_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M28_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M28_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M28_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M29_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M29_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M29_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR0/interconnect_axilite_user_M30_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M30_AXI
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M30_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M01_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M01_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M01_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M02_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M02_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M02_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M03_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M03_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M03_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M04_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M04_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M04_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M05_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M05_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M05_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M06_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M06_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M06_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M07_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M07_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M07_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M08_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M08_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M08_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M09_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M09_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M09_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M10_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M10_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M10_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M11_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M11_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M11_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M12_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M12_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M12_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M13_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M13_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M13_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M14_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M14_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M14_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M15_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M15_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M15_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M16_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M16_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M16_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M17_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M17_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M17_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M18_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M18_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M18_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M19_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M19_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M19_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M20_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M20_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M20_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M21_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M21_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M21_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M22_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M22_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M22_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M23_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M23_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M23_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M24_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M24_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M24_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M25_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M25_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M25_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M26_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M26_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M26_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M27_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M27_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M27_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M28_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M28_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M28_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M29_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M29_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M29_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M30_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M30_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M30_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M31_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M31_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M31_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M32_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M32_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M32_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M33_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M33_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M33_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M34_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M34_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M34_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M35_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M35_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M35_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M36_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M36_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M36_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M37_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M37_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M37_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M38_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M38_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M38_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M39_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M39_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M39_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M40_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M40_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M40_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M41_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M41_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M41_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M42_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M42_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M42_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M43_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M43_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M43_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M44_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M44_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M44_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M45_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M45_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M45_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M46_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M46_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M46_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M47_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M47_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M47_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M48_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M48_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M48_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M49_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M49_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M49_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M50_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M50_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M50_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M51_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M51_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M51_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M52_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M52_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M52_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M53_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M53_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M53_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M54_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M54_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M54_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M55_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M55_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M55_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M56_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M56_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M56_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M57_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M57_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M57_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M58_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M58_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M58_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M59_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M59_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M59_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M60_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M60_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M60_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M61_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M61_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M61_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: SLR1/interconnect_axilite_user_M62_AXI
    Bus Mode:        master
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    aximm
    Bus Intf Ref:    M62_AXI
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M62_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    M_AXI_GP
    Bus SP Tag:      GP
    Bus Data Width:  32
    Bus Id Bits:     1
  Hardware Bus Name: hmss_0
    Bus Mode:        slave
    Bus Inst Ref:    hmss_0
    Bus Comp Ref:    hbm_memory_subsystem
    Bus Type Ref:    aximm
    Bus Intf Ref:    
    Bus Clock Ref:   __UNKNOWN__
    Bus Reset Ref:   
    Bus Mem Port:    memss
    Bus SP Tag:      HBM
    Bus Data Width:  256
    Bus Id Bits:     0
    Address Segment Base Name: HBM_MEM00
      Segment Index:           0
      Segment Memory Instance: hmss_0
      Segment Auto:            preferred
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM01
      Segment Index:           1
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM02
      Segment Index:           2
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM03
      Segment Index:           3
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM04
      Segment Index:           4
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM05
      Segment Index:           5
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM06
      Segment Index:           6
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM07
      Segment Index:           7
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM08
      Segment Index:           8
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM09
      Segment Index:           9
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM10
      Segment Index:           10
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM11
      Segment Index:           11
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM12
      Segment Index:           12
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM13
      Segment Index:           13
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM14
      Segment Index:           14
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM15
      Segment Index:           15
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM16
      Segment Index:           16
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM17
      Segment Index:           17
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM18
      Segment Index:           18
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM19
      Segment Index:           19
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM20
      Segment Index:           20
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM21
      Segment Index:           21
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM22
      Segment Index:           22
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM23
      Segment Index:           23
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM24
      Segment Index:           24
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM25
      Segment Index:           25
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM26
      Segment Index:           26
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM27
      Segment Index:           27
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM28
      Segment Index:           28
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM29
      Segment Index:           29
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM30
      Segment Index:           30
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
    Address Segment Base Name: HBM_MEM31
      Segment Index:           31
      Segment Memory Instance: hmss_0
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     32
  Hardware Bus Name: memory_subsystem
    Bus Mode:        slave
    Bus Inst Ref:    memory_subsystem
    Bus Comp Ref:    sdx_memory_subsystem
    Bus Type Ref:    aximm
    Bus Intf Ref:    
    Bus Clock Ref:   __UNKNOWN__
    Bus Reset Ref:   
    Bus Mem Port:    memss
    Bus SP Tag:      PLRAM
    Bus Data Width:  128
    Bus Id Bits:     0
    Address Segment Base Name: PLRAM_MEM00
      Segment Index:           0
      Segment Memory Instance: memory_subsystem
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     15
    Address Segment Base Name: PLRAM_MEM01
      Segment Index:           1
      Segment Memory Instance: memory_subsystem
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR0
      Segment Max Masters:     15
    Address Segment Base Name: PLRAM_MEM02
      Segment Index:           2
      Segment Memory Instance: memory_subsystem
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR1
      Segment Max Masters:     15
    Address Segment Base Name: PLRAM_MEM03
      Segment Index:           3
      Segment Memory Instance: memory_subsystem
      Segment Auto:            true
      Segment SP Tag:          
      Segment SLR:             SLR1
      Segment Max Masters:     15
  Hardware Bus Name: memory_subsystem
    Bus Mode:        slave
    Bus Inst Ref:    memory_subsystem
    Bus Comp Ref:    sdx_memory_subsystem
    Bus Type Ref:    aximm
    Bus Intf Ref:    
    Bus Clock Ref:   __UNKNOWN__
    Bus Reset Ref:   
    Bus Mem Port:    memss
    Bus SP Tag:      HOST
    Bus Data Width:  128
    Bus Id Bits:     0
    Address Segment Base Name: M00_AXI_MEM00
      Segment Index:           0
      Segment Memory Instance: memory_subsystem
      Segment Auto:            false
      Segment SP Tag:          
      Segment SLR:             SLR1
      Segment Max Masters:     15
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_1
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_0
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_2
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_3
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_4
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_5
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_6
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_7
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_8
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_9
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_10
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_11
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_12
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_13
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_14
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_15
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_16
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_17
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_18
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_19
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_20
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_21
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_22
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_23
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_24
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_25
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_26
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_27
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_28
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_29
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_30
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_31
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_32
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_33
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_34
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_35
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_36
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_37
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_38
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_39
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_40
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_41
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_42
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_43
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_44
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_45
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_46
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_47
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_48
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_49
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_50
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_51
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_52
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_53
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_54
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_55
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_56
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_57
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_58
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_59
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_60
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_61
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_62
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_63
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_64
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_65
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_66
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_67
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_68
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_69
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_70
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_71
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_72
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_73
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_74
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_75
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_76
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_77
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_78
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_79
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_80
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_81
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_82
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_83
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_84
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_85
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_86
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_87
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_88
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_89
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_90
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_91
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_92
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_93
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_94
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_95
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_96
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_97
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_98
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_99
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_100
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_101
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_102
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_103
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_104
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_105
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_106
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_107
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_108
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_109
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_110
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_111
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_112
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_113
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_114
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_115
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_116
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_117
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_118
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_119
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_120
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_121
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_122
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_123
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_124
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_125
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_126
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ii_level0_wire_ulp_s_irq_cu_00_127
    Bus Mode:        
    Bus Inst Ref:    ii_level0_wire
    Bus Comp Ref:    ii_level0_wire
    Bus Type Ref:    interrupt
    Bus Intf Ref:    ulp_s_irq_cu_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ulp_ucs_aclk_kernel_00
    Bus Mode:        master
    Bus Inst Ref:    ulp_ucs
    Bus Comp Ref:    shell_ucs_subsystem
    Bus Type Ref:    clock
    Bus Intf Ref:    aclk_kernel_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: ulp_ucs_aclk_kernel_01
    Bus Mode:        master
    Bus Inst Ref:    ulp_ucs
    Bus Comp Ref:    shell_ucs_subsystem
    Bus Type Ref:    clock
    Bus Intf Ref:    aclk_kernel_01
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: _bd_top_blp_s_aclk_freerun_ref_00
    Bus Mode:        master
    Bus Inst Ref:    _bd_top
    Bus Comp Ref:    _bd_top
    Bus Type Ref:    clock
    Bus Intf Ref:    blp_s_aclk_freerun_ref_00
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M01_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M01_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M02_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M02_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M03_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M03_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M04_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M04_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M05_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M05_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M06_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M06_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M07_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M07_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M08_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M08_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M09_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M09_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M10_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M10_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M11_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M11_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M12_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M12_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M13_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M13_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M14_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M14_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M15_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M15_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M16_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M16_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M17_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M17_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M18_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M18_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M19_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M19_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M20_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M20_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M21_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M21_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M22_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M22_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M23_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M23_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M24_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M24_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M25_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M25_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M26_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M26_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M27_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M27_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M28_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M28_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M29_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M29_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M30_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M30_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M01_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M01_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M02_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M02_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M03_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M03_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M04_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M04_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M05_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M05_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M06_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M06_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M07_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M07_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M08_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M08_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M09_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M09_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M10_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M10_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M11_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M11_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M12_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M12_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M13_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M13_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M14_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M14_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M15_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M15_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M16_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M16_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M17_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M17_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M18_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M18_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M19_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M19_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M20_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M20_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M21_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M21_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M22_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M22_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M23_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M23_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M24_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M24_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M25_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M25_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M26_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M26_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M27_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M27_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M28_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M28_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M29_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M29_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M30_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M30_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M31_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M31_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M32_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M32_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M33_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M33_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M34_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M34_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M35_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M35_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M36_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M36_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M37_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M37_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M38_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M38_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M39_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M39_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M40_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M40_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M41_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M41_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M42_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M42_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M43_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M43_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M44_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M44_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M45_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M45_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M46_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M46_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M47_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M47_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M48_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M48_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M49_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M49_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M50_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M50_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M51_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M51_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M52_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M52_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M53_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M53_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M54_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M54_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M55_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M55_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M56_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M56_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M57_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M57_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M58_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M58_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M59_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M59_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M60_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M60_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M61_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M61_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M62_ACLK
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    clock
    Bus Intf Ref:    M62_ACLK
    Bus Clock Ref:   
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel_slr0_peripheral_reset
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel_slr0
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_reset
    Bus Clock Ref:   ulp_ucs_aclk_kernel_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel_slr0_interconnect_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel_slr0
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    interconnect_aresetn
    Bus Clock Ref:   ulp_ucs_aclk_kernel_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel_slr0_peripheral_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel_slr0
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_aresetn
    Bus Clock Ref:   ulp_ucs_aclk_kernel_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel_slr1_peripheral_reset
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel_slr1
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_reset
    Bus Clock Ref:   ulp_ucs_aclk_kernel_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel_slr1_interconnect_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel_slr1
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    interconnect_aresetn
    Bus Clock Ref:   ulp_ucs_aclk_kernel_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel_slr1_peripheral_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel_slr1
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_aresetn
    Bus Clock Ref:   ulp_ucs_aclk_kernel_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel2_slr0_peripheral_reset
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel2_slr0
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_reset
    Bus Clock Ref:   ulp_ucs_aclk_kernel_01
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel2_slr0_interconnect_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel2_slr0
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    interconnect_aresetn
    Bus Clock Ref:   ulp_ucs_aclk_kernel_01
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel2_slr0_peripheral_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel2_slr0
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_aresetn
    Bus Clock Ref:   ulp_ucs_aclk_kernel_01
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel2_slr1_peripheral_reset
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel2_slr1
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_reset
    Bus Clock Ref:   ulp_ucs_aclk_kernel_01
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel2_slr1_interconnect_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel2_slr1
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    interconnect_aresetn
    Bus Clock Ref:   ulp_ucs_aclk_kernel_01
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_kernel2_slr1_peripheral_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_kernel2_slr1
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_aresetn
    Bus Clock Ref:   ulp_ucs_aclk_kernel_01
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_freerun_slr0_peripheral_reset
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_freerun_slr0
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_reset
    Bus Clock Ref:   _bd_top_blp_s_aclk_freerun_ref_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_freerun_slr0_interconnect_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_freerun_slr0
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    interconnect_aresetn
    Bus Clock Ref:   _bd_top_blp_s_aclk_freerun_ref_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_freerun_slr0_peripheral_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_freerun_slr0
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_aresetn
    Bus Clock Ref:   _bd_top_blp_s_aclk_freerun_ref_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_freerun_slr1_peripheral_reset
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_freerun_slr1
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_reset
    Bus Clock Ref:   _bd_top_blp_s_aclk_freerun_ref_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_freerun_slr1_interconnect_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_freerun_slr1
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    interconnect_aresetn
    Bus Clock Ref:   _bd_top_blp_s_aclk_freerun_ref_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: proc_sys_reset_freerun_slr1_peripheral_aresetn
    Bus Mode:        master
    Bus Inst Ref:    proc_sys_reset_freerun_slr1
    Bus Comp Ref:    proc_sys_reset
    Bus Type Ref:    reset
    Bus Intf Ref:    peripheral_aresetn
    Bus Clock Ref:   _bd_top_blp_s_aclk_freerun_ref_00
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M01_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M01_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M01_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M02_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M02_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M02_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M03_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M03_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M03_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M04_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M04_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M04_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M05_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M05_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M05_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M06_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M06_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M06_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M07_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M07_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M07_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M08_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M08_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M08_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M09_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M09_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M09_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M10_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M10_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M10_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M11_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M11_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M11_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M12_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M12_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M12_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M13_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M13_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M13_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M14_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M14_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M14_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M15_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M15_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M15_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M16_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M16_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M16_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M17_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M17_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M17_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M18_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M18_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M18_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M19_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M19_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M19_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M20_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M20_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M20_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M21_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M21_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M21_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M22_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M22_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M22_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M23_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M23_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M23_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M24_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M24_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M24_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M25_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M25_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M25_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M26_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M26_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M26_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M27_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M27_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M27_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M28_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M28_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M28_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M29_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M29_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M29_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR0/interconnect_axilite_user_M30_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR0/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M30_ARESETN
    Bus Clock Ref:   SLR0/interconnect_axilite_user_M30_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M01_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M01_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M01_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M02_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M02_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M02_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M03_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M03_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M03_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M04_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M04_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M04_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M05_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M05_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M05_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M06_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M06_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M06_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M07_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M07_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M07_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M08_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M08_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M08_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M09_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M09_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M09_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M10_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M10_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M10_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M11_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M11_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M11_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M12_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M12_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M12_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M13_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M13_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M13_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M14_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M14_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M14_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M15_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M15_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M15_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M16_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M16_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M16_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M17_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M17_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M17_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M18_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M18_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M18_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M19_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M19_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M19_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M20_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M20_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M20_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M21_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M21_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M21_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M22_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M22_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M22_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M23_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M23_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M23_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M24_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M24_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M24_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M25_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M25_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M25_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M26_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M26_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M26_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M27_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M27_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M27_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M28_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M28_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M28_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M29_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M29_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M29_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M30_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M30_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M30_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M31_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M31_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M31_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M32_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M32_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M32_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M33_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M33_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M33_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M34_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M34_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M34_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M35_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M35_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M35_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M36_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M36_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M36_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M37_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M37_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M37_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M38_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M38_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M38_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M39_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M39_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M39_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M40_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M40_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M40_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M41_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M41_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M41_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M42_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M42_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M42_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M43_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M43_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M43_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M44_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M44_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M44_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M45_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M45_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M45_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M46_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M46_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M46_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M47_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M47_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M47_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M48_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M48_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M48_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M49_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M49_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M49_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M50_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M50_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M50_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M51_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M51_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M51_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M52_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M52_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M52_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M53_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M53_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M53_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M54_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M54_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M54_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M55_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M55_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M55_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M56_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M56_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M56_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M57_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M57_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M57_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M58_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M58_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M58_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M59_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M59_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M59_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M60_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M60_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M60_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M61_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M61_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M61_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0
  Hardware Bus Name: SLR1/interconnect_axilite_user_M62_ARESETN
    Bus Mode:        slave
    Bus Inst Ref:    SLR1/interconnect_axilite_user
    Bus Comp Ref:    axi_interconnect
    Bus Type Ref:    reset
    Bus Intf Ref:    M62_ARESETN
    Bus Clock Ref:   SLR1/interconnect_axilite_user_M62_ACLK
    Bus Reset Ref:   
    Bus Mem Port:    
    Bus SP Tag:      
    Bus Data Width:  0
    Bus Id Bits:     0

Hardware Platform Archive Files
  File Type & Name: PRE_SYS_LINK_TCL : tcl_hooks/prelink.tcl
  File Type & Name: POST_SYS_LINK_TCL : tcl_hooks/postlink.tcl
  File Type & Name: PRE_OPT_TCL : tcl_hooks/preopt.tcl
  File Type & Name: POST_OPT_TCL : tcl_hooks/postopt.tcl
  File Type & Name: POST_ROUTE_TCL : tcl_hooks/postroute.tcl
  File Type & Name: SYNTH_CONSTRS : tcl_hooks/impl.xdc
  File Type & Name: BB_LOCKED_IMPL_DCP : hw_bb_locked.dcp
  File Type & Name: HPFM : hw.hpfm
  File Type & Name: DR_BD : bd/202110_1_dev.srcs/sources_1/bd/ulp/ulp.bd
  File Type & Name: IP_REPO_PATH : iprepo
  File Type & Name: IP_CACHE_DIR : ipcache
  File Type & Name: BOARD_REPO_PATH : board
  File Type & Name: EXT_META_JSON : ext_metadata.json


The HBM instance 'hmss_0' has only a subset of its auto-assignable memory banks tagged as 'default'. To attain better HBM bandwidth, use v++ parameter '--advanced.param compiler.normalizeDefaultMemoryBanks=true' to change all HBM memory banks to 'default'.


=============================
Software Platform Information
=============================
Number of Runtimes:            1
Default System Configuration:  config0_0
System Configurations:
  System Config Name:                      config0_0
  System Config Description:               config0_0 Linux OS on x86_0
  System Config Default Processor Group:   x86_0
  System Config Default Boot Image:        
  System Config Is QEMU Supported:         0
  System Config Processor Groups:
    Processor Group Name:      x86_0
    Processor Group CPU Type:  x86
    Processor Group OS Name:   Linux OS
  System Config Boot Images:
Supported Runtimes:
  Runtime: OpenCL

