# Multi-Clock DSP

ë³µì¡í•œ í´ëŸ­ êµ¬ì¡°ë¥¼ ê°€ì§„ DSP(Digital Signal Processing) RTL ì„¤ê³„ í”„ë¡œì íŠ¸

## í”„ë¡œì íŠ¸ ê°œìš”

ë‹¤ì¤‘ í´ëŸ­ ë„ë©”ì¸, DFT(Design for Test) ì§€ì›, Clock Gatingì„ í¬í•¨í•œ ì‹ í˜¸ ì²˜ë¦¬ ìœ ë‹› ì„¤ê³„

### ì£¼ìš” íŠ¹ì§•
- **ë‹¤ì¤‘ í´ëŸ­ ë„ë©”ì¸**: 6ê°œ ë…ë¦½ í´ëŸ­ ë„ë©”ì¸
- **Clock Divider**: Integer(/2,4,8,16) + Fractional(1.0~16.0)
- **DFT ì§€ì›**: Scan, JTAG (IDCODE+BYPASS), BIST
- **Library ICG**: Nangate Open Cell Library ì‚¬ìš©
- **Glitch-Free Mux**: ì•ˆì „í•œ í´ëŸ­ ì „í™˜

## ë””ë ‰í† ë¦¬ êµ¬ì¡°

```
multi-clock-dsp/
â”œâ”€â”€ README.md              # ì´ ë¬¸ì„œ
â”œâ”€â”€ DESIGN_GUIDE.md        # ìƒì„¸ ì„¤ê³„ ê°€ì´ë“œ
â”œâ”€â”€ rtl/                   # RTL ì†ŒìŠ¤
â”‚   â”œâ”€â”€ clock_gating_cell.v    # [ì™„ë£Œ] ICG cell wrapper
â”‚   â”œâ”€â”€ clock_mux.v            # [ì™„ë£Œ] Glitch-free clock mux
â”‚   â”œâ”€â”€ clock_divider.v        # [ ] Integer + Fractional divider
â”‚   â”œâ”€â”€ jtag_tap.v             # [ ] JTAG TAP controller
â”‚   â”œâ”€â”€ bist_clock_ctrl.v      # [ ] BIST clock controller
â”‚   â”œâ”€â”€ dft_clock_ctrl.v       # [ ] DFT clock í†µí•© ì œì–´
â”‚   â”œâ”€â”€ dsp_core.v             # [ ] DSP ì½”ì–´ ëª¨ë“ˆ
â”‚   â””â”€â”€ clock_subsystem.v      # [ ] Top-level
â”œâ”€â”€ tb/                    # Testbench
â”‚   â””â”€â”€ tb_clock_subsystem.v   # [ ] í†µí•© í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â””â”€â”€ library/               # Standard cell library
    â”œâ”€â”€ NangateOpenCellLibrary.lib
    â””â”€â”€ NangateOpenCellLibrary.db
```

## í´ëŸ­ ì•„í‚¤í…ì²˜

```
ext_clk â”€â”€â”¬â”€â”€â–º SRC_MUX â”€â”€â–º DIVIDERS â”€â”€â”¬â”€â–º FUNC_MUX â”€â”€â”¬â”€â”€â–º FINAL_MUX â”€â”€â–º core_clk
pll_clk â”€â”€â”˜                           â”‚              â”‚        â–²
                                      â”‚              â”‚     test_mode
scan_clk â”€â”€â”                          â”‚              â”‚
tck â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–º DFT_MUX â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
bist_clk â”€â”€â”˜                          â”‚
                                      â””â”€â”€â–º ICG â”€â”€â–º gated_clk
```

## êµ¬í˜„ í˜„í™©

| ëª¨ë“ˆ | ìƒíƒœ | ì„¤ëª… |
|------|------|------|
| clock_gating_cell.v | âœ… ì™„ë£Œ | ICG wrapper (Nangate CLKGATETST_X1) |
| clock_mux.v | âœ… ì™„ë£Œ | Glitch-free 2:1, 4:1 mux |
| clock_divider.v | ğŸ”„ ì§„í–‰ì¤‘ | Integer + Fractional |
| jtag_tap.v | â³ ëŒ€ê¸° | IEEE 1149.1 TAP |
| bist_clock_ctrl.v | â³ ëŒ€ê¸° | BIST í´ëŸ­ ì œì–´ |
| dft_clock_ctrl.v | â³ ëŒ€ê¸° | DFT í†µí•© |
| dsp_core.v | â³ ëŒ€ê¸° | DSP ì½”ì–´ |
| clock_subsystem.v | â³ ëŒ€ê¸° | Top-level |
| tb_clock_subsystem.v | â³ ëŒ€ê¸° | Testbench |

## ì‚¬ìš© ë¼ì´ë¸ŒëŸ¬ë¦¬

- **Nangate Open Cell Library (45nm)**
  - `CLKGATETST_X1`: ICG with scan enable
  - `CLKGATE_X1`: Basic ICG

## ì‹œë®¬ë ˆì´ì…˜

```bash
# iverilog
iverilog -o sim.vvp rtl/*.v tb/tb_clock_subsystem.v
vvp sim.vvp
gtkwave dump.vcd

# VCS
vcs -full64 rtl/*.v tb/tb_clock_subsystem.v -o simv
./simv
```

## ìš”êµ¬ì‚¬í•­

- Verilog-2001 í˜¸í™˜ ì‹œë®¬ë ˆì´í„°
- (ì„ íƒ) Nangate Open Cell Library for synthesis

## ë¼ì´ì„ ìŠ¤

Educational/Research purposes
