// Seed: 2413370778
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    output uwire id_6,
    input tri0 id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri id_10,
    input tri1 id_11,
    output wand id_12,
    input supply1 id_13,
    output tri0 id_14,
    output tri1 id_15,
    input wor id_16,
    output wor id_17,
    output supply0 id_18,
    input wand id_19,
    output wire id_20
);
  wire id_22;
  assign id_17 = id_11;
  wire id_23;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wire id_5,
    output wor id_6,
    output wire id_7,
    input tri0 id_8,
    input uwire id_9,
    input wand id_10
);
  assign id_6 = id_4;
  module_0(
      id_2,
      id_3,
      id_1,
      id_9,
      id_9,
      id_1,
      id_6,
      id_8,
      id_0,
      id_10,
      id_10,
      id_8,
      id_6,
      id_3,
      id_7,
      id_6,
      id_10,
      id_7,
      id_0,
      id_3,
      id_0
  );
endmodule
