# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../src/SPI_master.vhd" \
"../../../../../../src/gain_controller.vhd" \
"../../../../../../src/ADC_controller.vhd" \
"../../../../../../src/buffer_controller.vhd" \
"../../../../../../src/counter.vhd" \

# Do not sort compile order
nosort
