INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/new/CountSec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CountSec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/sources_1/new/RingCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/new/StateM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-311] analyzing module fatbitcount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/Desktop/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/Desktop/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/Desktop/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/Desktop/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/Desktop/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_7Seg_testbench
INFO: [VRFC 10-2458] undeclared symbol CG, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:37]
INFO: [VRFC 10-2458] undeclared symbol CF, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:37]
INFO: [VRFC 10-2458] undeclared symbol CE, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:37]
INFO: [VRFC 10-2458] undeclared symbol CD, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:37]
INFO: [VRFC 10-2458] undeclared symbol CC, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:37]
INFO: [VRFC 10-2458] undeclared symbol CB, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:37]
INFO: [VRFC 10-2458] undeclared symbol CA, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:37]
INFO: [VRFC 10-2458] undeclared symbol DP, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:38]
INFO: [VRFC 10-2458] undeclared symbol AN0, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:38]
INFO: [VRFC 10-2458] undeclared symbol AN1, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:38]
INFO: [VRFC 10-2458] undeclared symbol AN2, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:38]
INFO: [VRFC 10-2458] undeclared symbol AN3, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:38]
INFO: [VRFC 10-2458] undeclared symbol D7Seg0, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:39]
INFO: [VRFC 10-2458] undeclared symbol D7Seg1, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:39]
INFO: [VRFC 10-2458] undeclared symbol D7Seg2, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:39]
INFO: [VRFC 10-2458] undeclared symbol D7Seg3, assumed default net type wire [C:/Users/Paula/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v:39]
INFO: [VRFC 10-311] analyzing module show_7segDisplay
