Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Feb 15 22:12:28 2024
| Host         : alexei-jeip running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.092        0.000                      0                10845        0.030        0.000                      0                10845        1.000        0.000                       0                  5693  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
adc_clk_i[1]                     {0.000 4.000}        8.000           125.000         
  clk_adc_red_pitaya_pll_mod     {0.000 4.000}        8.000           125.000         
  clk_dac_1x_red_pitaya_pll_mod  {0.000 4.000}        8.000           125.000         
  clk_dac_2p_red_pitaya_pll_mod  {-0.500 1.500}       4.000           250.000         
    dac_clk                      {-0.500 1.500}       4.000           250.000         
  clk_dac_2x_red_pitaya_pll_mod  {0.000 2.000}        4.000           250.000         
  clkfbout_red_pitaya_pll_mod    {0.000 4.000}        8.000           125.000         
clk_fpga_0                       {0.000 4.000}        8.000           125.000         
  adc_clk_out                    {0.000 4.000}        8.000           125.000         
clk_fpga_1                       {0.000 2.000}        4.000           250.000         
clk_fpga_2                       {0.000 10.000}       20.000          50.000          
clk_fpga_3                       {0.000 2.500}        5.000           200.000         
exp_p_io1                        {0.000 4.000}        8.000           125.000         
  clk_src_out                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_i[1]                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_adc_red_pitaya_pll_mod           0.354        0.000                      0                 9156        0.030        0.000                      0                 9156        3.020        0.000                       0                  4838  
  clk_dac_1x_red_pitaya_pll_mod        0.383        0.000                      0                   30        0.559        0.000                      0                   30        3.500        0.000                       0                    47  
  clk_dac_2p_red_pitaya_pll_mod                                                                                                                                                    1.845        0.000                       0                     3  
  clk_dac_2x_red_pitaya_pll_mod                                                                                                                                                    1.845        0.000                       0                     3  
  clkfbout_red_pitaya_pll_mod                                                                                                                                                      5.845        0.000                       0                     3  
clk_fpga_0                             5.499        0.000                      0                   15        0.199        0.000                      0                   15        3.500        0.000                       0                    20  
clk_fpga_3                             0.092        0.000                      0                 1571        0.036        0.000                      0                 1571        1.000        0.000                       0                   765  
exp_p_io1                              5.794        0.000                      0                   17        0.229        0.000                      0                   17        3.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_adc_red_pitaya_pll_mod     clk_dac_1x_red_pitaya_pll_mod        1.951        0.000                      0                   28        0.072        0.000                      0                   28  
clk_dac_1x_red_pitaya_pll_mod  dac_clk                              2.163        0.000                      0                   16        0.104        0.000                      0                   16  
clk_dac_2x_red_pitaya_pll_mod  dac_clk                              0.175        0.000                      0                    1        0.188        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_adc_red_pitaya_pll_mod  clk_adc_red_pitaya_pll_mod        6.059        0.000                      0                   11        0.521        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_i[1]
  To Clock:  adc_clk_i[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_i[1]
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_red_pitaya_pll_mod
  To Clock:  clk_adc_red_pitaya_pll_mod

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 0.419ns (6.495%)  route 6.032ns (93.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.329ns = ( 5.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.728    -2.661    ps/axi_slave_gp0/clk_adc
    SLICE_X3Y46          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419    -2.242 r  ps/axi_slave_gp0/wr_wdata_reg[17]/Q
                         net (fo=38, routed)          6.032     3.791    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y13         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.515     5.671    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.544     5.126    
                         clock uncertainty           -0.069     5.057    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     4.145    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.145    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 0.456ns (6.886%)  route 6.166ns (93.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 5.676 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.728    -2.661    ps/axi_slave_gp0/clk_adc
    SLICE_X3Y46          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.456    -2.205 r  ps/axi_slave_gp0/wr_wdata_reg[16]/Q
                         net (fo=38, routed)          6.166     3.962    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y12         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.520     5.676    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.544     5.131    
                         clock uncertainty           -0.069     5.062    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     4.325    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.325    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 0.456ns (6.887%)  route 6.165ns (93.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 5.689 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.662ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.727    -2.662    ps/axi_slave_gp0/clk_adc
    SLICE_X2Y42          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.206 r  ps/axi_slave_gp0/wr_wdata_reg[3]/Q
                         net (fo=41, routed)          6.165     3.959    i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y1          RAMB36E1                                     r  i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.534     5.689    i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530     5.159    
                         clock uncertainty           -0.069     5.089    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     4.352    i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.456ns (6.875%)  route 6.177ns (93.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.330ns = ( 5.670 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.678    -2.711    ps/axi_slave_gp0/clk_adc
    SLICE_X11Y38         FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -2.255 r  ps/axi_slave_gp0/wr_wdata_reg[13]/Q
                         net (fo=26, routed)          6.177     3.922    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y15         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.514     5.670    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.544     5.125    
                         clock uncertainty           -0.069     5.056    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     4.319    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.319    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.456ns (6.879%)  route 6.173ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.321ns = ( 5.679 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.711ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.678    -2.711    ps/axi_slave_gp0/clk_adc
    SLICE_X11Y38         FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.456    -2.255 r  ps/axi_slave_gp0/wr_wdata_reg[13]/Q
                         net (fo=26, routed)          6.173     3.918    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y11         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.523     5.679    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.544     5.134    
                         clock uncertainty           -0.069     5.065    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     4.328    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.328    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 0.419ns (6.553%)  route 5.975ns (93.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.323ns = ( 5.677 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.728    -2.661    ps/axi_slave_gp0/clk_adc
    SLICE_X3Y46          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419    -2.242 r  ps/axi_slave_gp0/wr_wdata_reg[17]/Q
                         net (fo=38, routed)          5.975     3.733    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y12         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.521     5.677    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.544     5.132    
                         clock uncertainty           -0.069     5.063    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     4.151    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.151    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.456ns (6.951%)  route 6.105ns (93.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.330ns = ( 5.670 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.728    -2.661    ps/axi_slave_gp0/clk_adc
    SLICE_X3Y46          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.456    -2.205 r  ps/axi_slave_gp0/wr_wdata_reg[16]/Q
                         net (fo=38, routed)          6.105     3.900    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y13         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.514     5.670    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.544     5.125    
                         clock uncertainty           -0.069     5.056    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     4.319    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.319    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.456ns (6.950%)  route 6.105ns (93.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.321ns = ( 5.679 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.728    -2.661    ps/axi_slave_gp0/clk_adc
    SLICE_X3Y46          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.456    -2.205 r  ps/axi_slave_gp0/wr_wdata_reg[14]/Q
                         net (fo=28, routed)          6.105     3.901    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y11         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.523     5.679    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.544     5.134    
                         clock uncertainty           -0.069     5.065    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     4.328    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.328    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 0.456ns (6.946%)  route 6.109ns (93.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.320ns = ( 5.680 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.662ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.727    -2.662    ps/axi_slave_gp0/clk_adc
    SLICE_X2Y42          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.206 r  ps/axi_slave_gp0/wr_wdata_reg[3]/Q
                         net (fo=41, routed)          6.109     3.903    i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y3          RAMB36E1                                     r  i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.525     5.680    i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530     5.150    
                         clock uncertainty           -0.069     5.080    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     4.343    i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.343    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/pid_min_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.456ns (6.307%)  route 6.774ns (93.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 5.720 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.662ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.727    -2.662    ps/axi_slave_gp0/clk_adc
    SLICE_X2Y42          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.206 r  ps/axi_slave_gp0/wr_wdata_reg[2]/Q
                         net (fo=43, routed)          6.774     4.569    i_seqpid_ch[0]/Q[2]
    SLICE_X41Y28         FDRE                                         r  i_seqpid_ch[0]/pid_min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.564     5.720    i_seqpid_ch[0]/clk_adc
    SLICE_X41Y28         FDRE                                         r  i_seqpid_ch[0]/pid_min_reg[2]/C
                         clock pessimism             -0.530     5.190    
                         clock uncertainty           -0.069     5.120    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)       -0.081     5.039    i_seqpid_ch[0]/pid_min_reg[2]
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  0.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.133%)  route 0.156ns (54.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.322ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.548    -0.322    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X21Y23         FDRE                                         r  i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.194 r  i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.039    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]_0[8]
    SLICE_X23Y23         FDRE                                         r  i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.813    -0.246    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X23Y23         FDRE                                         r  i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.184    -0.062    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)        -0.007    -0.069    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/seq_overwr_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/sys_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.118%)  route 0.201ns (51.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.560    -0.310    i_seqpid_ch[1]/clk_adc
    SLICE_X21Y46         FDRE                                         r  i_seqpid_ch[1]/seq_overwr_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.169 r  i_seqpid_ch[1]/seq_overwr_val_reg[12]/Q
                         net (fo=2, routed)           0.201     0.031    i_seqpid_ch[1]/seq_overwr_val_reg_n_0_[12]
    SLICE_X25Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.076 r  i_seqpid_ch[1]/sys_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.076    i_seqpid_ch[1]/sys_rdata[28]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  i_seqpid_ch[1]/sys_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.828    -0.231    i_seqpid_ch[1]/clk_adc
    SLICE_X25Y45         FDRE                                         r  i_seqpid_ch[1]/sys_rdata_reg[28]/C
                         clock pessimism              0.184    -0.047    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.092     0.045    i_seqpid_ch[1]/sys_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.862%)  route 0.222ns (61.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.562    -0.308    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X17Y40         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.222     0.054    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[27]_0[5]
    SLICE_X22Y40         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.827    -0.232    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X22Y40         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.184    -0.048    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.070     0.022    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.679%)  route 0.176ns (54.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.567    -0.303    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X12Y49         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.155 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.176     0.021    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]_0[6]
    SLICE_X11Y50         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.834    -0.225    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X11Y50         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.189    -0.036    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.022    -0.014    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.165%)  route 0.238ns (62.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.562    -0.308    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X19Y42         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.238     0.071    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[24]_0[6]
    SLICE_X22Y44         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.828    -0.231    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X22Y44         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.184    -0.047    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.078     0.031    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.408%)  route 0.236ns (62.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.563    -0.307    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X18Y44         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.166 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.236     0.070    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[20]_0[7]
    SLICE_X22Y44         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.828    -0.231    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X22Y44         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.184    -0.047    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.075     0.028    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.353ns (79.362%)  route 0.092ns (20.638%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.567    -0.303    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X13Y49         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.162 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.091    -0.071    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][4]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.159     0.088 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.088    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.141 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.141    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X12Y50         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.834    -0.225    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X12Y50         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.189    -0.036    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.098    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.353ns (79.362%)  route 0.092ns (20.638%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.567    -0.303    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y49          FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.162 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.071    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][0]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.159     0.088 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.088    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.141 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.141    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[4]
    SLICE_X8Y50          FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.834    -0.225    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y50          FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.189    -0.036    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     0.098    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.274ns (63.898%)  route 0.155ns (36.102%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.565    -0.305    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y50          FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.141 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.155     0.014    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][4]
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.045     0.059 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.059    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.124 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.124    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X7Y49          FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X7Y49          FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.189    -0.035    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.105     0.070    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_adc_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.482%)  route 0.188ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.560    -0.310    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X22Y46         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.182 r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.188     0.006    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]_0[5]
    SLICE_X19Y47         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.832    -0.227    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X19Y47         FDRE                                         r  i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.184    -0.043    
    SLICE_X19Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.049    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_adc_red_pitaya_pll_mod
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y8      i_seqpid_ch[0]/i_pidlim/d_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y12     i_seqpid_ch[0]/i_pidlim/i_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y15     i_seqpid_ch[1]/i_pidlim/i_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y6      i_seqpid_ch[0]/i_pidlim/p_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y14     i_seqpid_ch[1]/i_pidlim/p_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y14     i_seqpid_ch[1]/i_pidlim/d_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.558         8.000       4.442      DSP48_X1Y11     i_seqpid_ch[0]/i_scaler/prod_mem_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.558         8.000       4.442      DSP48_X1Y17     i_seqpid_ch[1]/i_scaler/prod_mem_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3     i_seqpid_ch[0]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y18    i_seqpid_ch[1]/sliceRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y24    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y24    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y40    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y40    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y24    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y24    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y40    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y40    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y48     i_seqpid_ch[0]/ack_dly_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y45    i_seqpid_ch[0]/i_seqgen/countBurst_reg[10]/C
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y40    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y40    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y24    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y24    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y24    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y24    i_seqpid_ch[0]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y40    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y40    i_seqpid_ch[1]/i_scaler/i_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y23    i_seqpid_ch[0]/i_pidlim/dsr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y23    i_seqpid_ch[0]/i_pidlim/dsr_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_1x_red_pitaya_pll_mod
  To Clock:  clk_dac_1x_red_pitaya_pll_mod

Setup :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_red_pitaya_pll_mod fall@4.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.456ns (18.146%)  route 2.057ns (81.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.644ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.745    -2.644    dac_clk_1x
    SLICE_X41Y32         FDRE                                         r  dac_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456    -2.188 r  dac_dat_a_reg[13]/Q
                         net (fo=1, routed)           2.057    -0.131    dac_dat_a[13]
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     1.700    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism             -0.544     1.155    
                         clock uncertainty           -0.069     1.086    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -0.834     0.252    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_red_pitaya_pll_mod fall@4.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.518ns (21.379%)  route 1.905ns (78.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.742    -2.647    dac_clk_1x
    SLICE_X42Y30         FDRE                                         r  dac_dat_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -2.129 r  dac_dat_a_reg[1]/Q
                         net (fo=1, routed)           1.905    -0.224    dac_dat_a[1]
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism             -0.544     1.151    
                         clock uncertainty           -0.069     1.082    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     0.248    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_red_pitaya_pll_mod fall@4.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.456ns (19.236%)  route 1.915ns (80.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.742    -2.647    dac_clk_1x
    SLICE_X40Y30         FDRE                                         r  dac_dat_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456    -2.191 r  dac_dat_a_reg[0]/Q
                         net (fo=1, routed)           1.915    -0.276    dac_dat_a[0]
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism             -0.544     1.151    
                         clock uncertainty           -0.069     1.082    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     0.248    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_red_pitaya_pll_mod fall@4.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.456ns (19.304%)  route 1.906ns (80.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.644ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.745    -2.644    dac_clk_1x
    SLICE_X40Y32         FDRE                                         r  dac_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.456    -2.188 r  dac_dat_a_reg[12]/Q
                         net (fo=1, routed)           1.906    -0.282    dac_dat_a[12]
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     1.700    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism             -0.544     1.155    
                         clock uncertainty           -0.069     1.086    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     0.252    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_red_pitaya_pll_mod fall@4.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.339%)  route 1.786ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.742    -2.647    dac_clk_1x
    SLICE_X43Y30         FDRE                                         r  dac_dat_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456    -2.191 r  dac_dat_a_reg[4]/Q
                         net (fo=1, routed)           1.786    -0.405    dac_dat_a[4]
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism             -0.544     1.146    
                         clock uncertainty           -0.069     1.077    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     0.243    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_red_pitaya_pll_mod fall@4.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.456ns (20.415%)  route 1.778ns (79.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.743    -2.646    dac_clk_1x
    SLICE_X41Y31         FDRE                                         r  dac_dat_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456    -2.190 r  dac_dat_a_reg[5]/Q
                         net (fo=1, routed)           1.778    -0.412    dac_dat_a[5]
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         f  oddr_dac_dat[5]/C
                         clock pessimism             -0.544     1.146    
                         clock uncertainty           -0.069     1.077    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_D2)      -0.834     0.243    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_red_pitaya_pll_mod fall@4.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.434%)  route 1.776ns (79.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 1.694 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.742    -2.647    dac_clk_1x
    SLICE_X40Y30         FDRE                                         r  dac_dat_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456    -2.191 r  dac_dat_a_reg[2]/Q
                         net (fo=1, routed)           1.776    -0.415    dac_dat_a[2]
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.538     1.694    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism             -0.544     1.149    
                         clock uncertainty           -0.069     1.080    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -0.834     0.246    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_red_pitaya_pll_mod fall@4.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.456ns (21.184%)  route 1.697ns (78.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.306ns = ( 1.694 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.649ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.740    -2.649    dac_clk_1x
    SLICE_X36Y30         FDRE                                         r  dac_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456    -2.193 r  dac_dat_a_reg[3]/Q
                         net (fo=1, routed)           1.697    -0.496    dac_dat_a[3]
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.538     1.694    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism             -0.544     1.149    
                         clock uncertainty           -0.069     1.080    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_D2)      -0.834     0.246    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_red_pitaya_pll_mod fall@4.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.295%)  route 1.685ns (78.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.647ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.742    -2.647    dac_clk_1x
    SLICE_X43Y30         FDRE                                         r  dac_dat_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456    -2.191 r  dac_dat_a_reg[6]/Q
                         net (fo=1, routed)           1.685    -0.506    dac_dat_a[6]
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.539     1.695    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         f  oddr_dac_dat[6]/C
                         clock pessimism             -0.544     1.150    
                         clock uncertainty           -0.069     1.081    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_D2)      -0.834     0.247    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/D2
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_dac_1x_red_pitaya_pll_mod fall@4.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.456ns (21.385%)  route 1.676ns (78.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.648ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.741    -2.648    dac_clk_1x
    SLICE_X37Y31         FDRE                                         r  dac_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456    -2.192 r  dac_dat_a_reg[8]/Q
                         net (fo=1, routed)           1.676    -0.516    dac_dat_a[8]
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         f  oddr_dac_dat[8]/C
                         clock pessimism             -0.544     1.151    
                         clock uncertainty           -0.069     1.082    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_D2)      -0.834     0.248    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_rst/D1
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.170%)  route 0.330ns (66.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.279ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.591    -0.279    dac_clk_1x
    SLICE_X42Y52         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.115 r  dac_rst_reg/Q
                         net (fo=2, routed)           0.330     0.215    dac_rst
    OLOGIC_X0Y58         ODDR                                         r  oddr_dac_rst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.853    -0.206    dac_clk_1x
    OLOGIC_X0Y58         ODDR                                         r  oddr_dac_rst/C
                         clock pessimism             -0.045    -0.251    
    OLOGIC_X0Y58         ODDR (Hold_oddr_C_D1)       -0.093    -0.344    oddr_dac_rst
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/D1
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.141ns (15.675%)  route 0.759ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.562    -0.308    dac_clk_1x
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  dac_dat_b_reg[8]/Q
                         net (fo=1, routed)           0.759     0.591    dac_dat_b[8]
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_D1)       -0.093    -0.112    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/D1
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.629%)  route 0.761ns (84.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.562    -0.308    dac_clk_1x
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  dac_dat_b_reg[7]/Q
                         net (fo=1, routed)           0.761     0.594    dac_dat_b[7]
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_D1)       -0.093    -0.112    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/D1
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.141ns (15.616%)  route 0.762ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.562    -0.308    dac_clk_1x
    SLICE_X29Y42         FDRE                                         r  dac_dat_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  dac_dat_b_reg[11]/Q
                         net (fo=1, routed)           0.762     0.595    dac_dat_b[11]
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.847    -0.212    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/C
                         clock pessimism              0.189    -0.023    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_D1)       -0.093    -0.116    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/D1
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.141ns (14.838%)  route 0.809ns (85.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.562    -0.308    dac_clk_1x
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  dac_dat_b_reg[9]/Q
                         net (fo=1, routed)           0.809     0.642    dac_dat_b[9]
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_D1)       -0.093    -0.112    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/D1
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.584%)  route 0.826ns (85.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.562    -0.308    dac_clk_1x
    SLICE_X29Y42         FDRE                                         r  dac_dat_b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  dac_dat_b_reg[10]/Q
                         net (fo=1, routed)           0.826     0.659    dac_dat_b[10]
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.847    -0.212    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism              0.189    -0.023    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_D1)       -0.093    -0.116    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/D1
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.164ns (16.834%)  route 0.810ns (83.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.562    -0.308    dac_clk_1x
    SLICE_X28Y41         FDRE                                         r  dac_dat_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.144 r  dac_dat_b_reg[6]/Q
                         net (fo=1, routed)           0.810     0.666    dac_dat_b[6]
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/C
                         clock pessimism              0.189    -0.019    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_D1)       -0.093    -0.112    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/D1
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.949%)  route 0.948ns (87.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.562    -0.308    dac_clk_1x
    SLICE_X29Y41         FDRE                                         r  dac_dat_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  dac_dat_b_reg[2]/Q
                         net (fo=1, routed)           0.948     0.781    dac_dat_b[2]
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.849    -0.210    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/C
                         clock pessimism              0.189    -0.021    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_D1)       -0.093    -0.114    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/D1
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.164ns (14.406%)  route 0.974ns (85.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.562    -0.308    dac_clk_1x
    SLICE_X28Y41         FDRE                                         r  dac_dat_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.144 r  dac_dat_b_reg[5]/Q
                         net (fo=1, routed)           0.974     0.830    dac_dat_b[5]
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.847    -0.212    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism              0.189    -0.023    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_D1)       -0.093    -0.116    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 dac_dat_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/D1
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.141ns (12.135%)  route 1.021ns (87.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.562    -0.308    dac_clk_1x
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  dac_dat_b_reg[4]/Q
                         net (fo=1, routed)           1.021     0.854    dac_dat_b[4]
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.847    -0.212    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/C
                         clock pessimism              0.189    -0.023    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_D1)       -0.093    -0.116    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.970    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dac_1x_red_pitaya_pll_mod
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   pll/inst/clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y30    dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y31    dac_dat_a_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y32    dac_dat_a_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y32    dac_dat_a_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y32    dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y30    dac_dat_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y30    dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y30    dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y30    dac_dat_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y31    dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y31    dac_dat_a_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y32    dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y32    dac_dat_a_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y32    dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y32    dac_dat_a_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y32    dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y32    dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y31    dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y31    dac_dat_a_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y31    dac_dat_a_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_2p_red_pitaya_pll_mod
  To Clock:  clk_dac_2p_red_pitaya_pll_mod

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dac_2p_red_pitaya_pll_mod
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y7   pll/inst/clkout4_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_2x_red_pitaya_pll_mod
  To Clock:  clk_dac_2x_red_pitaya_pll_mod

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dac_2x_red_pitaya_pll_mod
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   pll/inst/clkout3_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_red_pitaya_pll_mod
  To Clock:  clkfbout_red_pitaya_pll_mod

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_red_pitaya_pll_mod
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 ext_clk_detect/countInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/clkExtValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.842ns (35.194%)  route 1.550ns (64.806%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.692     2.000    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132     2.132 r  bufh_intclk/O
                         net (fo=16, routed)          0.839     2.971    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.419     3.390 f  ext_clk_detect/countInt_reg[2]/Q
                         net (fo=6, routed)           0.704     4.094    ext_clk_detect/countInt_reg[2]
    SLICE_X19Y53         LUT6 (Prop_lut6_I1_O)        0.299     4.393 r  ext_clk_detect/countRst_i_2/O
                         net (fo=2, routed)           0.846     5.239    ext_clk_detect/countRst_i_2_n_0
    SLICE_X20Y54         LUT5 (Prop_lut5_I2_O)        0.124     5.363 r  ext_clk_detect/clkExtValid_i_1/O
                         net (fo=1, routed)           0.000     5.363    ext_clk_detect/clkExtValid_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/clkExtValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.629     9.821    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     9.902 r  bufh_intclk/O
                         net (fo=16, routed)          0.779    10.681    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/clkExtValid_reg/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X20Y54         FDRE (Setup_fdre_C_D)        0.077    10.863    ext_clk_detect/clkExtValid_reg
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 ext_clk_detect/countInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countRst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.868ns (35.891%)  route 1.550ns (64.109%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.692     2.000    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132     2.132 r  bufh_intclk/O
                         net (fo=16, routed)          0.839     2.971    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.419     3.390 f  ext_clk_detect/countInt_reg[2]/Q
                         net (fo=6, routed)           0.704     4.094    ext_clk_detect/countInt_reg[2]
    SLICE_X19Y53         LUT6 (Prop_lut6_I1_O)        0.299     4.393 r  ext_clk_detect/countRst_i_2/O
                         net (fo=2, routed)           0.846     5.239    ext_clk_detect/countRst_i_2_n_0
    SLICE_X20Y54         LUT3 (Prop_lut3_I1_O)        0.150     5.389 r  ext_clk_detect/countRst_i_1/O
                         net (fo=1, routed)           0.000     5.389    ext_clk_detect/countRst_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/countRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.629     9.821    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     9.902 r  bufh_intclk/O
                         net (fo=16, routed)          0.779    10.681    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/countRst_reg/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X20Y54         FDRE (Setup_fdre_C_D)        0.118    10.904    ext_clk_detect/countRst_reg
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 ext_clk_detect/countInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countInt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.842ns (38.800%)  route 1.328ns (61.200%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.692     2.000    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132     2.132 r  bufh_intclk/O
                         net (fo=16, routed)          0.839     2.971    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  ext_clk_detect/countInt_reg[2]/Q
                         net (fo=6, routed)           0.702     4.092    ext_clk_detect/countInt_reg[2]
    SLICE_X19Y53         LUT6 (Prop_lut6_I1_O)        0.299     4.391 r  ext_clk_detect/countInt[7]_i_2/O
                         net (fo=3, routed)           0.626     5.017    ext_clk_detect/countInt[7]_i_2_n_0
    SLICE_X20Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.141 r  ext_clk_detect/countInt[6]_i_1/O
                         net (fo=1, routed)           0.000     5.141    ext_clk_detect/p_0_in__0[6]
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/countInt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.629     9.821    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     9.902 r  bufh_intclk/O
                         net (fo=16, routed)          0.779    10.681    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/countInt_reg[6]/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X20Y54         FDRE (Setup_fdre_C_D)        0.079    10.865    ext_clk_detect/countInt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 ext_clk_detect/countInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countInt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.871ns (39.607%)  route 1.328ns (60.393%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.692     2.000    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132     2.132 r  bufh_intclk/O
                         net (fo=16, routed)          0.839     2.971    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  ext_clk_detect/countInt_reg[2]/Q
                         net (fo=6, routed)           0.702     4.092    ext_clk_detect/countInt_reg[2]
    SLICE_X19Y53         LUT6 (Prop_lut6_I1_O)        0.299     4.391 r  ext_clk_detect/countInt[7]_i_2/O
                         net (fo=3, routed)           0.626     5.017    ext_clk_detect/countInt[7]_i_2_n_0
    SLICE_X20Y54         LUT3 (Prop_lut3_I1_O)        0.153     5.170 r  ext_clk_detect/countInt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.170    ext_clk_detect/p_0_in__0[7]
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/countInt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.629     9.821    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     9.902 r  bufh_intclk/O
                         net (fo=16, routed)          0.779    10.681    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/countInt_reg[7]/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X20Y54         FDRE (Setup_fdre_C_D)        0.118    10.904    ext_clk_detect/countInt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 ext_clk_detect/countInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/clkext_use_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.842ns (44.713%)  route 1.041ns (55.287%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.692     2.000    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132     2.132 r  bufh_intclk/O
                         net (fo=16, routed)          0.839     2.971    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  ext_clk_detect/countInt_reg[2]/Q
                         net (fo=6, routed)           0.702     4.092    ext_clk_detect/countInt_reg[2]
    SLICE_X19Y53         LUT6 (Prop_lut6_I1_O)        0.299     4.391 r  ext_clk_detect/countInt[7]_i_2/O
                         net (fo=3, routed)           0.339     4.730    ext_clk_detect/countInt[7]_i_2_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.854 r  ext_clk_detect/clkext_use_i_1/O
                         net (fo=1, routed)           0.000     4.854    ext_clk_detect/clkext_use_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/clkext_use_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.629     9.821    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     9.902 r  bufh_intclk/O
                         net (fo=16, routed)          0.779    10.681    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/clkext_use_reg/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X20Y54         FDRE (Setup_fdre_C_D)        0.081    10.867    ext_clk_detect/clkext_use_reg
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 ext_clk_detect/countInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countInt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.718ns (44.047%)  route 0.912ns (55.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.692     2.000    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132     2.132 r  bufh_intclk/O
                         net (fo=16, routed)          0.839     2.971    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  ext_clk_detect/countInt_reg[2]/Q
                         net (fo=6, routed)           0.912     4.302    ext_clk_detect/countInt_reg[2]
    SLICE_X19Y53         LUT4 (Prop_lut4_I0_O)        0.299     4.601 r  ext_clk_detect/countInt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.601    ext_clk_detect/p_0_in__0[3]
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.629     9.821    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     9.902 r  bufh_intclk/O
                         net (fo=16, routed)          0.780    10.682    ext_clk_detect/CLK
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[3]/C
                         clock pessimism              0.267    10.949    
                         clock uncertainty           -0.125    10.824    
    SLICE_X19Y53         FDRE (Setup_fdre_C_D)        0.029    10.853    ext_clk_detect/countInt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 ext_clk_detect/countInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countInt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.718ns (43.993%)  route 0.914ns (56.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.692     2.000    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132     2.132 r  bufh_intclk/O
                         net (fo=16, routed)          0.839     2.971    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  ext_clk_detect/countInt_reg[2]/Q
                         net (fo=6, routed)           0.914     4.304    ext_clk_detect/countInt_reg[2]
    SLICE_X19Y53         LUT6 (Prop_lut6_I1_O)        0.299     4.603 r  ext_clk_detect/countInt[5]_i_1/O
                         net (fo=1, routed)           0.000     4.603    ext_clk_detect/p_0_in__0[5]
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.629     9.821    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     9.902 r  bufh_intclk/O
                         net (fo=16, routed)          0.780    10.682    ext_clk_detect/CLK
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[5]/C
                         clock pessimism              0.267    10.949    
                         clock uncertainty           -0.125    10.824    
    SLICE_X19Y53         FDRE (Setup_fdre_C_D)        0.031    10.855    ext_clk_detect/countInt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.855    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 ext_clk_detect/countInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countInt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.746ns (44.992%)  route 0.912ns (55.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.692     2.000    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132     2.132 r  bufh_intclk/O
                         net (fo=16, routed)          0.839     2.971    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  ext_clk_detect/countInt_reg[2]/Q
                         net (fo=6, routed)           0.912     4.302    ext_clk_detect/countInt_reg[2]
    SLICE_X19Y53         LUT5 (Prop_lut5_I3_O)        0.327     4.629 r  ext_clk_detect/countInt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.629    ext_clk_detect/p_0_in__0[4]
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.629     9.821    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     9.902 r  bufh_intclk/O
                         net (fo=16, routed)          0.780    10.682    ext_clk_detect/CLK
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[4]/C
                         clock pessimism              0.267    10.949    
                         clock uncertainty           -0.125    10.824    
    SLICE_X19Y53         FDRE (Setup_fdre_C_D)        0.075    10.899    ext_clk_detect/countInt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 clk_ext_use_buf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_clk_out_mux/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.518ns (33.165%)  route 1.044ns (66.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 11.059 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.692     2.000    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132     2.132 r  bufh_intclk/O
                         net (fo=16, routed)          0.838     2.970    int_clk_buf
    SLICE_X20Y53         FDRE                                         r  clk_ext_use_buf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  clk_ext_use_buf_reg/Q
                         net (fo=3, routed)           1.044     4.532    clk_ext_use_buf
    BUFGCTRL_X0Y31       BUFGCTRL                                     r  adc_clk_out_mux/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.629     9.821    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     9.902 r  bufh_intclk/O
                         net (fo=16, routed)          1.158    11.059    int_clk_buf
    BUFGCTRL_X0Y31       BUFGCTRL                                     r  adc_clk_out_mux/I0
                         clock pessimism              0.230    11.290    
                         clock uncertainty           -0.125    11.164    
    BUFGCTRL_X0Y31       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174    10.990    adc_clk_out_mux
  -------------------------------------------------------------------
                         required time                         10.990    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 ext_clk_detect/countInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countInt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.580ns (44.748%)  route 0.716ns (55.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.692     2.000    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132     2.132 r  bufh_intclk/O
                         net (fo=16, routed)          0.839     2.971    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  ext_clk_detect/countInt_reg[0]/Q
                         net (fo=8, routed)           0.716     4.143    ext_clk_detect/countInt_reg[0]
    SLICE_X18Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.267 r  ext_clk_detect/countInt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.267    ext_clk_detect/p_0_in__0[0]
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.629     9.821    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     9.902 r  bufh_intclk/O
                         net (fo=16, routed)          0.780    10.682    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[0]/C
                         clock pessimism              0.289    10.971    
                         clock uncertainty           -0.125    10.846    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)        0.031    10.877    ext_clk_detect/countInt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  6.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ext_clk_detect/countInt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countInt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.268     0.609    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     0.629 r  bufh_intclk/O
                         net (fo=16, routed)          0.273     0.902    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ext_clk_detect/countInt_reg[1]/Q
                         net (fo=7, routed)           0.130     1.173    ext_clk_detect/countInt_reg[1]
    SLICE_X19Y53         LUT5 (Prop_lut5_I1_O)        0.048     1.221 r  ext_clk_detect/countInt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.221    ext_clk_detect/p_0_in__0[4]
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.289     0.659    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     0.702 r  bufh_intclk/O
                         net (fo=16, routed)          0.498     1.200    ext_clk_detect/CLK
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[4]/C
                         clock pessimism             -0.285     0.915    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.107     1.022    ext_clk_detect/countInt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clk_ext_use_buf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_clk_out_mux/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.164ns (28.331%)  route 0.415ns (71.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.268     0.609    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     0.629 r  bufh_intclk/O
                         net (fo=16, routed)          0.270     0.899    int_clk_buf
    SLICE_X20Y53         FDRE                                         r  clk_ext_use_buf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_fdre_C_Q)         0.164     1.063 f  clk_ext_use_buf_reg/Q
                         net (fo=3, routed)           0.415     1.477    clk_ext_use_buf
    BUFGCTRL_X0Y31       BUFGCTRL                                     r  adc_clk_out_mux/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.289     0.659    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     0.702 r  bufh_intclk/O
                         net (fo=16, routed)          0.676     1.378    int_clk_buf
    BUFGCTRL_X0Y31       BUFGCTRL                                     r  adc_clk_out_mux/I0
                         clock pessimism             -0.263     1.114    
    BUFGCTRL_X0Y31       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.273    adc_clk_out_mux
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ext_clk_detect/countInt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countInt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.268     0.609    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     0.629 r  bufh_intclk/O
                         net (fo=16, routed)          0.273     0.902    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ext_clk_detect/countInt_reg[1]/Q
                         net (fo=7, routed)           0.130     1.173    ext_clk_detect/countInt_reg[1]
    SLICE_X19Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.218 r  ext_clk_detect/countInt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.218    ext_clk_detect/p_0_in__0[3]
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.289     0.659    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     0.702 r  bufh_intclk/O
                         net (fo=16, routed)          0.498     1.200    ext_clk_detect/CLK
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[3]/C
                         clock pessimism             -0.285     0.915    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.091     1.006    ext_clk_detect/countInt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ext_clk_detect/countInt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countInt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.268     0.609    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     0.629 r  bufh_intclk/O
                         net (fo=16, routed)          0.273     0.902    ext_clk_detect/CLK
    SLICE_X18Y53         FDRE                                         r  ext_clk_detect/countInt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ext_clk_detect/countInt_reg[1]/Q
                         net (fo=7, routed)           0.131     1.174    ext_clk_detect/countInt_reg[1]
    SLICE_X19Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.219 r  ext_clk_detect/countInt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.219    ext_clk_detect/p_0_in__0[5]
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.289     0.659    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     0.702 r  bufh_intclk/O
                         net (fo=16, routed)          0.498     1.200    ext_clk_detect/CLK
    SLICE_X19Y53         FDRE                                         r  ext_clk_detect/countInt_reg[5]/C
                         clock pessimism             -0.285     0.915    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.092     1.007    ext_clk_detect/countInt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ext_clk_detect/countExtCDC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/clkext_use_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.316%)  route 0.163ns (46.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.268     0.609    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     0.629 r  bufh_intclk/O
                         net (fo=16, routed)          0.270     0.899    ext_clk_detect/CLK
    SLICE_X21Y54         FDRE                                         r  ext_clk_detect/countExtCDC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ext_clk_detect/countExtCDC_reg[1]/Q
                         net (fo=2, routed)           0.163     1.202    ext_clk_detect/p_0_in_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.247 r  ext_clk_detect/clkext_use_i_1/O
                         net (fo=1, routed)           0.000     1.247    ext_clk_detect/clkext_use_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/clkext_use_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.289     0.659    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     0.702 r  bufh_intclk/O
                         net (fo=16, routed)          0.497     1.199    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/clkext_use_reg/C
                         clock pessimism             -0.287     0.912    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.121     1.033    ext_clk_detect/clkext_use_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ext_clk_detect/clkext_use_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_ext_use_buf_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.042%)  route 0.139ns (45.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.268     0.609    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     0.629 r  bufh_intclk/O
                         net (fo=16, routed)          0.270     0.899    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/clkext_use_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ext_clk_detect/clkext_use_reg/Q
                         net (fo=3, routed)           0.139     1.202    clkext_use
    SLICE_X21Y54         FDRE                                         r  clk_ext_use_buf_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.289     0.659    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     0.702 r  bufh_intclk/O
                         net (fo=16, routed)          0.497     1.199    int_clk_buf
    SLICE_X21Y54         FDRE                                         r  clk_ext_use_buf_reg_lopt_replica/C
                         clock pessimism             -0.287     0.912    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)         0.070     0.982    clk_ext_use_buf_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ext_clk_detect/countInt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countRst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.448%)  route 0.120ns (32.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.268     0.609    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     0.629 r  bufh_intclk/O
                         net (fo=16, routed)          0.270     0.899    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/countInt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.148     1.047 f  ext_clk_detect/countInt_reg[7]/Q
                         net (fo=4, routed)           0.120     1.167    ext_clk_detect/countInt_reg[7]
    SLICE_X20Y54         LUT3 (Prop_lut3_I2_O)        0.101     1.268 r  ext_clk_detect/countRst_i_1/O
                         net (fo=1, routed)           0.000     1.268    ext_clk_detect/countRst_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/countRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.289     0.659    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     0.702 r  bufh_intclk/O
                         net (fo=16, routed)          0.497     1.199    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/countRst_reg/C
                         clock pessimism             -0.300     0.899    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.131     1.030    ext_clk_detect/countRst_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ext_clk_detect/countInt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/clkExtValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.246ns (67.181%)  route 0.120ns (32.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.268     0.609    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     0.629 r  bufh_intclk/O
                         net (fo=16, routed)          0.270     0.899    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/countInt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  ext_clk_detect/countInt_reg[7]/Q
                         net (fo=4, routed)           0.120     1.167    ext_clk_detect/countInt_reg[7]
    SLICE_X20Y54         LUT5 (Prop_lut5_I3_O)        0.098     1.265 r  ext_clk_detect/clkExtValid_i_1/O
                         net (fo=1, routed)           0.000     1.265    ext_clk_detect/clkExtValid_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/clkExtValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.289     0.659    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     0.702 r  bufh_intclk/O
                         net (fo=16, routed)          0.497     1.199    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/clkExtValid_reg/C
                         clock pessimism             -0.300     0.899    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.120     1.019    ext_clk_detect/clkExtValid_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ext_clk_detect/countExtCDC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExtCDC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.268     0.609    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     0.629 r  bufh_intclk/O
                         net (fo=16, routed)          0.270     0.899    ext_clk_detect/CLK
    SLICE_X21Y54         FDRE                                         r  ext_clk_detect/countExtCDC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ext_clk_detect/countExtCDC_reg[0]/Q
                         net (fo=1, routed)           0.176     1.216    ext_clk_detect/countExtCDC_reg_n_0_[0]
    SLICE_X21Y54         FDRE                                         r  ext_clk_detect/countExtCDC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.289     0.659    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     0.702 r  bufh_intclk/O
                         net (fo=16, routed)          0.497     1.199    ext_clk_detect/CLK
    SLICE_X21Y54         FDRE                                         r  ext_clk_detect/countExtCDC_reg[1]/C
                         clock pessimism             -0.300     0.899    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)         0.070     0.969    ext_clk_detect/countExtCDC_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ext_clk_detect/clkext_use_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_ext_use_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.827%)  route 0.165ns (50.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.268     0.609    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     0.629 r  bufh_intclk/O
                         net (fo=16, routed)          0.270     0.899    ext_clk_detect/CLK
    SLICE_X20Y54         FDRE                                         r  ext_clk_detect/clkext_use_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ext_clk_detect/clkext_use_reg/Q
                         net (fo=3, routed)           0.165     1.228    clkext_use
    SLICE_X20Y53         FDRE                                         r  clk_ext_use_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=1, routed)           0.289     0.659    fclk
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     0.702 r  bufh_intclk/O
                         net (fo=16, routed)          0.497     1.199    int_clk_buf
    SLICE_X20Y53         FDRE                                         r  clk_ext_use_buf_reg/C
                         clock pessimism             -0.284     0.915    
    SLICE_X20Y53         FDRE (Hold_fdre_C_D)         0.059     0.974    clk_ext_use_buf_reg
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         8.000       5.845      BUFGCTRL_X0Y31  adc_clk_out_mux/I0
Min Period        n/a     BUFH/I       n/a            2.155         8.000       5.845      BUFHCE_X0Y12    bufh_intclk/I
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y14  ps/fclk_buf[0]/I
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y21    oddr_adc_clk_n/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y22    oddr_adc_clk_p/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y53    clk_ext_use_buf_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X21Y54    clk_ext_use_buf_reg_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y54    ext_clk_detect/clkExtValid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y54    ext_clk_detect/clkext_use_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X21Y54    ext_clk_detect/countExtCDC_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y53    ext_clk_detect/countInt_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y53    ext_clk_detect/countInt_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y53    ext_clk_detect/countInt_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X19Y53    ext_clk_detect/countInt_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X19Y53    ext_clk_detect/countInt_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X19Y53    ext_clk_detect/countInt_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X20Y53    clk_ext_use_buf_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X20Y53    clk_ext_use_buf_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y54    clk_ext_use_buf_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y54    clk_ext_use_buf_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X20Y53    clk_ext_use_buf_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y54    clk_ext_use_buf_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X20Y54    ext_clk_detect/clkExtValid_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X20Y54    ext_clk_detect/clkext_use_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y54    ext_clk_detect/countExtCDC_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y54    ext_clk_detect/countExtCDC_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y53    ext_clk_detect/countInt_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y53    ext_clk_detect/countInt_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y53    ext_clk_detect/countInt_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X19Y53    ext_clk_detect/countInt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 2.354ns (48.737%)  route 2.476ns (51.263%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 7.727 - 5.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.713     3.021    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          1.057     4.497    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.328     4.825 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.321     5.146    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.331     5.477 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.688     6.166    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.290 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     6.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.691 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.805    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.139 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.409     7.548    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X3Y65          LUT3 (Prop_lut3_I0_O)        0.303     7.851 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     7.851    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X3Y65          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.535     7.727    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y65          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.267     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.032     7.943    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 2.258ns (47.412%)  route 2.505ns (52.588%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 7.727 - 5.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.713     3.021    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          1.057     4.497    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.328     4.825 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.321     5.146    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.331     5.477 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.688     6.166    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.290 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     6.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.691 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.805    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.044 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.438     7.482    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X3Y65          LUT3 (Prop_lut3_I0_O)        0.302     7.784 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     7.784    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X3Y65          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.535     7.727    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y65          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.267     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.031     7.942    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 2.240ns (47.488%)  route 2.477ns (52.512%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 7.728 - 5.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.713     3.021    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          1.057     4.497    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.328     4.825 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.321     5.146    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.331     5.477 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.688     6.166    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.290 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     6.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.691 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.025 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.410     7.435    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.303     7.738 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     7.738    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.536     7.728    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.267     7.995    
                         clock uncertainty           -0.083     7.912    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.031     7.943    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.336ns (49.677%)  route 2.366ns (50.323%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 7.728 - 5.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.713     3.021    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          1.057     4.497    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.328     4.825 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.321     5.146    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.331     5.477 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.688     6.166    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.290 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     6.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.691 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.805    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.118 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300     7.417    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.306     7.723 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     7.723    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.536     7.728    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.267     7.995    
                         clock uncertainty           -0.083     7.912    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.032     7.944    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.222ns (47.280%)  route 2.478ns (52.720%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 7.728 - 5.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.713     3.021    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          1.057     4.497    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.328     4.825 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.321     5.146    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.331     5.477 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.688     6.166    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.290 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     6.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.691 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.004 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.411     7.415    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.306     7.721 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     7.721    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.536     7.728    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.267     7.995    
                         clock uncertainty           -0.083     7.912    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.031     7.943    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.182ns (25.329%)  route 3.485ns (74.671%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 7.726 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.668     2.976    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X9Y60          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDSE (Prop_fdse_C_Q)         0.456     3.432 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.957     4.389    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.124     4.513 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.846     5.359    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.124     5.483 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=6, routed)           0.967     6.450    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[0]
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.152     6.602 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.714     7.317    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X2Y66          LUT3 (Prop_lut3_I1_O)        0.326     7.643 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.643    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X2Y66          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.534     7.726    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X2Y66          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.230     7.956    
                         clock uncertainty           -0.083     7.873    
    SLICE_X2Y66          FDRE (Setup_fdre_C_D)        0.029     7.902    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.208ns (25.743%)  route 3.485ns (74.257%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 7.726 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.668     2.976    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X9Y60          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDSE (Prop_fdse_C_Q)         0.456     3.432 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.957     4.389    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X5Y63          LUT3 (Prop_lut3_I2_O)        0.124     4.513 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.846     5.359    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.124     5.483 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=6, routed)           0.967     6.450    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[0]
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.152     6.602 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.714     7.317    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.352     7.669 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.669    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X2Y66          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.534     7.726    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X2Y66          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.230     7.956    
                         clock uncertainty           -0.083     7.873    
    SLICE_X2Y66          FDRE (Setup_fdre_C_D)        0.075     7.948    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 2.124ns (45.917%)  route 2.502ns (54.083%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 7.727 - 5.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.713     3.021    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          1.057     4.497    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.328     4.825 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.321     5.146    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.331     5.477 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.688     6.166    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.290 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     6.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.691 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.913 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.435     7.348    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X3Y65          LUT3 (Prop_lut3_I0_O)        0.299     7.647 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     7.647    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X3Y65          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.535     7.727    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y65          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.267     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.031     7.942    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[6]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.060ns (27.912%)  route 2.738ns (72.088%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.712     3.020    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y63          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=15, routed)          0.594     4.070    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.153     4.223 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.758     4.981    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.327     5.308 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[8]_INST_0/O
                         net (fo=2, routed)           0.667     5.975    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[3]
    SLICE_X13Y65         LUT3 (Prop_lut3_I2_O)        0.124     6.099 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_4/O
                         net (fo=1, routed)           0.718     6.818    ps/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[8]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[6])
                                                     -0.699     7.114    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 2.144ns (46.431%)  route 2.474ns (53.569%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 7.728 - 5.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.713     3.021    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.419     3.440 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=12, routed)          1.057     4.497    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X4Y60          LUT5 (Prop_lut5_I3_O)        0.328     4.825 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.321     5.146    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.331     5.477 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.688     6.166    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.290 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     6.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.691 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.691    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.930 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.407     7.337    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.302     7.639 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     7.639    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         1.536     7.728    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.267     7.995    
                         clock uncertainty           -0.083     7.912    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.029     7.941    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.300%)  route 0.198ns (60.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.198     1.250    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[27]
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.019     1.214    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.461%)  route 0.243ns (65.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.243     1.296    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[21]
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.016     1.211    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.580     0.921    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y57          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.128     1.049 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.162    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y57          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.849     1.219    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y57          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.934    
    SLICE_X0Y57          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.064    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.078     1.003    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.076     1.001    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.075     1.000    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.071     0.996    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.560     0.901    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X14Y58         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.107    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X14Y58         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.829     1.199    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X14Y58         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.901    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.075     0.976    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.560     0.901    ps/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X17Y57         FDRE                                         r  ps/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ps/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=6, routed)           0.085     1.127    ps/system_i/proc_sys_reset/U0/SEQ/seq_cnt[3]
    SLICE_X16Y57         LUT4 (Prop_lut4_I1_O)        0.045     1.172 r  ps/system_i/proc_sys_reset/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.172    ps/system_i/proc_sys_reset/U0/SEQ/p_3_out[0]
    SLICE_X16Y57         FDRE                                         r  ps/system_i/proc_sys_reset/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.829     1.199    ps/system_i/proc_sys_reset/U0/SEQ/slowest_sync_clk
    SLICE_X16Y57         FDRE                                         r  ps/system_i/proc_sys_reset/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.285     0.914    
    SLICE_X16Y57         FDRE (Hold_fdre_C_D)         0.121     1.035    ps/system_i/proc_sys_reset/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.087     1.153    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X4Y52          LUT3 (Prop_lut3_I2_O)        0.045     1.198 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.198    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[3]_i_1__2_n_0
    SLICE_X4Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=765, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.285     0.938    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.120     1.058    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0       ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y15  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X9Y60     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y63     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y65     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y67     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y68     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y65     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y64     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y64     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y55     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y56     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y56     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y56     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y57     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y55     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y56     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y56     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y56     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y57     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53     ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  exp_p_io1
  To Clock:  exp_p_io1

Setup :            0  Failing Endpoints,  Worst Slack        5.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 ext_clk_detect/countExt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_p_io1 rise@8.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.704ns (32.385%)  route 1.470ns (67.615%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.694ns = ( 11.694 - 8.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.623     3.080    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.132     3.212 r  i_clk_ext/O
                         net (fo=12, routed)          0.835     4.047    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.456     4.503 r  ext_clk_detect/countExt_reg[3]/Q
                         net (fo=4, routed)           0.885     5.388    ext_clk_detect/countExt_reg_n_0_[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.512 r  ext_clk_detect/countExt[7]_i_2/O
                         net (fo=2, routed)           0.585     6.097    ext_clk_detect/countExt[7]_i_2_n_0
    SLICE_X22Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.221 r  ext_clk_detect/countExt[6]_i_1/O
                         net (fo=1, routed)           0.000     6.221    ext_clk_detect/p_0_in[6]
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     8.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.451    10.838    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.081    10.919 r  i_clk_ext/O
                         net (fo=12, routed)          0.775    11.694    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[6]/C
                         clock pessimism              0.327    12.021    
                         clock uncertainty           -0.035    11.986    
    SLICE_X22Y53         FDRE (Setup_fdre_C_D)        0.029    12.015    ext_clk_detect/countExt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.015    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 ext_clk_detect/countExt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_p_io1 rise@8.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.730ns (33.184%)  route 1.470ns (66.816%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.694ns = ( 11.694 - 8.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.623     3.080    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.132     3.212 r  i_clk_ext/O
                         net (fo=12, routed)          0.835     4.047    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.456     4.503 r  ext_clk_detect/countExt_reg[3]/Q
                         net (fo=4, routed)           0.885     5.388    ext_clk_detect/countExt_reg_n_0_[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.512 r  ext_clk_detect/countExt[7]_i_2/O
                         net (fo=2, routed)           0.585     6.097    ext_clk_detect/countExt[7]_i_2_n_0
    SLICE_X22Y53         LUT3 (Prop_lut3_I0_O)        0.150     6.247 r  ext_clk_detect/countExt[7]_i_1/O
                         net (fo=1, routed)           0.000     6.247    ext_clk_detect/p_0_in[7]
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     8.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.451    10.838    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.081    10.919 r  i_clk_ext/O
                         net (fo=12, routed)          0.775    11.694    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[7]/C
                         clock pessimism              0.327    12.021    
                         clock uncertainty           -0.035    11.986    
    SLICE_X22Y53         FDRE (Setup_fdre_C_D)        0.075    12.061    ext_clk_detect/countExt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 ext_clk_detect/countExt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_p_io1 rise@8.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.629%)  route 0.889ns (54.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 11.695 - 8.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.623     3.080    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.132     3.212 r  i_clk_ext/O
                         net (fo=12, routed)          0.835     4.047    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     4.466 r  ext_clk_detect/countExt_reg[2]/Q
                         net (fo=5, routed)           0.889     5.355    ext_clk_detect/countExt_reg_n_0_[2]
    SLICE_X22Y52         LUT3 (Prop_lut3_I2_O)        0.327     5.682 r  ext_clk_detect/countExt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.682    ext_clk_detect/p_0_in[2]
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     8.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.451    10.838    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.081    10.919 r  i_clk_ext/O
                         net (fo=12, routed)          0.776    11.695    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[2]/C
                         clock pessimism              0.352    12.047    
                         clock uncertainty           -0.035    12.012    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)        0.075    12.087    ext_clk_detect/countExt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 ext_clk_detect/countExt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_p_io1 rise@8.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.580ns (39.632%)  route 0.883ns (60.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 11.695 - 8.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.623     3.080    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.132     3.212 r  i_clk_ext/O
                         net (fo=12, routed)          0.835     4.047    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.456     4.503 r  ext_clk_detect/countExt_reg[3]/Q
                         net (fo=4, routed)           0.883     5.387    ext_clk_detect/countExt_reg_n_0_[3]
    SLICE_X22Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.511 r  ext_clk_detect/countExt[5]_i_1/O
                         net (fo=1, routed)           0.000     5.511    ext_clk_detect/p_0_in[5]
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     8.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.451    10.838    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.081    10.919 r  i_clk_ext/O
                         net (fo=12, routed)          0.776    11.695    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[5]/C
                         clock pessimism              0.352    12.047    
                         clock uncertainty           -0.035    12.012    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)        0.031    12.043    ext_clk_detect/countExt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 ext_clk_detect/countRstCDC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_p_io1 rise@8.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.456ns (47.316%)  route 0.508ns (52.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 11.695 - 8.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.623     3.080    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.132     3.212 r  i_clk_ext/O
                         net (fo=12, routed)          0.834     4.046    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     4.502 r  ext_clk_detect/countRstCDC_reg[1]/Q
                         net (fo=8, routed)           0.508     5.010    ext_clk_detect/clear
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     8.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.451    10.838    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.081    10.919 r  i_clk_ext/O
                         net (fo=12, routed)          0.776    11.695    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[1]/C
                         clock pessimism              0.327    12.022    
                         clock uncertainty           -0.035    11.987    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.429    11.558    ext_clk_detect/countExt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 ext_clk_detect/countRstCDC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_p_io1 rise@8.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.456ns (47.316%)  route 0.508ns (52.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 11.695 - 8.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.623     3.080    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.132     3.212 r  i_clk_ext/O
                         net (fo=12, routed)          0.834     4.046    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     4.502 r  ext_clk_detect/countRstCDC_reg[1]/Q
                         net (fo=8, routed)           0.508     5.010    ext_clk_detect/clear
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     8.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.451    10.838    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.081    10.919 r  i_clk_ext/O
                         net (fo=12, routed)          0.776    11.695    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[2]/C
                         clock pessimism              0.327    12.022    
                         clock uncertainty           -0.035    11.987    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.429    11.558    ext_clk_detect/countExt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 ext_clk_detect/countRstCDC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_p_io1 rise@8.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.456ns (47.316%)  route 0.508ns (52.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 11.695 - 8.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.623     3.080    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.132     3.212 r  i_clk_ext/O
                         net (fo=12, routed)          0.834     4.046    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     4.502 r  ext_clk_detect/countRstCDC_reg[1]/Q
                         net (fo=8, routed)           0.508     5.010    ext_clk_detect/clear
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     8.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.451    10.838    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.081    10.919 r  i_clk_ext/O
                         net (fo=12, routed)          0.776    11.695    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[3]/C
                         clock pessimism              0.327    12.022    
                         clock uncertainty           -0.035    11.987    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.429    11.558    ext_clk_detect/countExt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 ext_clk_detect/countRstCDC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_p_io1 rise@8.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.456ns (47.316%)  route 0.508ns (52.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 11.695 - 8.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.623     3.080    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.132     3.212 r  i_clk_ext/O
                         net (fo=12, routed)          0.834     4.046    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     4.502 r  ext_clk_detect/countRstCDC_reg[1]/Q
                         net (fo=8, routed)           0.508     5.010    ext_clk_detect/clear
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     8.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.451    10.838    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.081    10.919 r  i_clk_ext/O
                         net (fo=12, routed)          0.776    11.695    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[4]/C
                         clock pessimism              0.327    12.022    
                         clock uncertainty           -0.035    11.987    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.429    11.558    ext_clk_detect/countExt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 ext_clk_detect/countRstCDC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_p_io1 rise@8.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.456ns (47.316%)  route 0.508ns (52.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 11.695 - 8.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.623     3.080    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.132     3.212 r  i_clk_ext/O
                         net (fo=12, routed)          0.834     4.046    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.456     4.502 r  ext_clk_detect/countRstCDC_reg[1]/Q
                         net (fo=8, routed)           0.508     5.010    ext_clk_detect/clear
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     8.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.451    10.838    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.081    10.919 r  i_clk_ext/O
                         net (fo=12, routed)          0.776    11.695    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[5]/C
                         clock pessimism              0.327    12.022    
                         clock uncertainty           -0.035    11.987    
    SLICE_X22Y52         FDRE (Setup_fdre_C_R)       -0.429    11.558    ext_clk_detect/countExt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 ext_clk_detect/countExt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_p_io1 rise@8.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.743ns (51.342%)  route 0.704ns (48.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 11.695 - 8.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.623     3.080    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.132     3.212 r  i_clk_ext/O
                         net (fo=12, routed)          0.835     4.047    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.419     4.466 r  ext_clk_detect/countExt_reg[4]/Q
                         net (fo=3, routed)           0.704     5.170    ext_clk_detect/countExt_reg_n_0_[4]
    SLICE_X22Y52         LUT5 (Prop_lut5_I4_O)        0.324     5.494 r  ext_clk_detect/countExt[4]_i_1/O
                         net (fo=1, routed)           0.000     5.494    ext_clk_detect/p_0_in[4]
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     8.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           1.451    10.838    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.081    10.919 r  i_clk_ext/O
                         net (fo=12, routed)          0.776    11.695    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[4]/C
                         clock pessimism              0.352    12.047    
                         clock uncertainty           -0.035    12.012    
    SLICE_X22Y52         FDRE (Setup_fdre_C_D)        0.075    12.087    ext_clk_detect/countExt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  6.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ext_clk_detect/countExt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_p_io1 rise@0.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.958%)  route 0.152ns (45.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.732    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.020     0.752 r  i_clk_ext/O
                         net (fo=12, routed)          0.270     1.022    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.163 r  ext_clk_detect/countExt_reg[0]/Q
                         net (fo=7, routed)           0.152     1.316    ext_clk_detect/countExt_reg_n_0_[0]
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.361 r  ext_clk_detect/countExt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.361    ext_clk_detect/p_0_in[5]
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.974    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.043     1.017 r  i_clk_ext/O
                         net (fo=12, routed)          0.496     1.513    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[5]/C
                         clock pessimism             -0.473     1.039    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.092     1.131    ext_clk_detect/countExt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ext_clk_detect/countExt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_p_io1 rise@0.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.732    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.020     0.752 r  i_clk_ext/O
                         net (fo=12, routed)          0.270     1.022    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.163 r  ext_clk_detect/countExt_reg[6]/Q
                         net (fo=2, routed)           0.173     1.336    ext_clk_detect/countExt_reg_n_0_[6]
    SLICE_X22Y53         LUT3 (Prop_lut3_I1_O)        0.042     1.378 r  ext_clk_detect/countExt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.378    ext_clk_detect/p_0_in[7]
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.974    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.043     1.017 r  i_clk_ext/O
                         net (fo=12, routed)          0.495     1.512    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[7]/C
                         clock pessimism             -0.489     1.022    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.107     1.129    ext_clk_detect/countExt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ext_clk_detect/countRstCDC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countRstCDC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_p_io1 rise@0.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.732    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.020     0.752 r  i_clk_ext/O
                         net (fo=12, routed)          0.270     1.022    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.163 r  ext_clk_detect/countRstCDC_reg[0]/Q
                         net (fo=1, routed)           0.174     1.337    ext_clk_detect/countRstCDC_reg_n_0_[0]
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.974    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.043     1.017 r  i_clk_ext/O
                         net (fo=12, routed)          0.495     1.512    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[1]/C
                         clock pessimism             -0.489     1.022    
    SLICE_X22Y54         FDRE (Hold_fdre_C_D)         0.066     1.088    ext_clk_detect/countRstCDC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ext_clk_detect/countExt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_p_io1 rise@0.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.732    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.020     0.752 r  i_clk_ext/O
                         net (fo=12, routed)          0.271     1.023    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.164 r  ext_clk_detect/countExt_reg[1]/Q
                         net (fo=6, routed)           0.185     1.349    ext_clk_detect/countExt_reg_n_0_[1]
    SLICE_X22Y52         LUT5 (Prop_lut5_I2_O)        0.043     1.392 r  ext_clk_detect/countExt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.392    ext_clk_detect/p_0_in[4]
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.974    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.043     1.017 r  i_clk_ext/O
                         net (fo=12, routed)          0.496     1.513    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[4]/C
                         clock pessimism             -0.489     1.023    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.107     1.130    ext_clk_detect/countExt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ext_clk_detect/countExt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_p_io1 rise@0.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.732    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.020     0.752 r  i_clk_ext/O
                         net (fo=12, routed)          0.270     1.022    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.163 r  ext_clk_detect/countExt_reg[6]/Q
                         net (fo=2, routed)           0.173     1.336    ext_clk_detect/countExt_reg_n_0_[6]
    SLICE_X22Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.381 r  ext_clk_detect/countExt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.381    ext_clk_detect/p_0_in[6]
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.974    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.043     1.017 r  i_clk_ext/O
                         net (fo=12, routed)          0.495     1.512    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[6]/C
                         clock pessimism             -0.489     1.022    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.091     1.113    ext_clk_detect/countExt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ext_clk_detect/countExt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_p_io1 rise@0.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.732    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.020     0.752 r  i_clk_ext/O
                         net (fo=12, routed)          0.271     1.023    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.164 r  ext_clk_detect/countExt_reg[1]/Q
                         net (fo=6, routed)           0.196     1.360    ext_clk_detect/countExt_reg_n_0_[1]
    SLICE_X22Y52         LUT3 (Prop_lut3_I1_O)        0.042     1.402 r  ext_clk_detect/countExt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.402    ext_clk_detect/p_0_in[2]
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.974    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.043     1.017 r  i_clk_ext/O
                         net (fo=12, routed)          0.496     1.513    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[2]/C
                         clock pessimism             -0.489     1.023    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.107     1.130    ext_clk_detect/countExt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ext_clk_detect/countRstCDC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_p_io1 rise@0.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.732    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.020     0.752 r  i_clk_ext/O
                         net (fo=12, routed)          0.270     1.022    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.163 r  ext_clk_detect/countRstCDC_reg[1]/Q
                         net (fo=8, routed)           0.135     1.298    ext_clk_detect/clear
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.974    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.043     1.017 r  i_clk_ext/O
                         net (fo=12, routed)          0.495     1.512    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[0]/C
                         clock pessimism             -0.473     1.038    
    SLICE_X22Y53         FDRE (Hold_fdre_C_R)        -0.018     1.020    ext_clk_detect/countExt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ext_clk_detect/countRstCDC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_p_io1 rise@0.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.732    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.020     0.752 r  i_clk_ext/O
                         net (fo=12, routed)          0.270     1.022    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.163 r  ext_clk_detect/countRstCDC_reg[1]/Q
                         net (fo=8, routed)           0.135     1.298    ext_clk_detect/clear
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.974    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.043     1.017 r  i_clk_ext/O
                         net (fo=12, routed)          0.495     1.512    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[6]/C
                         clock pessimism             -0.473     1.038    
    SLICE_X22Y53         FDRE (Hold_fdre_C_R)        -0.018     1.020    ext_clk_detect/countExt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ext_clk_detect/countRstCDC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_p_io1 rise@0.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.732    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.020     0.752 r  i_clk_ext/O
                         net (fo=12, routed)          0.270     1.022    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y54         FDRE                                         r  ext_clk_detect/countRstCDC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.163 r  ext_clk_detect/countRstCDC_reg[1]/Q
                         net (fo=8, routed)           0.135     1.298    ext_clk_detect/clear
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.974    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.043     1.017 r  i_clk_ext/O
                         net (fo=12, routed)          0.495     1.512    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y53         FDRE                                         r  ext_clk_detect/countExt_reg[7]/C
                         clock pessimism             -0.473     1.038    
    SLICE_X22Y53         FDRE (Hold_fdre_C_R)        -0.018     1.020    ext_clk_detect/countExt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ext_clk_detect/countExt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ext_clk_detect/countExt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by exp_p_io1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_p_io1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_p_io1 rise@0.000ns - exp_p_io1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.507     0.732    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.020     0.752 r  i_clk_ext/O
                         net (fo=12, routed)          0.271     1.023    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.164 r  ext_clk_detect/countExt_reg[1]/Q
                         net (fo=6, routed)           0.185     1.349    ext_clk_detect/countExt_reg_n_0_[1]
    SLICE_X22Y52         LUT4 (Prop_lut4_I0_O)        0.045     1.394 r  ext_clk_detect/countExt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.394    ext_clk_detect/p_0_in[3]
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_p_io1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  exp_p_io1 (IN)
                         net (fo=0)                   0.000     0.000    exp_p_io1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  exp_p_io1_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.974    exp_p_io1_IBUF
    BUFHCE_X1Y16         BUFH (Prop_bufh_I_O)         0.043     1.017 r  i_clk_ext/O
                         net (fo=12, routed)          0.496     1.513    ext_clk_detect/countRstCDC_reg[0]_0
    SLICE_X22Y52         FDRE                                         r  ext_clk_detect/countExt_reg[3]/C
                         clock pessimism             -0.489     1.023    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.092     1.115    ext_clk_detect/countExt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         exp_p_io1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { exp_p_io1 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         8.000       5.845      BUFGCTRL_X0Y31  adc_clk_out_mux/I1
Min Period        n/a     BUFH/I       n/a            2.155         8.000       5.845      BUFHCE_X1Y16    i_clk_ext/I
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y21    oddr_adc_clk_n/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y22    oddr_adc_clk_p/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y76    oddr_clk_src_out/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y53    ext_clk_detect/countExt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y52    ext_clk_detect/countExt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y52    ext_clk_detect/countExt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y52    ext_clk_detect/countExt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y52    ext_clk_detect/countExt_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y53    ext_clk_detect/countExt_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y53    ext_clk_detect/countExt_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y53    ext_clk_detect/countExt_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y53    ext_clk_detect/countExt_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y54    ext_clk_detect/countRstCDC_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y54    ext_clk_detect/countRstCDC_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y53    ext_clk_detect/countExt_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y52    ext_clk_detect/countExt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_red_pitaya_pll_mod
  To Clock:  clk_dac_1x_red_pitaya_pll_mod

Setup :            0  Failing Endpoints,  Worst Slack        1.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 2.206ns (39.765%)  route 3.342ns (60.235%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.346ns = ( 5.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.672    -2.717    i_seqpid_ch[1]/i_pidlim/clk_adc
    SLICE_X16Y39         FDRE                                         r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.478    -2.239 r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/Q
                         net (fo=4, routed)           1.119    -1.120    i_seqpid_ch[1]/i_pidlim/pid_max_reg[3]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.296    -0.824 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.824    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.274 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.274    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.160 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.160    i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.111 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__1/CO[0]
                         net (fo=28, routed)          0.930     1.041    i_seqpid_ch[1]/i_pidlim/pid_out1
    SLICE_X12Y41         LUT5 (Prop_lut5_I1_O)        0.373     1.414 f  i_seqpid_ch[1]/i_pidlim/pid_offs0_carry_i_1/O
                         net (fo=2, routed)           1.293     2.707    i_seqpid_ch[1]/i_seqgen/pid_out[3]
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     2.831 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.831    i_seqpid_ch_n_20_[1]
    SLICE_X29Y41         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.498     5.654    dac_clk_1x
    SLICE_X29Y41         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism             -0.714     4.940    
                         clock uncertainty           -0.189     4.750    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.031     4.781    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 2.206ns (40.763%)  route 3.206ns (59.237%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.346ns = ( 5.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.672    -2.717    i_seqpid_ch[1]/i_pidlim/clk_adc
    SLICE_X16Y39         FDRE                                         r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.478    -2.239 r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/Q
                         net (fo=4, routed)           1.119    -1.120    i_seqpid_ch[1]/i_pidlim/pid_max_reg[3]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.296    -0.824 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.824    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.274 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.274    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.160 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.160    i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.111 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__1/CO[0]
                         net (fo=28, routed)          0.941     1.052    i_seqpid_ch[1]/i_pidlim/pid_out1
    SLICE_X12Y41         LUT5 (Prop_lut5_I1_O)        0.373     1.425 f  i_seqpid_ch[1]/i_pidlim/pid_offs0_carry_i_4/O
                         net (fo=2, routed)           1.146     2.571    i_seqpid_ch[1]/i_seqgen/pid_out[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     2.695 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[0]_i_1/O
                         net (fo=1, routed)           0.000     2.695    i_seqpid_ch_n_23_[1]
    SLICE_X28Y41         FDRE                                         r  dac_dat_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.498     5.654    dac_clk_1x
    SLICE_X28Y41         FDRE                                         r  dac_dat_b_reg[0]/C
                         clock pessimism             -0.714     4.940    
                         clock uncertainty           -0.189     4.750    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.077     4.827    dac_dat_b_reg[0]
  -------------------------------------------------------------------
                         required time                          4.827    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.206ns (41.273%)  route 3.139ns (58.727%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.346ns = ( 5.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.672    -2.717    i_seqpid_ch[1]/i_pidlim/clk_adc
    SLICE_X16Y39         FDRE                                         r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.478    -2.239 r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/Q
                         net (fo=4, routed)           1.119    -1.120    i_seqpid_ch[1]/i_pidlim/pid_max_reg[3]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.296    -0.824 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.824    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.274 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.274    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.160 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.160    i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.111 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__1/CO[0]
                         net (fo=28, routed)          1.089     1.199    i_seqpid_ch[1]/i_pidlim/pid_out1
    SLICE_X18Y42         LUT5 (Prop_lut5_I1_O)        0.373     1.572 f  i_seqpid_ch[1]/i_pidlim/pid_offs0_carry__1_i_1/O
                         net (fo=2, routed)           0.932     2.504    i_seqpid_ch[1]/i_seqgen/pid_out[11]
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.628    i_seqpid_ch_n_12_[1]
    SLICE_X29Y42         FDRE                                         r  dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.498     5.654    dac_clk_1x
    SLICE_X29Y42         FDRE                                         r  dac_dat_b_reg[11]/C
                         clock pessimism             -0.714     4.940    
                         clock uncertainty           -0.189     4.750    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)        0.031     4.781    dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 i_seqpid_ch[0]/i_pidlim/pid_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.994ns (37.101%)  route 3.380ns (62.899%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.280ns = ( 5.720 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.660    -2.729    i_seqpid_ch[0]/i_pidlim/clk_adc
    SLICE_X35Y21         FDRE                                         r  i_seqpid_ch[0]/i_pidlim/pid_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456    -2.273 r  i_seqpid_ch[0]/i_pidlim/pid_sum_reg[3]/Q
                         net (fo=6, routed)           1.286    -0.987    i_seqpid_ch[0]/i_pidlim/pid_sum_reg_n_0_[3]
    SLICE_X37Y26         LUT4 (Prop_lut4_I1_O)        0.124    -0.863 r  i_seqpid_ch[0]/i_pidlim/pid_out1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    -0.863    i_seqpid_ch[0]/i_pidlim/pid_out1_carry_i_8__0_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.331 r  i_seqpid_ch[0]/i_pidlim/pid_out1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.331    i_seqpid_ch[0]/i_pidlim/pid_out1_carry_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.217 r  i_seqpid_ch[0]/i_pidlim/pid_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.217    i_seqpid_ch[0]/i_pidlim/pid_out1_carry__0_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.054 r  i_seqpid_ch[0]/i_pidlim/pid_out1_carry__1/CO[0]
                         net (fo=28, routed)          1.035     1.089    i_seqpid_ch[0]/i_pidlim/pid_out1
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.373     1.462 f  i_seqpid_ch[0]/i_pidlim/pid_offs0_carry_i_1__0/O
                         net (fo=2, routed)           1.060     2.522    i_seqpid_ch[0]/i_seqgen/pid_out[3]
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     2.646 r  i_seqpid_ch[0]/i_seqgen/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.646    i_seqpid_ch_n_21_[0]
    SLICE_X36Y30         FDRE                                         r  dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.564     5.720    dac_clk_1x
    SLICE_X36Y30         FDRE                                         r  dac_dat_a_reg[3]/C
                         clock pessimism             -0.714     5.006    
                         clock uncertainty           -0.189     4.816    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)        0.029     4.845    dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                          4.845    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 i_seqpid_ch[0]/i_pidlim/pid_min_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.994ns (37.678%)  route 3.298ns (62.322%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.276ns = ( 5.724 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.655ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.734    -2.655    i_seqpid_ch[0]/i_pidlim/clk_adc
    SLICE_X41Y25         FDRE                                         r  i_seqpid_ch[0]/i_pidlim/pid_min_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456    -2.199 r  i_seqpid_ch[0]/i_pidlim/pid_min_reg_reg[1]/Q
                         net (fo=4, routed)           1.330    -0.868    i_seqpid_ch[0]/i_pidlim/pid_min_reg[1]
    SLICE_X37Y23         LUT4 (Prop_lut4_I0_O)        0.124    -0.744 r  i_seqpid_ch[0]/i_pidlim/pid_out2_carry_i_8__0/O
                         net (fo=1, routed)           0.000    -0.744    i_seqpid_ch[0]/i_pidlim/pid_out2_carry_i_8__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.212 r  i_seqpid_ch[0]/i_pidlim/pid_out2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.212    i_seqpid_ch[0]/i_pidlim/pid_out2_carry_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.098 r  i_seqpid_ch[0]/i_pidlim/pid_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    -0.089    i_seqpid_ch[0]/i_pidlim/pid_out2_carry__0_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.182 r  i_seqpid_ch[0]/i_pidlim/pid_out2_carry__1/CO[0]
                         net (fo=28, routed)          0.979     1.160    i_seqpid_ch[0]/i_pidlim/pid_out2
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.373     1.533 r  i_seqpid_ch[0]/i_pidlim/dac_dat_a[13]_i_2/O
                         net (fo=1, routed)           0.980     2.513    i_seqpid_ch[0]/i_seqgen/dac_dat_a_reg[13]_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.637 r  i_seqpid_ch[0]/i_seqgen/dac_dat_a[13]_i_1/O
                         net (fo=1, routed)           0.000     2.637    i_seqpid_ch_n_11_[0]
    SLICE_X41Y32         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.568     5.724    dac_clk_1x
    SLICE_X41Y32         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism             -0.714     5.010    
                         clock uncertainty           -0.189     4.820    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.031     4.851    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                          4.851    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 2.206ns (41.917%)  route 3.057ns (58.083%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.346ns = ( 5.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.672    -2.717    i_seqpid_ch[1]/i_pidlim/clk_adc
    SLICE_X16Y39         FDRE                                         r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.478    -2.239 r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/Q
                         net (fo=4, routed)           1.119    -1.120    i_seqpid_ch[1]/i_pidlim/pid_max_reg[3]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.296    -0.824 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.824    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.274 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.274    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.160 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.160    i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.111 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__1/CO[0]
                         net (fo=28, routed)          0.988     1.099    i_seqpid_ch[1]/i_pidlim/pid_out1
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.373     1.472 f  i_seqpid_ch[1]/i_pidlim/pid_offs0_carry_i_2/O
                         net (fo=2, routed)           0.950     2.422    i_seqpid_ch[1]/i_seqgen/pid_out[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     2.546 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.546    i_seqpid_ch_n_21_[1]
    SLICE_X29Y41         FDRE                                         r  dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.498     5.654    dac_clk_1x
    SLICE_X29Y41         FDRE                                         r  dac_dat_b_reg[2]/C
                         clock pessimism             -0.714     4.940    
                         clock uncertainty           -0.189     4.750    
    SLICE_X29Y41         FDRE (Setup_fdre_C_D)        0.029     4.779    dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 2.206ns (41.769%)  route 3.075ns (58.231%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.346ns = ( 5.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.672    -2.717    i_seqpid_ch[1]/i_pidlim/clk_adc
    SLICE_X16Y39         FDRE                                         r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.478    -2.239 r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/Q
                         net (fo=4, routed)           1.119    -1.120    i_seqpid_ch[1]/i_pidlim/pid_max_reg[3]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.296    -0.824 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.824    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.274 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.274    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.160 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.160    i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.111 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__1/CO[0]
                         net (fo=28, routed)          0.874     0.985    i_seqpid_ch[1]/i_pidlim/pid_out1
    SLICE_X18Y42         LUT5 (Prop_lut5_I1_O)        0.373     1.358 f  i_seqpid_ch[1]/i_pidlim/pid_offs0_carry__0_i_3/O
                         net (fo=2, routed)           1.083     2.440    i_seqpid_ch[1]/i_seqgen/pid_out[5]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.124     2.564 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.000     2.564    i_seqpid_ch_n_18_[1]
    SLICE_X28Y41         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.498     5.654    dac_clk_1x
    SLICE_X28Y41         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism             -0.714     4.940    
                         clock uncertainty           -0.189     4.750    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)        0.079     4.829    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                          4.829    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 2.206ns (42.582%)  route 2.975ns (57.418%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.346ns = ( 5.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.672    -2.717    i_seqpid_ch[1]/i_pidlim/clk_adc
    SLICE_X16Y39         FDRE                                         r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.478    -2.239 r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/Q
                         net (fo=4, routed)           1.119    -1.120    i_seqpid_ch[1]/i_pidlim/pid_max_reg[3]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.296    -0.824 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.824    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.274 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.274    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.160 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.160    i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.111 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__1/CO[0]
                         net (fo=28, routed)          0.818     0.929    i_seqpid_ch[1]/i_pidlim/pid_out1
    SLICE_X19Y41         LUT5 (Prop_lut5_I1_O)        0.373     1.302 f  i_seqpid_ch[1]/i_pidlim/pid_offs0_carry__0_i_4/O
                         net (fo=2, routed)           1.037     2.340    i_seqpid_ch[1]/i_seqgen/pid_out[4]
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.464 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.464    i_seqpid_ch_n_19_[1]
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.498     5.654    dac_clk_1x
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[4]/C
                         clock pessimism             -0.714     4.940    
                         clock uncertainty           -0.189     4.750    
    SLICE_X27Y42         FDRE (Setup_fdre_C_D)        0.029     4.779    dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 2.206ns (42.302%)  route 3.009ns (57.698%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.345ns = ( 5.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.672    -2.717    i_seqpid_ch[1]/i_pidlim/clk_adc
    SLICE_X16Y39         FDRE                                         r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.478    -2.239 r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/Q
                         net (fo=4, routed)           1.119    -1.120    i_seqpid_ch[1]/i_pidlim/pid_max_reg[3]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.296    -0.824 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.824    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.274 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.274    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.160 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.160    i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.111 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__1/CO[0]
                         net (fo=28, routed)          0.749     0.860    i_seqpid_ch[1]/i_pidlim/pid_out1
    SLICE_X15Y43         LUT5 (Prop_lut5_I1_O)        0.373     1.233 f  i_seqpid_ch[1]/i_pidlim/pid_offs0_carry__2_i_2/O
                         net (fo=2, routed)           1.141     2.374    i_seqpid_ch[1]/i_seqgen/pid_out[12]
    SLICE_X28Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.498 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[12]_i_1/O
                         net (fo=1, routed)           0.000     2.498    i_seqpid_ch_n_11_[1]
    SLICE_X28Y43         FDRE                                         r  dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.499     5.655    dac_clk_1x
    SLICE_X28Y43         FDRE                                         r  dac_dat_b_reg[12]/C
                         clock pessimism             -0.714     4.941    
                         clock uncertainty           -0.189     4.751    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.077     4.828    dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                          4.828    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.206ns (42.827%)  route 2.945ns (57.173%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.346ns = ( 5.654 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.717ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.672    -2.717    i_seqpid_ch[1]/i_pidlim/clk_adc
    SLICE_X16Y39         FDRE                                         r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.478    -2.239 r  i_seqpid_ch[1]/i_pidlim/pid_max_reg_reg[3]/Q
                         net (fo=4, routed)           1.119    -1.120    i_seqpid_ch[1]/i_pidlim/pid_max_reg[3]
    SLICE_X14Y41         LUT4 (Prop_lut4_I0_O)        0.296    -0.824 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.824    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.274 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.274    i_seqpid_ch[1]/i_pidlim/pid_out1_carry_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.160 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.160    i_seqpid_ch[1]/i_pidlim/pid_out1_carry__0_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.111 r  i_seqpid_ch[1]/i_pidlim/pid_out1_carry__1/CO[0]
                         net (fo=28, routed)          0.822     0.933    i_seqpid_ch[1]/i_pidlim/pid_out1
    SLICE_X18Y42         LUT5 (Prop_lut5_I1_O)        0.373     1.306 f  i_seqpid_ch[1]/i_pidlim/pid_offs0_carry__1_i_4/O
                         net (fo=2, routed)           1.005     2.310    i_seqpid_ch[1]/i_seqgen/pid_out[8]
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.434 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.434    i_seqpid_ch_n_15_[1]
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.498     5.654    dac_clk_1x
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[8]/C
                         clock pessimism             -0.714     4.940    
                         clock uncertainty           -0.189     4.750    
    SLICE_X27Y42         FDRE (Setup_fdre_C_D)        0.031     4.781    dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  2.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_pidlim/pid_min_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.231ns (32.961%)  route 0.470ns (67.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.563    -0.307    i_seqpid_ch[1]/i_pidlim/clk_adc
    SLICE_X19Y43         FDRE                                         r  i_seqpid_ch[1]/i_pidlim/pid_min_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.166 r  i_seqpid_ch[1]/i_pidlim/pid_min_reg_reg[13]/Q
                         net (fo=8, routed)           0.149    -0.017    i_seqpid_ch[1]/i_pidlim/pid_min_reg[13]
    SLICE_X18Y43         LUT5 (Prop_lut5_I0_O)        0.045     0.028 r  i_seqpid_ch[1]/i_pidlim/dac_dat_b[13]_i_2/O
                         net (fo=1, routed)           0.321     0.348    i_seqpid_ch[1]/i_seqgen/dac_dat_b_reg[13]_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.393 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[13]_i_1/O
                         net (fo=1, routed)           0.000     0.393    i_seqpid_ch_n_10_[1]
    SLICE_X28Y43         FDRE                                         r  dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.831    -0.228    dac_clk_1x
    SLICE_X28Y43         FDRE                                         r  dac_dat_b_reg[13]/C
                         clock pessimism              0.239     0.011    
                         clock uncertainty            0.189     0.201    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.121     0.322    dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/scaled_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.938%)  route 0.560ns (75.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.562    -0.308    i_seqpid_ch[1]/i_scaler/clk_adc
    SLICE_X26Y41         FDRE                                         r  i_seqpid_ch[1]/i_scaler/scaled_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.167 f  i_seqpid_ch[1]/i_scaler/scaled_out_reg[6]/Q
                         net (fo=1, routed)           0.560     0.393    i_seqpid_ch[1]/i_seqgen/dac_dat_b_reg[13][6]
    SLICE_X28Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     0.438    i_seqpid_ch_n_17_[1]
    SLICE_X28Y41         FDRE                                         r  dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.830    -0.229    dac_clk_1x
    SLICE_X28Y41         FDRE                                         r  dac_dat_b_reg[6]/C
                         clock pessimism              0.239     0.010    
                         clock uncertainty            0.189     0.200    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.121     0.321    dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/scaled_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.635%)  route 0.540ns (74.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.562    -0.308    i_seqpid_ch[1]/i_scaler/clk_adc
    SLICE_X26Y42         FDRE                                         r  i_seqpid_ch[1]/i_scaler/scaled_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 f  i_seqpid_ch[1]/i_scaler/scaled_out_reg[11]/Q
                         net (fo=1, routed)           0.540     0.372    i_seqpid_ch[1]/i_seqgen/dac_dat_b_reg[13][11]
    SLICE_X29Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.417 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     0.417    i_seqpid_ch_n_12_[1]
    SLICE_X29Y42         FDRE                                         r  dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.830    -0.229    dac_clk_1x
    SLICE_X29Y42         FDRE                                         r  dac_dat_b_reg[11]/C
                         clock pessimism              0.239     0.010    
                         clock uncertainty            0.189     0.200    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.092     0.292    dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_seqpid_ch[0]/i_scaler/scaled_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.209ns (27.602%)  route 0.548ns (72.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.554    -0.316    i_seqpid_ch[0]/i_scaler/clk_adc
    SLICE_X34Y29         FDRE                                         r  i_seqpid_ch[0]/i_scaler/scaled_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.152 f  i_seqpid_ch[0]/i_scaler/scaled_out_reg[2]/Q
                         net (fo=1, routed)           0.548     0.396    i_seqpid_ch[0]/i_seqgen/dac_dat_a_reg[13][2]
    SLICE_X40Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.441 r  i_seqpid_ch[0]/i_seqgen/dac_dat_a[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    i_seqpid_ch_n_22_[0]
    SLICE_X40Y30         FDRE                                         r  dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    SLICE_X40Y30         FDRE                                         r  dac_dat_a_reg[2]/C
                         clock pessimism              0.239     0.031    
                         clock uncertainty            0.189     0.221    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.092     0.313    dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/scaled_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.345%)  route 0.548ns (74.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.562    -0.308    i_seqpid_ch[1]/i_scaler/clk_adc
    SLICE_X26Y41         FDRE                                         r  i_seqpid_ch[1]/i_scaler/scaled_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.167 f  i_seqpid_ch[1]/i_scaler/scaled_out_reg[7]/Q
                         net (fo=1, routed)           0.548     0.381    i_seqpid_ch[1]/i_seqgen/dac_dat_b_reg[13][7]
    SLICE_X27Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.426 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     0.426    i_seqpid_ch_n_16_[1]
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.830    -0.229    dac_clk_1x
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[7]/C
                         clock pessimism              0.239     0.010    
                         clock uncertainty            0.189     0.200    
    SLICE_X27Y42         FDRE (Hold_fdre_C_D)         0.092     0.292    dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_seqpid_ch[0]/i_pidlim/pid_min_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.254ns (33.994%)  route 0.493ns (66.006%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.580    -0.290    i_seqpid_ch[0]/i_pidlim/clk_adc
    SLICE_X42Y26         FDRE                                         r  i_seqpid_ch[0]/i_pidlim/pid_min_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.126 f  i_seqpid_ch[0]/i_pidlim/pid_min_reg_reg[6]/Q
                         net (fo=4, routed)           0.192     0.066    i_seqpid_ch[0]/i_pidlim/pid_min_reg[6]
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.111 f  i_seqpid_ch[0]/i_pidlim/pid_offs0_carry__0_i_2__0/O
                         net (fo=2, routed)           0.301     0.412    i_seqpid_ch[0]/i_seqgen/pid_out[6]
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.457 r  i_seqpid_ch[0]/i_seqgen/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     0.457    i_seqpid_ch_n_18_[0]
    SLICE_X43Y30         FDRE                                         r  dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851    -0.208    dac_clk_1x
    SLICE_X43Y30         FDRE                                         r  dac_dat_a_reg[6]/C
                         clock pessimism              0.239     0.031    
                         clock uncertainty            0.189     0.221    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.092     0.313    dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/scaled_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.983%)  route 0.559ns (75.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.562    -0.308    i_seqpid_ch[1]/i_scaler/clk_adc
    SLICE_X26Y42         FDRE                                         r  i_seqpid_ch[1]/i_scaler/scaled_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.167 f  i_seqpid_ch[1]/i_scaler/scaled_out_reg[9]/Q
                         net (fo=1, routed)           0.559     0.391    i_seqpid_ch[1]/i_seqgen/dac_dat_b_reg[13][9]
    SLICE_X27Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.436 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000     0.436    i_seqpid_ch_n_14_[1]
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.830    -0.229    dac_clk_1x
    SLICE_X27Y42         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism              0.239     0.010    
                         clock uncertainty            0.189     0.200    
    SLICE_X27Y42         FDRE (Hold_fdre_C_D)         0.092     0.292    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/seq_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.246ns (31.488%)  route 0.535ns (68.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.563    -0.307    i_seqpid_ch[1]/clk_adc
    SLICE_X28Y45         FDRE                                         r  i_seqpid_ch[1]/seq_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.159 f  i_seqpid_ch[1]/seq_out_reg_reg[5]/Q
                         net (fo=4, routed)           0.535     0.376    i_seqpid_ch[1]/i_seqgen/seq_out_reg[5]
    SLICE_X28Y41         LUT6 (Prop_lut6_I5_O)        0.098     0.474 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.000     0.474    i_seqpid_ch_n_18_[1]
    SLICE_X28Y41         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.830    -0.229    dac_clk_1x
    SLICE_X28Y41         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism              0.239     0.010    
                         clock uncertainty            0.189     0.200    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.121     0.321    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_seqpid_ch[1]/i_scaler/scaled_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.666%)  route 0.568ns (75.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.562    -0.308    i_seqpid_ch[1]/i_scaler/clk_adc
    SLICE_X26Y40         FDRE                                         r  i_seqpid_ch[1]/i_scaler/scaled_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.167 f  i_seqpid_ch[1]/i_scaler/scaled_out_reg[3]/Q
                         net (fo=1, routed)           0.568     0.401    i_seqpid_ch[1]/i_seqgen/dac_dat_b_reg[13][3]
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.446 r  i_seqpid_ch[1]/i_seqgen/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     0.446    i_seqpid_ch_n_20_[1]
    SLICE_X29Y41         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.830    -0.229    dac_clk_1x
    SLICE_X29Y41         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism              0.239     0.010    
                         clock uncertainty            0.189     0.200    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.092     0.292    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_seqpid_ch[0]/i_scaler/scaled_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_dac_1x_red_pitaya_pll_mod
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dac_1x_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.713%)  route 0.573ns (73.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.557    -0.313    i_seqpid_ch[0]/i_scaler/clk_adc
    SLICE_X34Y32         FDRE                                         r  i_seqpid_ch[0]/i_scaler/scaled_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.149 f  i_seqpid_ch[0]/i_scaler/scaled_out_reg[12]/Q
                         net (fo=1, routed)           0.573     0.424    i_seqpid_ch[0]/i_seqgen/dac_dat_a_reg[13][12]
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.469 r  i_seqpid_ch[0]/i_seqgen/dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           0.000     0.469    i_seqpid_ch_n_12_[0]
    SLICE_X40Y32         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          0.853    -0.206    dac_clk_1x
    SLICE_X40Y32         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.239     0.033    
                         clock uncertainty            0.189     0.223    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.091     0.314    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_1x_red_pitaya_pll_mod
  To Clock:  dac_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 oddr_dac_dat[0]/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.667 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.629ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.759    -2.629    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472    -2.157 r  oddr_dac_dat[0]/Q
                         net (fo=1, routed)           0.001    -2.156    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257     1.100 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.100    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     5.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -2.030 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -0.435    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -0.344 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     1.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     1.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     4.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     3.953    
                         clock uncertainty           -0.189     3.764    
                         output delay                -0.500     3.264    
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 oddr_dac_dat[1]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.629ns = ( 1.371 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.759     1.371    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     1.843 r  oddr_dac_dat[1]/Q
                         net (fo=1, routed)           0.001     1.844    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247     5.091 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.091    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 f  
    U18                                               0.000     7.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.656 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 oddr_dac_dat[3]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.633ns = ( 1.367 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755     1.367    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     1.839 r  oddr_dac_dat[3]/Q
                         net (fo=1, routed)           0.001     1.840    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222     5.061 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.061    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 f  
    U18                                               0.000     7.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.656 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 oddr_dac_dat[2]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.633ns = ( 1.367 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.755     1.367    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     1.839 r  oddr_dac_dat[2]/Q
                         net (fo=1, routed)           0.001     1.840    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220     5.060 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.060    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 f  
    U18                                               0.000     7.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.656 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 oddr_dac_dat[5]/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.667 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.637ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.751    -2.637    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472    -2.165 r  oddr_dac_dat[5]/Q
                         net (fo=1, routed)           0.001    -2.164    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202     1.037 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.037    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     5.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -2.030 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -0.435    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -0.344 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     1.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     1.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     4.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     3.953    
                         clock uncertainty           -0.189     3.764    
                         output delay                -0.500     3.264    
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 oddr_dac_dat[13]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.625ns = ( 1.375 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.763     1.375    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     1.847 r  oddr_dac_dat[13]/Q
                         net (fo=1, routed)           0.001     1.848    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188     5.035 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.035    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 f  
    U18                                               0.000     7.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.656 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 oddr_dac_rst/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.625ns = ( 1.375 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.763     1.375    dac_clk_1x
    OLOGIC_X0Y58         ODDR                                         f  oddr_dac_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     1.847 r  oddr_dac_rst/Q
                         net (fo=1, routed)           0.001     1.848    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188     5.035 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.035    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 f  
    U18                                               0.000     7.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.656 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 oddr_dac_dat[4]/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.667 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.637ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.751    -2.637    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472    -2.165 r  oddr_dac_dat[4]/Q
                         net (fo=1, routed)           0.001    -2.164    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199     1.034 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.034    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     5.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -2.030 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -0.435    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -0.344 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     1.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     1.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     4.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     3.953    
                         clock uncertainty           -0.189     3.764    
                         output delay                -0.500     3.264    
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 oddr_dac_dat[12]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@7.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 8.667 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.625ns = ( 1.375 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     6.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -2.244 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -0.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -0.389 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.763     1.375    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     1.847 r  oddr_dac_dat[12]/Q
                         net (fo=1, routed)           0.001     1.848    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186     5.033 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.033    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 f  
    U18                                               0.000     7.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     9.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650     1.970 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594     3.565    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.656 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     5.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     5.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     8.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     7.953    
                         clock uncertainty           -0.189     7.764    
                         output delay                -0.500     7.264    
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 oddr_dac_sel/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.667 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.625ns
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.763    -2.625    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472    -2.153 r  oddr_dac_sel/Q
                         net (fo=1, routed)           0.001    -2.152    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185     1.033 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.033    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     5.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -2.030 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -0.435    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -0.344 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     1.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     1.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     4.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     3.953    
                         clock uncertainty           -0.189     3.764    
                         output delay                -0.500     3.264    
  -------------------------------------------------------------------
                         required time                          3.264    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 oddr_dac_dat[7]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.401ns  (logic 3.400ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.539     1.695    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         f  oddr_dac_dat[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.411     2.106 r  oddr_dac_dat[7]/Q
                         net (fo=1, routed)           0.001     2.107    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         2.989     5.095 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.095    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -0.889 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.095    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 oddr_dac_dat[11]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.406ns  (logic 3.405ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.411     2.102 r  oddr_dac_dat[11]/Q
                         net (fo=1, routed)           0.001     2.103    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         2.994     5.096 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.096    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -0.889 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.096    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 oddr_dac_dat[10]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.406ns  (logic 3.405ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.309ns = ( 1.691 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.535     1.691    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.411     2.102 r  oddr_dac_dat[10]/Q
                         net (fo=1, routed)           0.001     2.103    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         2.994     5.097 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.097    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -0.889 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 oddr_dac_dat[6]/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@7.500ns - clk_dac_1x_red_pitaya_pll_mod rise@8.000ns)
  Data Path Delay:        3.402ns  (logic 3.401ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 8.588 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( 5.695 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.539     5.695    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.411     6.106 r  oddr_dac_dat[6]/Q
                         net (fo=1, routed)           0.001     6.107    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         2.990     9.097 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.097    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 f  
    U18                                               0.000     7.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     8.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     9.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533     1.256 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754     3.010    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.111 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     4.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     5.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     8.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     9.302    
                         clock uncertainty            0.189     9.492    
                         output delay                -0.500     8.992    
  -------------------------------------------------------------------
                         required time                         -8.992    
                         arrival time                           9.097    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 oddr_dac_dat[9]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.404ns  (logic 3.403ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         f  oddr_dac_dat[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.411     2.107 r  oddr_dac_dat[9]/Q
                         net (fo=1, routed)           0.001     2.108    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         2.992     5.100 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.100    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -0.889 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.100    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 oddr_dac_dat[8]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.407ns  (logic 3.406ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 1.696 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.540     1.696    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         f  oddr_dac_dat[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.411     2.107 r  oddr_dac_dat[8]/Q
                         net (fo=1, routed)           0.001     2.108    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         2.995     5.103 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.103    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -0.889 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.103    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 oddr_dac_sel/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.413ns  (logic 3.412ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     1.700    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         f  oddr_dac_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.411     2.111 r  oddr_dac_sel/Q
                         net (fo=1, routed)           0.001     2.112    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.001     5.112 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.112    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -0.889 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.112    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 oddr_dac_dat[12]/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@7.500ns - clk_dac_1x_red_pitaya_pll_mod rise@8.000ns)
  Data Path Delay:        3.414ns  (logic 3.413ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 8.588 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.300ns = ( 5.700 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     5.700    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.411     6.111 r  oddr_dac_dat[12]/Q
                         net (fo=1, routed)           0.001     6.112    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.002     9.113 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.113    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    7.500     7.500 f  
    U18                                               0.000     7.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     7.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     8.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     9.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533     1.256 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754     3.010    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     3.111 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     4.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     5.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     5.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     8.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     9.302    
                         clock uncertainty            0.189     9.492    
                         output delay                -0.500     8.992    
  -------------------------------------------------------------------
                         required time                         -8.992    
                         arrival time                           9.113    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 oddr_dac_rst/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.415ns  (logic 3.414ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     1.700    dac_clk_1x
    OLOGIC_X0Y58         ODDR                                         f  oddr_dac_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.411     2.111 r  oddr_dac_rst/Q
                         net (fo=1, routed)           0.001     2.112    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.003     5.115 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.115    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -0.889 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 oddr_dac_dat[13]/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_1x_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_1x_red_pitaya_pll_mod fall@4.000ns)
  Data Path Delay:        3.416ns  (logic 3.415ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.300ns = ( 1.700 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_1x_red_pitaya_pll_mod fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -1.530 f  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_1x_red_pitaya_pll_mod
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     0.156 f  pll/inst/clkout2_buf/O
                         net (fo=45, routed)          1.544     1.700    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.411     2.111 r  oddr_dac_dat[13]/Q
                         net (fo=1, routed)           0.001     2.112    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.004     5.115 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.115    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -0.889 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.189     5.492    
                         output delay                -0.500     4.992    
  -------------------------------------------------------------------
                         required time                         -4.992    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_dac_2x_red_pitaya_pll_mod
  To Clock:  dac_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 oddr_dac_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_dac_2x_red_pitaya_pll_mod  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            1.500ns  (dac_clk rise@3.500ns - clk_dac_2x_red_pitaya_pll_mod fall@2.000ns)
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.667 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.630ns = ( -0.630 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_2x_red_pitaya_pll_mod fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     2.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     2.983 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     4.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.533    -4.244 f  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.754    -2.490    pll/inst/clk_dac_2x_red_pitaya_pll_mod
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.389 f  pll/inst/clkout3_buf/O
                         net (fo=1, routed)           1.758    -0.630    dac_clk_2x
    OLOGIC_X0Y84         ODDR                                         f  oddr_dac_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472    -0.158 r  oddr_dac_wrt/Q
                         net (fo=1, routed)           0.001    -0.157    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     3.094 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.094    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.440 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     5.621    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.650    -2.030 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.594    -0.435    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -0.344 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.539     1.195    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411     1.606 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.607    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     4.667 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism             -0.714     3.953    
                         clock uncertainty           -0.183     3.770    
                         output delay                -0.500     3.270    
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 oddr_dac_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_dac_2x_red_pitaya_pll_mod  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port clocked by dac_clk  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -0.500ns  (dac_clk rise@3.500ns - clk_dac_2x_red_pitaya_pll_mod rise@4.000ns)
  Data Path Delay:        3.479ns  (logic 3.478ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        4.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 4.588 - 3.500 ) 
    Source Clock Delay      (SCD):    -2.305ns = ( 1.695 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.714ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dac_2x_red_pitaya_pll_mod rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     6.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -1.530 r  pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594     0.065    pll/inst/clk_dac_2x_red_pitaya_pll_mod
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.156 r  pll/inst/clkout3_buf/O
                         net (fo=1, routed)           1.539     1.695    dac_clk_2x
    OLOGIC_X0Y84         ODDR                                         r  oddr_dac_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.411     2.106 r  oddr_dac_wrt/Q
                         net (fo=1, routed)           0.001     2.107    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.067     5.174 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.174    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    3.500     3.500 f  
    U18                                               0.000     3.500 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     3.500    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.483 f  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     5.789    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.533    -2.744 f  pll/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.754    -0.990    pll/inst/clk_dac_2p_red_pitaya_pll_mod
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -0.889 f  pll/inst/clkout4_buf/O
                         net (fo=1, routed)           1.758     0.870    dac_clk_2p
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     1.342 r  oddr_dac_clk/Q
                         net (fo=1, routed)           0.001     1.343    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     4.588 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
                         clock pessimism              0.714     5.302    
                         clock uncertainty            0.183     5.485    
                         output delay                -0.500     4.985    
  -------------------------------------------------------------------
                         required time                         -4.985    
                         arrival time                           5.174    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_adc_red_pitaya_pll_mod
  To Clock:  clk_adc_red_pitaya_pll_mod

Setup :            0  Failing Endpoints,  Worst Slack        6.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/ren_dly_reg[1]/CLR
                            (recovery check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.478ns (37.374%)  route 0.801ns (62.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.681    -2.708    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -2.230 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.801    -1.429    i_seqpid_ch[0]/rst_reg
    SLICE_X8Y48          FDCE                                         f  i_seqpid_ch[0]/ren_dly_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.508     5.664    i_seqpid_ch[0]/clk_adc
    SLICE_X8Y48          FDCE                                         r  i_seqpid_ch[0]/ren_dly_reg[1]/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X8Y48          FDCE (Recov_fdce_C_CLR)     -0.535     4.630    i_seqpid_ch[0]/ren_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          4.630    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/ren_dly_reg[2]/CLR
                            (recovery check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.478ns (37.374%)  route 0.801ns (62.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.681    -2.708    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -2.230 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.801    -1.429    i_seqpid_ch[0]/rst_reg
    SLICE_X8Y48          FDCE                                         f  i_seqpid_ch[0]/ren_dly_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.508     5.664    i_seqpid_ch[0]/clk_adc
    SLICE_X8Y48          FDCE                                         r  i_seqpid_ch[0]/ren_dly_reg[2]/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X8Y48          FDCE (Recov_fdce_C_CLR)     -0.535     4.630    i_seqpid_ch[0]/ren_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          4.630    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/sys_ack_reg/CLR
                            (recovery check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.478ns (36.527%)  route 0.831ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.681    -2.708    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -2.230 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.831    -1.399    i_seqpid_ch[0]/rst_reg
    SLICE_X12Y47         FDCE                                         f  i_seqpid_ch[0]/sys_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.508     5.664    i_seqpid_ch[0]/clk_adc
    SLICE_X12Y47         FDCE                                         r  i_seqpid_ch[0]/sys_ack_reg/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X12Y47         FDCE (Recov_fdce_C_CLR)     -0.493     4.672    i_seqpid_ch[0]/sys_ack_reg
  -------------------------------------------------------------------
                         required time                          4.672    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/ack_dly_reg/CLR
                            (recovery check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.478ns (37.374%)  route 0.801ns (62.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.681    -2.708    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -2.230 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.801    -1.429    i_seqpid_ch[0]/rst_reg
    SLICE_X8Y48          FDCE                                         f  i_seqpid_ch[0]/ack_dly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.508     5.664    i_seqpid_ch[0]/clk_adc
    SLICE_X8Y48          FDCE                                         r  i_seqpid_ch[0]/ack_dly_reg/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X8Y48          FDCE (Recov_fdce_C_CLR)     -0.493     4.672    i_seqpid_ch[0]/ack_dly_reg
  -------------------------------------------------------------------
                         required time                          4.672    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/ren_dly_reg[0]/CLR
                            (recovery check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.478ns (37.374%)  route 0.801ns (62.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.681    -2.708    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -2.230 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.801    -1.429    i_seqpid_ch[0]/rst_reg
    SLICE_X8Y48          FDCE                                         f  i_seqpid_ch[0]/ren_dly_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.508     5.664    i_seqpid_ch[0]/clk_adc
    SLICE_X8Y48          FDCE                                         r  i_seqpid_ch[0]/ren_dly_reg[0]/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X8Y48          FDCE (Recov_fdce_C_CLR)     -0.493     4.672    i_seqpid_ch[0]/ren_dly_reg[0]
  -------------------------------------------------------------------
                         required time                          4.672    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/sys_ack_reg/CLR
                            (recovery check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.478ns (41.261%)  route 0.680ns (58.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.681    -2.708    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -2.230 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.680    -1.549    i_seqpid_ch[1]/rst_reg
    SLICE_X7Y47          FDCE                                         f  i_seqpid_ch[1]/sys_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.507     5.663    i_seqpid_ch[1]/clk_adc
    SLICE_X7Y47          FDCE                                         r  i_seqpid_ch[1]/sys_ack_reg/C
                         clock pessimism             -0.395     5.268    
                         clock uncertainty           -0.069     5.199    
    SLICE_X7Y47          FDCE (Recov_fdce_C_CLR)     -0.579     4.620    i_seqpid_ch[1]/sys_ack_reg
  -------------------------------------------------------------------
                         required time                          4.620    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_instr/sys_ack_reg/CLR
                            (recovery check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.478ns (41.261%)  route 0.680ns (58.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.681    -2.708    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -2.230 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.680    -1.549    i_seqpid_instr/rst_reg
    SLICE_X7Y47          FDCE                                         f  i_seqpid_instr/sys_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.507     5.663    i_seqpid_instr/clk_adc
    SLICE_X7Y47          FDCE                                         r  i_seqpid_instr/sys_ack_reg/C
                         clock pessimism             -0.395     5.268    
                         clock uncertainty           -0.069     5.199    
    SLICE_X7Y47          FDCE (Recov_fdce_C_CLR)     -0.579     4.620    i_seqpid_instr/sys_ack_reg
  -------------------------------------------------------------------
                         required time                          4.620    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/ren_dly_reg[1]/CLR
                            (recovery check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.478ns (41.261%)  route 0.680ns (58.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.681    -2.708    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -2.230 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.680    -1.549    i_seqpid_ch[1]/rst_reg
    SLICE_X6Y47          FDCE                                         f  i_seqpid_ch[1]/ren_dly_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.507     5.663    i_seqpid_ch[1]/clk_adc
    SLICE_X6Y47          FDCE                                         r  i_seqpid_ch[1]/ren_dly_reg[1]/C
                         clock pessimism             -0.395     5.268    
                         clock uncertainty           -0.069     5.199    
    SLICE_X6Y47          FDCE (Recov_fdce_C_CLR)     -0.535     4.664    i_seqpid_ch[1]/ren_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/ren_dly_reg[2]/CLR
                            (recovery check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.478ns (41.261%)  route 0.680ns (58.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.681    -2.708    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -2.230 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.680    -1.549    i_seqpid_ch[1]/rst_reg
    SLICE_X6Y47          FDCE                                         f  i_seqpid_ch[1]/ren_dly_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.507     5.663    i_seqpid_ch[1]/clk_adc
    SLICE_X6Y47          FDCE                                         r  i_seqpid_ch[1]/ren_dly_reg[2]/C
                         clock pessimism             -0.395     5.268    
                         clock uncertainty           -0.069     5.199    
    SLICE_X6Y47          FDCE (Recov_fdce_C_CLR)     -0.535     4.664    i_seqpid_ch[1]/ren_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/ack_dly_reg/CLR
                            (recovery check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_adc_red_pitaya_pll_mod rise@8.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.478ns (41.261%)  route 0.680ns (58.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.337ns = ( 5.663 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.708ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.681    -2.708    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.478    -2.230 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.680    -1.549    i_seqpid_ch[1]/rst_reg
    SLICE_X6Y47          FDCE                                         f  i_seqpid_ch[1]/ack_dly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.156 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        1.507     5.663    i_seqpid_ch[1]/clk_adc
    SLICE_X6Y47          FDCE                                         r  i_seqpid_ch[1]/ack_dly_reg/C
                         clock pessimism             -0.395     5.268    
                         clock uncertainty           -0.069     5.199    
    SLICE_X6Y47          FDCE (Recov_fdce_C_CLR)     -0.493     4.706    i_seqpid_ch[1]/ack_dly_reg
  -------------------------------------------------------------------
                         required time                          4.706    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  6.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/ack_dly_reg/CLR
                            (removal check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.366%)  route 0.270ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.566    -0.304    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148    -0.156 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.270     0.114    i_seqpid_ch[1]/rst_reg
    SLICE_X6Y47          FDCE                                         f  i_seqpid_ch[1]/ack_dly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_ch[1]/clk_adc
    SLICE_X6Y47          FDCE                                         r  i_seqpid_ch[1]/ack_dly_reg/C
                         clock pessimism             -0.063    -0.287    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.120    -0.407    i_seqpid_ch[1]/ack_dly_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/ren_dly_reg[0]/CLR
                            (removal check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.366%)  route 0.270ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.566    -0.304    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148    -0.156 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.270     0.114    i_seqpid_ch[1]/rst_reg
    SLICE_X6Y47          FDCE                                         f  i_seqpid_ch[1]/ren_dly_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_ch[1]/clk_adc
    SLICE_X6Y47          FDCE                                         r  i_seqpid_ch[1]/ren_dly_reg[0]/C
                         clock pessimism             -0.063    -0.287    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.120    -0.407    i_seqpid_ch[1]/ren_dly_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/ren_dly_reg[1]/CLR
                            (removal check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.366%)  route 0.270ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.566    -0.304    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148    -0.156 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.270     0.114    i_seqpid_ch[1]/rst_reg
    SLICE_X6Y47          FDCE                                         f  i_seqpid_ch[1]/ren_dly_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_ch[1]/clk_adc
    SLICE_X6Y47          FDCE                                         r  i_seqpid_ch[1]/ren_dly_reg[1]/C
                         clock pessimism             -0.063    -0.287    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.120    -0.407    i_seqpid_ch[1]/ren_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/ren_dly_reg[2]/CLR
                            (removal check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.366%)  route 0.270ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.566    -0.304    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148    -0.156 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.270     0.114    i_seqpid_ch[1]/rst_reg
    SLICE_X6Y47          FDCE                                         f  i_seqpid_ch[1]/ren_dly_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_ch[1]/clk_adc
    SLICE_X6Y47          FDCE                                         r  i_seqpid_ch[1]/ren_dly_reg[2]/C
                         clock pessimism             -0.063    -0.287    
    SLICE_X6Y47          FDCE (Remov_fdce_C_CLR)     -0.120    -0.407    i_seqpid_ch[1]/ren_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/ack_dly_reg/CLR
                            (removal check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.792%)  route 0.290ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.566    -0.304    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148    -0.156 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.290     0.134    i_seqpid_ch[0]/rst_reg
    SLICE_X8Y48          FDCE                                         f  i_seqpid_ch[0]/ack_dly_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_ch[0]/clk_adc
    SLICE_X8Y48          FDCE                                         r  i_seqpid_ch[0]/ack_dly_reg/C
                         clock pessimism             -0.044    -0.268    
    SLICE_X8Y48          FDCE (Remov_fdce_C_CLR)     -0.120    -0.388    i_seqpid_ch[0]/ack_dly_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/ren_dly_reg[0]/CLR
                            (removal check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.792%)  route 0.290ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.566    -0.304    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148    -0.156 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.290     0.134    i_seqpid_ch[0]/rst_reg
    SLICE_X8Y48          FDCE                                         f  i_seqpid_ch[0]/ren_dly_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_ch[0]/clk_adc
    SLICE_X8Y48          FDCE                                         r  i_seqpid_ch[0]/ren_dly_reg[0]/C
                         clock pessimism             -0.044    -0.268    
    SLICE_X8Y48          FDCE (Remov_fdce_C_CLR)     -0.120    -0.388    i_seqpid_ch[0]/ren_dly_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/ren_dly_reg[1]/CLR
                            (removal check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.792%)  route 0.290ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.566    -0.304    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148    -0.156 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.290     0.134    i_seqpid_ch[0]/rst_reg
    SLICE_X8Y48          FDCE                                         f  i_seqpid_ch[0]/ren_dly_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_ch[0]/clk_adc
    SLICE_X8Y48          FDCE                                         r  i_seqpid_ch[0]/ren_dly_reg[1]/C
                         clock pessimism             -0.044    -0.268    
    SLICE_X8Y48          FDCE (Remov_fdce_C_CLR)     -0.120    -0.388    i_seqpid_ch[0]/ren_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[0]/ren_dly_reg[2]/CLR
                            (removal check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.792%)  route 0.290ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.566    -0.304    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148    -0.156 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.290     0.134    i_seqpid_ch[0]/rst_reg
    SLICE_X8Y48          FDCE                                         f  i_seqpid_ch[0]/ren_dly_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_ch[0]/clk_adc
    SLICE_X8Y48          FDCE                                         r  i_seqpid_ch[0]/ren_dly_reg[2]/C
                         clock pessimism             -0.044    -0.268    
    SLICE_X8Y48          FDCE (Remov_fdce_C_CLR)     -0.120    -0.388    i_seqpid_ch[0]/ren_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_ch[1]/sys_ack_reg/CLR
                            (removal check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.366%)  route 0.270ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.566    -0.304    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148    -0.156 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.270     0.114    i_seqpid_ch[1]/rst_reg
    SLICE_X7Y47          FDCE                                         f  i_seqpid_ch[1]/sys_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_ch[1]/clk_adc
    SLICE_X7Y47          FDCE                                         r  i_seqpid_ch[1]/sys_ack_reg/C
                         clock pessimism             -0.063    -0.287    
    SLICE_X7Y47          FDCE (Remov_fdce_C_CLR)     -0.145    -0.432    i_seqpid_ch[1]/sys_ack_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_seqpid_instr/sys_ack_reg/CLR
                            (removal check against rising-edge clock clk_adc_red_pitaya_pll_mod  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_red_pitaya_pll_mod rise@0.000ns - clk_adc_red_pitaya_pll_mod rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.366%)  route 0.270ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.566    -0.304    adc_clk
    SLICE_X6Y44          FDRE                                         r  rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148    -0.156 f  rst_reg_reg/Q
                         net (fo=242, routed)         0.270     0.114    i_seqpid_instr/rst_reg
    SLICE_X7Y47          FDCE                                         f  i_seqpid_instr/sys_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_red_pitaya_pll_mod rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    pll/inst/clk_in1_red_pitaya_pll_mod
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    pll/inst/clk_adc_red_pitaya_pll_mod
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  pll/inst/clkout1_buf/O
                         net (fo=4837, routed)        0.835    -0.224    i_seqpid_instr/clk_adc
    SLICE_X7Y47          FDCE                                         r  i_seqpid_instr/sys_ack_reg/C
                         clock pessimism             -0.063    -0.287    
    SLICE_X7Y47          FDCE (Remov_fdce_C_CLR)     -0.145    -0.432    i_seqpid_instr/sys_ack_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.546    





