# hc20-verilog

TODOs:
- add BRAM for mask in key extractor module


- add control module
1. we decide to use data plane as control path

- migrate to corundum
1. it seems that lowering freq does not solve the issue?
