# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Final_CPU.srcs/sources_1/ip/cpu_clk" \
"../../../../Final_CPU.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../Final_CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" \
"../../../../Final_CPU.srcs/sources_1/ip/cpu_clk/cpu_clk_clk_wiz.v" \
"../../../../Final_CPU.srcs/sources_1/ip/cpu_clk/cpu_clk.v" \
"../../../../Final_CPU.srcs/sources_1/new/ALU.v" \
"../../../../Final_CPU.srcs/sources_1/new/CPU.v" \
"../../../../Final_CPU.srcs/sources_1/new/Clock.v" \
"../../../../Final_CPU.srcs/sources_1/new/Controller.v" \
"../../../../Final_CPU.srcs/sources_1/new/DataMem.v" \
"../../../../Final_CPU.srcs/sources_1/new/Decoder.v" \
"../../../../Final_CPU.srcs/sources_1/new/IFetch.v" \
"../../../../Final_CPU.srcs/sources_1/new/Led.v" \
"../../../../Final_CPU.srcs/sources_1/new/MemOrIO.v" \
"../../../../Final_CPU.srcs/sources_1/new/Switch.v" \
"../../../../Final_CPU.srcs/sources_1/new/Tube.v" \
"../../../../Final_CPU.srcs/sources_1/new/clock_divider.v" \
"../../../../Final_CPU.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
