`timescale 1ns/1ns
module MUX_3(input[1:0] select,input[7:0] A,B,C,output[7:0] D);
  if(select==00) assign D=A;
  else if(select==01) assign D=B;
  else if(select==10) assign D=C;
endmodule
  
