// Seed: 2933124650
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout supply0 id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd61,
    parameter id_2 = 32'd55
) (
    input tri0 _id_0,
    output wire id_1,
    input wire _id_2,
    output wor id_3,
    output supply0 id_4
);
  wire [1 : id_0] id_6;
  uwire [id_0  -  id_2 : id_2] id_7;
  logic [7:0] id_8;
  assign id_7 = id_0;
  assign id_7 = (1);
  wire id_9;
  final $unsigned(31);
  ;
  wire id_10;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_10
  );
  wire id_11;
  ;
  wire id_12;
  wire id_13;
endmodule
