Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 25 23:50:45 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           18 |
| No           | No                    | Yes                    |              57 |           25 |
| No           | Yes                   | No                     |              27 |           12 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              70 |           35 |
| Yes          | Yes                   | No                     |              24 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------------------+---------------------------------+------------------+----------------+
|           Clock Signal           |                Enable Signal                |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------+---------------------------------------------+---------------------------------+------------------+----------------+
|  clk_wiz_0_inst/num_reg[21]_0[0] | UGAME/UBIRD/UMEMGEN/phase[4]__0_i_1_n_0     | rst_IBUF                        |                1 |              2 |
|  clk_wiz_0_inst/CLK              |                                             |                                 |                2 |              2 |
|  clk_wiz_0_inst/CLK              | vga_inst/line_cnt                           |                                 |                1 |              2 |
|  clk_IBUF_BUFG                   |                                             | rst_IBUF                        |                4 |              7 |
|  clk_wiz_0_inst/CLK              | vga_inst/line_cnt                           | vga_inst/line_cnt[9]_i_1_n_0    |                5 |              8 |
|  clk_wiz_0_inst/num_reg[21]_0[0] |                                             | rst_IBUF                        |                3 |              9 |
|  clk_wiz_0_inst/CLK              |                                             | vga_inst/pixel_cnt[9]_i_1_n_0   |                3 |             10 |
|  UDISP/UDisp/U0/CLK              |                                             | rst_IBUF                        |                6 |             12 |
|  clk_21_BUFG                     | UGAME/UPIPE/UMEMGEN/score0                  | rst_IBUF                        |                4 |             14 |
|  clk_IBUF_BUFG                   |                                             | UGAME/UPIPE/UMEMGEN/addr_h_cnt0 |                9 |             17 |
|  clk_IBUF_BUFG                   | UGAME/UBIRD/UBIRDCTRL/drop_count_next_0     | rst_IBUF                        |                6 |             21 |
|  clk_21_BUFG                     |                                             | rst_IBUF                        |               12 |             29 |
|  clk_21_BUFG                     | UGAME/UPIPE/UMEMGEN/pipe_gaps[5][4]_i_1_n_0 | rst_IBUF                        |               29 |             49 |
|  clk_IBUF_BUFG                   |                                             |                                 |               16 |             50 |
+----------------------------------+---------------------------------------------+---------------------------------+------------------+----------------+


