// Seed: 470201394
module module_0 (
    input  wire id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output tri  id_3
);
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_6 = 32'd26
) (
    output tri id_0,
    output uwire id_1,
    input wire _id_2,
    input supply1 id_3,
    input uwire id_4
);
  logic [1 : 1] _id_6;
  ;
  wire [-1  -  -1  ==  id_6 : id_2] id_7;
  assign id_0 = id_4;
  parameter id_8 = 1;
  wire id_9;
  localparam id_10 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_0
  );
  assign id_9 = id_8;
endmodule
