#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x135e2a420 .scope module, "Mux2_1_5" "Mux2_1_5" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp1";
    .port_info 1 /INPUT 5 "inp2";
    .port_info 2 /INPUT 1 "stall_flag";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /OUTPUT 5 "out";
o0x138050010 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002594000_0 .net "cs", 0 0, o0x138050010;  0 drivers
o0x138050040 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600002594d80_0 .net "inp1", 4 0, o0x138050040;  0 drivers
o0x138050070 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600002594e10_0 .net "inp2", 4 0, o0x138050070;  0 drivers
v0x600002594ea0_0 .var "out", 4 0;
o0x1380500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002594f30_0 .net "stall_flag", 0 0, o0x1380500d0;  0 drivers
E_0x6000019be130 .event edge, v0x600002594f30_0, v0x600002594000_0, v0x600002594e10_0, v0x600002594d80_0;
S_0x135e17880 .scope module, "pipeline" "pipeline" 3 15;
 .timescale -9 -12;
v0x60000259d440_0 .net "ALU_result_out_ex_dm", 31 0, v0x600002595c20_0;  1 drivers
o0x1380501f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000259d4d0_0 .net "Mem_address", 31 0, o0x1380501f0;  0 drivers
v0x60000259d560_0 .net "PCplus4Out", 31 0, v0x6000025917a0_0;  1 drivers
v0x60000259d5f0_0 .net "Read_Data", 31 0, v0x600002595170_0;  1 drivers
v0x60000259d680_0 .net "Write_data", 31 0, v0x600002595dd0_0;  1 drivers
v0x60000259d710_0 .net "alu_op", 1 0, v0x600002592eb0_0;  1 drivers
v0x60000259d7a0_0 .net "alu_op_out_id_ex", 1 0, v0x6000025902d0_0;  1 drivers
v0x60000259d830_0 .net "alu_res_out_wb", 31 0, v0x600002595440_0;  1 drivers
v0x60000259d8c0_0 .net "alu_src", 0 0, v0x600002592f40_0;  1 drivers
v0x60000259d950_0 .net "alu_src_out_id_ex", 0 0, v0x6000025903f0_0;  1 drivers
v0x60000259d9e0_0 .net "branch", 0 0, v0x600002592fd0_0;  1 drivers
v0x60000259da70_0 .net "branch_address", 31 0, v0x6000025969a0_0;  1 drivers
v0x60000259db00_0 .net "branch_counter_output", 31 0, v0x600002596b50_0;  1 drivers
v0x60000259db90_0 .net "branch_out_ex", 0 0, v0x600002596be0_0;  1 drivers
v0x60000259dc20_0 .net "branch_out_ex_dm", 0 0, v0x600002595ef0_0;  1 drivers
v0x60000259dcb0_0 .net "branch_out_id_ex", 0 0, v0x600002590510_0;  1 drivers
v0x60000259dd40_0 .var "clk", 0 0;
v0x60000259ddd0_0 .net "counter_output", 31 0, v0x600002593210_0;  1 drivers
v0x60000259de60_0 .net "currpc_out", 31 0, v0x600002591950_0;  1 drivers
v0x60000259def0_0 .net "flag_ex", 0 0, v0x60000259d200_0;  1 drivers
v0x60000259df80_0 .net "flag_id", 0 0, v0x60000259d290_0;  1 drivers
v0x60000259e010_0 .net "flag_if", 0 0, v0x60000259d3b0_0;  1 drivers
v0x60000259e0a0_0 .net "imm_field_wo_sgn_ext", 15 0, v0x60000259c5a0_0;  1 drivers
v0x60000259e130_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x600002694d20;  1 drivers
v0x60000259e1c0_0 .net "inp_instn", 31 0, v0x600002592130_0;  1 drivers
o0x138051c30 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x60000259e250_0 .net "inst_imm_field", 15 0, o0x138051c30;  0 drivers
v0x60000259e2e0_0 .net "inst_read_reg_addr1_out_id", 4 0, v0x60000259c7e0_0;  1 drivers
v0x60000259e370_0 .net "inst_read_reg_addr1_out_id_ex", 4 0, v0x6000025907e0_0;  1 drivers
v0x60000259e400_0 .net "inst_read_reg_addr2_out_id", 4 0, v0x60000259c900_0;  1 drivers
v0x60000259e490_0 .net "inst_read_reg_addr2_out_id_ex", 4 0, v0x600002590900_0;  1 drivers
v0x60000259e520_0 .net "jump", 0 0, v0x6000025932a0_0;  1 drivers
v0x60000259e5b0_0 .net "jump_address", 25 0, v0x600002591b00_0;  1 drivers
v0x60000259e640_0 .net "jump_counter_output", 31 0, v0x6000025933c0_0;  1 drivers
v0x60000259e6d0_0 .net "jump_id", 0 0, v0x600002591c20_0;  1 drivers
v0x60000259e760_0 .net "jump_out_id", 0 0, v0x60000259ca20_0;  1 drivers
v0x60000259e7f0_0 .net "mem_read", 0 0, v0x600002593450_0;  1 drivers
v0x60000259e880_0 .net "mem_read_out_ex", 0 0, v0x600002597210_0;  1 drivers
v0x60000259e910_0 .net "mem_read_out_ex_dm", 0 0, v0x600002596130_0;  1 drivers
v0x60000259e9a0_0 .net "mem_read_out_id_ex", 0 0, v0x600002590ab0_0;  1 drivers
v0x60000259ea30_0 .net "mem_to_reg", 0 0, v0x6000025934e0_0;  1 drivers
v0x60000259eac0_0 .net "mem_to_reg_out_dm_wb", 0 0, v0x600002595710_0;  1 drivers
v0x60000259eb50_0 .net "mem_to_reg_out_ex", 0 0, v0x600002597330_0;  1 drivers
v0x60000259ebe0_0 .net "mem_to_reg_out_ex_dm", 0 0, v0x600002596250_0;  1 drivers
v0x60000259ec70_0 .net "mem_to_reg_out_id_ex", 0 0, v0x600002590bd0_0;  1 drivers
v0x60000259ed00_0 .net "mem_write", 0 0, v0x600002593570_0;  1 drivers
v0x60000259ed90_0 .net "mem_write_out_ex", 0 0, v0x600002597450_0;  1 drivers
v0x60000259ee20_0 .net "mem_write_out_ex_dm", 0 0, v0x600002596370_0;  1 drivers
v0x60000259eeb0_0 .net "mem_write_out_id_ex", 0 0, v0x600002590cf0_0;  1 drivers
v0x60000259ef40_0 .net "nextpc", 31 0, v0x600002592370_0;  1 drivers
v0x60000259efd0_0 .net "nextpc_out", 31 0, v0x600002590e10_0;  1 drivers
v0x60000259f060_0 .net "out_instn", 31 0, v0x600002591d40_0;  1 drivers
v0x60000259f0f0_0 .net "pc_to_branch", 31 0, v0x600002592520_0;  1 drivers
v0x60000259f180_0 .net "pcout", 31 0, v0x600002597600_0;  1 drivers
v0x60000259f210_0 .net "pcout_ex_dm", 31 0, v0x600002596490_0;  1 drivers
v0x60000259f2a0_0 .net "rd_out_dm_wb", 4 0, v0x600002595830_0;  1 drivers
v0x60000259f330_0 .net "rd_out_ex", 4 0, v0x600002597720_0;  1 drivers
v0x60000259f3c0_0 .net "rd_out_ex_dm", 4 0, v0x6000025965b0_0;  1 drivers
v0x60000259f450_0 .net "rd_out_id", 4 0, v0x60000259cb40_0;  1 drivers
v0x60000259f4e0_0 .net "rd_out_id_ex", 4 0, v0x600002590f30_0;  1 drivers
v0x60000259f570_0 .net "rd_out_wb", 4 0, v0x600002592b50_0;  1 drivers
v0x60000259f600_0 .net "read_data_out_wb", 31 0, v0x600002595950_0;  1 drivers
v0x60000259f690_0 .net "reg_dst", 0 0, v0x600002593690_0;  1 drivers
v0x60000259f720_0 .net "reg_dst_id_ex", 0 0, v0x6000025910e0_0;  1 drivers
v0x60000259f7b0_0 .net "reg_file_out_data1", 31 0, v0x600002591170_0;  1 drivers
v0x60000259f840_0 .net "reg_file_out_data2", 31 0, v0x600002591200_0;  1 drivers
v0x60000259f8d0_0 .net "reg_file_rd_data1", 31 0, v0x600002593ba0_0;  1 drivers
v0x60000259f960_0 .net "reg_file_rd_data2", 31 0, v0x600002593c30_0;  1 drivers
v0x60000259f9f0_0 .net "reg_wr_data", 31 0, v0x600002592d90_0;  1 drivers
v0x60000259fa80_0 .net "reg_write", 0 0, v0x600002593720_0;  1 drivers
v0x60000259fb10_0 .net "reg_write_out_dm_wb", 0 0, v0x600002595a70_0;  1 drivers
v0x60000259fba0_0 .net "reg_write_out_ex", 0 0, v0x600002597a80_0;  1 drivers
v0x60000259fc30_0 .net "reg_write_out_ex_dm", 0 0, v0x6000025966d0_0;  1 drivers
v0x60000259fcc0_0 .net "reg_write_out_id_ex", 0 0, v0x6000025914d0_0;  1 drivers
v0x60000259fd50_0 .net "reg_write_out_wb", 0 0, v0x600002592c70_0;  1 drivers
v0x60000259fde0_0 .var "reset", 0 0;
v0x60000259fe70_0 .net "resultOut", 31 0, v0x600002597cc0_0;  1 drivers
v0x60000259ff00_0 .net "sgn_ext_imm", 31 0, v0x60000259c240_0;  1 drivers
v0x600002598000_0 .net "sgn_ext_imm_out", 31 0, v0x600002591710_0;  1 drivers
v0x600002598090_0 .net "zero", 0 0, v0x6000025901b0_0;  1 drivers
L_0x600002695680 .part v0x600002591d40_0, 26, 6;
L_0x600002694dc0 .part v0x600002591d40_0, 21, 5;
L_0x600002694e60 .part v0x600002591d40_0, 16, 5;
L_0x600002694be0 .part v0x600002591d40_0, 11, 5;
L_0x600002694a00 .part v0x600002591d40_0, 0, 16;
S_0x135e11f40 .scope module, "DM" "DataMemory" 3 290, 4 1 0, S_0x135e17880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Mem_address";
    .port_info 1 /INPUT 1 "Mem_read";
    .port_info 2 /INPUT 1 "Mem_write";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_Data";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
v0x600002594fc0_0 .net "Mem_address", 31 0, o0x1380501f0;  alias, 0 drivers
v0x600002595050_0 .net "Mem_read", 0 0, v0x600002596130_0;  alias, 1 drivers
v0x6000025950e0_0 .net "Mem_write", 0 0, v0x600002596370_0;  alias, 1 drivers
v0x600002595170_0 .var "Read_Data", 31 0;
v0x600002595200_0 .net "Write_data", 31 0, v0x600002595dd0_0;  alias, 1 drivers
v0x600002595290_0 .net "clk", 0 0, v0x60000259dd40_0;  1 drivers
v0x600002595320 .array "memory", 9 0, 31 0;
v0x6000025953b0_0 .net "reset", 0 0, v0x60000259fde0_0;  1 drivers
E_0x6000019bf1b0 .event negedge, v0x600002595290_0;
E_0x6000019be190 .event posedge, v0x600002595290_0;
E_0x6000019be280 .event posedge, v0x6000025953b0_0;
S_0x135e282f0 .scope module, "DM_WB" "MEM_WB_reg" 3 300, 5 1 0, S_0x135e17880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rd_in_dm_wb";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 32 "read_data";
    .port_info 6 /OUTPUT 1 "mem_to_reg_out_dm_wb";
    .port_info 7 /OUTPUT 1 "reg_write_out_dm_wb";
    .port_info 8 /OUTPUT 32 "read_data_out";
    .port_info 9 /OUTPUT 32 "alu_res_out";
    .port_info 10 /INPUT 1 "reset";
    .port_info 11 /OUTPUT 5 "rd_out_dm_wb";
v0x600002595440_0 .var "alu_res_out", 31 0;
v0x6000025954d0_0 .net "alu_result", 31 0, v0x600002595c20_0;  alias, 1 drivers
v0x600002595560_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x6000025955f0_0 .var "flag_dm_wb", 0 0;
v0x600002595680_0 .net "mem_to_reg", 0 0, v0x600002596250_0;  alias, 1 drivers
v0x600002595710_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0x6000025957a0_0 .net "rd_in_dm_wb", 4 0, v0x6000025965b0_0;  alias, 1 drivers
v0x600002595830_0 .var "rd_out_dm_wb", 4 0;
v0x6000025958c0_0 .net "read_data", 31 0, v0x600002595170_0;  alias, 1 drivers
v0x600002595950_0 .var "read_data_out", 31 0;
v0x6000025959e0_0 .net "reg_write", 0 0, v0x6000025966d0_0;  alias, 1 drivers
v0x600002595a70_0 .var "reg_write_out_dm_wb", 0 0;
o0x138050670 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002595b00_0 .net "reset", 0 0, o0x138050670;  0 drivers
E_0x6000019bdf20 .event posedge, v0x600002595b00_0;
S_0x135e0ec70 .scope module, "EX_DM" "EX_DM_register" 3 266, 6 1 0, S_0x135e17880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /OUTPUT 32 "ALU_result_out_ex_dm";
    .port_info 2 /INPUT 1 "mem_read_in";
    .port_info 3 /INPUT 1 "mem_write_in";
    .port_info 4 /INPUT 32 "Write_data_in";
    .port_info 5 /INPUT 5 "rd_in_ex_dm";
    .port_info 6 /OUTPUT 32 "Mem_address";
    .port_info 7 /OUTPUT 1 "mem_read_out_ex_dm";
    .port_info 8 /OUTPUT 1 "mem_write_out_ex_dm";
    .port_info 9 /OUTPUT 32 "Write_data_out";
    .port_info 10 /INPUT 1 "mem_to_reg_in";
    .port_info 11 /INPUT 1 "reg_write_in";
    .port_info 12 /OUTPUT 1 "mem_to_reg_out_ex_dm";
    .port_info 13 /OUTPUT 1 "reg_write_out_ex_dm";
    .port_info 14 /INPUT 1 "clk";
    .port_info 15 /INPUT 1 "reset";
    .port_info 16 /OUTPUT 5 "rd_out_ex_dm";
    .port_info 17 /INPUT 1 "branch_out_ex";
    .port_info 18 /OUTPUT 1 "branch_out_ex_dm";
    .port_info 19 /INPUT 32 "pcout_ex";
    .port_info 20 /OUTPUT 32 "pcout_ex_dm";
v0x600002595b90_0 .net "ALU_result", 31 0, v0x600002597cc0_0;  alias, 1 drivers
v0x600002595c20_0 .var "ALU_result_out_ex_dm", 31 0;
v0x600002595cb0_0 .var "Mem_address", 31 0;
v0x600002595d40_0 .net "Write_data_in", 31 0, v0x600002591200_0;  alias, 1 drivers
v0x600002595dd0_0 .var "Write_data_out", 31 0;
v0x600002595e60_0 .net "branch_out_ex", 0 0, v0x600002596be0_0;  alias, 1 drivers
v0x600002595ef0_0 .var "branch_out_ex_dm", 0 0;
v0x600002595f80_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x600002596010_0 .var "flag_ex_dm", 0 0;
v0x6000025960a0_0 .net "mem_read_in", 0 0, v0x600002597210_0;  alias, 1 drivers
v0x600002596130_0 .var "mem_read_out_ex_dm", 0 0;
v0x6000025961c0_0 .net "mem_to_reg_in", 0 0, v0x600002597330_0;  alias, 1 drivers
v0x600002596250_0 .var "mem_to_reg_out_ex_dm", 0 0;
v0x6000025962e0_0 .net "mem_write_in", 0 0, v0x600002597450_0;  alias, 1 drivers
v0x600002596370_0 .var "mem_write_out_ex_dm", 0 0;
v0x600002596400_0 .net "pcout_ex", 31 0, v0x600002597600_0;  alias, 1 drivers
v0x600002596490_0 .var "pcout_ex_dm", 31 0;
v0x600002596520_0 .net "rd_in_ex_dm", 4 0, v0x600002597720_0;  alias, 1 drivers
v0x6000025965b0_0 .var "rd_out_ex_dm", 4 0;
v0x600002596640_0 .net "reg_write_in", 0 0, v0x600002597a80_0;  alias, 1 drivers
v0x6000025966d0_0 .var "reg_write_out_ex_dm", 0 0;
v0x600002596760_0 .net "reset", 0 0, v0x60000259fde0_0;  alias, 1 drivers
S_0x135e0ede0 .scope module, "Ex" "EX" 3 224, 7 1 0, S_0x135e17880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "rs";
    .port_info 3 /INPUT 32 "rt";
    .port_info 4 /INPUT 5 "rd_out_ex_dm";
    .port_info 5 /INPUT 32 "sign_ext";
    .port_info 6 /INPUT 1 "ALUSrc";
    .port_info 7 /INPUT 2 "ALUOp";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 1 "reg_dst";
    .port_info 11 /INPUT 5 "inst_read_reg_addr1_out_id_ex";
    .port_info 12 /INPUT 5 "inst_read_reg_addr2";
    .port_info 13 /INPUT 5 "rd_out_dm_wb";
    .port_info 14 /INPUT 5 "rd";
    .port_info 15 /INPUT 32 "pc";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "address";
    .port_info 18 /OUTPUT 32 "resultOut";
    .port_info 19 /OUTPUT 32 "pcout";
    .port_info 20 /OUTPUT 1 "branch_out";
    .port_info 21 /OUTPUT 32 "offset";
    .port_info 22 /OUTPUT 5 "rd_out";
    .port_info 23 /INPUT 1 "branch_out_ex_dm";
    .port_info 24 /INPUT 1 "mem_read_in_ex";
    .port_info 25 /INPUT 1 "mem_write_in_ex";
    .port_info 26 /INPUT 1 "reg_write_in_ex";
    .port_info 27 /INPUT 1 "reg_write_out_ex_dm";
    .port_info 28 /INPUT 1 "reg_write_out_dm_wb";
    .port_info 29 /INPUT 1 "mem_to_reg_in_ex";
    .port_info 30 /OUTPUT 1 "mem_read_out_ex";
    .port_info 31 /OUTPUT 1 "mem_write_out_ex";
    .port_info 32 /OUTPUT 1 "reg_write_out_ex";
    .port_info 33 /OUTPUT 1 "mem_to_reg_out_ex";
    .port_info 34 /INPUT 32 "result_out_dm_wb";
    .port_info 35 /INPUT 32 "result_out_ex_dm";
    .port_info 36 /INPUT 32 "branch_counter";
    .port_info 37 /OUTPUT 32 "branch_counter_output";
P_0x135e07ce0 .param/l "ADD" 0 7 56, C4<000000>;
P_0x135e07d20 .param/l "ADDI" 0 7 53, C4<00>;
P_0x135e07d60 .param/l "BEQ" 0 7 54, C4<01>;
P_0x135e07da0 .param/l "LW" 0 7 51, C4<00>;
P_0x135e07de0 .param/l "MUL" 0 7 58, C4<000010>;
P_0x135e07e20 .param/l "RType" 0 7 55, C4<10>;
P_0x135e07e60 .param/l "SUB" 0 7 57, C4<000001>;
P_0x135e07ea0 .param/l "SW" 0 7 52, C4<00>;
v0x6000025967f0_0 .var "ALUControl", 3 0;
v0x600002596880_0 .net "ALUOp", 1 0, v0x6000025902d0_0;  alias, 1 drivers
v0x600002596910_0 .net "ALUSrc", 0 0, v0x6000025903f0_0;  alias, 1 drivers
v0x6000025969a0_0 .var "address", 31 0;
v0x600002596a30_0 .net "branch", 0 0, v0x600002590510_0;  alias, 1 drivers
v0x600002596ac0_0 .net "branch_counter", 31 0, v0x600002596b50_0;  alias, 1 drivers
v0x600002596b50_0 .var "branch_counter_output", 31 0;
v0x600002596be0_0 .var "branch_out", 0 0;
v0x600002596c70_0 .net "branch_out_ex_dm", 0 0, v0x600002595ef0_0;  alias, 1 drivers
v0x600002596d00_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x600002596d90_0 .var "data1", 31 0;
v0x600002596e20_0 .var "data2", 31 0;
v0x600002596eb0_0 .var "forward_a", 1 0;
v0x600002596f40_0 .var "forward_b", 1 0;
v0x600002596fd0_0 .net "funct", 5 0, L_0x600002694aa0;  1 drivers
v0x600002597060_0 .net "inst_read_reg_addr1_out_id_ex", 4 0, v0x6000025907e0_0;  alias, 1 drivers
v0x6000025970f0_0 .net "inst_read_reg_addr2", 4 0, v0x600002590900_0;  alias, 1 drivers
v0x600002597180_0 .net "mem_read_in_ex", 0 0, v0x600002590ab0_0;  alias, 1 drivers
v0x600002597210_0 .var "mem_read_out_ex", 0 0;
v0x6000025972a0_0 .net "mem_to_reg_in_ex", 0 0, v0x600002590bd0_0;  alias, 1 drivers
v0x600002597330_0 .var "mem_to_reg_out_ex", 0 0;
v0x6000025973c0_0 .net "mem_write_in_ex", 0 0, v0x600002590cf0_0;  alias, 1 drivers
v0x600002597450_0 .var "mem_write_out_ex", 0 0;
v0x6000025974e0_0 .var "offset", 31 0;
v0x600002597570_0 .net "pc", 31 0, v0x600002590e10_0;  alias, 1 drivers
v0x600002597600_0 .var "pcout", 31 0;
v0x600002597690_0 .net "rd", 4 0, v0x600002590f30_0;  alias, 1 drivers
v0x600002597720_0 .var "rd_out", 4 0;
v0x6000025977b0_0 .net "rd_out_dm_wb", 4 0, v0x600002595830_0;  alias, 1 drivers
v0x600002597840_0 .net "rd_out_ex_dm", 4 0, v0x6000025965b0_0;  alias, 1 drivers
v0x6000025978d0_0 .net "reg_dst", 0 0, v0x6000025910e0_0;  alias, 1 drivers
v0x600002597960_0 .net "reg_write_in_ex", 0 0, v0x6000025914d0_0;  alias, 1 drivers
v0x6000025979f0_0 .net "reg_write_out_dm_wb", 0 0, v0x600002595a70_0;  alias, 1 drivers
v0x600002597a80_0 .var "reg_write_out_ex", 0 0;
v0x600002597b10_0 .net "reg_write_out_ex_dm", 0 0, v0x6000025966d0_0;  alias, 1 drivers
v0x600002597ba0_0 .net "reset", 0 0, v0x60000259fde0_0;  alias, 1 drivers
v0x600002597c30_0 .var "result", 31 0;
v0x600002597cc0_0 .var "resultOut", 31 0;
v0x600002597d50_0 .net "result_out_dm_wb", 31 0, v0x600002595440_0;  alias, 1 drivers
v0x600002597de0_0 .net "result_out_ex_dm", 31 0, v0x600002595c20_0;  alias, 1 drivers
v0x600002597e70_0 .net "rs", 31 0, v0x600002591170_0;  alias, 1 drivers
v0x600002597f00_0 .net "rt", 31 0, v0x600002591200_0;  alias, 1 drivers
v0x600002590000_0 .net "sign_ext", 31 0, v0x600002591710_0;  alias, 1 drivers
v0x600002590090_0 .net "stall_flag", 0 0, v0x60000259d200_0;  alias, 1 drivers
v0x600002590120_0 .var "t_branch_counter_output", 31 0;
v0x6000025901b0_0 .var "zero", 0 0;
L_0x600002694aa0 .part v0x600002591710_0, 0, 6;
S_0x135e0d630 .scope module, "ID_EX" "ID_EX_reg" 3 139, 8 1 0, S_0x135e17880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 2 "alu_op";
    .port_info 7 /INPUT 32 "nextpc";
    .port_info 8 /INPUT 32 "reg_file_rd_data1";
    .port_info 9 /INPUT 32 "reg_file_rd_data2";
    .port_info 10 /INPUT 32 "sgn_ext_imm";
    .port_info 11 /INPUT 16 "inst_imm_field";
    .port_info 12 /OUTPUT 32 "nextpc_out";
    .port_info 13 /OUTPUT 32 "reg_file_out_data1";
    .port_info 14 /OUTPUT 32 "reg_file_out_data2";
    .port_info 15 /OUTPUT 32 "sgn_ext_imm_out";
    .port_info 16 /OUTPUT 1 "reg_write_out_id_ex";
    .port_info 17 /OUTPUT 1 "mem_to_reg_out_id_ex";
    .port_info 18 /OUTPUT 1 "mem_write_out_id_ex";
    .port_info 19 /OUTPUT 1 "mem_read_out_id_ex";
    .port_info 20 /OUTPUT 1 "branch_out_id_ex";
    .port_info 21 /OUTPUT 1 "alu_src_out_id_ex";
    .port_info 22 /OUTPUT 2 "alu_op_out_id_ex";
    .port_info 23 /INPUT 1 "clk";
    .port_info 24 /INPUT 1 "reset";
    .port_info 25 /INPUT 1 "reg_dst";
    .port_info 26 /OUTPUT 1 "reg_dst_id_ex";
    .port_info 27 /INPUT 5 "inst_read_reg_addr2_out_id";
    .port_info 28 /INPUT 5 "rd_out_id";
    .port_info 29 /OUTPUT 5 "inst_read_reg_addr2_out_id_ex";
    .port_info 30 /OUTPUT 5 "rd_out_id_ex";
    .port_info 31 /INPUT 1 "jump_in_id";
    .port_info 32 /INPUT 5 "inst_read_reg_addr1_out_id";
    .port_info 33 /OUTPUT 5 "inst_read_reg_addr1_out_id_ex";
    .port_info 34 /INPUT 5 "rd_out_wb";
    .port_info 35 /INPUT 1 "reg_write_out_wb";
    .port_info 36 /INPUT 32 "reg_wr_data";
v0x600002590240_0 .net "alu_op", 1 0, v0x600002592eb0_0;  alias, 1 drivers
v0x6000025902d0_0 .var "alu_op_out_id_ex", 1 0;
v0x600002590360_0 .net "alu_src", 0 0, v0x600002592f40_0;  alias, 1 drivers
v0x6000025903f0_0 .var "alu_src_out_id_ex", 0 0;
v0x600002590480_0 .net "branch", 0 0, v0x600002592fd0_0;  alias, 1 drivers
v0x600002590510_0 .var "branch_out_id_ex", 0 0;
v0x6000025905a0_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x600002590630_0 .var "flag_id_ex", 0 0;
v0x6000025906c0_0 .net "inst_imm_field", 15 0, o0x138051c30;  alias, 0 drivers
v0x600002590750_0 .net "inst_read_reg_addr1_out_id", 4 0, v0x60000259c7e0_0;  alias, 1 drivers
v0x6000025907e0_0 .var "inst_read_reg_addr1_out_id_ex", 4 0;
v0x600002590870_0 .net "inst_read_reg_addr2_out_id", 4 0, v0x60000259c900_0;  alias, 1 drivers
v0x600002590900_0 .var "inst_read_reg_addr2_out_id_ex", 4 0;
v0x600002590990_0 .net "jump_in_id", 0 0, v0x60000259ca20_0;  alias, 1 drivers
v0x600002590a20_0 .net "mem_read", 0 0, v0x600002593450_0;  alias, 1 drivers
v0x600002590ab0_0 .var "mem_read_out_id_ex", 0 0;
v0x600002590b40_0 .net "mem_to_reg", 0 0, v0x6000025934e0_0;  alias, 1 drivers
v0x600002590bd0_0 .var "mem_to_reg_out_id_ex", 0 0;
v0x600002590c60_0 .net "mem_write", 0 0, v0x600002593570_0;  alias, 1 drivers
v0x600002590cf0_0 .var "mem_write_out_id_ex", 0 0;
v0x600002590d80_0 .net "nextpc", 31 0, v0x600002592370_0;  alias, 1 drivers
v0x600002590e10_0 .var "nextpc_out", 31 0;
v0x600002590ea0_0 .net "rd_out_id", 4 0, v0x60000259cb40_0;  alias, 1 drivers
v0x600002590f30_0 .var "rd_out_id_ex", 4 0;
v0x600002590fc0_0 .net "rd_out_wb", 4 0, v0x600002592b50_0;  alias, 1 drivers
v0x600002591050_0 .net "reg_dst", 0 0, v0x600002593690_0;  alias, 1 drivers
v0x6000025910e0_0 .var "reg_dst_id_ex", 0 0;
v0x600002591170_0 .var "reg_file_out_data1", 31 0;
v0x600002591200_0 .var "reg_file_out_data2", 31 0;
v0x600002591290_0 .net "reg_file_rd_data1", 31 0, v0x600002593ba0_0;  alias, 1 drivers
v0x600002591320_0 .net "reg_file_rd_data2", 31 0, v0x600002593c30_0;  alias, 1 drivers
v0x6000025913b0_0 .net "reg_wr_data", 31 0, v0x600002592d90_0;  alias, 1 drivers
v0x600002591440_0 .net "reg_write", 0 0, v0x600002593720_0;  alias, 1 drivers
v0x6000025914d0_0 .var "reg_write_out_id_ex", 0 0;
v0x600002591560_0 .net "reg_write_out_wb", 0 0, v0x600002592c70_0;  alias, 1 drivers
v0x6000025915f0_0 .net "reset", 0 0, v0x60000259fde0_0;  alias, 1 drivers
v0x600002591680_0 .net "sgn_ext_imm", 31 0, v0x60000259c240_0;  alias, 1 drivers
v0x600002591710_0 .var "sgn_ext_imm_out", 31 0;
S_0x135e0d7a0 .scope module, "IF" "IF_ID_reg" 3 64, 9 1 0, S_0x135e17880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "currpc";
    .port_info 1 /INPUT 32 "nextpc";
    .port_info 2 /INPUT 32 "inp_instn";
    .port_info 3 /OUTPUT 32 "out_instn";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "PCplus4Out";
    .port_info 6 /OUTPUT 32 "currpc_out";
    .port_info 7 /INPUT 1 "jump_in";
    .port_info 8 /OUTPUT 1 "jump_out";
    .port_info 9 /OUTPUT 26 "jump_address";
    .port_info 10 /INPUT 1 "reset";
v0x6000025917a0_0 .var "PCplus4Out", 31 0;
v0x600002591830_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x6000025918c0_0 .net "currpc", 31 0, v0x600002592520_0;  alias, 1 drivers
v0x600002591950_0 .var "currpc_out", 31 0;
v0x6000025919e0_0 .var "flag_if_id", 0 0;
v0x600002591a70_0 .net "inp_instn", 31 0, v0x600002592130_0;  alias, 1 drivers
v0x600002591b00_0 .var "jump_address", 25 0;
v0x600002591b90_0 .net "jump_in", 0 0, v0x6000025932a0_0;  alias, 1 drivers
v0x600002591c20_0 .var "jump_out", 0 0;
v0x600002591cb0_0 .net "nextpc", 31 0, v0x600002592370_0;  alias, 1 drivers
v0x600002591d40_0 .var "out_instn", 31 0;
v0x600002591dd0_0 .net "reset", 0 0, v0x60000259fde0_0;  alias, 1 drivers
S_0x135e0a5a0 .scope module, "IM" "Instruction_Memory" 3 41, 10 1 0, S_0x135e17880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "inp_instn";
    .port_info 4 /OUTPUT 32 "nextpc";
    .port_info 5 /OUTPUT 32 "pc_to_branch";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 1 "jump_in_im";
    .port_info 8 /INPUT 26 "jump_address_im";
    .port_info 9 /INPUT 32 "pcout_ex";
    .port_info 10 /INPUT 1 "branch_out_ex";
    .port_info 11 /INPUT 32 "counter";
    .port_info 12 /INPUT 32 "jump_counter";
    .port_info 13 /INPUT 32 "branch_counter";
v0x600002591e60 .array "Imemory", 1023 0, 31 0;
v0x600002591ef0_0 .net "branch_counter", 31 0, v0x600002596b50_0;  alias, 1 drivers
v0x600002591f80_0 .net "branch_out_ex", 0 0, v0x600002596be0_0;  alias, 1 drivers
v0x600002592010_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x6000025920a0_0 .net "counter", 31 0, v0x600002593210_0;  alias, 1 drivers
v0x600002592130_0 .var "inp_instn", 31 0;
v0x6000025921c0_0 .net "jump_address_im", 25 0, v0x600002591b00_0;  alias, 1 drivers
v0x600002592250_0 .net "jump_counter", 31 0, v0x6000025933c0_0;  alias, 1 drivers
v0x6000025922e0_0 .net "jump_in_im", 0 0, v0x600002591c20_0;  alias, 1 drivers
v0x600002592370_0 .var "nextpc", 31 0;
v0x600002592400_0 .net "pc", 31 0, v0x600002592370_0;  alias, 1 drivers
v0x600002592490_0 .var "pc_curr", 31 0;
v0x600002592520_0 .var "pc_to_branch", 31 0;
v0x6000025925b0_0 .net "pcout_ex", 31 0, v0x600002597600_0;  alias, 1 drivers
v0x600002592640_0 .net "reset", 0 0, v0x60000259fde0_0;  alias, 1 drivers
v0x6000025926d0_0 .net "stall_flag", 0 0, v0x60000259d3b0_0;  alias, 1 drivers
v0x600002592760_0 .var "t_branch_out_ex", 0 0;
v0x6000025927f0_0 .var "t_jump_in_im", 0 0;
E_0x6000019bddd0 .event edge, v0x600002590d80_0;
E_0x6000019bde00 .event edge, v0x600002595290_0;
S_0x135e048c0 .scope module, "WB" "WriteBack" 3 314, 11 2 0, S_0x135e17880;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rd_in_wb";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 32 "alu_data_out";
    .port_info 4 /INPUT 32 "dm_data_out";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_data";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "reg_write_out_wb";
    .port_info 9 /OUTPUT 5 "rd_out_wb";
v0x600002592880_0 .net "alu_data_out", 31 0, v0x600002595440_0;  alias, 1 drivers
v0x600002592910_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x6000025929a0_0 .net "dm_data_out", 31 0, v0x600002595950_0;  alias, 1 drivers
v0x600002592a30_0 .net "mem_to_reg", 0 0, v0x600002595710_0;  alias, 1 drivers
v0x600002592ac0_0 .net "rd_in_wb", 4 0, v0x600002595830_0;  alias, 1 drivers
v0x600002592b50_0 .var "rd_out_wb", 4 0;
v0x600002592be0_0 .net "reg_write", 0 0, v0x600002595a70_0;  alias, 1 drivers
v0x600002592c70_0 .var "reg_write_out_wb", 0 0;
v0x600002592d00_0 .net "reset", 0 0, v0x60000259fde0_0;  alias, 1 drivers
v0x600002592d90_0 .var "wb_data", 31 0;
S_0x135e081c0 .scope module, "cu" "ControlUnit" 3 79, 12 1 0, S_0x135e17880;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "branch_out_ex_dm";
    .port_info 2 /OUTPUT 1 "reg_dst";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 2 "alu_op";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /INPUT 1 "reset";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 32 "counter";
    .port_info 14 /INPUT 32 "jump_counter";
    .port_info 15 /OUTPUT 32 "counter_output";
    .port_info 16 /OUTPUT 32 "jump_counter_output";
P_0x135e08330 .param/l "ADDI" 0 12 15, C4<000100>;
P_0x135e08370 .param/l "BEQ" 0 12 14, C4<000011>;
P_0x135e083b0 .param/l "JUMP" 0 12 16, C4<000101>;
P_0x135e083f0 .param/l "LW" 0 12 12, C4<000001>;
P_0x135e08430 .param/l "RType" 0 12 11, C4<000000>;
P_0x135e08470 .param/l "SW" 0 12 13, C4<000010>;
v0x600002592eb0_0 .var "alu_op", 1 0;
v0x600002592f40_0 .var "alu_src", 0 0;
v0x600002592fd0_0 .var "branch", 0 0;
v0x600002593060_0 .net "branch_out_ex_dm", 0 0, v0x600002595ef0_0;  alias, 1 drivers
v0x6000025930f0_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x600002593180_0 .net "counter", 31 0, v0x600002593210_0;  alias, 1 drivers
v0x600002593210_0 .var "counter_output", 31 0;
v0x6000025932a0_0 .var "jump", 0 0;
v0x600002593330_0 .net "jump_counter", 31 0, v0x6000025933c0_0;  alias, 1 drivers
v0x6000025933c0_0 .var "jump_counter_output", 31 0;
v0x600002593450_0 .var "mem_read", 0 0;
v0x6000025934e0_0 .var "mem_to_reg", 0 0;
v0x600002593570_0 .var "mem_write", 0 0;
v0x600002593600_0 .net "opcode", 5 0, L_0x600002695680;  1 drivers
v0x600002593690_0 .var "reg_dst", 0 0;
v0x600002593720_0 .var "reg_write", 0 0;
v0x6000025937b0_0 .net "reset", 0 0, v0x60000259fde0_0;  alias, 1 drivers
v0x600002593840_0 .var "t_counter_output", 31 0;
v0x6000025938d0_0 .var "t_jump_counter_output", 31 0;
S_0x135e099f0 .scope module, "tb" "instruction_decoder" 3 109, 13 8 0, S_0x135e17880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "stall_flag_if";
    .port_info 2 /INPUT 1 "stall_flag_ex";
    .port_info 3 /OUTPUT 1 "stall_flag_id_out";
    .port_info 4 /OUTPUT 1 "stall_flag_if_out";
    .port_info 5 /OUTPUT 1 "stall_flag_ex_out";
    .port_info 6 /INPUT 1 "reg_write_cu";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 5 "inst_read_reg_addr1";
    .port_info 10 /INPUT 5 "inst_read_reg_addr2";
    .port_info 11 /INPUT 5 "rd";
    .port_info 12 /INPUT 32 "reg_wr_data";
    .port_info 13 /INPUT 16 "inst_imm_field";
    .port_info 14 /INPUT 1 "reg_write";
    .port_info 15 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 16 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 17 /OUTPUT 16 "imm_field_wo_sgn_ext";
    .port_info 18 /OUTPUT 32 "sgn_ext_imm";
    .port_info 19 /OUTPUT 32 "imm_sgn_ext_lft_shft";
    .port_info 20 /INPUT 5 "reg_wr_addr_wb";
    .port_info 21 /OUTPUT 5 "inst_read_reg_addr1_out_id";
    .port_info 22 /OUTPUT 5 "inst_read_reg_addr2_out_id";
    .port_info 23 /OUTPUT 5 "rd_out_id";
    .port_info 24 /INPUT 1 "jump_in";
    .port_info 25 /OUTPUT 1 "jump_out_id";
v0x60000259c360_0 .net *"_ivl_2", 29 0, L_0x600002694c80;  1 drivers
L_0x138088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000259c3f0_0 .net *"_ivl_4", 1 0, L_0x138088010;  1 drivers
v0x60000259c480_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x60000259c510_0 .var "flag_reg_wr_addr_wb", 4 0;
v0x60000259c5a0_0 .var "imm_field_wo_sgn_ext", 15 0;
v0x60000259c630_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x600002694d20;  alias, 1 drivers
v0x60000259c6c0_0 .net "inst_imm_field", 15 0, L_0x600002694a00;  1 drivers
v0x60000259c750_0 .net "inst_read_reg_addr1", 4 0, L_0x600002694dc0;  1 drivers
v0x60000259c7e0_0 .var "inst_read_reg_addr1_out_id", 4 0;
v0x60000259c870_0 .net "inst_read_reg_addr2", 4 0, L_0x600002694e60;  1 drivers
v0x60000259c900_0 .var "inst_read_reg_addr2_out_id", 4 0;
v0x60000259c990_0 .net "jump_in", 0 0, v0x600002591c20_0;  alias, 1 drivers
v0x60000259ca20_0 .var "jump_out_id", 0 0;
v0x60000259cab0_0 .net "rd", 4 0, L_0x600002694be0;  1 drivers
v0x60000259cb40_0 .var "rd_out_id", 4 0;
v0x60000259cbd0_0 .net "reg_file_rd_data1", 31 0, v0x600002593ba0_0;  alias, 1 drivers
v0x60000259cc60_0 .net "reg_file_rd_data2", 31 0, v0x600002593c30_0;  alias, 1 drivers
v0x60000259ccf0_0 .net "reg_wr_addr_wb", 4 0, v0x600002592b50_0;  alias, 1 drivers
v0x60000259cd80_0 .net "reg_wr_data", 31 0, v0x600002592d90_0;  alias, 1 drivers
v0x60000259ce10_0 .net "reg_write", 0 0, v0x600002592c70_0;  alias, 1 drivers
v0x60000259cea0_0 .net "reg_write_cu", 0 0, v0x600002593720_0;  alias, 1 drivers
v0x60000259cf30 .array "registers_flag", 31 0, 0 0;
v0x60000259cfc0_0 .net "reset", 0 0, v0x60000259fde0_0;  alias, 1 drivers
v0x60000259d050_0 .net "sgn_ext_imm", 31 0, v0x60000259c240_0;  alias, 1 drivers
v0x60000259d0e0_0 .net "stall_flag", 0 0, v0x60000259d290_0;  alias, 1 drivers
v0x60000259d170_0 .net "stall_flag_ex", 0 0, v0x60000259d200_0;  alias, 1 drivers
v0x60000259d200_0 .var "stall_flag_ex_out", 0 0;
v0x60000259d290_0 .var "stall_flag_id_out", 0 0;
v0x60000259d320_0 .net "stall_flag_if", 0 0, v0x60000259d3b0_0;  alias, 1 drivers
v0x60000259d3b0_0 .var "stall_flag_if_out", 0 0;
L_0x600002694c80 .part v0x60000259c240_0, 0, 30;
L_0x600002694d20 .concat [ 2 30 0 0], L_0x138088010, L_0x600002694c80;
S_0x135e09b60 .scope module, "registerFile" "RegisterFile" 13 121, 14 1 0, S_0x135e099f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 5 "inst_read_reg_addr1";
    .port_info 2 /INPUT 5 "inst_read_reg_addr2";
    .port_info 3 /INPUT 5 "reg_wr_addr";
    .port_info 4 /INPUT 32 "reg_wr_data";
    .port_info 5 /INPUT 1 "reg_wr";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 8 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 9 /INPUT 1 "reset";
v0x600002592e20_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x6000025939f0_0 .var/i "i", 31 0;
v0x600002593a80_0 .net "inst_read_reg_addr1", 4 0, L_0x600002694dc0;  alias, 1 drivers
v0x600002593b10_0 .net "inst_read_reg_addr2", 4 0, L_0x600002694e60;  alias, 1 drivers
v0x600002593ba0_0 .var "reg_file_rd_data1", 31 0;
v0x600002593c30_0 .var "reg_file_rd_data2", 31 0;
v0x600002593cc0_0 .net "reg_wr", 0 0, v0x600002592c70_0;  alias, 1 drivers
v0x600002593d50_0 .net "reg_wr_addr", 4 0, v0x600002592b50_0;  alias, 1 drivers
v0x600002593de0_0 .net "reg_wr_data", 31 0, v0x600002592d90_0;  alias, 1 drivers
v0x600002593e70 .array "registers", 31 0, 31 0;
v0x600002593f00 .array "registers_flag", 31 0, 0 0;
v0x60000259c000_0 .net "reset", 0 0, v0x60000259fde0_0;  alias, 1 drivers
v0x60000259c090_0 .net "stall_flag", 0 0, v0x60000259d290_0;  alias, 1 drivers
E_0x6000019bdef0 .event edge, v0x6000025953b0_0;
S_0x135e07440 .scope module, "signExtend" "SignExtend" 13 124, 15 1 0, S_0x135e099f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall_flag";
    .port_info 2 /INPUT 16 "inp";
    .port_info 3 /OUTPUT 32 "out";
v0x60000259c120_0 .net "clk", 0 0, v0x60000259dd40_0;  alias, 1 drivers
v0x60000259c1b0_0 .net "inp", 15 0, L_0x600002694a00;  alias, 1 drivers
v0x60000259c240_0 .var "out", 31 0;
v0x60000259c2d0_0 .net "stall_flag", 0 0, v0x60000259d290_0;  alias, 1 drivers
    .scope S_0x135e2a420;
T_0 ;
    %wait E_0x6000019be130;
    %load/vec4 v0x600002594f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x600002594000_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x600002594d80_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x600002594000_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x600002594e10_0;
    %jmp/1 T_0.5, 9;
T_0.4 ; End of true expr.
    %pushi/vec4 31, 31, 5;
    %jmp/0 T_0.5, 9;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x600002594ea0_0, 0, 5;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x135e0a5a0;
T_1 ;
    %vpi_call 10 19 "$readmemb", "m.bin", v0x600002591e60 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x135e0a5a0;
T_2 ;
    %wait E_0x6000019be280;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002592370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002592490_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x135e0a5a0;
T_3 ;
    %wait E_0x6000019bde00;
    %vpi_call 10 35 "$display", "INSTRUCTION MEMORY: time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b stall = %b\012", $time, v0x600002592130_0, v0x600002592370_0, v0x600002592520_0, v0x6000025926d0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x135e0a5a0;
T_4 ;
    %wait E_0x6000019be190;
    %load/vec4 v0x6000025926d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x600002592400_0;
    %store/vec4 v0x600002592490_0, 0, 32;
    %load/vec4 v0x6000025922e0_0;
    %store/vec4 v0x6000025927f0_0, 0, 1;
    %load/vec4 v0x600002591f80_0;
    %store/vec4 v0x600002592760_0, 0, 1;
    %vpi_call 10 46 "$display", "PC : %b\012", v0x600002592400_0 {0 0 0};
    %load/vec4 v0x6000025922e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x6000025921c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002592490_0, 0, 32;
    %vpi_call 10 50 "$display", "INSTRUCTION MEMORY JUMP: time=%3d, pc_curr = %b\012", $time, v0x600002592490_0 {0 0 0};
T_4.2 ;
    %load/vec4 v0x600002592490_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x600002591e60, 4;
    %store/vec4 v0x600002592130_0, 0, 32;
    %load/vec4 v0x600002592130_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 980, 0, 32;
    %store/vec4 v0x600002592490_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x600002592490_0;
    %store/vec4 v0x600002592520_0, 0, 32;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x135e0a5a0;
T_5 ;
    %wait E_0x6000019bf1b0;
    %vpi_call 10 63 "$display", "IM: negedge branch check: t_branch: %b, branch: %b, pcout_ex: %b", v0x600002592760_0, v0x600002591f80_0, v0x6000025925b0_0 {0 0 0};
    %load/vec4 v0x600002591f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x6000025925b0_0;
    %store/vec4 v0x600002592370_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000025927f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x600002592490_0;
    %store/vec4 v0x600002592370_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600002592490_0;
    %addi 4, 0, 32;
    %store/vec4 v0x600002592370_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x135e0a5a0;
T_6 ;
    %wait E_0x6000019bddd0;
    %vpi_func 10 77 "$time" 64 {0 0 0};
    %pushi/vec4 200, 0, 64;
    %div;
    %load/vec4 v0x6000025920a0_0;
    %load/vec4 v0x600002592250_0;
    %muli 2, 0, 32;
    %sub;
    %load/vec4 v0x600002591ef0_0;
    %muli 2, 0, 32;
    %sub;
    %addi 1, 0, 32;
    %vpi_call 10 77 "$display", "Clock Cycles = %d , Total Instructions = %d", S<1,vec4,u64>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x600002592400_0;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 10 78 "$finish" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x135e0d7a0;
T_7 ;
    %wait E_0x6000019be280;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025919e0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x135e0d7a0;
T_8 ;
    %wait E_0x6000019bf1b0;
    %load/vec4 v0x600002591d40_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x600002591b00_0, 0, 26;
    %load/vec4 v0x600002591cb0_0;
    %assign/vec4 v0x6000025917a0_0, 0;
    %load/vec4 v0x6000025918c0_0;
    %assign/vec4 v0x600002591950_0, 0;
    %load/vec4 v0x600002591a70_0;
    %store/vec4 v0x600002591d40_0, 0, 32;
    %load/vec4 v0x600002591b90_0;
    %assign/vec4 v0x600002591c20_0, 0;
    %vpi_call 9 23 "$display", "time = %3d IF ID: Ouput inst: %b jump_address: %b", $time, v0x600002591d40_0, v0x600002591b00_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x135e081c0;
T_9 ;
    %wait E_0x6000019be280;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025934e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002592eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025932a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025933c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002593210_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x135e081c0;
T_10 ;
    %wait E_0x6000019be190;
    %load/vec4 v0x600002593180_0;
    %assign/vec4 v0x600002593840_0, 0;
    %load/vec4 v0x600002593330_0;
    %assign/vec4 v0x6000025938d0_0, 0;
    %load/vec4 v0x600002593060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025934e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593720_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002592eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025932a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002593600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002593690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025934e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002593720_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002592eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025932a0_0, 0;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002593450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025934e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002592f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002593720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002592eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025932a0_0, 0;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025934e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002593570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002592f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002592eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025932a0_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002592fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025934e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593720_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002592eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025932a0_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025934e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002592f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002593720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002592eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025932a0_0, 0;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025934e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002592f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002593720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002592eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025932a0_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x135e081c0;
T_11 ;
    %wait E_0x6000019bf1b0;
    %load/vec4 v0x600002593840_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600002593210_0, 0;
    %load/vec4 v0x600002593600_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x6000025938d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000025933c0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x135e09b60;
T_12 ;
    %wait E_0x6000019bdef0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593e70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002593f00, 0, 4;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x135e09b60;
T_13 ;
    %wait E_0x6000019be190;
    %load/vec4 v0x600002593a80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002593e70, 4;
    %store/vec4 v0x600002593ba0_0, 0, 32;
    %load/vec4 v0x600002593b10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002593e70, 4;
    %store/vec4 v0x600002593c30_0, 0, 32;
    %vpi_call 14 76 "$display", "REGISTER FILE: time=%3d, register data1=%d, register data2=%d \012", $time, v0x600002593ba0_0, v0x600002593c30_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x135e09b60;
T_14 ;
    %wait E_0x6000019be190;
    %vpi_call 14 82 "$display", "REGISTER FILE: time: %3d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025939f0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x6000025939f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 14 84 "$display", "Register ", v0x6000025939f0_0, " ", &A<v0x600002593e70, v0x6000025939f0_0 > {0 0 0};
    %load/vec4 v0x6000025939f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025939f0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x135e09b60;
T_15 ;
    %wait E_0x6000019bf1b0;
    %load/vec4 v0x600002593cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x600002593de0_0;
    %load/vec4 v0x600002593d50_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600002593e70, 4, 0;
    %load/vec4 v0x600002593d50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002593e70, 4;
    %vpi_call 14 93 "$display", "REGISTER FILE: time=%3d, ans=%b addr=%b data=%b \012", $time, S<0,vec4,u32>, v0x600002593d50_0, v0x600002593de0_0 {1 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x135e07440;
T_16 ;
    %wait E_0x6000019be190;
    %load/vec4 v0x60000259c2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x60000259c1b0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.2, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x60000259c1b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.3, 8;
T_16.2 ; End of true expr.
    %load/vec4 v0x60000259c1b0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_16.4, 9;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x60000259c1b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.5, 9;
T_16.4 ; End of true expr.
    %pushi/vec4 65535, 65535, 32;
    %jmp/0 T_16.5, 9;
 ; End of false expr.
    %blend;
T_16.5;
    %jmp/0 T_16.3, 8;
 ; End of false expr.
    %blend;
T_16.3;
    %store/vec4 v0x60000259c240_0, 0, 32;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x135e099f0;
T_17 ;
    %wait E_0x6000019be280;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000259d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000259d3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000259d290_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x135e099f0;
T_18 ;
    %wait E_0x6000019be190;
    %load/vec4 v0x60000259c990_0;
    %assign/vec4 v0x60000259ca20_0, 0;
    %load/vec4 v0x60000259cab0_0;
    %assign/vec4 v0x60000259cb40_0, 0;
    %load/vec4 v0x60000259c870_0;
    %assign/vec4 v0x60000259c900_0, 0;
    %load/vec4 v0x60000259c750_0;
    %assign/vec4 v0x60000259c7e0_0, 0;
    %load/vec4 v0x60000259c750_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x60000259cf30, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x60000259c870_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x60000259cf30, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000259d3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000259d290_0, 0;
T_18.0 ;
    %vpi_call 13 110 "$display", "INSTRUCTION DECODER: time = %3d, Register file: read reg 1 = %d, read reg 2 = %d", $time, v0x60000259c750_0, v0x60000259c870_0 {0 0 0};
    %jmp T_18;
    .thread T_18;
    .scope S_0x135e099f0;
T_19 ;
    %wait E_0x6000019be190;
    %load/vec4 v0x60000259d0e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x60000259c6c0_0;
    %assign/vec4 v0x60000259c5a0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x135e099f0;
T_20 ;
    %wait E_0x6000019be190;
    %load/vec4 v0x60000259ccf0_0;
    %assign/vec4 v0x60000259c510_0, 0;
    %load/vec4 v0x60000259ce10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x60000259ccf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000259cf30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000259d3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000259d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000259d200_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x135e0d630;
T_21 ;
    %wait E_0x6000019be280;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002590630_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x135e0d630;
T_22 ;
    %wait E_0x6000019bf1b0;
    %load/vec4 v0x600002590990_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x600002590d80_0;
    %assign/vec4 v0x600002590e10_0, 0;
    %load/vec4 v0x600002590480_0;
    %assign/vec4 v0x600002590510_0, 0;
    %load/vec4 v0x600002591290_0;
    %assign/vec4 v0x600002591170_0, 0;
    %load/vec4 v0x600002591320_0;
    %assign/vec4 v0x600002591200_0, 0;
    %load/vec4 v0x600002591680_0;
    %assign/vec4 v0x600002591710_0, 0;
    %load/vec4 v0x600002590ea0_0;
    %assign/vec4 v0x600002590f30_0, 0;
    %load/vec4 v0x600002591440_0;
    %assign/vec4 v0x6000025914d0_0, 0;
    %load/vec4 v0x600002590b40_0;
    %assign/vec4 v0x600002590bd0_0, 0;
    %load/vec4 v0x600002590c60_0;
    %assign/vec4 v0x600002590cf0_0, 0;
    %load/vec4 v0x600002590a20_0;
    %assign/vec4 v0x600002590ab0_0, 0;
    %load/vec4 v0x600002590360_0;
    %assign/vec4 v0x6000025903f0_0, 0;
    %load/vec4 v0x600002590240_0;
    %assign/vec4 v0x6000025902d0_0, 0;
    %load/vec4 v0x600002591050_0;
    %assign/vec4 v0x6000025910e0_0, 0;
    %load/vec4 v0x600002590750_0;
    %assign/vec4 v0x6000025907e0_0, 0;
    %load/vec4 v0x600002590870_0;
    %assign/vec4 v0x600002590900_0, 0;
    %load/vec4 v0x600002591560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x600002590750_0;
    %load/vec4 v0x600002590fc0_0;
    %cmp/e;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x6000025913b0_0;
    %assign/vec4 v0x600002591170_0, 0;
T_22.4 ;
    %load/vec4 v0x600002590870_0;
    %load/vec4 v0x600002590fc0_0;
    %cmp/e;
    %jmp/0xz  T_22.6, 4;
    %load/vec4 v0x6000025913b0_0;
    %assign/vec4 v0x600002591200_0, 0;
T_22.6 ;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x600002591290_0;
    %assign/vec4 v0x600002591170_0, 0;
    %load/vec4 v0x600002591320_0;
    %assign/vec4 v0x600002591200_0, 0;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x135e0ede0;
T_23 ;
    %wait E_0x6000019be190;
    %load/vec4 v0x600002596b50_0;
    %assign/vec4 v0x600002590120_0, 0;
    %load/vec4 v0x600002596c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002597210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002597450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002597a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002597330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002596be0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002596eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002596f40_0, 0, 2;
    %vpi_call 7 80 "$display", "EXECUTION: reg_write_out_ex_dm: %b, rd_out_ex_dm: %b, inst_read_reg_addr1_out_id_ex:%b", v0x600002597b10_0, v0x600002597840_0, v0x600002597060_0 {0 0 0};
    %load/vec4 v0x6000025979f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000025977b0_0;
    %load/vec4 v0x600002597060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002596eb0_0, 0, 2;
T_23.2 ;
    %load/vec4 v0x6000025979f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000025977b0_0;
    %load/vec4 v0x6000025970f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002596f40_0, 0, 2;
T_23.4 ;
    %load/vec4 v0x600002597b10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002597840_0;
    %load/vec4 v0x600002597060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002596eb0_0, 0, 2;
T_23.6 ;
    %load/vec4 v0x600002597b10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002597840_0;
    %load/vec4 v0x6000025970f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002596f40_0, 0, 2;
T_23.8 ;
    %load/vec4 v0x600002596eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %jmp T_23.13;
T_23.10 ;
    %load/vec4 v0x600002597e70_0;
    %store/vec4 v0x600002596d90_0, 0, 32;
    %jmp T_23.13;
T_23.11 ;
    %load/vec4 v0x600002597d50_0;
    %store/vec4 v0x600002596d90_0, 0, 32;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x600002597de0_0;
    %store/vec4 v0x600002596d90_0, 0, 32;
    %jmp T_23.13;
T_23.13 ;
    %pop/vec4 1;
    %vpi_call 7 107 "$display", "EXECUTION: forward_a: %b, data1: %d", v0x600002596eb0_0, v0x600002596d90_0 {0 0 0};
    %load/vec4 v0x600002597180_0;
    %assign/vec4 v0x600002597210_0, 0;
    %load/vec4 v0x6000025973c0_0;
    %assign/vec4 v0x600002597450_0, 0;
    %load/vec4 v0x600002597960_0;
    %assign/vec4 v0x600002597a80_0, 0;
    %load/vec4 v0x6000025972a0_0;
    %assign/vec4 v0x600002597330_0, 0;
    %load/vec4 v0x6000025978d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.14, 4;
    %load/vec4 v0x6000025970f0_0;
    %store/vec4 v0x600002597720_0, 0, 5;
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0x600002597690_0;
    %store/vec4 v0x600002597720_0, 0, 5;
T_23.15 ;
    %load/vec4 v0x600002590090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.16, 4;
    %load/vec4 v0x600002596910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.18, 4;
    %load/vec4 v0x600002597f00_0;
    %store/vec4 v0x600002596e20_0, 0, 32;
    %jmp T_23.19;
T_23.18 ;
    %load/vec4 v0x600002590000_0;
    %store/vec4 v0x600002596e20_0, 0, 32;
T_23.19 ;
    %load/vec4 v0x600002597570_0;
    %store/vec4 v0x600002597600_0, 0, 32;
    %load/vec4 v0x600002596880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.24, 6;
    %jmp T_23.25;
T_23.20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025967f0_0, 0, 4;
    %load/vec4 v0x600002590000_0;
    %store/vec4 v0x6000025974e0_0, 0, 32;
    %load/vec4 v0x6000025974e0_0;
    %store/vec4 v0x600002596e20_0, 0, 32;
    %jmp T_23.25;
T_23.21 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025967f0_0, 0, 4;
    %load/vec4 v0x600002590000_0;
    %store/vec4 v0x6000025974e0_0, 0, 32;
    %load/vec4 v0x6000025974e0_0;
    %store/vec4 v0x600002596e20_0, 0, 32;
    %jmp T_23.25;
T_23.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025967f0_0, 0, 4;
    %jmp T_23.25;
T_23.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000025967f0_0, 0, 4;
    %jmp T_23.25;
T_23.24 ;
    %load/vec4 v0x600002596fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_23.28, 6;
    %jmp T_23.29;
T_23.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000025967f0_0, 0, 4;
    %jmp T_23.29;
T_23.27 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000025967f0_0, 0, 4;
    %jmp T_23.29;
T_23.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000025967f0_0, 0, 4;
    %jmp T_23.29;
T_23.29 ;
    %pop/vec4 1;
    %jmp T_23.25;
T_23.25 ;
    %pop/vec4 1;
    %load/vec4 v0x600002596f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.32, 6;
    %jmp T_23.33;
T_23.30 ;
    %load/vec4 v0x600002596e20_0;
    %store/vec4 v0x600002596e20_0, 0, 32;
    %jmp T_23.33;
T_23.31 ;
    %load/vec4 v0x600002597d50_0;
    %store/vec4 v0x600002596e20_0, 0, 32;
    %jmp T_23.33;
T_23.32 ;
    %load/vec4 v0x600002597de0_0;
    %store/vec4 v0x600002596e20_0, 0, 32;
    %jmp T_23.33;
T_23.33 ;
    %pop/vec4 1;
    %vpi_call 7 180 "$display", "EXECUTION: forward_b: %b, data2: %d", v0x600002596f40_0, v0x600002596e20_0 {0 0 0};
    %load/vec4 v0x600002596d90_0;
    %load/vec4 v0x600002596e20_0;
    %cmp/e;
    %jmp/0xz  T_23.34, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025901b0_0, 0, 1;
    %jmp T_23.35;
T_23.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025901b0_0, 0, 1;
T_23.35 ;
    %load/vec4 v0x6000025967f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.38, 6;
    %jmp T_23.39;
T_23.36 ;
    %vpi_call 7 193 "$display", "EXECUTION UNIT: time = %3d, data1=%d, data2=%d \012", $time, v0x600002596d90_0, v0x600002596e20_0 {0 0 0};
    %load/vec4 v0x600002596d90_0;
    %load/vec4 v0x600002596e20_0;
    %add;
    %store/vec4 v0x600002597c30_0, 0, 32;
    %jmp T_23.39;
T_23.37 ;
    %load/vec4 v0x600002596d90_0;
    %load/vec4 v0x600002596e20_0;
    %sub;
    %store/vec4 v0x600002597c30_0, 0, 32;
    %jmp T_23.39;
T_23.38 ;
    %load/vec4 v0x600002596d90_0;
    %load/vec4 v0x600002596e20_0;
    %mul;
    %store/vec4 v0x600002597c30_0, 0, 32;
    %jmp T_23.39;
T_23.39 ;
    %pop/vec4 1;
    %load/vec4 v0x600002596a30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000025901b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.40, 8;
    %load/vec4 v0x600002590120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600002596b50_0, 0;
    %load/vec4 v0x600002590000_0;
    %store/vec4 v0x6000025974e0_0, 0, 32;
    %load/vec4 v0x6000025974e0_0;
    %store/vec4 v0x6000025969a0_0, 0, 32;
    %load/vec4 v0x6000025969a0_0;
    %store/vec4 v0x600002597600_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002596be0_0, 0, 1;
    %jmp T_23.41;
T_23.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002596be0_0, 0, 1;
T_23.41 ;
    %load/vec4 v0x600002597c30_0;
    %store/vec4 v0x600002597cc0_0, 0, 32;
    %vpi_call 7 227 "$display", "EXECUTION UNIT: ", v0x600002597cc0_0 {0 0 0};
T_23.16 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x135e0ede0;
T_24 ;
    %wait E_0x6000019be280;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025901b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002596b50_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x135e0ec70;
T_25 ;
    %wait E_0x6000019be280;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002596010_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x135e0ec70;
T_26 ;
    %wait E_0x6000019bf1b0;
    %load/vec4 v0x600002595e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x600002596400_0;
    %store/vec4 v0x600002596490_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002595ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002596130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002596370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002596250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025966d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002595b90_0;
    %assign/vec4 v0x600002595c20_0, 0;
    %load/vec4 v0x600002596520_0;
    %assign/vec4 v0x6000025965b0_0, 0;
    %load/vec4 v0x6000025960a0_0;
    %assign/vec4 v0x600002596130_0, 0;
    %load/vec4 v0x6000025962e0_0;
    %assign/vec4 v0x600002596370_0, 0;
    %load/vec4 v0x600002595d40_0;
    %assign/vec4 v0x600002595dd0_0, 0;
    %load/vec4 v0x6000025961c0_0;
    %assign/vec4 v0x600002596250_0, 0;
    %load/vec4 v0x600002596640_0;
    %assign/vec4 v0x6000025966d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002595ef0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x135e11f40;
T_27 ;
    %wait E_0x6000019be280;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
    %jmp T_27;
    .thread T_27;
    .scope S_0x135e11f40;
T_28 ;
    %wait E_0x6000019be190;
    %load/vec4 v0x600002595050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %ix/getv 4, v0x600002594fc0_0;
    %load/vec4a v0x600002595320, 4;
    %assign/vec4 v0x600002595170_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x135e11f40;
T_29 ;
    %wait E_0x6000019bf1b0;
    %load/vec4 v0x6000025950e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x600002595200_0;
    %ix/getv 3, v0x600002594fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002595320, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x135e282f0;
T_30 ;
    %wait E_0x6000019bdf20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025955f0_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x135e282f0;
T_31 ;
    %wait E_0x6000019bf1b0;
    %load/vec4 v0x6000025957a0_0;
    %assign/vec4 v0x600002595830_0, 0;
    %load/vec4 v0x600002595680_0;
    %assign/vec4 v0x600002595710_0, 0;
    %load/vec4 v0x6000025959e0_0;
    %assign/vec4 v0x600002595a70_0, 0;
    %load/vec4 v0x6000025958c0_0;
    %assign/vec4 v0x600002595950_0, 0;
    %load/vec4 v0x6000025954d0_0;
    %assign/vec4 v0x600002595440_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x135e048c0;
T_32 ;
    %wait E_0x6000019be190;
    %vpi_call 11 17 "$display", "Writeback rd_in", v0x600002592ac0_0 {0 0 0};
    %load/vec4 v0x600002592ac0_0;
    %assign/vec4 v0x600002592b50_0, 0;
    %load/vec4 v0x600002592be0_0;
    %assign/vec4 v0x600002592c70_0, 0;
    %load/vec4 v0x600002592a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x6000025929a0_0;
    %assign/vec4 v0x600002592d90_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x600002592880_0;
    %assign/vec4 v0x600002592d90_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x135e17880;
T_33 ;
    %wait E_0x6000019bde00;
    %delay 100000, 0;
    %load/vec4 v0x60000259dd40_0;
    %inv;
    %assign/vec4 v0x60000259dd40_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x135e17880;
T_34 ;
    %vpi_call 3 335 "$monitor", "MONTIOR: time=%3d, reg_wr_data=%d \012", $time, v0x60000259f9f0_0 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000259dd40_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000259fde0_0, 0, 1;
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./decode_unit/Mux2_1_5.v";
    "pipeline.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./registers/EX_DM_reg.v";
    "./execution/EX.v";
    "./registers/ID_EX_reg.v";
    "./registers/IF_ID_reg.v";
    "./IF_Unit/Instruction_Memory.v";
    "./write_back/write_back.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
