// Seed: 3403697954
module module_0;
  assign id_1 = id_1 * id_1;
  assign id_1 = 1;
  assign id_1.id_1 = 1;
  assign module_1.id_18 = 0;
endmodule
macromodule module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9,
    inout supply0 id_10,
    input tri0 id_11
);
  wire id_13, id_14 = 1, id_15, id_16, id_17, id_18, id_19;
  id_20(
      id_19
  );
  wire id_21;
  tri0 id_22;
  if (id_6)
    `define pp_23 0
  else tri id_24 = 1;
  assign id_10 = 1'b0 - 1;
  assign id_3  = 1;
  supply0 id_25;
  always_ff id_25 = 1'd0 == 1;
  wire id_26;
  assign id_22 = id_4;
  module_0 modCall_1 ();
  wire id_27;
  wire id_28;
  wire id_29;
  wire id_30, id_31, id_32;
endmodule
