
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000481                       # Number of seconds simulated
sim_ticks                                   481130800                       # Number of ticks simulated
final_tick                                  481130800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142945                       # Simulator instruction rate (inst/s)
host_op_rate                                   261866                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              381474584                       # Simulator tick rate (ticks/s)
host_mem_usage                                 682760                       # Number of bytes of host memory used
host_seconds                                     1.26                       # Real time elapsed on the host
sim_insts                                      180286                       # Number of instructions simulated
sim_ops                                        330274                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           400                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            72384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           154368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              226752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        72384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          72384                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst              1131                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2412                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3543                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst           150445575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           320844145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              471289720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst      150445575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         150445575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst          150445575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          320844145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             471289720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3543                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7086                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  226752                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   226752                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                878                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                870                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                882                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                902                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                828                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                936                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                906                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                884                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      481045600                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                   7086                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3267                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     3281                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      263                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      249                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1257                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     179.576770                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    128.992328                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    155.011523                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63              4      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127          606     48.21%     48.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          187     14.88%     63.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          114      9.07%     72.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           66      5.25%     77.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           57      4.53%     82.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           45      3.58%     85.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           41      3.26%     89.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575          137     10.90%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1257                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                     159058592                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                318493592                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    53145000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      22446.88                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     7500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 44946.88                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        471.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     471.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         11.05                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     11.05                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.13                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      5823                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.18                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      135773.53                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.18                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              3841962.642000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              1346964.998400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             12171378.441600                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3249579.060000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          7051822.092000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          186689.764800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     3151301.798400                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     14959.899360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      179299.525440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            31193958.222000                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower              64.834499                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             302225800                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        809600                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15217500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      26997900                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7343760                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      162839800                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    267922240                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      79                       # Number of BP lookups
system.cpu.branchPred.condPredicted                79                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                31                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   34                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               34                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       67472                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       17120                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1693                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       69743                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       481130800                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1202827                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      180286                       # Number of instructions committed
system.cpu.committedOps                        330274                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                         73819                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               6.671772                       # CPI: cycles per instruction
system.cpu.ipc                               0.149885                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1287      0.39%      0.39% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  253310     76.70%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                     61      0.02%     77.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1131      0.34%     77.45% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2227      0.67%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.12% # Class of committed instruction
system.cpu.op_class_0::MemRead                  54608     16.53%     94.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 16484      4.99%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               782      0.24%     99.88% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   330274                       # Class of committed instruction
system.cpu.tickCycles                          491599                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          711228                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1728                       # number of replacements
system.cpu.dcache.tags.tagsinuse           736.824130                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               79308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2752                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.818314                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         394972800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   736.824130                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.719555                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.719555                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          696                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             85226                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            85226                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        63427                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63427                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        15881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15881                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         79308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            79308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        79308                       # number of overall hits
system.cpu.dcache.overall_hits::total           79308                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2179                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          987                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3166                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3166                       # number of overall misses
system.cpu.dcache.overall_misses::total          3166                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    178045600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    178045600                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     78104400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     78104400                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    256150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    256150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    256150000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    256150000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        65606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        65606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        16868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        16868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        82474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        82474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        82474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        82474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.033213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033213                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.058513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058513                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.038388                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038388                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.038388                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038388                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81709.775126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81709.775126                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79133.130699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79133.130699                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80906.506633                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80906.506633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 80906.506633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80906.506633                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          599                       # number of writebacks
system.cpu.dcache.writebacks::total               599                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          390                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          414                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          414                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2155                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          597                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          597                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2752                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2752                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    174776400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    174776400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     48664800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     48664800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    223441200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    223441200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    223441200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    223441200                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.035392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033368                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033368                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033368                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033368                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81102.737819                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81102.737819                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81515.577889                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81515.577889                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81192.296512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81192.296512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81192.296512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81192.296512                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               885                       # number of replacements
system.cpu.icache.tags.tagsinuse           404.083605                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               68374                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1368                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.980994                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   404.083605                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.789226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.789226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             71111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            71111                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        68374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           68374                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         68374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            68374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        68374                       # number of overall hits
system.cpu.icache.overall_hits::total           68374                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1369                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1369                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1369                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1369                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1369                       # number of overall misses
system.cpu.icache.overall_misses::total          1369                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    103895600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103895600                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    103895600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103895600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    103895600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103895600                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        69743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        69743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        69743                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        69743                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        69743                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        69743                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019629                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019629                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019629                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019629                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019629                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019629                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75891.599708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75891.599708                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75891.599708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75891.599708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75891.599708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75891.599708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1369                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1369                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1369                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1369                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1369                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1369                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    102801200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102801200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    102801200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102801200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    102801200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102801200                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.019629                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019629                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.019629                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019629                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.019629                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019629                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75092.184076                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75092.184076                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75092.184076                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75092.184076                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75092.184076                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75092.184076                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           6734                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3523                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           599                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2014                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                597                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               597                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3524                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3622                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7232                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10854                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        87552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       214464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   302016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4121                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001456                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.038134                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4115     99.85%     99.85% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.15%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4121                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3172800                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1641600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3302799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             2051.867333                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3186                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3543                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.899238                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   691.709144                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1360.158190                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.010555                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.020754                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.031309                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3543                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          421                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3025                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.054062                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                57383                       # Number of tag accesses
system.l2cache.tags.data_accesses               57383                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          599                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          599                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            64                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               64                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst          237                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          276                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          513                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              237                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              340                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 577                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             237                       # number of overall hits
system.l2cache.overall_hits::cpu.data             340                       # number of overall hits
system.l2cache.overall_hits::total                577                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          533                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            533                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1132                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1879                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3011                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1132                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2412                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3544                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1132                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2412                       # number of overall misses
system.l2cache.overall_misses::total             3544                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     47403200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     47403200                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     99164800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    169867200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    269032000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     99164800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    217270400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    316435200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     99164800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    217270400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    316435200                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          599                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          599                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          597                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          597                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1369                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2155                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3524                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1369                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2752                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4121                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1369                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2752                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4121                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.892797                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.892797                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.826881                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.871926                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.854427                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.826881                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.876453                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.859985                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.826881                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.876453                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.859985                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 88936.585366                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 88936.585366                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 87601.413428                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 90402.980309                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 89349.717702                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 87601.413428                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 90078.938640                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 89287.584650                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 87601.413428                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 90078.938640                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 89287.584650                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data          533                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          533                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1132                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1879                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3011                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1132                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2412                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3544                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1132                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2412                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3544                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     43139200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     43139200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     90116800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    154835200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    244952000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     90116800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    197974400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    288091200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     90116800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    197974400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    288091200                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.892797                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.892797                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.826881                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.871926                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.854427                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.826881                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.876453                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.859985                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.826881                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.876453                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.859985                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 80936.585366                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80936.585366                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 79608.480565                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82402.980309                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81352.374626                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79608.480565                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 82078.938640                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 81289.841986                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79608.480565                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 82078.938640                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 81289.841986                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    481130800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3010                       # Transaction distribution
system.membus.trans_dist::ReadExReq               533                       # Transaction distribution
system.membus.trans_dist::ReadExResp              533                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3010                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       226752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       226752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  226752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3543                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3543    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3543                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1417200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7581704                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
