 
****************************************
Report : qor
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Mon Jun 22 17:23:35 2020
****************************************


  Timing Path Group 'clk_ext'
  -----------------------------------
  Levels of Logic:             30.000
  Critical Path Length:         1.881
  Critical Path Slack:          0.000
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.010
  Total Hold Violation:       -10.389
  No. of Hold Violations:    1043.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         41
  Hierarchical Port Count:       4393
  Leaf Cell Count:              22631
  Buf/Inv Cell Count:            4226
  Buf Cell Count:                 552
  Inv Cell Count:                3674
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:     18705
  Sequential Cell Count:         3926
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       34187.200
  Noncombinational Area:    34593.281
  Buf/Inv Area:              4402.880
  Total Buffer Area:          776.000
  Total Inverter Area:       3626.880
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  -----------------------------------
  Cell Area:                68780.481
  Design Area:              68780.481


  Design Rules
  -----------------------------------
  Total Number of Nets:         23972
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hades

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.359
  Logic Optimization:                 1.133
  Mapping Optimization:              12.767
  -----------------------------------------
  Overall Compile Time:              43.901
  Overall Compile Wall Clock Time:   26.724

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.010  TNS: 10.389  Number of Violating Paths: 1043

  --------------------------------------------------------------------


1
