@inproceedings{xu2016vlsi,
 author = {Xiaoxin Xu and Q. Luo and Tiancheng Gong and Hangbing Lv and Shibing Long and Qi Liu and S. S. Chung and \underline{Jing Li} and Ming Liu},
 booktitle = {2016 IEEE Symposium on VLSI Technology},
 date = {2016-06},
 doi = {10.1109/VLSIT.2016.7573388},
 issn = {},
 keywords = {conference, CMOS memory circuits,integrated circuit manufacture,resistive RAM,CMOS,RRAM,self-aligned self-selective cell,size 5 nm,vertical resistive switching memory,Etching,Hafnium compounds,Leakage currents,Programming,Resistance,Three-dimensional displays,Threshold voltage},
 month = {June},
 number = {},
 pages = {1--2},
 title = {Fully {CMOS} compatible {3D} vertical {RRAM} with self-aligned self-selective cell enabling sub-5nm scaling},
 volume = {},
 year = {2016}
}

