#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27d23f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27d2580 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x27d2e60 .functor NOT 1, L_0x280f6e0, C4<0>, C4<0>, C4<0>;
L_0x280f440 .functor XOR 1, L_0x280f270, L_0x280f3a0, C4<0>, C4<0>;
L_0x280f5d0 .functor XOR 1, L_0x280f440, L_0x280f500, C4<0>, C4<0>;
v0x27fdae0_0 .net *"_ivl_10", 0 0, L_0x280f500;  1 drivers
v0x27fdbe0_0 .net *"_ivl_12", 0 0, L_0x280f5d0;  1 drivers
v0x27fdcc0_0 .net *"_ivl_2", 0 0, L_0x280f1d0;  1 drivers
v0x27fdd80_0 .net *"_ivl_4", 0 0, L_0x280f270;  1 drivers
v0x27fde60_0 .net *"_ivl_6", 0 0, L_0x280f3a0;  1 drivers
v0x27fdf90_0 .net *"_ivl_8", 0 0, L_0x280f440;  1 drivers
v0x27fe070_0 .var "clk", 0 0;
v0x27fe110_0 .net "reset", 0 0, v0x27fca30_0;  1 drivers
v0x27fe1b0_0 .var/2u "stats1", 159 0;
v0x27fe320_0 .var/2u "strobe", 0 0;
v0x27fe3e0_0 .net "tb_match", 0 0, L_0x280f6e0;  1 drivers
v0x27fe4a0_0 .net "tb_mismatch", 0 0, L_0x27d2e60;  1 drivers
v0x27fe560_0 .net "w", 0 0, v0x27fcb00_0;  1 drivers
v0x27fe600_0 .net "z_dut", 0 0, L_0x280f070;  1 drivers
v0x27fe6a0_0 .net "z_ref", 0 0, L_0x27c51b0;  1 drivers
L_0x280f1d0 .concat [ 1 0 0 0], L_0x27c51b0;
L_0x280f270 .concat [ 1 0 0 0], L_0x27c51b0;
L_0x280f3a0 .concat [ 1 0 0 0], L_0x280f070;
L_0x280f500 .concat [ 1 0 0 0], L_0x27c51b0;
L_0x280f6e0 .cmp/eeq 1, L_0x280f1d0, L_0x280f5d0;
S_0x27d2710 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x27d2580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x279ea40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x279ea80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x279eac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x279eb00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x279eb40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x279eb80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x27c51b0 .functor OR 1, L_0x280e8b0, L_0x280eb60, C4<0>, C4<0>;
v0x27c53b0_0 .net *"_ivl_0", 31 0, L_0x27fe740;  1 drivers
L_0x7ff8da0480a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c5450_0 .net *"_ivl_11", 28 0, L_0x7ff8da0480a8;  1 drivers
L_0x7ff8da0480f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x27fbc50_0 .net/2u *"_ivl_12", 31 0, L_0x7ff8da0480f0;  1 drivers
v0x27fbd40_0 .net *"_ivl_14", 0 0, L_0x280eb60;  1 drivers
L_0x7ff8da048018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27fbe00_0 .net *"_ivl_3", 28 0, L_0x7ff8da048018;  1 drivers
L_0x7ff8da048060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x27fbf30_0 .net/2u *"_ivl_4", 31 0, L_0x7ff8da048060;  1 drivers
v0x27fc010_0 .net *"_ivl_6", 0 0, L_0x280e8b0;  1 drivers
v0x27fc0d0_0 .net *"_ivl_8", 31 0, L_0x280ea20;  1 drivers
v0x27fc1b0_0 .net "clk", 0 0, v0x27fe070_0;  1 drivers
v0x27fc300_0 .var "next", 2 0;
v0x27fc3e0_0 .net "reset", 0 0, v0x27fca30_0;  alias, 1 drivers
v0x27fc4a0_0 .var "state", 2 0;
v0x27fc580_0 .net "w", 0 0, v0x27fcb00_0;  alias, 1 drivers
v0x27fc640_0 .net "z", 0 0, L_0x27c51b0;  alias, 1 drivers
E_0x27cd760 .event anyedge, v0x27fc4a0_0, v0x27fc580_0;
E_0x27cc880 .event posedge, v0x27fc1b0_0;
L_0x27fe740 .concat [ 3 29 0 0], v0x27fc4a0_0, L_0x7ff8da048018;
L_0x280e8b0 .cmp/eq 32, L_0x27fe740, L_0x7ff8da048060;
L_0x280ea20 .concat [ 3 29 0 0], v0x27fc4a0_0, L_0x7ff8da0480a8;
L_0x280eb60 .cmp/eq 32, L_0x280ea20, L_0x7ff8da0480f0;
S_0x27fc780 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x27d2580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x27fc970_0 .net "clk", 0 0, v0x27fe070_0;  alias, 1 drivers
v0x27fca30_0 .var "reset", 0 0;
v0x27fcb00_0 .var "w", 0 0;
E_0x27ccae0/0 .event negedge, v0x27fc1b0_0;
E_0x27ccae0/1 .event posedge, v0x27fc1b0_0;
E_0x27ccae0 .event/or E_0x27ccae0/0, E_0x27ccae0/1;
S_0x27fcc00 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x27d2580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
L_0x280f070 .functor OR 1, L_0x280ee40, L_0x280ef30, C4<0>, C4<0>;
L_0x7ff8da048138 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x27fcf10_0 .net/2u *"_ivl_0", 2 0, L_0x7ff8da048138;  1 drivers
v0x27fcff0_0 .net *"_ivl_2", 0 0, L_0x280ee40;  1 drivers
L_0x7ff8da048180 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x27fd0b0_0 .net/2u *"_ivl_4", 2 0, L_0x7ff8da048180;  1 drivers
v0x27fd1a0_0 .net *"_ivl_6", 0 0, L_0x280ef30;  1 drivers
v0x27fd260_0 .net "clk", 0 0, v0x27fe070_0;  alias, 1 drivers
v0x27fd3a0_0 .var "next_state", 2 0;
v0x27fd480_0 .net "reset", 0 0, v0x27fca30_0;  alias, 1 drivers
v0x27fd570_0 .var "state", 2 0;
v0x27fd650_0 .net "w", 0 0, v0x27fcb00_0;  alias, 1 drivers
v0x27fd780_0 .net "z", 0 0, L_0x280f070;  alias, 1 drivers
E_0x27b39f0 .event anyedge, v0x27fc580_0, v0x27fd570_0;
E_0x27dd250 .event posedge, v0x27fc3e0_0, v0x27fc1b0_0;
L_0x280ee40 .cmp/eq 3, v0x27fd570_0, L_0x7ff8da048138;
L_0x280ef30 .cmp/eq 3, v0x27fd570_0, L_0x7ff8da048180;
S_0x27fd8c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x27d2580;
 .timescale -12 -12;
E_0x27dd570 .event anyedge, v0x27fe320_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27fe320_0;
    %nor/r;
    %assign/vec4 v0x27fe320_0, 0;
    %wait E_0x27dd570;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27fc780;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27ccae0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x27fca30_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27fcb00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x27d2710;
T_2 ;
    %wait E_0x27cc880;
    %load/vec4 v0x27fc3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27fc4a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x27fc300_0;
    %assign/vec4 v0x27fc4a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27d2710;
T_3 ;
Ewait_0 .event/or E_0x27cd760, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x27fc4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x27fc300_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x27fc580_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x27fc300_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x27fc580_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x27fc300_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x27fc580_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x27fc300_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x27fc580_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x27fc300_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x27fc580_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x27fc300_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x27fc580_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x27fc300_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x27fcc00;
T_4 ;
    %wait E_0x27dd250;
    %load/vec4 v0x27fd480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27fd570_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x27fd3a0_0;
    %assign/vec4 v0x27fd570_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27fcc00;
T_5 ;
    %wait E_0x27b39f0;
    %load/vec4 v0x27fd570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x27fd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x27fd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
T_5.11 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x27fd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
T_5.13 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x27fd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
T_5.15 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x27fd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
T_5.17 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x27fd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27fd3a0_0, 0, 3;
T_5.19 ;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x27d2580;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fe070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fe320_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27d2580;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27fe070_0;
    %inv;
    %store/vec4 v0x27fe070_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27d2580;
T_8 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27fc970_0, v0x27fe4a0_0, v0x27fe070_0, v0x27fe110_0, v0x27fe560_0, v0x27fe6a0_0, v0x27fe600_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27d2580;
T_9 ;
    %load/vec4 v0x27fe1b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27fe1b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27fe1b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27fe1b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27fe1b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27fe1b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27fe1b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27d2580;
T_10 ;
    %wait E_0x27ccae0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fe1b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fe1b0_0, 4, 32;
    %load/vec4 v0x27fe3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27fe1b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fe1b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fe1b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fe1b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27fe6a0_0;
    %load/vec4 v0x27fe6a0_0;
    %load/vec4 v0x27fe600_0;
    %xor;
    %load/vec4 v0x27fe6a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27fe1b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fe1b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27fe1b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fe1b0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2012_q2fsm/2012_q2fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/2012_q2fsm/iter0/response1/top_module.sv";
