{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 01:06:28 2021 " "Info: Processing started: Fri Oct 22 01:06:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt12b -c cnt12b " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cnt12b -c cnt12b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT12B.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CNT12B.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT12B " "Info: Found entity 1: CNT12B" {  } { { "CNT12B.bdf" "" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNT12B " "Info: Elaborating entity \"CNT12B\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(22) " "Warning (10268): Verilog HDL information at seg.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(32) " "Warning (10268): Verilog HDL information at seg.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seg.v 1 1 " "Warning: Using design file seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst2 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst2\"" {  } { { "CNT12B.bdf" "inst2" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { { 64 576 728 256 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seg.v(43) " "Warning (10230): Verilog HDL assignment warning at seg.v(43): truncated value with size 32 to match size of target (2)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg.v(47) " "Warning (10270): Verilog HDL Case Statement warning at seg.v(47): incomplete case statement has no default case item" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg0 seg.v(46) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(46): inferring latch(es) for variable \"seg0\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg1 seg.v(46) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(46): inferring latch(es) for variable \"seg1\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] seg.v(46) " "Info (10041): Inferred latch for \"seg1\[0\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] seg.v(46) " "Info (10041): Inferred latch for \"seg1\[1\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] seg.v(46) " "Info (10041): Inferred latch for \"seg1\[2\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] seg.v(46) " "Info (10041): Inferred latch for \"seg1\[3\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] seg.v(46) " "Info (10041): Inferred latch for \"seg1\[4\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] seg.v(46) " "Info (10041): Inferred latch for \"seg1\[5\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] seg.v(46) " "Info (10041): Inferred latch for \"seg1\[6\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[7\] seg.v(46) " "Info (10041): Inferred latch for \"seg1\[7\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[0\] seg.v(46) " "Info (10041): Inferred latch for \"seg0\[0\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[1\] seg.v(46) " "Info (10041): Inferred latch for \"seg0\[1\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[2\] seg.v(46) " "Info (10041): Inferred latch for \"seg0\[2\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[3\] seg.v(46) " "Info (10041): Inferred latch for \"seg0\[3\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[4\] seg.v(46) " "Info (10041): Inferred latch for \"seg0\[4\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[5\] seg.v(46) " "Info (10041): Inferred latch for \"seg0\[5\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[6\] seg.v(46) " "Info (10041): Inferred latch for \"seg0\[6\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[7\] seg.v(46) " "Info (10041): Inferred latch for \"seg0\[7\]\" at seg.v(46)" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divi_1hz.v 1 1 " "Warning: Using design file divi_1hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divi_1hz " "Info: Found entity 1: divi_1hz" {  } { { "divi_1hz.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/divi_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divi_1hz divi_1hz:inst " "Info: Elaborating entity \"divi_1hz\" for hierarchy \"divi_1hz:inst\"" {  } { { "CNT12B.bdf" "inst" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { { 80 208 304 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cnt12.v(27) " "Warning (10229): Verilog HDL Expression warning at cnt12.v(27): truncated literal to match 4 bits" {  } { { "cnt12.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cnt12.v 1 1 " "Warning: Using design file cnt12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cnt12 " "Info: Found entity 1: cnt12" {  } { { "cnt12.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt12 cnt12:inst3 " "Info: Elaborating entity \"cnt12\" for hierarchy \"cnt12:inst3\"" {  } { { "CNT12B.bdf" "inst3" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { { 80 368 464 176 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg:inst2\|seg1\[6\] seg:inst2\|seg1\[1\] " "Info: Duplicate LATCH primitive \"seg:inst2\|seg1\[6\]\" merged with LATCH primitive \"seg:inst2\|seg1\[1\]\"" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg:inst2\|seg1\[5\] seg:inst2\|seg1\[1\] " "Info: Duplicate LATCH primitive \"seg:inst2\|seg1\[5\]\" merged with LATCH primitive \"seg:inst2\|seg1\[1\]\"" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg:inst2\|seg1\[4\] seg:inst2\|seg1\[1\] " "Info: Duplicate LATCH primitive \"seg:inst2\|seg1\[4\]\" merged with LATCH primitive \"seg:inst2\|seg1\[1\]\"" {  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst2\|seg0\[1\] " "Warning: Latch seg:inst2\|seg0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt12:inst3\|Q1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt12:inst3\|Q1\[1\]" {  } { { "cnt12.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst2\|seg1\[1\] " "Warning: Latch seg:inst2\|seg1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt12:inst3\|Q1\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt12:inst3\|Q1\[3\]" {  } { { "cnt12.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst2\|seg0\[2\] " "Warning: Latch seg:inst2\|seg0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt12:inst3\|Q1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt12:inst3\|Q1\[1\]" {  } { { "cnt12.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst2\|seg0\[3\] " "Warning: Latch seg:inst2\|seg0\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt12:inst3\|Q1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt12:inst3\|Q1\[1\]" {  } { { "cnt12.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst2\|seg0\[4\] " "Warning: Latch seg:inst2\|seg0\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt12:inst3\|Q1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt12:inst3\|Q1\[1\]" {  } { { "cnt12.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst2\|seg0\[5\] " "Warning: Latch seg:inst2\|seg0\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt12:inst3\|Q1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt12:inst3\|Q1\[1\]" {  } { { "cnt12.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst2\|seg0\[6\] " "Warning: Latch seg:inst2\|seg0\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt12:inst3\|Q1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt12:inst3\|Q1\[1\]" {  } { { "cnt12.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst2\|seg0\[7\] " "Warning: Latch seg:inst2\|seg0\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt12:inst3\|Q1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt12:inst3\|Q1\[1\]" {  } { { "cnt12.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/seg.v" 46 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DP GND " "Warning (13410): Pin \"DP\" is stuck at GND" {  } { { "CNT12B.bdf" "" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { { 200 832 1008 216 "DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[5\] VCC " "Warning (13410): Pin \"DS\[5\]\" is stuck at VCC" {  } { { "CNT12B.bdf" "" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { { 216 832 1008 232 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[4\] VCC " "Warning (13410): Pin \"DS\[4\]\" is stuck at VCC" {  } { { "CNT12B.bdf" "" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { { 216 832 1008 232 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[3\] VCC " "Warning (13410): Pin \"DS\[3\]\" is stuck at VCC" {  } { { "CNT12B.bdf" "" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { { 216 832 1008 232 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[2\] VCC " "Warning (13410): Pin \"DS\[2\]\" is stuck at VCC" {  } { { "CNT12B.bdf" "" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { { 216 832 1008 232 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[1\] VCC " "Warning (13410): Pin \"DS\[1\]\" is stuck at VCC" {  } { { "CNT12B.bdf" "" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { { 216 832 1008 232 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DS\[0\] VCC " "Warning (13410): Pin \"DS\[0\]\" is stuck at VCC" {  } { { "CNT12B.bdf" "" { Schematic "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/CNT12B.bdf" { { 216 832 1008 232 "DS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12b.map.smsg " "Info: Generated suppressed messages file D:/最近要用到的文件/邱老师课程作业/实验文件/cnt12b/cnt12b.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Info: Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Info: Implemented 133 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 01:06:32 2021 " "Info: Processing ended: Fri Oct 22 01:06:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
