#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec 17 16:57:01 2024
# Process ID: 9372
# Current directory: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9164 C:\template2\template\vivado\Example_Project\axi_mult_adder\axi_fnd_mult_adder\axi_fnd_mult_adder.xpr
# Log file: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/vivado.log
# Journal file: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder\vivado.jou
# Running On: DESKTOP-8DBAGAH, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 8497 MB
#-----------------------------------------------------------
start_gui
open_project C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file C:/../axi/template/work/sogang/vivado/fnd_ps_pl/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
WARNING: [Project 1-865] Could not find the file C:/../axi/template/work/sogang/vivado/fnd_ps_pl/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1640.410 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_multadder_0_0
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/new/mult_adder.v:37]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/new/mult_adder.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/new/mult_adder.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'multadder'.
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1640.410 ; gain = 0.000
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/new/mult_adder.v:37]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/new/mult_adder.v:37]
update_module_reference design_1_multadder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:module_ref:seven_seg:1.0 - seven_seg_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:module_ref:axi_lite_template_top:1.0 - axi_lite_template_top_0
Adding component instance block -- xilinx.com:module_ref:multadder:1.0 - multadder_0
Successfully read diagram <design_1> from block design file <C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_multadder_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'C'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'D'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'P'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'modesel'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'A1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'A2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'A3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'A4'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'B1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'B2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'B3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'B4'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'C1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_multadder_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'A' is not found on the upgraded version of the cell '/multadder_0'. Its connection to the net 'axi_lite_template_top_0_reg0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'B' is not found on the upgraded version of the cell '/multadder_0'. Its connection to the net 'axi_lite_template_top_0_reg1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'C' is not found on the upgraded version of the cell '/multadder_0'. Its connection to the net 'axi_lite_template_top_0_reg2' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'D' is not found on the upgraded version of the cell '/multadder_0'. Its connection to the net 'axi_lite_template_top_0_reg4' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'modesel' is not found on the upgraded version of the cell '/multadder_0'. Its connection to the net 'xlslice_0_Dout' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'P' is not found on the upgraded version of the cell '/multadder_0'. Its connection to the net 'multadder_0_P' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_multadder_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <multadder_0_P> has no source
Wrote  : <C:\template2\template\vivado\Example_Project\axi_mult_adder\axi_fnd_mult_adder\axi_fnd_mult_adder.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1640.410 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1640.410 ; gain = 0.000
startgroup
connect_bd_net [get_bd_pins axi_lite_template_top_0/reg0] [get_bd_pins multadder_0/A2]
connect_bd_net [get_bd_pins axi_lite_template_top_0/reg0] [get_bd_pins multadder_0/A1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_lite_template_top_0/reg0] [get_bd_pins multadder_0/A1]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_lite_template_top_0/reg0] [get_bd_pins multadder_0/A2]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins multadder_0/A1] [get_bd_pins axi_lite_template_top_0/reg0]
connect_bd_net [get_bd_pins multadder_0/A2] [get_bd_pins axi_lite_template_top_0/reg1]
connect_bd_net [get_bd_pins multadder_0/A3] [get_bd_pins axi_lite_template_top_0/reg2]
connect_bd_net [get_bd_pins multadder_0/A4] [get_bd_pins axi_lite_template_top_0/reg3]
connect_bd_net [get_bd_pins multadder_0/B1] [get_bd_pins axi_lite_template_top_0/reg4]
connect_bd_net [get_bd_pins multadder_0/B2] [get_bd_pins axi_lite_template_top_0/reg5]
connect_bd_net [get_bd_pins multadder_0/B3] [get_bd_pins axi_lite_template_top_0/reg6]
connect_bd_net [get_bd_pins multadder_0/B4] [get_bd_pins axi_lite_template_top_0/reg7]
connect_bd_net [get_bd_pins multadder_0/C1] [get_bd_pins seven_seg_0/data]
save_bd_design
Wrote  : <C:\template2\template\vivado\Example_Project\axi_mult_adder\axi_fnd_mult_adder\axi_fnd_mult_adder.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_multadder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_multadder_0_0 to use current project options
Wrote  : <C:\template2\template\vivado\Example_Project\axi_mult_adder\axi_fnd_mult_adder\axi_fnd_mult_adder.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/synth_1/design_1_wrapper.dcp to C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [filemgmt 56-12] File 'C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [Project 1-1859] Fail to add auto incremental checkpoint C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/synth_1/design_1_wrapper.dcp to utils_1 fileset.
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <C:\template2\template\vivado\Example_Project\axi_mult_adder\axi_fnd_mult_adder\axi_fnd_mult_adder.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/seven_seg_0/data'(16) to pin '/multadder_0/C1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_lite_template_top_0/rdonly_reg0'(32) to pin '/xlconcat_0/dout'(48) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/seven_seg_0/data'(16) to pin '/multadder_0/C1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_lite_template_top_0/rdonly_reg0'(32) to pin '/xlconcat_0/dout'(48) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multadder_0 .
Exporting to file c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 0f26dd5463f72333; cache size = 257.426 MB.
[Tue Dec 17 17:12:48 2024] Launched design_1_multadder_0_0_synth_1, design_1_system_ila_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_multadder_0_0_synth_1: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/design_1_multadder_0_0_synth_1/runme.log
design_1_system_ila_0_0_synth_1: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/design_1_system_ila_0_0_synth_1/runme.log
synth_1: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/synth_1/runme.log
[Tue Dec 17 17:12:48 2024] Launched impl_1...
Run output will be captured here: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 1935.109 ; gain = 294.699
write_hw_platform -fixed -force -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matrix_mult.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matrix_mult.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matrix_mult.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2022.1/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2089.176 ; gain = 122.340
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
file copy -force C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/impl_1/design_1_wrapper.bit C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult.bit
update_module_reference design_1_multadder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_multadder_0_0 to use current project options
Wrote  : <C:\template2\template\vivado\Example_Project\axi_mult_adder\axi_fnd_mult_adder\axi_fnd_mult_adder.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2089.176 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/synth_1/design_1_wrapper.dcp to C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [filemgmt 56-12] File 'C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [Project 1-1859] Fail to add auto incremental checkpoint C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/synth_1/design_1_wrapper.dcp to utils_1 fileset.
launch_runs impl_1 -jobs 4
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: IP design_1_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <C:\template2\template\vivado\Example_Project\axi_mult_adder\axi_fnd_mult_adder\axi_fnd_mult_adder.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/seven_seg_0/data'(16) to pin '/multadder_0/C1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_lite_template_top_0/rdonly_reg0'(32) to pin '/xlconcat_0/dout'(48) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/seven_seg_0/data'(16) to pin '/multadder_0/C1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_lite_template_top_0/rdonly_reg0'(32) to pin '/xlconcat_0/dout'(48) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multadder_0 .
Exporting to file c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 0f26dd5463f72333; cache size = 270.112 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = ea28ae4e2131bbe0; cache size = 270.112 MB.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2089.176 ; gain = 0.000
[Tue Dec 17 17:46:13 2024] Launched design_1_multadder_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_multadder_0_0_synth_1: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/design_1_multadder_0_0_synth_1/runme.log
synth_1: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/synth_1/runme.log
[Tue Dec 17 17:46:13 2024] Launched impl_1...
Run output will be captured here: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2089.176 ; gain = 0.000
write_hw_platform -fixed -force -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult2.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult2.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult2.xsa
write_hw_platform: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2123.934 ; gain = 34.758
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec 17 17:57:50 2024] Launched impl_1...
Run output will be captured here: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/impl_1/runme.log
write_hw_platform -fixed -force -file C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult3.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult3.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult3.xsa
write_hw_platform: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2151.555 ; gain = 27.621
file copy -force C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/axi_fnd_mult_adder.runs/impl_1/design_1_wrapper.bit C:/template2/template/vivado/Example_Project/axi_mult_adder/axi_fnd_mult_adder/matmult3.bit
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 18:06:39 2024...
