
AVRASM ver. 2.1.57  C:\Users\Lenny\Documents\Atmel\t10-test-asm\t10-test-asm\t10-test-asm.asm Thu Apr 23 09:50:56 2015

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\tn10def.inc'
C:\Users\Lenny\Documents\Atmel\t10-test-asm\t10-test-asm\t10-test-asm.asm(26): warning: Register r26 already defined by the .DEF directive
C:\Users\Lenny\Documents\Atmel\t10-test-asm\t10-test-asm\t10-test-asm.asm(27): warning: Register r27 already defined by the .DEF directive
C:\Users\Lenny\Documents\Atmel\t10-test-asm\t10-test-asm\t10-test-asm.asm(29): warning: Register r28 already defined by the .DEF directive
C:\Users\Lenny\Documents\Atmel\t10-test-asm\t10-test-asm\t10-test-asm.asm(30): warning: Register r29 already defined by the .DEF directive
                 
                 ;======================
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATtiny10.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "tn10def.inc"
                 ;* Title             : Register/Bit Definitions for the ATtiny10
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATtiny10
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _TN10DEF_INC_
                 #define _TN10DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATtiny10
                 #pragma AVRPART ADMIN PART_NAME ATtiny10
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x90
                 .equ	SIGNATURE_002	= 0x03
                 
                 #pragma AVRPART CORE CORE_VERSION AVR8L_0
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	CCP	= 0x3c
                 .equ	RSTFLR	= 0x3b
                 .equ	SMCR	= 0x3a
                 .equ	OSCCAL	= 0x39
                 .equ	CLKMSR	= 0x37
                 .equ	CLKPSR	= 0x36
                 .equ	PRR	= 0x35
                 .equ	VLMCSR	= 0x34
                 .equ	NVMCMD	= 0x33
                 .equ	NVMCSR	= 0x32
                 .equ	WDTCSR	= 0x31
                 .equ	GTCCR	= 0x2f
                 .equ	TCCR0A	= 0x2e
                 .equ	TCCR0B	= 0x2d
                 .equ	TCCR0C	= 0x2c
                 .equ	TIMSK0	= 0x2b
                 .equ	TIFR0	= 0x2a
                 .equ	TCNT0L	= 0x28
                 .equ	TCNT0H	= 0x29
                 .equ	OCR0AL	= 0x26
                 .equ	OCR0AH	= 0x27
                 .equ	OCR0BL	= 0x24
                 .equ	OCR0BH	= 0x25
                 .equ	ICR0L	= 0x22
                 .equ	ICR0H	= 0x23
                 .equ	ACSR	= 0x1f
                 .equ	ADCSRA	= 0x1d
                 .equ	ADCSRB	= 0x1c
                 .equ	ADMUX	= 0x1b
                 .equ	ADCL	= 0x19
                 .equ	DIDR0	= 0x17
                 .equ	EICRA	= 0x15
                 .equ	EIFR	= 0x14
                 .equ	EIMSK	= 0x13
                 .equ	PCICR	= 0x12
                 .equ	PCIFR	= 0x11
                 .equ	PCMSK	= 0x10
                 .equ	PORTCR	= 0x0c
                 .equ	PUEB	= 0x03
                 .equ	PORTB	= 0x02
                 .equ	DDRB	= 0x01
                 .equ	PINB	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel Selection Bits
                 .equ	MUX1	= 1	; Analog Channel Selection Bits
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 
                 ; ADCL - ADC Data Register
                 .equ	ADC0	= 0	; ADC Data Register Bit 0
                 .equ	ADC1	= 1	; ADC Data Register Bit 1
                 .equ	ADC2	= 2	; ADC Data Register Bit 2
                 .equ	ADC3	= 3	; ADC Data Register Bit 3
                 .equ	ADC4	= 4	; ADC Data Register Bit 4
                 .equ	ADC5	= 5	; ADC Data Register Bit 5
                 .equ	ADC6	= 6	; ADC Data Register Bit 6
                 .equ	ADC7	= 7	; ADC Data Register Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture  Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR0 - 
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** CPU **************************
                 ; CCP - Configuration Change Protection
                 .equ	CCP0	= 0	; Configuration Change Protection bit 0
                 .equ	CCP1	= 1	; Configuration Change Protection bit 1
                 .equ	CCP2	= 2	; Configuration Change Protection bit 2
                 .equ	CCP3	= 3	; Configuration Change Protection bit 3
                 .equ	CCP4	= 4	; Configuration Change Protection bit 4
                 .equ	CCP5	= 5	; Configuration Change Protection bit 5
                 .equ	CCP6	= 6	; Configuration Change Protection bit 6
                 .equ	CCP7	= 7	; Configuration Change Protection bit 7
                 
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; CLKMSR - Clock Main Settings Register
                 .equ	CLKMS0	= 0	; Clock Main Select Bit 0
                 .equ	CLKMS1	= 1	; Clock Main Select Bit 1
                 
                 ; CLKPSR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; SMCR - Sleep Mode Control Register
                 .equ	SE	= 0	; Sleep Enable
                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                 
                 ; PRR - Power Reduction Register
                 .equ	PRTIM0	= 0	; Power Reduction Timer/Counter0
                 .equ	PRADC	= 1	; Power Reduction ADC
                 
                 ; VLMCSR - Vcc Level Monitoring Control and Status Register
                 .equ	VLM0	= 0	; Trigger Level of Voltage Level Monitor bit 0
                 .equ	VLM1	= 1	; Trigger Level of Voltage Level Monitor bit 1
                 .equ	VLM2	= 2	; Trigger Level of Voltage Level Monitor bit 2
                 .equ	VLMIE	= 6	; VLM Interrupt Enable
                 .equ	VLMF	= 7	; VLM Flag
                 
                 ; RSTFLR - Reset Flag Register
                 .equ	PORF	= 0	; Power-on Reset Flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; NVMCSR - Non-Volatile Memory Control and Status Register
                 .equ	NVMBSY	= 7	; Non-Volatile Memory Busy
                 
                 ; NVMCMD - Non-Volatile Memory Command
                 .equ	NVMCMD0	= 0	; 
                 .equ	NVMCMD1	= 1	; 
                 .equ	NVMCMD2	= 2	; 
                 .equ	NVMCMD3	= 3	; 
                 .equ	NVMCMD4	= 4	; 
                 .equ	NVMCMD5	= 5	; 
                 
                 
                 ; ***** PORTB ************************
                 ; PORTCR - Port Control Register
                 .equ	BBMB	= 1	; Break-Before-Make Mode Enable
                 
                 ; PUEB - Pull-up Enable Control Register
                 .equ	PUEB0	= 0	; 
                 .equ	PUEB1	= 1	; 
                 .equ	PUEB2	= 2	; 
                 .equ	PUEB3	= 3	; 
                 
                 ; PORTB - Input Pins, Port B
                 .equ	PORTB0	= 0	; 
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; 
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; 
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; 
                 .equ	PB3	= 3	; For compatibility
                 
                 ; DDRB - Data Direction Register, Port B
                 .equ	DDB0	= 0	; 
                 .equ	DDB1	= 1	; 
                 .equ	DDB2	= 2	; 
                 .equ	DDB3	= 3	; 
                 
                 ; PINB - Port B Data register
                 .equ	PINB0	= 0	; 
                 .equ	PINB1	= 1	; 
                 .equ	PINB2	= 2	; 
                 .equ	PINB3	= 3	; 
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register A
                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 
                 ; EIMSK - External Interrupt Mask register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 
                 ; EIFR - External Interrupt Flag register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 
                 ; PCMSK - Pin Change Mask Register
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0A - Timer/Counter 0 Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode for Channel B bit 0
                 .equ	COM0B1	= 5	; Compare Output Mode for Channel B bit 1
                 .equ	COM0A0	= 6	; Compare Output Mode for Channel A bit 0
                 .equ	COM0A1	= 7	; Compare Output Mode for Channel A bit 1
                 
                 ; TCCR0B - Timer/Counter 0 Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; Waveform Generation Mode
                 .equ	WGM03	= 4	; Waveform Generation Mode
                 .equ	ICES0	= 6	; Input Capture Edge Select
                 .equ	ICNC0	= 7	; Input Capture Noise Canceler
                 
                 ; TCCR0C - Timer/Counter 0 Control Register C
                 .equ	FOC0B	= 6	; Force Output Compare for Channel B
                 .equ	FOC0A	= 7	; Force Output Compare for Channel A
                 
                 ; TIMSK0 - Timer Interrupt Mask Register 0
                 .equ	TOIE0	= 0	; Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Output Compare A Match Interrupt Enable
                 .equ	OCIE0B	= 2	; Output Compare B Match Interrupt Enable
                 .equ	ICIE0	= 5	; Input Capture Interrupt Enable
                 
                 ; TIFR0 - Overflow Interrupt Enable
                 .equ	TOV0	= 0	; Timer Overflow Flag
                 .equ	OCF0A	= 1	; Timer Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer Output Compare Flag 0B
                 .equ	ICF0	= 5	; Input Capture Flag
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSR	= 0	; Prescaler Reset
                 .equ	TSM	= 7	; Timer Synchronization Mode
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control and Status Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timer Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timer Interrupt Flag
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lockbit
                 .equ	LB2	= 1	; Lockbit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; BYTE0 fuse bits
                 .equ	RSTDISBL	= 0	; Disable external reset
                 .equ	WDTON	= 1	; Watch dog timer always on
                 .equ	CKOUT	= 2	; Output external clock
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x01ff	; Note: Word address
                 .equ	IOEND	= 0x003f
                 .equ	SRAM_START	= 0x0040
                 .equ	SRAM_SIZE	= 32
                 .equ	RAMEND	= 0x005f
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x0000
                 .equ	EEPROMEND	= 0x0000
                 
                 ; ***** MEMORY MAPPED NVM ************************************************
                 .equ	MAPPED_FLASH_START	= 0x4000
                 .equ	MAPPED_LOCKBITS_0	= 0x3f00
                 .equ	MAPPED_CONFIG_0	= 0x3f40
                 .equ	MAPPED_CALIB_0	= 0x3f80
                 .equ	MAPPED_SIGN_0	= 0x3fc0
                 .equ	MAPPED_SIGN_1	= 0x3fc1
                 .equ	MAPPED_SIGN_2	= 0x3fc2
                 .equ	MAPPED_FLASH_SIZE	= 0x0400
                 .equ	MAPPED_FLASH_END	= 0x43ff
                 #pragma AVRPART MEMORY PROG_FLASH 1024
                 #pragma AVRPART MEMORY EEPROM 0
                 #pragma AVRPART MEMORY INT_SRAM SIZE 32
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x40
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	PAGESIZE	= 16
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                 .equ	PCI0addr	= 0x0002	; Pin Change Interrupt Request 0
                 .equ	ICP0addr	= 0x0003	; Timer/Counter0 Input Capture
                 .equ	OVF0addr	= 0x0004	; Timer/Counter0 Overflow
                 .equ	OC0Aaddr	= 0x0005	; Timer/Counter Compare Match A
                 .equ	OC0Baddr	= 0x0006	; Timer/Counter Compare Match B
                 .equ	ACIaddr	= 0x0007	; Analog Comparator
                 .equ	WDTaddr	= 0x0008	; Watchdog Time-out
                 .equ	VLMaddr	= 0x0009	; Vcc Voltage Level Monitor
                 .equ	ADCCaddr	= 0x000a	; ADC Conversion Complete
                 
                 .equ	INT_VECTORS_SIZE	= 11	; size in words
                 
                 #pragma AVRPART CORE INSTRUCTIONS_NOT_SUPPORTED break
                 
                 #endif  /* _TN10DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                 ;   device  attiny10
                 ;======================
                 ;.include   tn10def.inc
                 ;            _____________
                 ;           /1 °         6|
                 ;       O--|PB0        PB3|--O RESET
                 ;          |      t10     |
                 ;       O--|GND        VCC|--O
                 ;          |              |
                 ;       O--|PB1        PB2|--O
                 ;          |______________|
                 
                 ;======================
                 ; defines
                 ;======================
                 .def    temp	= r16
                 .def	char	= r17
                 .def	srg		= r18
                 .def	cnt		= r19
                 .def	letter	= r20
                 
                 .def	btnL	= r24
                 .def	btnH	= r25
                 
                 .def	tmpL	= r26
                 .def	tmpH	= r27
                 
                 .def	outL	= r28
                 .def	outH	= r29
                 
                 ;======================
                 ; equations
                 ;======================
                 .equ	OCRVAL	= 100
                 
                 .equ	TX		= PB0
                 .equ	DAT		= PB0
                 .equ	LTC		= PB1
                 .equ	CLK		= PB2
                 
                 .equ	START_FLAG	= 18
                 .equ	ACK			= 19	
                 
                 ;======================
                 ; macros
                 ;======================
                 .macro  adi		; usage: adi HiReg, value
                         subi    @0,-@1
                 .endm
                 
                 .macro  adci	; usage: adi HiReg, value
                         sbci    @0,-@1
                 .endm
                 
                 .macro	skptc	; skip if T=0
                         brtc	PC+2
                 .endmacro
                 
                 ;======================
                 ; intr. vecs
                 ;======================
000000 c00a      .org	0x0000		rjmp	reset		; reset Handler
000001 9518      .org	INT0addr	reti				; not implemented
000002 9518      .org	PCI0addr	reti				; not implemented
000003 9518      .org	ICP0addr	reti				; not implemented
000004 9518      .org	OVF0addr	reti				; not implemented
000005 c06f      .org	OC0Aaddr	rjmp	isr_comp_a	; comp_a ISR vec place
000006 9518      .org	OC0Baddr	reti				; not implemented
000007 9518      .org	ACIaddr		reti				; not implemented
000008 c068      .org	WDTaddr		rjmp	isr_wdt		; wdt ISR
000009 9518      .org	VLMaddr		reti				; not implemented
00000a 9518      .org	ADCCaddr	reti				; not implemented
                 .org	INT_VECTORS_SIZE				; End of vector table.
                 
                 ;======================
                 ; reset / setup
                 ;======================
                 reset:
                     ; Initialize stack:
00000b e000          ldi		temp,	HIGH(RAMEND)
00000c bf0e          out		SPH,	temp
00000d e50f          ldi		temp,	LOW(RAMEND)
00000e bf0d          out		SPL,	temp
                 	
                 	; set RC osc to 8MHz:
00000f ed08      	ldi		temp,	0xD8		; unlock change protection with signature 0xD8
000010 bf0c      	out		CCP,	temp		; for clock prescaler change
000011 e000      	ldi		temp,	0			; set prescaler to 1
000012 bf06      	out		CLKPSR,	temp
                 
                 	; calibrate RC osc to 11,52MHz
000013 ed05      	ldi		temp,	213			; calibration value
000014 bf09      	out		OSCCAL,	temp		; (199-200 interferens with dradio @ 97,9MHz)
                 
                 	; set comp match A initially to 100
000015 e000      	ldi		temp,	0	
000016 bd07      	out		OCR0AH,	temp
000017 e604      	ldi		temp,	OCRVAL
000018 bd06      	out		OCR0AL,	temp
                 
                 	; turn timer on:
000019 b50d          in      temp,   TCCR0B
00001a 6000          sbr     temp,   CS00
00001b bd0d          out     TCCR0B, temp
                 
                 	; enable comp match A interrupt
00001c b50b          in      temp,   TIMSK0          ; turn overflow interrupt on
00001d 6001          sbr     temp,   OCIE0A
00001e bd0b          out     TIMSK0, temp
                 
                     ; init ports
00001f e006      	ldi		temp,	(1<<LTC) | (1<<CLK)		; CLK, LTC = output
000020 b901      	out		DDRB,	temp
000021 e005      	ldi		temp,	(1<<DAT) | (1<<CLK)		; CLK = high
000022 b902      	out		PORTB,	temp					; DAT/TX = input + pullup
                 
                 	; inti wdt
000023 b701      	in		temp,	WDTCSR
000024 6408      	ori		temp,	(1<<WDIE) | (1<<WDE)	; enable wdt, and int
000025 bf01      	out		WDTCSR,	temp					; by default interrupt will fire ever 16ms
                 	
                 	; init sleep
000026 b70a      	in		temp,	SMCR
000027 6002      	sbr		temp,	SM1
000028 bf0a      	out		SMCR,	temp					; set "power down"-mode
                 
                 ;======================
                 ; main loop
                 ;======================
                 main:
000029 d00a      	rcall	get_button_states
                 
                 	; check if there were buttons pressed?
00002a 2f09      	mov		temp,	btnH		; temp = btnH
00002b 2b08      	or		temp,	btnL		; temp |= btnL
00002c f409      	brne	PC+2				; temp == 0 ? no => start transmission
00002d c03b      	rjmp	go_sleep			;			 yes => go to sleep
                 
00002e e142      	ldi		letter,	START_FLAG	; transmit START_FLAG
00002f d027      	rcall	tx_letter
                 
000030 d014      	rcall	tx_buttons			; transmit button letters
                 	
000031 e143      	ldi		letter,	ACK			; transmit ACK
000032 d024      	rcall	tx_letter
                 	
000033 c035      	rjmp	go_sleep			; go to sleep
                     ;rjmp    main				; go_sleep jumps to main
                 
                 ; get button states
                 ;======================
                 get_button_states:
000034 9a08      	sbi		DDRB,	DAT			; DAT = input
000035 9a10      	sbi		PORTB,	DAT			; DAT = pullup
000036 9a11      	sbi		PORTB,	LTC			; latch btns in
000037 2788      	clr		btnL				; clear btn variable
000038 2799      	clr		btnH				; (and wait a little)
000039 9811      	cbi		PORTB,	LTC			; LTC = 0
                 	
00003a e03c      	ldi		cnt,	12			; loop counter
                 get_btn_loop:
00003b 9488      	clc							; C = 0
00003c 1f88      	rol		btnL				; btn <<= 1
00003d 1f99      	rol		btnH
00003e 9b00      	sbis	PINB,	DAT			; PINN[DAT] == 1 then skip (inverse logic)
00003f 6081      	ori		btnL,	1			; btn |= 1
000040 9812      	cbi		PORTB,	CLK			; clock shift register
000041 953a      	dec		cnt					; cnt-- (and wait a little)
000042 9a12      	sbi		PORTB,	CLK			; (doesnt affect SREG)
000043 f7b9      	brne	get_btn_loop		; cnt == 0 ? no => go on
000044 9508      	ret
                 
                 ; transmit letter of btn presses
                 ;======================
                 tx_buttons:
000045 94e8      	clt							; clear SENT flag = T
000046 9a08      	sbi		DDRB,	TX			; TX = output
000047 9a10      	sbi		PORTB,	TX			; TX = 1 (idle state)
                 	
000048 e1e8      	ldi		ZL,		LOW(0x4000 + letters*2)		; load letter table address
000049 e4f1      	ldi		ZH,		HIGH(0x4000 + letters*2)	; (+0x4000 for prog spc, not RAM)
                 	
00004a e03c      	ldi		cnt,	12			; loop counter
                 btn_trnas_loop:
00004b 9141      	ld		letter,	Z+			; letter = (Z++) (doesnt affect SREG)
00004c 9597      	ror		btnH				; btn_ >>= 1,
00004d 9587      	ror		btnL				; C = btn<0>
00004e f420      	brcc	next_btn			; C == 1 ? no > next btn
00004f f40e      	skptc						; already sent data?
000050 d005      	rcall	tx_comma			; yes > send comma
000051 d005      	rcall	tx_letter			; transmit actual letter
000052 9468      	set							; set sent flag = T
                 next_btn:
000053 953a      	dec		cnt					; cnt--
000054 f7b1      	brne	btn_trnas_loop		; cnt == 0 ? no > go on transmitting
                 	
000055 9508      	ret
                 
                 ; send uart charater
                 ;======================
                 tx_comma:
000056 e24c      	ldi		letter,	','
                 tx_letter:						; wait till last char
000057 9478      	sei							; has been sent that
000058 0000      	nop							; we can send next one
                 	;cli
000059 2f0c      	mov		temp,	outL		; temp = outL | outH
00005a 2b0d      	or		temp,	outH		; temp == 0 <=> outH,outL = 0
00005b f7d9      	brne	tx_letter			;			<=> out = 0
                 
                 	;								 outH		outL
                 	; build outframe:			  [0000|0*Ph][gfed|cbaS] S=start(0), P=stop(1), *=endemarke(1)
00005c e0d3      	ldi		outH,	0b00000011	; [0000|0011][0000|0000]
00005d 2fc4      	mov		outL,	letter		; [0000|0011][hged|dcba]
00005e 9488      	clc							; C=0
00005f 1fcc      	rol		outL				; [0000|0011][gfed|cba0], C=h
000060 1fdd      	rol		outH				; [0000|011h][gfed|cba0], C=0
                 
000061 b50b      	in		temp,	TIMSK0		; enable comp A interrupt for sending
000062 6001      	sbr		temp,	OCIE0A
000063 bd0b      	out		TIMSK0,	temp
                 
000064 b50a      	in		temp,	TIFR0		; "clear" interrupt flag
000065 6001      	sbr		temp,	OCF0A
000066 bd0a      	out		TIFR0,	temp
                 
000067 9478      	sei							; reenable global interrupts
000068 9508      	ret
                 
                 ; prepare for sleep
                 ;======================
                 go_sleep:
000069 b70a      	in		temp,	SMCR		; set "power down"-mode
00006a 6002      	sbr		temp,	SM1
00006b bf0a      	out		SMCR,	temp
                 	
00006c 9478      	sei							; enable global interrupts
00006d 9588      	sleep						; we wake up here again
                 	
00006e 7f0d      	cbr		temp,	SM1
00006f bf0a      	out		SMCR,	temp		; set "power down"-mode
                 	
000070 cfb8      	rjmp	main
                 
                 ; wdt interrupt to wake up again
                 ;======================
                 isr_wdt:
000071 b701      	in		temp,	WDTCSR
000072 6400      	sbr		temp,	(1<<WDIE)	; reenable wdt int.
000073 bf01      	out		WDTCSR,	temp
000074 9518      	reti
                 
                 ; overflow interrupt
                 ;====================== 
                 isr_comp_a:
000075 b72f      	in		srg,	SREG	; save sreg
                 
                 	; OCR0A += OCRVAL
000076 b5a6      	in		tmpL,	OCR0AL	; read OCR0A word
000077 b5b7      	in		tmpH,	OCR0AH
000078 59ac      	adi		tmpL,	OCRVAL	; add OCRVAL
000079 4fbf      	adci	tmpH,	1		; take care of carry; not intuative
00007a bdb7      	out		OCR0AH,	tmpH	; write new OCRVAL back
00007b bda6      	out		OCR0AL,	tmpL	; now we can reuse XL/XH in ISR
                 
                 	; TX = outL[0]
00007c fdc0      	sbrc	outL,	0		; outL[0] == 0 ?
00007d 9a10      	sbi		PORTB,	TX		; no => TX = 1
00007e ffc0      	sbrs	outL,	0		; outL[0] == 1 ?
00007f 9810      	cbi		PORTB,	TX		; no => TX = 0
                 
                 	; out == 0 ?
000080 23dd      	tst		outH			; out == 1 ?
000081 e0a1      	ldi		tmpL,	1		; (comp with carry 
000082 07ca      	cpc		outL,	tmpL	; works only with registers )
                 
                 	; yes => TIMSK0[OCIE0A] = 0
000083 f419      	brne	PC+4			; no => go on
000084 b5ab      	in		tmpL,	TIMSK0	; yes => diable comp A
000085 7fae      	cbr		tmpL,	OCIE0A	; interrupt
000086 bdab      	out		TIMSK0,	tmpL
                 
                 	; out >>= 1
000087 9488      	clc						; C = 0
000088 95d7      	ror		outH			; outH >>= 1, C = outH[0]
000089 95c7      	ror		outL			; outL >>= 1, C = outL[0] <=> out >>= 1
                 
00008a bf2f      	out		SREG,	srg		; restore sreg
00008b 9518          reti
                 
                 ; letter list (size = 12)
                 ;======================
                 letters:
00008c 4241
00008d 4443
00008e 4645
00008f 4847
000090 4a49


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny10" register use summary:
r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:  48 r17:   0 r18:   2 r19:   4 r20:   5 r21:   0 r22:   0 r23:   0 
r24:   5 r25:   4 r26:   8 r27:   3 r28:   7 r29:   5 r30:   1 r31:   1 
x  :   0 y  :   0 z  :   1 
Registers used: 13 out of 35 (37.1%)

"ATtiny10" instruction use summary:
.lds.l:   0 .sts.l:   0 adc   :   0 add   :   0 and   :   0 andi  :   0 
asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   1 
brcs  :   0 breq  :   0 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :   5 brpl  :   0 
brsh  :   0 brtc  :   1 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 cbi   :   3 cbr   :   2 clc   :   3 clh   :   0 cli   :   0 
cln   :   0 clr   :   2 cls   :   0 clt   :   1 clv   :   0 clz   :   0 
com   :   0 cp    :   0 cpc   :   1 cpi   :   0 cpse  :   0 dec   :   2 
eor   :   0 icall :   0 ijmp  :   0 in    :  12 inc   :   0 ld    :   1 
ldd   :   0 ldi   :  18 lds   :   0 lsl   :   0 lsr   :   0 mov   :   3 
neg   :   0 nop   :   1 or    :   2 ori   :   2 out   :  22 pop   :   0 
push  :   0 rcall :   6 ret   :   3 reti  :  10 rjmp  :   6 rol   :   4 
ror   :   4 sbc   :   0 sbci  :   1 sbi   :   7 sbic  :   0 sbis  :   1 
sbr   :   7 sbrc  :   1 sbrs  :   1 sec   :   0 seh   :   0 sei   :   3 
sen   :   0 ser   :   0 ses   :   0 set   :   1 sev   :   0 sez   :   0 
sleep :   1 st    :   0 std   :   0 sts   :   0 sub   :   0 subi  :   1 
swap  :   0 tst   :   1 wdr   :   0 
Instructions used: 35 out of 99 (35.4%)

"ATtiny10" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000124    280     12    292    1024  28.5%
[.dseg] 0x000040 0x000060      0      0      0      32   0.0%
[.eseg] 0x000000 0x000000      0      0      0       0      -

Assembly complete, 0 errors, 4 warnings
