h VDD
l VSS
analyzer R In RST CLK Out
# S1 S1` S2 S2`
l RST CLK In R
s
h RST
s
l RST
s
h RST CLK
s
h In
l CLk 
s
h CLK 
s
l CLK In 
s
h CLK
s
l CLK
s
h CLK
s
h In
l CLK
s 
h CLK
s
l CLk In
s
h CLK
s
h R
l CLK
s
h CLK 
s
l CLK R
s
