+=================================+=================================+===========================================================================================================+
| Launch Setup Clock              | Launch Hold Clock               | Pin                                                                                                       |
+=================================+=================================+===========================================================================================================+
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/D |
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/D |
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/D |
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/D |
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/D |
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[22]/D |
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[14]/D |
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[12]/D |
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]/D |
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[5]/D  |
| clk_out1_design_1_clk_wiz_0_0_1 | clk_out1_design_1_clk_wiz_0_0_1 | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[6]/D  |
+---------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------+
