// Seed: 3691178594
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output tri id_13,
    input supply0 id_14,
    input uwire id_15,
    input tri0 id_16,
    input wand id_17
    , id_22,
    input supply1 id_18,
    input supply1 id_19,
    input supply1 id_20
);
  assign id_1 = id_14 !== -1'b0;
  logic id_23, id_24;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2
    , id_5,
    output wor id_3
);
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_14 = 0;
endmodule
