// Seed: 1378239917
module module_0;
  tri1 id_1;
  assign module_3.id_1 = 0;
  assign id_1 = id_1 !=? -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 'h0 : 1] id_5;
  wire id_6;
  logic id_7 = id_7;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri0  id_1,
    output wire  id_2
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3;
  logic id_1;
  module_0 modCall_1 ();
  assign id_1 = id_1;
  assign id_1 = id_1 + id_1;
endmodule
