Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Tue May 26 11:27:44 2015
| Host         :  running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    98 |
| Minimum Number of register sites lost to control set restrictions |   263 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             455 |          189 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             257 |           88 |
| Yes          | No                    | No                     |             772 |          235 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             245 |           87 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                            Enable Signal                                                            |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r     |                                                                                                                                     |                1 |              1 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r     |                                                                                                                                     |                1 |              1 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r     |                                                                                                                                     |                1 |              1 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push   |                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push   |                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push   |                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                               |                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                  | system_i/axi_bram_ctrl_0/n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                                       |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                  |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/axi_bram_ctrl_0/n_0_rd_data_sm_cs[3]_i_1                                                                                   | system_i/axi_bram_ctrl_0/bram_rst_a                                                                                                 |                3 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/btns_4bit/U0/n_0_s_axi_rdata_i[3]_i_1                                                                                      | system_i/btns_4bit/U0/bus2ip_reset                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/btns_4bit/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                                   | system_i/btns_4bit/U0/bus2ip_reset                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/led_ip/n_0_LED[3]_i_2                                                                                                      | system_i/led_ip/p_0_in                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                  |                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                  |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/btns_4bit/U0/gpio_core_1/Read_Reg_Rst                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/btns_4bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                    |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                             |                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/sw_4bit/U0/n_0_s_axi_rdata_i[3]_i_1                                                                                        | system_i/sw_4bit/U0/bus2ip_reset                                                                                                    |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                |                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                    |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                 |                                                                                                                                     |                3 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                            |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               |                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/sw_4bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                      |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/sw_4bit/U0/gpio_core_1/Read_Reg_Rst                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/sw_4bit/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                                     | system_i/sw_4bit/U0/bus2ip_reset                                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/axi_bram_ctrl_0/n_0_FSM_onehot_rlast_sm_cs[4]_i_1                                                                          | system_i/axi_bram_ctrl_0/bram_rst_a                                                                                                 |                2 |              5 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                            | system_i/rst_processing_system7_0_100M/U0/clear                                                                                     |                1 |              6 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/led_ip/p_0_in                                                                                                              |                4 |              7 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0 |                3 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                      |                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                  |                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/n_0_gen_axi.read_cnt[7]_i_1                                                           | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                   |                3 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                               |                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0 |                2 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                      |                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0 |                2 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                  |                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                               |                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_areset_d1_i_1                                                     |                4 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_areset_d1_i_1                                                     |                4 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/n_0_areset_d1_i_1                                                     |                3 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                               |                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                      |                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                  |                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/btns_4bit/U0/bus2ip_reset                                                                                                  |                4 |             10 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                   |                4 |             10 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/sw_4bit/U0/bus2ip_reset                                                                                                    |                4 |             10 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                             |                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                |                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                    |                                                                                                                                     |                4 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                 |                                                                                                                                     |                5 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                            |                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                               |                                                                                                                                     |                4 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                 |                                                                                                                                     |                5 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                    |                                                                                                                                     |                6 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                |                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                             |                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                            |                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                               |                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_re                                   | system_i/axi_bram_ctrl_0/bram_rst_a                                                                                                 |                7 |             13 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_re                                   | system_i/axi_bram_ctrl_0/bram_rst_a                                                                                                 |                5 |             13 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in       |                                                                                                                                     |                5 |             15 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in       |                                                                                                                                     |                5 |             15 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/s_axi_awready                                                         |                                                                                                                                     |                5 |             15 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/s_axi_arready                                                         |                                                                                                                                     |                4 |             15 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/axi_bram_ctrl_0/bram_rst_a                                                                                                 |               11 |             18 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in       |                                                                                                                                     |                4 |             20 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in       |                                                                                                                                     |                6 |             20 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in       |                                                                                                                                     |                6 |             20 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/s_axi_awready                                                         |                                                                                                                                     |                6 |             20 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in       |                                                                                                                                     |                5 |             20 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/s_axi_arready                                                         |                                                                                                                                     |                5 |             20 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/s_axi_awready                                                         |                                                                                                                                     |                5 |             20 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/s_axi_arready                                                         |                                                                                                                                     |                5 |             20 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                 | system_i/axi_bram_ctrl_0/bram_rst_a                                                                                                 |                8 |             32 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg_rden                                                                            | system_i/led_ip/p_0_in                                                                                                              |               21 |             32 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/axi_bram_ctrl_0/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2                                                   | system_i/axi_bram_ctrl_0/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                                   |                6 |             32 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                  |                                                                                                                                     |                5 |             32 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0       |                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0       |                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0       |                                                                                                                                     |               10 |             34 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                               |                                                                                                                                     |               14 |             35 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                      |                                                                                                                                     |               11 |             35 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                |                                                                                                                                     |               11 |             35 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                |                                                                                                                                     |               10 |             35 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in        |                                                                                                                                     |               11 |             35 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in        |                                                                                                                                     |               10 |             35 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                |                                                                                                                                     |                7 |             35 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in        |                                                                                                                                     |                7 |             35 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                            | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                   |               16 |             52 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                   |               16 |             54 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                   |               15 |             54 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                   |               15 |             54 |
|  system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                     |                                                                                                                                     |              190 |            456 |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


