#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 23 00:46:18 2018
# Process ID: 27946
# Current directory: /home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.runs/impl_1
# Command line: vivado -log hdmi_vga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hdmi_vga_wrapper.tcl -notrace
# Log file: /home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.vdi
# Journal file: /home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source hdmi_vga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kacper/SystemyRekonfigurowalne/good_vp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top hdmi_vga_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0.dcp' for cell 'hdmi_vga_i/GND'
INFO: [Project 1-454] Reading design checkpoint '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_1/hdmi_vga_xlconstant_0_1.dcp' for cell 'hdmi_vga_i/VCC'
INFO: [Project 1-454] Reading design checkpoint '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.dcp' for cell 'hdmi_vga_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0.dcp' for cell 'hdmi_vga_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0.dcp' for cell 'hdmi_vga_i/rgb2vga_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0_1/hdmi_vga_vp_0_0.dcp' for cell 'hdmi_vga_i/vp_0'
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_i/dvi2rgb_0/U0'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1969.750 ; gain = 496.508 ; free physical = 134 ; free virtual = 5780
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/constrs_1/imports/hdmi_vga_zybo_src/Zybo_HDMI.xdc]
Finished Parsing XDC File [/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.srcs/constrs_1/imports/hdmi_vga_zybo_src/Zybo_HDMI.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1969.750 ; gain = 807.484 ; free physical = 136 ; free virtual = 5781
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2001.766 ; gain = 32.016 ; free physical = 127 ; free virtual = 5772
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f76f377

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 128 ; free virtual = 5773
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13f76f377

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 128 ; free virtual = 5773
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1766f70fa

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 127 ; free virtual = 5773
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1766f70fa

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 128 ; free virtual = 5773
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1766f70fa

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 128 ; free virtual = 5773
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 128 ; free virtual = 5773
Ending Logic Optimization Task | Checksum: 1766f70fa

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 128 ; free virtual = 5773

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d6436ff9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 128 ; free virtual = 5773
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 126 ; free virtual = 5773
INFO: [Common 17-1381] The checkpoint '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hdmi_vga_wrapper_drc_opted.rpt -pb hdmi_vga_wrapper_drc_opted.pb -rpx hdmi_vga_wrapper_drc_opted.rpx
Command: report_drc -file hdmi_vga_wrapper_drc_opted.rpt -pb hdmi_vga_wrapper_drc_opted.pb -rpx hdmi_vga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 132 ; free virtual = 5778
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dd08f46c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 132 ; free virtual = 5778
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 132 ; free virtual = 5778

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 989b1dab

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2017.766 ; gain = 0.000 ; free physical = 124 ; free virtual = 5775

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16c3c5b25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2020.777 ; gain = 3.012 ; free physical = 139 ; free virtual = 5781

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16c3c5b25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2020.777 ; gain = 3.012 ; free physical = 139 ; free virtual = 5781
Phase 1 Placer Initialization | Checksum: 16c3c5b25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2020.777 ; gain = 3.012 ; free physical = 139 ; free virtual = 5781

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 9b48e29d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 133 ; free virtual = 5776

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9b48e29d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 133 ; free virtual = 5776

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1de9fa36b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 132 ; free virtual = 5776

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19760177d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 132 ; free virtual = 5776

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f913e31a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 132 ; free virtual = 5776

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f913e31a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 132 ; free virtual = 5776

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c91a0dc7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 132 ; free virtual = 5776

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1033d4d3a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 123 ; free virtual = 5768

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: e22818dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 118 ; free virtual = 5762

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: e22818dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 117 ; free virtual = 5761

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1dc8e83b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 136 ; free virtual = 5777
Phase 3 Detail Placement | Checksum: 1dc8e83b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 136 ; free virtual = 5777

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 151cd138d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 151cd138d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 134 ; free virtual = 5776
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.640. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ad85f81f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 149 ; free virtual = 5777
Phase 4.1 Post Commit Optimization | Checksum: ad85f81f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 149 ; free virtual = 5777

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ad85f81f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 149 ; free virtual = 5777

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ad85f81f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 149 ; free virtual = 5777

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 9e46b77c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 149 ; free virtual = 5777
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9e46b77c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 149 ; free virtual = 5777
Ending Placer Task | Checksum: 7e8ba41f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 150 ; free virtual = 5778
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2044.789 ; gain = 27.023 ; free physical = 150 ; free virtual = 5778
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2044.789 ; gain = 0.000 ; free physical = 140 ; free virtual = 5771
INFO: [Common 17-1381] The checkpoint '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file hdmi_vga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2044.789 ; gain = 0.000 ; free physical = 121 ; free virtual = 5750
INFO: [runtcl-4] Executing : report_utilization -file hdmi_vga_wrapper_utilization_placed.rpt -pb hdmi_vga_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2044.789 ; gain = 0.000 ; free physical = 130 ; free virtual = 5759
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hdmi_vga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2044.789 ; gain = 0.000 ; free physical = 130 ; free virtual = 5759
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 43b6e95f ConstDB: 0 ShapeSum: 3ad4bac0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19fc01a6f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 157 ; free virtual = 5718
Post Restoration Checksum: NetGraph: f451382f NumContArr: ab6ee240 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19fc01a6f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 157 ; free virtual = 5718

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19fc01a6f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 142 ; free virtual = 5703

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19fc01a6f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 142 ; free virtual = 5703
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19f044858

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 136 ; free virtual = 5698
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.116| TNS=-206.627| WHS=-3.462 | THS=-136.948|

Phase 2 Router Initialization | Checksum: 1d510dbf3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 136 ; free virtual = 5698

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d7f090f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 138 ; free virtual = 5699

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.404| TNS=-246.020| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d0fa562e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 136 ; free virtual = 5698

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.737| TNS=-250.222| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15d143029

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 137 ; free virtual = 5698
Phase 4 Rip-up And Reroute | Checksum: 15d143029

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 137 ; free virtual = 5698

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b50957ed

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 136 ; free virtual = 5698
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.404| TNS=-246.020| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: b3c9d058

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 136 ; free virtual = 5698

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b3c9d058

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 136 ; free virtual = 5698
Phase 5 Delay and Skew Optimization | Checksum: b3c9d058

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 136 ; free virtual = 5698

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1762af9a4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 136 ; free virtual = 5698
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.392| TNS=-288.958| WHS=-2.270 | THS=-45.488|

Phase 6.1 Hold Fix Iter | Checksum: 9b33165d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 135 ; free virtual = 5697
WARNING: [Route 35-468] The router encountered 26 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[6]/D
	hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[3]/D
	hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/D
	hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/D
	hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/R
	hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[12]/R
	hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/R
	hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[19]/R
	hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[20]/R
	hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[3]/R
	.. and 16 more pins.

Phase 6 Post Hold Fix | Checksum: a75555ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 135 ; free virtual = 5697

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.47255 %
  Global Horizontal Routing Utilization  = 1.52803 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
Phase 7 Route finalize | Checksum: 7e098554

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 135 ; free virtual = 5697

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7e098554

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 134 ; free virtual = 5696

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14bf2b1e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 134 ; free virtual = 5696

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 13cbc933d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 134 ; free virtual = 5696
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.392| TNS=-393.336| WHS=0.076  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 13cbc933d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 134 ; free virtual = 5696
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 150 ; free virtual = 5712

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2085.781 ; gain = 40.992 ; free physical = 150 ; free virtual = 5712
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2085.781 ; gain = 0.000 ; free physical = 147 ; free virtual = 5712
INFO: [Common 17-1381] The checkpoint '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hdmi_vga_wrapper_drc_routed.rpt -pb hdmi_vga_wrapper_drc_routed.pb -rpx hdmi_vga_wrapper_drc_routed.rpx
Command: report_drc -file hdmi_vga_wrapper_drc_routed.rpt -pb hdmi_vga_wrapper_drc_routed.pb -rpx hdmi_vga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hdmi_vga_wrapper_methodology_drc_routed.rpt -pb hdmi_vga_wrapper_methodology_drc_routed.pb -rpx hdmi_vga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hdmi_vga_wrapper_methodology_drc_routed.rpt -pb hdmi_vga_wrapper_methodology_drc_routed.pb -rpx hdmi_vga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file hdmi_vga_wrapper_power_routed.rpt -pb hdmi_vga_wrapper_power_summary_routed.pb -rpx hdmi_vga_wrapper_power_routed.rpx
Command: report_power -file hdmi_vga_wrapper_power_routed.rpt -pb hdmi_vga_wrapper_power_summary_routed.pb -rpx hdmi_vga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hdmi_vga_wrapper_route_status.rpt -pb hdmi_vga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hdmi_vga_wrapper_timing_summary_routed.rpt -rpx hdmi_vga_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hdmi_vga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file hdmi_vga_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force hdmi_vga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hdmi_vga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/kacper/SystemyRekonfigurowalne/hdmi_vga_zybo_lut_good/hdmi_vga_zybo.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 23 00:50:11 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:02:24 . Memory (MB): peak = 2444.516 ; gain = 294.445 ; free physical = 464 ; free virtual = 5738
INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 00:50:11 2018...
