// Seed: 1690813666
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    output wire id_3,
    input wire id_4,
    output wire id_5,
    output tri0 id_6
);
  assign module_1.id_1 = 0;
  logic id_8;
  ;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    input tri id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wire id_7
);
  assign (highz1, weak0) id_5 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_0,
      id_6,
      id_1,
      id_5
  );
endmodule
