
./../../out/image.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000017e4  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  20000000  080017e4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000003bc  20000014  080017f8  00010014  2**2
                  ALLOC
  3 .debug_abbrev 000022e0  00000000  00000000  00010014  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   0000a824  00000000  00000000  000122f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_line   0000589a  00000000  00000000  0001cb18  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_macinfo 004efd6f  00000000  00000000  000223b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00001d14  00000000  00000000  00512124  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00004abb  00000000  00000000  00513e38  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00002503  00000000  00000000  005188f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubtypes 00000afd  00000000  00000000  0051adf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e68  00000000  00000000  0051b8f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000fc8  00000000  00000000  0051c75b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003c55  00000000  00000000  0051d723  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      00000053  00000000  00000000  00521378  2**0
                  CONTENTS, READONLY
 15 .ARM.attributes 00000031  00000000  00000000  005213cb  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <flash_vec_table>:
 8000000:	00 50 00 20 8d 08 00 08 5d 0b 00 08 5f 0b 00 08     .P. ....]..._...
 8000010:	63 0b 00 08 65 0b 00 08 67 0b 00 08 00 00 00 00     c...e...g.......
	...
 800002c:	6b 0b 00 08 69 0b 00 08 00 00 00 00 6d 0b 00 08     k...i.......m...
 800003c:	71 0b 00 08 e9 0b 00 08 eb 0b 00 08 ed 0b 00 08     q...............
 800004c:	ef 0b 00 08 f1 0b 00 08 f3 0b 00 08 f5 0b 00 08     ................
 800005c:	f7 0b 00 08 f9 0b 00 08 fb 0b 00 08 fd 0b 00 08     ................
 800006c:	ff 0b 00 08 01 0c 00 08 03 0c 00 08 05 0c 00 08     ................
 800007c:	07 0c 00 08 09 0c 00 08 0b 0c 00 08 0d 0c 00 08     ................
 800008c:	0f 0c 00 08 11 0c 00 08 13 0c 00 08 15 0c 00 08     ................
 800009c:	17 0c 00 08 19 0c 00 08 1b 0c 00 08 1d 0c 00 08     ................
 80000ac:	1f 0c 00 08 21 0c 00 08 23 0c 00 08 25 0c 00 08     ....!...#...%...
 80000bc:	27 0c 00 08 29 0c 00 08 2b 0c 00 08 2d 0c 00 08     '...)...+...-...
 80000cc:	2f 0c 00 08 c5 06 00 08 31 0c 00 08 61 0c 00 08     /.......1...a...
 80000dc:	63 0c 00 08 65 0c 00 08 67 0c 00 08 69 0c 00 08     c...e...g...i...
 80000ec:	6b 0c 00 08 6d 0c 00 08 6f 0c 00 08 71 0c 00 08     k...m...o...q...
 80000fc:	73 0c 00 08 75 0c 00 08 77 0c 00 08 79 0c 00 08     s...u...w...y...
 800010c:	7b 0c 00 08 7d 0c 00 08 7f 0c 00 08 81 0c 00 08     {...}...........
 800011c:	83 0c 00 08 85 0c 00 08 87 0c 00 08 89 0c 00 08     ................
 800012c:	8b 0c 00 08                                         ....

08000130 <USART_DBG_itoa.clone.0>:

void USART_DBG_puts(char *str) {
 for(int i = 0; str[i] != 0; i++) USART_DBG_putc(str[i]);
}

static unsigned char USART_DBG_itoa(long val, int radix, int len, char *sout, unsigned char ptr) {
 8000130:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned char c, r, sgn = 0, pad = ' ';
	unsigned char s[20], i = 0;
	unsigned long v;

	if (radix < 0) {
 8000132:	2900      	cmp	r1, #0

void USART_DBG_puts(char *str) {
 for(int i = 0; str[i] != 0; i++) USART_DBG_putc(str[i]);
}

static unsigned char USART_DBG_itoa(long val, int radix, int len, char *sout, unsigned char ptr) {
 8000134:	b089      	sub	sp, #36	; 0x24
	unsigned char c, r, sgn = 0, pad = ' ';
	unsigned char s[20], i = 0;
	unsigned long v;

	if (radix < 0) {
 8000136:	da05      	bge.n	8000144 <USART_DBG_itoa.clone.0+0x14>
		radix = -radix;
 8000138:	4249      	negs	r1, r1
		if (val < 0) {		val = -val;	sgn = '-';	}
 800013a:	2800      	cmp	r0, #0
 800013c:	da02      	bge.n	8000144 <USART_DBG_itoa.clone.0+0x14>
 800013e:	4240      	negs	r0, r0
 8000140:	252d      	movs	r5, #45	; 0x2d
 8000142:	e000      	b.n	8000146 <USART_DBG_itoa.clone.0+0x16>
void USART_DBG_puts(char *str) {
 for(int i = 0; str[i] != 0; i++) USART_DBG_putc(str[i]);
}

static unsigned char USART_DBG_itoa(long val, int radix, int len, char *sout, unsigned char ptr) {
	unsigned char c, r, sgn = 0, pad = ' ';
 8000144:	2500      	movs	r5, #0
		radix = -radix;
		if (val < 0) {		val = -val;	sgn = '-';	}
	}
	v = val;
	r = radix;
	if (len < 0) {	len = -len;	pad = '0'; }
 8000146:	2a00      	cmp	r2, #0
	if (radix < 0) {
		radix = -radix;
		if (val < 0) {		val = -val;	sgn = '-';	}
	}
	v = val;
	r = radix;
 8000148:	b2c9      	uxtb	r1, r1
	if (len < 0) {	len = -len;	pad = '0'; }
 800014a:	da02      	bge.n	8000152 <USART_DBG_itoa.clone.0+0x22>
 800014c:	4252      	negs	r2, r2
 800014e:	2630      	movs	r6, #48	; 0x30
 8000150:	e000      	b.n	8000154 <USART_DBG_itoa.clone.0+0x24>
void USART_DBG_puts(char *str) {
 for(int i = 0; str[i] != 0; i++) USART_DBG_putc(str[i]);
}

static unsigned char USART_DBG_itoa(long val, int radix, int len, char *sout, unsigned char ptr) {
	unsigned char c, r, sgn = 0, pad = ' ';
 8000152:	2620      	movs	r6, #32
		if (val < 0) {		val = -val;	sgn = '-';	}
	}
	v = val;
	r = radix;
	if (len < 0) {	len = -len;	pad = '0'; }
	if (len > 20) return ptr;
 8000154:	2a14      	cmp	r2, #20
 8000156:	dc3f      	bgt.n	80001d8 <USART_DBG_itoa.clone.0+0xa8>

	if (radix < 0) {
		radix = -radix;
		if (val < 0) {		val = -val;	sgn = '-';	}
	}
	v = val;
 8000158:	4604      	mov	r4, r0
 800015a:	f04f 0c00 	mov.w	ip, #0
	r = radix;
	if (len < 0) {	len = -len;	pad = '0'; }
	if (len > 20) return ptr;
	do {
		c = (unsigned char)(v % r);
 800015e:	fbb4 f7f1 	udiv	r7, r4, r1
 8000162:	fb01 4017 	mls	r0, r1, r7, r4
 8000166:	b2c0      	uxtb	r0, r0
		if (c >= 10) c += 7;
 8000168:	2809      	cmp	r0, #9
 800016a:	d901      	bls.n	8000170 <USART_DBG_itoa.clone.0+0x40>
 800016c:	3007      	adds	r0, #7
 800016e:	b2c0      	uxtb	r0, r0
		c += '0';
		s[i++] = c;
 8000170:	af08      	add	r7, sp, #32
 8000172:	4467      	add	r7, ip
 8000174:	3030      	adds	r0, #48	; 0x30
 8000176:	f10c 0c01 	add.w	ip, ip, #1
		v /= r;
 800017a:	fbb4 f4f1 	udiv	r4, r4, r1
	if (len > 20) return ptr;
	do {
		c = (unsigned char)(v % r);
		if (c >= 10) c += 7;
		c += '0';
		s[i++] = c;
 800017e:	f807 0c14 	strb.w	r0, [r7, #-20]
 8000182:	fa5f fc8c 	uxtb.w	ip, ip
		v /= r;
	} while (v);
 8000186:	2c00      	cmp	r4, #0
 8000188:	d1e9      	bne.n	800015e <USART_DBG_itoa.clone.0+0x2e>
	if (sgn) s[i++] = sgn;
 800018a:	b13d      	cbz	r5, 800019c <USART_DBG_itoa.clone.0+0x6c>
 800018c:	a908      	add	r1, sp, #32
 800018e:	4461      	add	r1, ip
 8000190:	f801 5c14 	strb.w	r5, [r1, #-20]
	while (i < len)	s[i++] = pad;
 8000194:	f10c 0401 	add.w	r4, ip, #1
 8000198:	fa5f fc84 	uxtb.w	ip, r4
 800019c:	4594      	cmp	ip, r2
 800019e:	bfbe      	ittt	lt
 80001a0:	af08      	addlt	r7, sp, #32
 80001a2:	eb07 010c 	addlt.w	r1, r7, ip
 80001a6:	f801 6c14 	strblt.w	r6, [r1, #-20]
 80001aa:	dbf3      	blt.n	8000194 <USART_DBG_itoa.clone.0+0x64>

void USART_DBG_puts(char *str) {
 for(int i = 0; str[i] != 0; i++) USART_DBG_putc(str[i]);
}

static unsigned char USART_DBG_itoa(long val, int radix, int len, char *sout, unsigned char ptr) {
 80001ac:	f10c 32ff 	add.w	r2, ip, #4294967295
 80001b0:	b2d0      	uxtb	r0, r2
		s[i++] = c;
		v /= r;
	} while (v);
	if (sgn) s[i++] = sgn;
	while (i < len)	s[i++] = pad;
	do	sout[ptr++] = (s[--i]);
 80001b2:	4c0b      	ldr	r4, [pc, #44]	; (80001e0 <USART_DBG_itoa.clone.0+0xb0>)

void USART_DBG_puts(char *str) {
 for(int i = 0; str[i] != 0; i++) USART_DBG_putc(str[i]);
}

static unsigned char USART_DBG_itoa(long val, int radix, int len, char *sout, unsigned char ptr) {
 80001b4:	4601      	mov	r1, r0
 80001b6:	2200      	movs	r2, #0
		s[i++] = c;
		v /= r;
	} while (v);
	if (sgn) s[i++] = sgn;
	while (i < len)	s[i++] = pad;
	do	sout[ptr++] = (s[--i]);
 80001b8:	af08      	add	r7, sp, #32
 80001ba:	187e      	adds	r6, r7, r1
 80001bc:	18d5      	adds	r5, r2, r3
 80001be:	f816 6c14 	ldrb.w	r6, [r6, #-20]
 80001c2:	3901      	subs	r1, #1
 80001c4:	b2ed      	uxtb	r5, r5
	while (i);
 80001c6:	4282      	cmp	r2, r0
		s[i++] = c;
		v /= r;
	} while (v);
	if (sgn) s[i++] = sgn;
	while (i < len)	s[i++] = pad;
	do	sout[ptr++] = (s[--i]);
 80001c8:	5566      	strb	r6, [r4, r5]
 80001ca:	b2c9      	uxtb	r1, r1
	while (i);
 80001cc:	d202      	bcs.n	80001d4 <USART_DBG_itoa.clone.0+0xa4>
 80001ce:	1c57      	adds	r7, r2, #1
 80001d0:	b2fa      	uxtb	r2, r7
 80001d2:	e7f1      	b.n	80001b8 <USART_DBG_itoa.clone.0+0x88>
 80001d4:	4463      	add	r3, ip
 80001d6:	b2db      	uxtb	r3, r3
	return ptr;
}
 80001d8:	4618      	mov	r0, r3
 80001da:	b009      	add	sp, #36	; 0x24
 80001dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80001de:	bf00      	nop
 80001e0:	20000218 	.word	0x20000218

080001e4 <USART1_IT_TxReady_exec>:

void USART1_IT_RxReady_exec(uint8_t c) {
	USART_DBG_putc(c); // echo
}

void USART1_IT_TxReady_exec() {
 80001e4:	b538      	push	{r3, r4, r5, lr}
	if(USART_DBG_buffer_data_size > 0) {
 80001e6:	4d13      	ldr	r5, [pc, #76]	; (8000234 <USART1_IT_TxReady_exec+0x50>)
 80001e8:	882a      	ldrh	r2, [r5, #0]
 80001ea:	b292      	uxth	r2, r2
 80001ec:	b1da      	cbz	r2, 8000226 <USART1_IT_TxReady_exec+0x42>
		USART_SendData(USART1, (uint16_t)USART1_TX_ring_buffer[USART_DBG_buffer_ptr_get]);
 80001ee:	4c12      	ldr	r4, [pc, #72]	; (8000238 <USART1_IT_TxReady_exec+0x54>)
 80001f0:	f8df e048 	ldr.w	lr, [pc, #72]	; 800023c <USART1_IT_TxReady_exec+0x58>
 80001f4:	8823      	ldrh	r3, [r4, #0]
 80001f6:	4812      	ldr	r0, [pc, #72]	; (8000240 <USART1_IT_TxReady_exec+0x5c>)
 80001f8:	b29a      	uxth	r2, r3
 80001fa:	f81e 1002 	ldrb.w	r1, [lr, r2]
 80001fe:	f001 fa8e 	bl	800171e <USART_SendData>
		USART_DBG_buffer_ptr_get++; USART_DBG_buffer_data_size--;
 8000202:	8821      	ldrh	r1, [r4, #0]
 8000204:	1c48      	adds	r0, r1, #1
 8000206:	fa1f fc80 	uxth.w	ip, r0
 800020a:	f8a4 c000 	strh.w	ip, [r4]
 800020e:	882b      	ldrh	r3, [r5, #0]
 8000210:	1e5a      	subs	r2, r3, #1
 8000212:	b291      	uxth	r1, r2
 8000214:	8029      	strh	r1, [r5, #0]
		if(USART_DBG_buffer_ptr_get >= sizeof(USART1_TX_ring_buffer)) {
 8000216:	8820      	ldrh	r0, [r4, #0]
 8000218:	b283      	uxth	r3, r0
 800021a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800021e:	d307      	bcc.n	8000230 <USART1_IT_TxReady_exec+0x4c>
			USART_DBG_buffer_ptr_get = 0;
 8000220:	2000      	movs	r0, #0
 8000222:	8020      	strh	r0, [r4, #0]
 8000224:	e004      	b.n	8000230 <USART1_IT_TxReady_exec+0x4c>
		}
	} else {
		USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
 8000226:	4806      	ldr	r0, [pc, #24]	; (8000240 <USART1_IT_TxReady_exec+0x5c>)
 8000228:	f240 7127 	movw	r1, #1831	; 0x727
 800022c:	f001 fa5c 	bl	80016e8 <USART_ITConfig>
	}
}
 8000230:	bd38      	pop	{r3, r4, r5, pc}
 8000232:	bf00      	nop
 8000234:	20000318 	.word	0x20000318
 8000238:	20000016 	.word	0x20000016
 800023c:	20000018 	.word	0x20000018
 8000240:	40013800 	.word	0x40013800

08000244 <USART_DBG_putc>:

void USART_DBG_putc(char c) {
	USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
 8000244:	2200      	movs	r2, #0
	} else {
		USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
	}
}

void USART_DBG_putc(char c) {
 8000246:	b510      	push	{r4, lr}
	USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
 8000248:	f240 7127 	movw	r1, #1831	; 0x727
	} else {
		USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
	}
}

void USART_DBG_putc(char c) {
 800024c:	4604      	mov	r4, r0
	USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
 800024e:	4812      	ldr	r0, [pc, #72]	; (8000298 <USART_DBG_putc+0x54>)
 8000250:	f001 fa4a 	bl	80016e8 <USART_ITConfig>
 	USART1_TX_ring_buffer[USART_DBG_buffer_ptr_put] = c;
 8000254:	4b11      	ldr	r3, [pc, #68]	; (800029c <USART_DBG_putc+0x58>)
 8000256:	f8df c048 	ldr.w	ip, [pc, #72]	; 80002a0 <USART_DBG_putc+0x5c>
 800025a:	881a      	ldrh	r2, [r3, #0]
 800025c:	b291      	uxth	r1, r2
 800025e:	f80c 4001 	strb.w	r4, [ip, r1]
 	USART_DBG_buffer_ptr_put++;
 8000262:	8818      	ldrh	r0, [r3, #0]
 	USART_DBG_buffer_data_size++;
 8000264:	f8df c03c 	ldr.w	ip, [pc, #60]	; 80002a4 <USART_DBG_putc+0x60>
}

void USART_DBG_putc(char c) {
	USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
 	USART1_TX_ring_buffer[USART_DBG_buffer_ptr_put] = c;
 	USART_DBG_buffer_ptr_put++;
 8000268:	1c42      	adds	r2, r0, #1
 800026a:	b291      	uxth	r1, r2
 800026c:	8019      	strh	r1, [r3, #0]
 	USART_DBG_buffer_data_size++;
 800026e:	f8bc 0000 	ldrh.w	r0, [ip]
 8000272:	1c42      	adds	r2, r0, #1
 8000274:	b291      	uxth	r1, r2
 8000276:	f8ac 1000 	strh.w	r1, [ip]
 	if(USART_DBG_buffer_ptr_put >= sizeof(USART1_TX_ring_buffer)) {
 800027a:	8818      	ldrh	r0, [r3, #0]
 800027c:	b282      	uxth	r2, r0
 800027e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8000282:	d301      	bcc.n	8000288 <USART_DBG_putc+0x44>
 		USART_DBG_buffer_ptr_put = 0;
 8000284:	2000      	movs	r0, #0
 8000286:	8018      	strh	r0, [r3, #0]
 	}
 	USART_ITConfig(USART1, USART_IT_TXE, ENABLE);
 8000288:	4803      	ldr	r0, [pc, #12]	; (8000298 <USART_DBG_putc+0x54>)
 800028a:	f240 7127 	movw	r1, #1831	; 0x727
 800028e:	2201      	movs	r2, #1
 8000290:	f001 fa2a 	bl	80016e8 <USART_ITConfig>
}
 8000294:	bd10      	pop	{r4, pc}
 8000296:	bf00      	nop
 8000298:	40013800 	.word	0x40013800
 800029c:	20000014 	.word	0x20000014
 80002a0:	20000018 	.word	0x20000018
 80002a4:	20000318 	.word	0x20000318

080002a8 <USART1_IT_RxReady_exec>:
static volatile unsigned char USART1_TX_ring_buffer[USART_DBG_TX_BUFFER_SZ];
static volatile uint16_t USART_DBG_buffer_ptr_get = 0;
static volatile uint16_t USART_DBG_buffer_ptr_put = 0;
static volatile uint16_t USART_DBG_buffer_data_size = 0;

void USART1_IT_RxReady_exec(uint8_t c) {
 80002a8:	b508      	push	{r3, lr}
	USART_DBG_putc(c); // echo
 80002aa:	f7ff ffcb 	bl	8000244 <USART_DBG_putc>
}
 80002ae:	bd08      	pop	{r3, pc}

080002b0 <USART_DBG_puts>:
 	}
 	USART_ITConfig(USART1, USART_IT_TXE, ENABLE);
}


void USART_DBG_puts(char *str) {
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4604      	mov	r4, r0
 for(int i = 0; str[i] != 0; i++) USART_DBG_putc(str[i]);
 80002b4:	e001      	b.n	80002ba <USART_DBG_puts+0xa>
 80002b6:	f7ff ffc5 	bl	8000244 <USART_DBG_putc>
 80002ba:	f814 0b01 	ldrb.w	r0, [r4], #1
 80002be:	2800      	cmp	r0, #0
 80002c0:	d1f9      	bne.n	80002b6 <USART_DBG_puts+0x6>
}
 80002c2:	bd10      	pop	{r4, pc}

080002c4 <USART_DBG_printf>:
 *(xStr++) = 0;
 USART_DBG_puts(sout);
}


char *USART_DBG_printf(const char* str, ...) {
 80002c4:	b40f      	push	{r0, r1, r2, r3}
 80002c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80002c8:	ab08      	add	r3, sp, #32
 80002ca:	f853 4b04 	ldr.w	r4, [r3], #4
			d = *str++; w = r = s = l = 0;
			if (d == '0') {
				d = *str++; s = 1;
			}
			while ((d >= '0')&&(d <= '9')) {
				w += w * 10 + (d - '0');
 80002ce:	260a      	movs	r6, #10


char *USART_DBG_printf(const char* str, ...) {
	va_list arp;
	int d, r, w, s, l;
	va_start(arp, str);
 80002d0:	9301      	str	r3, [sp, #4]
				char *s = va_arg(arp, char*);
				while(*s != 0) { sout[ptr++] = *s; s++; }
				continue;
			}
			if (d == 'c') {
				sout[ptr++] = (char)va_arg(arp, int);
 80002d2:	4d3e      	ldr	r5, [pc, #248]	; (80003cc <USART_DBG_printf+0x108>)
char *USART_DBG_printf(const char* str, ...) {
	va_list arp;
	int d, r, w, s, l;
	va_start(arp, str);
	static char sout[256];
	unsigned char ptr = 0;
 80002d4:	2300      	movs	r3, #0

	while ((d = *str++) != 0) {
 80002d6:	e06b      	b.n	80003b0 <USART_DBG_printf+0xec>
 80002d8:	3401      	adds	r4, #1
			if (d != '%') {	sout[ptr++]=d; continue;	}
 80002da:	2a25      	cmp	r2, #37	; 0x25
 80002dc:	d135      	bne.n	800034a <USART_DBG_printf+0x86>
			d = *str++; w = r = s = l = 0;
 80002de:	f814 0b01 	ldrb.w	r0, [r4], #1
			if (d == '0') {
 80002e2:	2830      	cmp	r0, #48	; 0x30
 80002e4:	d103      	bne.n	80002ee <USART_DBG_printf+0x2a>
				d = *str++; s = 1;
 80002e6:	f814 0b01 	ldrb.w	r0, [r4], #1
 80002ea:	2101      	movs	r1, #1
 80002ec:	e000      	b.n	80002f0 <USART_DBG_printf+0x2c>
	static char sout[256];
	unsigned char ptr = 0;

	while ((d = *str++) != 0) {
			if (d != '%') {	sout[ptr++]=d; continue;	}
			d = *str++; w = r = s = l = 0;
 80002ee:	2100      	movs	r1, #0
 80002f0:	2200      	movs	r2, #0
 80002f2:	e005      	b.n	8000300 <USART_DBG_printf+0x3c>
			if (d == '0') {
				d = *str++; s = 1;
			}
			while ((d >= '0')&&(d <= '9')) {
				w += w * 10 + (d - '0');
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	3830      	subs	r0, #48	; 0x30
 80002f8:	fb06 0202 	mla	r2, r6, r2, r0
				d = *str++;
 80002fc:	f814 0b01 	ldrb.w	r0, [r4], #1
			if (d != '%') {	sout[ptr++]=d; continue;	}
			d = *str++; w = r = s = l = 0;
			if (d == '0') {
				d = *str++; s = 1;
			}
			while ((d >= '0')&&(d <= '9')) {
 8000300:	f1a0 0c30 	sub.w	ip, r0, #48	; 0x30
 8000304:	f1bc 0f09 	cmp.w	ip, #9
 8000308:	d9f4      	bls.n	80002f4 <USART_DBG_printf+0x30>
				w += w * 10 + (d - '0');
				d = *str++;
			}
			if (s) w = -w;
 800030a:	b101      	cbz	r1, 800030e <USART_DBG_printf+0x4a>
 800030c:	4252      	negs	r2, r2
			if (d == 'l') {
 800030e:	286c      	cmp	r0, #108	; 0x6c
 8000310:	d103      	bne.n	800031a <USART_DBG_printf+0x56>
				l = 1;
				d = *str++;
 8000312:	f814 0b01 	ldrb.w	r0, [r4], #1
				w += w * 10 + (d - '0');
				d = *str++;
			}
			if (s) w = -w;
			if (d == 'l') {
				l = 1;
 8000316:	2701      	movs	r7, #1
 8000318:	e000      	b.n	800031c <USART_DBG_printf+0x58>
	static char sout[256];
	unsigned char ptr = 0;

	while ((d = *str++) != 0) {
			if (d != '%') {	sout[ptr++]=d; continue;	}
			d = *str++; w = r = s = l = 0;
 800031a:	2700      	movs	r7, #0
			if (s) w = -w;
			if (d == 'l') {
				l = 1;
				d = *str++;
			}
			if (!d) break;
 800031c:	2800      	cmp	r0, #0
 800031e:	d04a      	beq.n	80003b6 <USART_DBG_printf+0xf2>
			if (d == 's') {
 8000320:	2873      	cmp	r0, #115	; 0x73
 8000322:	d10c      	bne.n	800033e <USART_DBG_printf+0x7a>
				char *s = va_arg(arp, char*);
 8000324:	9a01      	ldr	r2, [sp, #4]
 8000326:	1d11      	adds	r1, r2, #4
 8000328:	9101      	str	r1, [sp, #4]
 800032a:	6812      	ldr	r2, [r2, #0]
				while(*s != 0) { sout[ptr++] = *s; s++; }
 800032c:	e002      	b.n	8000334 <USART_DBG_printf+0x70>
 800032e:	54e9      	strb	r1, [r5, r3]
 8000330:	3301      	adds	r3, #1
 8000332:	b2db      	uxtb	r3, r3
 8000334:	f812 1b01 	ldrb.w	r1, [r2], #1
 8000338:	2900      	cmp	r1, #0
 800033a:	d1f8      	bne.n	800032e <USART_DBG_printf+0x6a>
 800033c:	e038      	b.n	80003b0 <USART_DBG_printf+0xec>
				continue;
			}
			if (d == 'c') {
 800033e:	2863      	cmp	r0, #99	; 0x63
 8000340:	d107      	bne.n	8000352 <USART_DBG_printf+0x8e>
				sout[ptr++] = (char)va_arg(arp, int);
 8000342:	9801      	ldr	r0, [sp, #4]
 8000344:	1d02      	adds	r2, r0, #4
 8000346:	9201      	str	r2, [sp, #4]
 8000348:	6802      	ldr	r2, [r0, #0]
 800034a:	1c59      	adds	r1, r3, #1
 800034c:	54ea      	strb	r2, [r5, r3]
 800034e:	b2cb      	uxtb	r3, r1
				continue;
 8000350:	e02e      	b.n	80003b0 <USART_DBG_printf+0xec>
			}
			if (d == 'u') r = 10;
			if (d == 'd' || d == 'i') r = -10;
 8000352:	2864      	cmp	r0, #100	; 0x64
 8000354:	bf14      	ite	ne
 8000356:	2100      	movne	r1, #0
 8000358:	2101      	moveq	r1, #1
 800035a:	2869      	cmp	r0, #105	; 0x69
 800035c:	bf08      	it	eq
 800035e:	f041 0101 	orreq.w	r1, r1, #1
	static char sout[256];
	unsigned char ptr = 0;

	while ((d = *str++) != 0) {
			if (d != '%') {	sout[ptr++]=d; continue;	}
			d = *str++; w = r = s = l = 0;
 8000362:	2875      	cmp	r0, #117	; 0x75
 8000364:	bf0c      	ite	eq
 8000366:	f04f 0c0a 	moveq.w	ip, #10
 800036a:	f04f 0c00 	movne.w	ip, #0
			if (d == 'c') {
				sout[ptr++] = (char)va_arg(arp, int);
				continue;
			}
			if (d == 'u') r = 10;
			if (d == 'd' || d == 'i') r = -10;
 800036e:	2900      	cmp	r1, #0
 8000370:	bf18      	it	ne
 8000372:	f06f 0c09 	mvnne.w	ip, #9
			if (d == 'X' || d == 'x') r = 16; // 'x' added by mthomas in increase compatibility
 8000376:	2858      	cmp	r0, #88	; 0x58
 8000378:	bf14      	ite	ne
 800037a:	f04f 0e00 	movne.w	lr, #0
 800037e:	f04f 0e01 	moveq.w	lr, #1
 8000382:	2878      	cmp	r0, #120	; 0x78
 8000384:	bf08      	it	eq
 8000386:	f04e 0e01 	orreq.w	lr, lr, #1
 800038a:	f1be 0f00 	cmp.w	lr, #0
 800038e:	bf0c      	ite	eq
 8000390:	4661      	moveq	r1, ip
 8000392:	2110      	movne	r1, #16
			if (d == 'b') r = 2;
 8000394:	2862      	cmp	r0, #98	; 0x62
 8000396:	d001      	beq.n	800039c <USART_DBG_printf+0xd8>
			if (!r) break;
 8000398:	b909      	cbnz	r1, 800039e <USART_DBG_printf+0xda>
 800039a:	e00c      	b.n	80003b6 <USART_DBG_printf+0xf2>
				continue;
			}
			if (d == 'u') r = 10;
			if (d == 'd' || d == 'i') r = -10;
			if (d == 'X' || d == 'x') r = 16; // 'x' added by mthomas in increase compatibility
			if (d == 'b') r = 2;
 800039c:	2102      	movs	r1, #2
 800039e:	9801      	ldr	r0, [sp, #4]
			if (!r) break;
			if (l) {
				ptr = USART_DBG_itoa((long)va_arg(arp, long), r, w, sout, ptr);
			} else {
				if (r > 0) ptr = USART_DBG_itoa((unsigned long)va_arg(arp, int), r, w, sout, ptr);
				else	ptr = USART_DBG_itoa((long)va_arg(arp, int), r, w, sout, ptr);
 80003a0:	f100 0e04 	add.w	lr, r0, #4
 80003a4:	f8cd e004 	str.w	lr, [sp, #4]
 80003a8:	6800      	ldr	r0, [r0, #0]
 80003aa:	f7ff fec1 	bl	8000130 <USART_DBG_itoa.clone.0>
 80003ae:	4603      	mov	r3, r0
	int d, r, w, s, l;
	va_start(arp, str);
	static char sout[256];
	unsigned char ptr = 0;

	while ((d = *str++) != 0) {
 80003b0:	7822      	ldrb	r2, [r4, #0]
 80003b2:	2a00      	cmp	r2, #0
 80003b4:	d190      	bne.n	80002d8 <USART_DBG_printf+0x14>
				if (r > 0) ptr = USART_DBG_itoa((unsigned long)va_arg(arp, int), r, w, sout, ptr);
				else	ptr = USART_DBG_itoa((long)va_arg(arp, int), r, w, sout, ptr);
			}
	}
	va_end(arp);
	sout[ptr] = 0;
 80003b6:	4c05      	ldr	r4, [pc, #20]	; (80003cc <USART_DBG_printf+0x108>)
 80003b8:	2200      	movs	r2, #0
	USART_DBG_puts(sout);
 80003ba:	4620      	mov	r0, r4
				if (r > 0) ptr = USART_DBG_itoa((unsigned long)va_arg(arp, int), r, w, sout, ptr);
				else	ptr = USART_DBG_itoa((long)va_arg(arp, int), r, w, sout, ptr);
			}
	}
	va_end(arp);
	sout[ptr] = 0;
 80003bc:	54e2      	strb	r2, [r4, r3]
	USART_DBG_puts(sout);
 80003be:	f7ff ff77 	bl	80002b0 <USART_DBG_puts>
	return sout;
}
 80003c2:	4620      	mov	r0, r4
 80003c4:	e8bd 40fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, lr}
 80003c8:	b004      	add	sp, #16
 80003ca:	4770      	bx	lr
 80003cc:	20000218 	.word	0x20000218

080003d0 <USART_init>:


//=========================================================================================
//#ifdef USART2_ENABLE || USART1_ENABLE

void USART_init() {
 80003d0:	b570      	push	{r4, r5, r6, lr}
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80003d2:	2101      	movs	r1, #1


//=========================================================================================
//#ifdef USART2_ENABLE || USART1_ENABLE

void USART_init() {
 80003d4:	b086      	sub	sp, #24
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80003d6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80003da:	f000 ff45 	bl	8001268 <RCC_APB2PeriphClockCmd>
#ifdef USART2_ENABLE
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
#endif
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80003de:	2103      	movs	r1, #3

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 80003e0:	f44f 60c0 	mov.w	r0, #1536	; 0x600
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
#ifdef USART2_ENABLE
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
#endif
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80003e4:	f88d 1016 	strb.w	r1, [sp, #22]
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80003e8:	ac04      	add	r4, sp, #16
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
#endif
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 80003ea:	f000 fc4f 	bl	8000c8c <NVIC_PriorityGroupConfig>
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 80003ee:	2602      	movs	r6, #2
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 80003f0:	2025      	movs	r0, #37	; 0x25
 80003f2:	f88d 0010 	strb.w	r0, [sp, #16]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 80003f6:	f88d 6011 	strb.w	r6, [sp, #17]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80003fa:	4620      	mov	r0, r4

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80003fc:	2601      	movs	r6, #1
	NVIC_Init(&NVIC_InitStructure);
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_Init(&NVIC_InitStructure);

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80003fe:	2518      	movs	r5, #24

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000400:	f88d 6012 	strb.w	r6, [sp, #18]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000404:	f88d 6013 	strb.w	r6, [sp, #19]
	NVIC_Init(&NVIC_InitStructure);
 8000408:	f000 fc4a 	bl	8000ca0 <NVIC_Init>
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 800040c:	2326      	movs	r3, #38	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_Init(&NVIC_InitStructure);
 800040e:	4620      	mov	r0, r4
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8000410:	f88d 3010 	strb.w	r3, [sp, #16]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_Init(&NVIC_InitStructure);

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; // USAR1 TX
 8000414:	eb0d 0405 	add.w	r4, sp, r5
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000418:	f88d 6011 	strb.w	r6, [sp, #17]
	NVIC_Init(&NVIC_InitStructure);
 800041c:	f000 fc40 	bl	8000ca0 <NVIC_Init>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; // USAR1 TX
 8000420:	f44f 7c00 	mov.w	ip, #512	; 0x200
	NVIC_Init(&NVIC_InitStructure);
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_Init(&NVIC_InitStructure);

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000424:	f88d 5017 	strb.w	r5, [sp, #23]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; // USAR1 TX
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000428:	4d1c      	ldr	r5, [pc, #112]	; (800049c <USART_init+0xcc>)
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_Init(&NVIC_InitStructure);

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; // USAR1 TX
 800042a:	f824 cd04 	strh.w	ip, [r4, #-4]!
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800042e:	4628      	mov	r0, r5
 8000430:	4621      	mov	r1, r4
 8000432:	f000 fdd1 	bl	8000fd8 <GPIO_Init>
#ifdef USART2_ENABLE
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2; // USAR2 TX
	GPIO_Init(GPIOA, &GPIO_InitStructure);
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10; // USAR1 RX
 8000436:	f44f 6180 	mov.w	r1, #1024	; 0x400
	GPIO_Init(GPIOA, &GPIO_InitStructure);
#ifdef USART2_ENABLE
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2; // USAR2 TX
	GPIO_Init(GPIOA, &GPIO_InitStructure);
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800043a:	2204      	movs	r2, #4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10; // USAR1 RX
 800043c:	f8ad 1014 	strh.w	r1, [sp, #20]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000440:	4628      	mov	r0, r5
 8000442:	4621      	mov	r1, r4
	GPIO_Init(GPIOA, &GPIO_InitStructure);
#ifdef USART2_ENABLE
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2; // USAR2 TX
	GPIO_Init(GPIOA, &GPIO_InitStructure);
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000444:	f88d 2017 	strb.w	r2, [sp, #23]
	USART_InitStructure.USART_Parity = USART_Parity_No;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

#ifdef USART1_ENABLE
	USART_Init(USART1, &USART_InitStructure);
 8000448:	f505 5540 	add.w	r5, r5, #12288	; 0x3000
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2; // USAR2 TX
	GPIO_Init(GPIOA, &GPIO_InitStructure);
#endif
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10; // USAR1 RX
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800044c:	f000 fdc4 	bl	8000fd8 <GPIO_Init>
#ifdef USART2_ENABLE
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;  // USAR2 RX
	GPIO_Init(GPIOA, &GPIO_InitStructure);
#endif
	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = 115200;
 8000450:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000454:	2400      	movs	r4, #0
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000456:	230c      	movs	r3, #12
#ifdef USART2_ENABLE
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;  // USAR2 RX
	GPIO_Init(GPIOA, &GPIO_InitStructure);
#endif
	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = 115200;
 8000458:	9000      	str	r0, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

#ifdef USART1_ENABLE
	USART_Init(USART1, &USART_InitStructure);
 800045a:	4669      	mov	r1, sp
 800045c:	4628      	mov	r0, r5
	USART_InitStructure.USART_BaudRate = 115200;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800045e:	f8ad 300a 	strh.w	r3, [sp, #10]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;  // USAR2 RX
	GPIO_Init(GPIOA, &GPIO_InitStructure);
#endif
	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = 115200;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000462:	f8ad 4004 	strh.w	r4, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000466:	f8ad 4006 	strh.w	r4, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 800046a:	f8ad 4008 	strh.w	r4, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800046e:	f8ad 400c 	strh.w	r4, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

#ifdef USART1_ENABLE
	USART_Init(USART1, &USART_InitStructure);
 8000472:	f001 f8dd 	bl	8001630 <USART_Init>
	USART_Cmd(USART1, ENABLE);
 8000476:	4628      	mov	r0, r5
 8000478:	4631      	mov	r1, r6
 800047a:	f001 f927 	bl	80016cc <USART_Cmd>
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 800047e:	4628      	mov	r0, r5
 8000480:	4632      	mov	r2, r6
 8000482:	f240 5125 	movw	r1, #1317	; 0x525
 8000486:	f001 f92f 	bl	80016e8 <USART_ITConfig>
	USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
 800048a:	4628      	mov	r0, r5
 800048c:	f240 7127 	movw	r1, #1831	; 0x727
 8000490:	4622      	mov	r2, r4
 8000492:	f001 f929 	bl	80016e8 <USART_ITConfig>
#ifdef USART2_ENABLE
	USART_Init(USART2, &USART_InitStructure); USART_Cmd(USART2, ENABLE);
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
	USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
#endif
}
 8000496:	b006      	add	sp, #24
 8000498:	bd70      	pop	{r4, r5, r6, pc}
 800049a:	bf00      	nop
 800049c:	40010800 	.word	0x40010800

080004a0 <battery_monitor_init>:
#define K_VOLTAGE 14
static volatile uint16_t _averageBuffer[VOLTAGE_AVERAGE_BUF_DZ];
static volatile uint16_t voltageValue = 0;


void battery_monitor_init(void) {
 80004a0:	b570      	push	{r4, r5, r6, lr}
 80004a2:	b086      	sub	sp, #24
	// PA0 (ADC123_IN0)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 80004a4:	2401      	movs	r4, #1
 80004a6:	a906      	add	r1, sp, #24


void battery_monitor_init(void) {
	// PA0 (ADC123_IN0)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80004a8:	2003      	movs	r0, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80004aa:	2500      	movs	r5, #0


void battery_monitor_init(void) {
	// PA0 (ADC123_IN0)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80004ac:	f88d 0016 	strb.w	r0, [sp, #22]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 80004b0:	f821 4d04 	strh.w	r4, [r1, #-4]!
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80004b4:	481e      	ldr	r0, [pc, #120]	; (8000530 <battery_monitor_init+0x90>)

void battery_monitor_init(void) {
	// PA0 (ADC123_IN0)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80004b6:	f88d 5017 	strb.w	r5, [sp, #23]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80004ba:	f000 fd8d 	bl	8000fd8 <GPIO_Init>

	// ===== Battery voltage control ADC
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 80004be:	4620      	mov	r0, r4
 80004c0:	4621      	mov	r1, r4
 80004c2:	f000 fec3 	bl	800124c <RCC_AHBPeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80004c6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80004ca:	4621      	mov	r1, r4
 80004cc:	f000 fecc 	bl	8001268 <RCC_APB2PeriphClockCmd>
	ADC_InitTypeDef ADC_InitStructure;
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80004d0:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;
	ADC_Init(ADC1, &ADC_InitStructure);
 80004d4:	4817      	ldr	r0, [pc, #92]	; (8000534 <battery_monitor_init+0x94>)
 80004d6:	4669      	mov	r1, sp
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
	ADC_InitTypeDef ADC_InitStructure;
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80004d8:	9302      	str	r3, [sp, #8]

	// ===== Battery voltage control ADC
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
	ADC_InitTypeDef ADC_InitStructure;
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80004da:	9500      	str	r5, [sp, #0]
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 80004dc:	f88d 4004 	strb.w	r4, [sp, #4]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 80004e0:	f88d 4005 	strb.w	r4, [sp, #5]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80004e4:	9503      	str	r5, [sp, #12]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 80004e6:	f88d 4010 	strb.w	r4, [sp, #16]
	ADC_Init(ADC1, &ADC_InitStructure);
 80004ea:	f000 fc0b 	bl	8000d04 <ADC_Init>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_239Cycles5);
 80004ee:	4622      	mov	r2, r4
 80004f0:	2307      	movs	r3, #7
 80004f2:	4810      	ldr	r0, [pc, #64]	; (8000534 <battery_monitor_init+0x94>)
 80004f4:	4629      	mov	r1, r5
 80004f6:	f000 fc5f 	bl	8000db8 <ADC_RegularChannelConfig>
	ADC_DMACmd(ADC1, ENABLE);
 80004fa:	480e      	ldr	r0, [pc, #56]	; (8000534 <battery_monitor_init+0x94>)
 80004fc:	4621      	mov	r1, r4
 80004fe:	f000 fc35 	bl	8000d6c <ADC_DMACmd>
	ADC_Cmd(ADC1, ENABLE);
 8000502:	480c      	ldr	r0, [pc, #48]	; (8000534 <battery_monitor_init+0x94>)
 8000504:	4621      	mov	r1, r4
 8000506:	f000 fc27 	bl	8000d58 <ADC_Cmd>
	ADC_ResetCalibration(ADC1);
 800050a:	480a      	ldr	r0, [pc, #40]	; (8000534 <battery_monitor_init+0x94>)
void battery_monitor_init(void) {
	// PA0 (ADC123_IN0)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 800050c:	4626      	mov	r6, r4
	ADC_InitStructure.ADC_NbrOfChannel = 1;
	ADC_Init(ADC1, &ADC_InitStructure);
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_239Cycles5);
	ADC_DMACmd(ADC1, ENABLE);
	ADC_Cmd(ADC1, ENABLE);
	ADC_ResetCalibration(ADC1);
 800050e:	f000 fc37 	bl	8000d80 <ADC_ResetCalibration>
	while (ADC_GetResetCalibrationStatus(ADC1))
 8000512:	4808      	ldr	r0, [pc, #32]	; (8000534 <battery_monitor_init+0x94>)
 8000514:	f000 fc39 	bl	8000d8a <ADC_GetResetCalibrationStatus>
 8000518:	2800      	cmp	r0, #0
 800051a:	d1fa      	bne.n	8000512 <battery_monitor_init+0x72>
		;
	ADC_StartCalibration(ADC1);
 800051c:	4805      	ldr	r0, [pc, #20]	; (8000534 <battery_monitor_init+0x94>)
 800051e:	f000 fc38 	bl	8000d92 <ADC_StartCalibration>
	while (ADC_GetCalibrationStatus(ADC1))
 8000522:	4804      	ldr	r0, [pc, #16]	; (8000534 <battery_monitor_init+0x94>)
 8000524:	f000 fc3a 	bl	8000d9c <ADC_GetCalibrationStatus>
 8000528:	2800      	cmp	r0, #0
 800052a:	d1fa      	bne.n	8000522 <battery_monitor_init+0x82>
		;
}
 800052c:	b006      	add	sp, #24
 800052e:	bd70      	pop	{r4, r5, r6, pc}
 8000530:	40010800 	.word	0x40010800
 8000534:	40012400 	.word	0x40012400

08000538 <battery_monitor_get>:

uint16_t battery_monitor_get(void) {
	return voltageValue;
 8000538:	4b01      	ldr	r3, [pc, #4]	; (8000540 <battery_monitor_get+0x8>)
 800053a:	8818      	ldrh	r0, [r3, #0]
 800053c:	b280      	uxth	r0, r0
}
 800053e:	4770      	bx	lr
 8000540:	2000039c 	.word	0x2000039c

08000544 <battery_monitor_fix>:

void battery_monitor_fix(void) {
 8000544:	b510      	push	{r4, lr}
	uint32_t v = 0;
	for (int i = 0; i < VOLTAGE_AVERAGE_BUF_DZ; i++)
		v += _averageBuffer[i];
 8000546:	4a1d      	ldr	r2, [pc, #116]	; (80005bc <battery_monitor_fix+0x78>)
	return voltageValue;
}

void battery_monitor_fix(void) {
	uint32_t v = 0;
	for (int i = 0; i < VOLTAGE_AVERAGE_BUF_DZ; i++)
 8000548:	2400      	movs	r4, #0

uint16_t battery_monitor_get(void) {
	return voltageValue;
}

void battery_monitor_fix(void) {
 800054a:	b08c      	sub	sp, #48	; 0x30
	uint32_t v = 0;
 800054c:	4623      	mov	r3, r4
	for (int i = 0; i < VOLTAGE_AVERAGE_BUF_DZ; i++)
		v += _averageBuffer[i];
 800054e:	f832 0014 	ldrh.w	r0, [r2, r4, lsl #1]
	return voltageValue;
}

void battery_monitor_fix(void) {
	uint32_t v = 0;
	for (int i = 0; i < VOLTAGE_AVERAGE_BUF_DZ; i++)
 8000552:	3401      	adds	r4, #1
		v += _averageBuffer[i];
 8000554:	b281      	uxth	r1, r0
 8000556:	185b      	adds	r3, r3, r1
	return voltageValue;
}

void battery_monitor_fix(void) {
	uint32_t v = 0;
	for (int i = 0; i < VOLTAGE_AVERAGE_BUF_DZ; i++)
 8000558:	2c40      	cmp	r4, #64	; 0x40
 800055a:	d1f8      	bne.n	800054e <battery_monitor_fix+0xa>
		v += _averageBuffer[i];
	voltageValue = (v / VOLTAGE_AVERAGE_BUF_DZ)/K_VOLTAGE;
 800055c:	f44f 7060 	mov.w	r0, #896	; 0x380
 8000560:	fbb3 f1f0 	udiv	r1, r3, r0
 8000564:	f8df e058 	ldr.w	lr, [pc, #88]	; 80005c0 <battery_monitor_fix+0x7c>
 8000568:	fa1f fc81 	uxth.w	ip, r1
 800056c:	f8ae c000 	strh.w	ip, [lr]
	// DMA for ADC
	DMA_InitTypeDef DMA_InitStructure;
	DMA_DeInit(DMA1_Channel1);
 8000570:	4814      	ldr	r0, [pc, #80]	; (80005c4 <battery_monitor_fix+0x80>)
 8000572:	f000 fc77 	bl	8000e64 <DMA_DeInit>
			& (((ADC_TypeDef*) ADC1_BASE)->DR);
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) _averageBuffer;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
	DMA_InitStructure.DMA_BufferSize = VOLTAGE_AVERAGE_BUF_DZ;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000576:	2080      	movs	r0, #128	; 0x80
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord; // 16 bit
 8000578:	1801      	adds	r1, r0, r0
		v += _averageBuffer[i];
	voltageValue = (v / VOLTAGE_AVERAGE_BUF_DZ)/K_VOLTAGE;
	// DMA for ADC
	DMA_InitTypeDef DMA_InitStructure;
	DMA_DeInit(DMA1_Channel1);
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)
 800057a:	4a13      	ldr	r2, [pc, #76]	; (80005c8 <battery_monitor_fix+0x84>)
			& (((ADC_TypeDef*) ADC1_BASE)->DR);
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) _averageBuffer;
 800057c:	4b0f      	ldr	r3, [pc, #60]	; (80005bc <battery_monitor_fix+0x78>)
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
	DMA_InitStructure.DMA_BufferSize = VOLTAGE_AVERAGE_BUF_DZ;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord; // 16 bit
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord; //16 bit
 800057e:	f501 7c40 	add.w	ip, r1, #768	; 0x300
		v += _averageBuffer[i];
	voltageValue = (v / VOLTAGE_AVERAGE_BUF_DZ)/K_VOLTAGE;
	// DMA for ADC
	DMA_InitTypeDef DMA_InitStructure;
	DMA_DeInit(DMA1_Channel1);
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)
 8000582:	9201      	str	r2, [sp, #4]
			& (((ADC_TypeDef*) ADC1_BASE)->DR);
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) _averageBuffer;
 8000584:	9302      	str	r3, [sp, #8]
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord; // 16 bit
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord; //16 bit
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8000586:	f50c 5230 	add.w	r2, ip, #11264	; 0x2c00
	DMA_InitTypeDef DMA_InitStructure;
	DMA_DeInit(DMA1_Channel1);
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)
			& (((ADC_TypeDef*) ADC1_BASE)->DR);
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) _averageBuffer;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 800058a:	2300      	movs	r3, #0
	DMA_InitStructure.DMA_BufferSize = VOLTAGE_AVERAGE_BUF_DZ;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800058c:	9006      	str	r0, [sp, #24]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord; // 16 bit
 800058e:	9107      	str	r1, [sp, #28]
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord; //16 bit
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
	DMA_Init(DMA1_Channel1, &DMA_InitStructure);
 8000590:	480c      	ldr	r0, [pc, #48]	; (80005c4 <battery_monitor_fix+0x80>)
 8000592:	a901      	add	r1, sp, #4
	DMA_InitTypeDef DMA_InitStructure;
	DMA_DeInit(DMA1_Channel1);
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)
			& (((ADC_TypeDef*) ADC1_BASE)->DR);
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) _averageBuffer;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 8000594:	9303      	str	r3, [sp, #12]
	DMA_InitStructure.DMA_BufferSize = VOLTAGE_AVERAGE_BUF_DZ;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000596:	9305      	str	r3, [sp, #20]
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord; // 16 bit
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord; //16 bit
 8000598:	f8cd c020 	str.w	ip, [sp, #32]
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 800059c:	9309      	str	r3, [sp, #36]	; 0x24
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 800059e:	920a      	str	r2, [sp, #40]	; 0x28
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 80005a0:	930b      	str	r3, [sp, #44]	; 0x2c
	DMA_DeInit(DMA1_Channel1);
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)
			& (((ADC_TypeDef*) ADC1_BASE)->DR);
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) _averageBuffer;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
	DMA_InitStructure.DMA_BufferSize = VOLTAGE_AVERAGE_BUF_DZ;
 80005a2:	9404      	str	r4, [sp, #16]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord; // 16 bit
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord; //16 bit
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
	DMA_Init(DMA1_Channel1, &DMA_InitStructure);
 80005a4:	f000 fcca 	bl	8000f3c <DMA_Init>
	DMA_Cmd(DMA1_Channel1, ENABLE);
 80005a8:	2101      	movs	r1, #1
 80005aa:	4806      	ldr	r0, [pc, #24]	; (80005c4 <battery_monitor_fix+0x80>)
 80005ac:	f000 fcf4 	bl	8000f98 <DMA_Cmd>
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 80005b0:	4806      	ldr	r0, [pc, #24]	; (80005cc <battery_monitor_fix+0x88>)
 80005b2:	2101      	movs	r1, #1
 80005b4:	f000 fbf6 	bl	8000da4 <ADC_SoftwareStartConvCmd>
}
 80005b8:	b00c      	add	sp, #48	; 0x30
 80005ba:	bd10      	pop	{r4, pc}
 80005bc:	2000031c 	.word	0x2000031c
 80005c0:	2000039c 	.word	0x2000039c
 80005c4:	40020008 	.word	0x40020008
 80005c8:	4001244c 	.word	0x4001244c
 80005cc:	40012400 	.word	0x40012400

080005d0 <spi_cmd_init>:
#include "cmdSPI.h"

#define MAGIC_BYTE1 0x66
#define MAGIC_BYTE2 0x6F

void spi_cmd_init() {
 80005d0:	b570      	push	{r4, r5, r6, lr}
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
 80005d2:	2101      	movs	r1, #1
#include "cmdSPI.h"

#define MAGIC_BYTE1 0x66
#define MAGIC_BYTE2 0x6F

void spi_cmd_init() {
 80005d4:	b088      	sub	sp, #32
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
 80005d6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80005da:	f000 fe53 	bl	8001284 <RCC_APB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_15; // PB13-SCK, PB15-MOSI PB14-MISO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80005de:	4d36      	ldr	r5, [pc, #216]	; (80006b8 <spi_cmd_init+0xe8>)

void spi_cmd_init() {
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005e0:	2303      	movs	r3, #3
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_15; // PB13-SCK, PB15-MOSI PB14-MISO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80005e2:	ac07      	add	r4, sp, #28

void spi_cmd_init() {
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005e4:	f88d 301e 	strb.w	r3, [sp, #30]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_15; // PB13-SCK, PB15-MOSI PB14-MISO
 80005e8:	f24a 0300 	movw	r3, #40960	; 0xa000
 80005ec:	f8ad 301c 	strh.w	r3, [sp, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80005f0:	4628      	mov	r0, r5
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_15; // PB13-SCK, PB15-MOSI PB14-MISO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 80005f2:	2348      	movs	r3, #72	; 0x48
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80005f4:	4621      	mov	r1, r4
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_15; // PB13-SCK, PB15-MOSI PB14-MISO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 80005f6:	f88d 301f 	strb.w	r3, [sp, #31]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80005fa:	f000 fced 	bl	8000fd8 <GPIO_Init>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80005fe:	2318      	movs	r3, #24
 8000600:	f88d 301f 	strb.w	r3, [sp, #31]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000604:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_15; // PB13-SCK, PB15-MOSI PB14-MISO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
 8000606:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800060a:	4621      	mov	r1, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_15; // PB13-SCK, PB15-MOSI PB14-MISO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
 800060c:	f8ad 301c 	strh.w	r3, [sp, #28]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000610:	f000 fce2 	bl	8000fd8 <GPIO_Init>

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000614:	2302      	movs	r3, #2
 8000616:	f88d 301e 	strb.w	r3, [sp, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800061a:	330e      	adds	r3, #14
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
	GPIO_Init(GPIOA, &GPIO_InitStructure); //Torch

	SPI_Cmd(SPI2, DISABLE);
 800061c:	f5a5 4554 	sub.w	r5, r5, #54272	; 0xd400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000620:	f88d 301f 	strb.w	r3, [sp, #31]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
	GPIO_Init(GPIOA, &GPIO_InitStructure); //Torch
 8000624:	4621      	mov	r1, r4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 8000626:	2380      	movs	r3, #128	; 0x80
	GPIO_Init(GPIOA, &GPIO_InitStructure); //Torch
 8000628:	4824      	ldr	r0, [pc, #144]	; (80006bc <spi_cmd_init+0xec>)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 800062a:	f8ad 301c 	strh.w	r3, [sp, #28]
	GPIO_Init(GPIOA, &GPIO_InitStructure); //Torch
 800062e:	f000 fcd3 	bl	8000fd8 <GPIO_Init>

	SPI_Cmd(SPI2, DISABLE);
 8000632:	4628      	mov	r0, r5
 8000634:	2100      	movs	r1, #0
 8000636:	f000 fe8d 	bl	8001354 <SPI_Cmd>
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Slave;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 800063a:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
	GPIO_Init(GPIOA, &GPIO_InitStructure); //Torch

	SPI_Cmd(SPI2, DISABLE);
	SPI_InitTypeDef SPI_InitStructure;
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800063e:	2400      	movs	r4, #0
	SPI_InitStructure.SPI_Mode = SPI_Mode_Slave;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8000640:	f8ad 300e 	strh.w	r3, [sp, #14]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
	SPI_Init(SPI2, &SPI_InitStructure);
 8000644:	4628      	mov	r0, r5
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8000646:	2307      	movs	r3, #7
	SPI_Init(SPI2, &SPI_InitStructure);
 8000648:	a901      	add	r1, sp, #4
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 800064a:	f8ad 3014 	strh.w	r3, [sp, #20]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
	GPIO_Init(GPIOA, &GPIO_InitStructure); //Torch

	SPI_Cmd(SPI2, DISABLE);
	SPI_InitTypeDef SPI_InitStructure;
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800064e:	f8ad 4004 	strh.w	r4, [sp, #4]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Slave;
 8000652:	f8ad 4006 	strh.w	r4, [sp, #6]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8000656:	f8ad 4008 	strh.w	r4, [sp, #8]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 800065a:	f8ad 400a 	strh.w	r4, [sp, #10]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 800065e:	f8ad 400c 	strh.w	r4, [sp, #12]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8000662:	f8ad 4010 	strh.w	r4, [sp, #16]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8000666:	f8ad 4012 	strh.w	r4, [sp, #18]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
	SPI_Init(SPI2, &SPI_InitStructure);
 800066a:	f000 fe45 	bl	80012f8 <SPI_Init>
	SPI_CalculateCRC(SPI2, DISABLE);
 800066e:	4628      	mov	r0, r5
 8000670:	4621      	mov	r1, r4
 8000672:	f000 fe8f 	bl	8001394 <SPI_CalculateCRC>
	SPI_Cmd(SPI2, ENABLE);
 8000676:	2101      	movs	r1, #1
 8000678:	4628      	mov	r0, r5
 800067a:	f000 fe6b 	bl	8001354 <SPI_Cmd>

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800067e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000682:	f000 fb03 	bl	8000c8c <NVIC_PriorityGroupConfig>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
	GPIO_Init(GPIOA, &GPIO_InitStructure); //Torch

	SPI_Cmd(SPI2, DISABLE);
	SPI_InitTypeDef SPI_InitStructure;
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000686:	4626      	mov	r6, r4
	SPI_CalculateCRC(SPI2, DISABLE);
	SPI_Cmd(SPI2, ENABLE);

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = SPI2_IRQn;
 8000688:	2324      	movs	r3, #36	; 0x24
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800068a:	3401      	adds	r4, #1
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800068c:	a806      	add	r0, sp, #24
	SPI_CalculateCRC(SPI2, DISABLE);
	SPI_Cmd(SPI2, ENABLE);

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = SPI2_IRQn;
 800068e:	f88d 3018 	strb.w	r3, [sp, #24]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000692:	f88d 4019 	strb.w	r4, [sp, #25]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000696:	f88d 601a 	strb.w	r6, [sp, #26]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800069a:	f88d 401b 	strb.w	r4, [sp, #27]
	NVIC_Init(&NVIC_InitStructure);
 800069e:	f000 faff 	bl	8000ca0 <NVIC_Init>

	USART_DBG_printf("spi2 start interrupt");
 80006a2:	4807      	ldr	r0, [pc, #28]	; (80006c0 <spi_cmd_init+0xf0>)
 80006a4:	f7ff fe0e 	bl	80002c4 <USART_DBG_printf>
	SPI_I2S_ITConfig(SPI2, SPI_I2S_IT_RXNE, ENABLE);
 80006a8:	4628      	mov	r0, r5
 80006aa:	2160      	movs	r1, #96	; 0x60
 80006ac:	4622      	mov	r2, r4
 80006ae:	f000 fe5f 	bl	8001370 <SPI_I2S_ITConfig>
}
 80006b2:	b008      	add	sp, #32
 80006b4:	bd70      	pop	{r4, r5, r6, pc}
 80006b6:	bf00      	nop
 80006b8:	40010c00 	.word	0x40010c00
 80006bc:	40010800 	.word	0x40010800
 80006c0:	08001778 	.word	0x08001778

080006c4 <SPI2_IRQHandler>:

static volatile uint8_t spiBuffer[2 + 3], spiBufferPos = 0;
static volatile uint16_t cntUndefined = 0;

void SPI2_IRQHandler(void) {
 80006c4:	b538      	push	{r3, r4, r5, lr}
	if (SPI_I2S_GetITStatus(SPI2, SPI_I2S_IT_RXNE) == SET) {
 80006c6:	4d4c      	ldr	r5, [pc, #304]	; (80007f8 <SPI2_IRQHandler+0x134>)
 80006c8:	2160      	movs	r1, #96	; 0x60
 80006ca:	4628      	mov	r0, r5
 80006cc:	f000 fe70 	bl	80013b0 <SPI_I2S_GetITStatus>
 80006d0:	2801      	cmp	r0, #1
 80006d2:	f040 8090 	bne.w	80007f6 <SPI2_IRQHandler+0x132>
		uint8_t d = (uint8_t)SPI2->DR;
		SPI_I2S_ClearITPendingBit(SPI2, SPI_I2S_IT_RXNE);
 80006d6:	4628      	mov	r0, r5
 80006d8:	2160      	movs	r1, #96	; 0x60
static volatile uint8_t spiBuffer[2 + 3], spiBufferPos = 0;
static volatile uint16_t cntUndefined = 0;

void SPI2_IRQHandler(void) {
	if (SPI_I2S_GetITStatus(SPI2, SPI_I2S_IT_RXNE) == SET) {
		uint8_t d = (uint8_t)SPI2->DR;
 80006da:	89ac      	ldrh	r4, [r5, #12]
		SPI_I2S_ClearITPendingBit(SPI2, SPI_I2S_IT_RXNE);
 80006dc:	f000 fe7e 	bl	80013dc <SPI_I2S_ClearITPendingBit>
		USART_DBG_printf("spi2:%02x   %d\n\r", d, cntUndefined);
 80006e0:	4b46      	ldr	r3, [pc, #280]	; (80007fc <SPI2_IRQHandler+0x138>)
static volatile uint8_t spiBuffer[2 + 3], spiBufferPos = 0;
static volatile uint16_t cntUndefined = 0;

void SPI2_IRQHandler(void) {
	if (SPI_I2S_GetITStatus(SPI2, SPI_I2S_IT_RXNE) == SET) {
		uint8_t d = (uint8_t)SPI2->DR;
 80006e2:	b2e4      	uxtb	r4, r4
		SPI_I2S_ClearITPendingBit(SPI2, SPI_I2S_IT_RXNE);
		USART_DBG_printf("spi2:%02x   %d\n\r", d, cntUndefined);
 80006e4:	881a      	ldrh	r2, [r3, #0]
 80006e6:	4846      	ldr	r0, [pc, #280]	; (8000800 <SPI2_IRQHandler+0x13c>)
 80006e8:	b292      	uxth	r2, r2
 80006ea:	4621      	mov	r1, r4
 80006ec:	f7ff fdea 	bl	80002c4 <USART_DBG_printf>
		if ((spiBufferPos == 0 && d == MAGIC_BYTE1) || (spiBufferPos == 1 && d
 80006f0:	4b44      	ldr	r3, [pc, #272]	; (8000804 <SPI2_IRQHandler+0x140>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	b90b      	cbnz	r3, 80006fa <SPI2_IRQHandler+0x36>
 80006f6:	2c66      	cmp	r4, #102	; 0x66
 80006f8:	d00c      	beq.n	8000714 <SPI2_IRQHandler+0x50>
 80006fa:	4842      	ldr	r0, [pc, #264]	; (8000804 <SPI2_IRQHandler+0x140>)
 80006fc:	7803      	ldrb	r3, [r0, #0]
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d101      	bne.n	8000706 <SPI2_IRQHandler+0x42>
 8000702:	2c6f      	cmp	r4, #111	; 0x6f
 8000704:	d006      	beq.n	8000714 <SPI2_IRQHandler+0x50>
				== MAGIC_BYTE2) || (spiBufferPos > 1 && spiBufferPos < 5))
 8000706:	4b3f      	ldr	r3, [pc, #252]	; (8000804 <SPI2_IRQHandler+0x140>)
 8000708:	781a      	ldrb	r2, [r3, #0]
 800070a:	2a01      	cmp	r2, #1
 800070c:	d90e      	bls.n	800072c <SPI2_IRQHandler+0x68>
 800070e:	7819      	ldrb	r1, [r3, #0]
 8000710:	2904      	cmp	r1, #4
 8000712:	d80b      	bhi.n	800072c <SPI2_IRQHandler+0x68>
			spiBuffer[spiBufferPos++] = d;
 8000714:	f8df e0ec 	ldr.w	lr, [pc, #236]	; 8000804 <SPI2_IRQHandler+0x140>
 8000718:	4a3b      	ldr	r2, [pc, #236]	; (8000808 <SPI2_IRQHandler+0x144>)
 800071a:	f89e 0000 	ldrb.w	r0, [lr]
 800071e:	1c43      	adds	r3, r0, #1
 8000720:	fa5f fc83 	uxtb.w	ip, r3
 8000724:	5414      	strb	r4, [r2, r0]
 8000726:	f88e c000 	strb.w	ip, [lr]
 800072a:	e01e      	b.n	800076a <SPI2_IRQHandler+0xa6>
		else {
			spiBufferPos = 0;
 800072c:	f8df c0d4 	ldr.w	ip, [pc, #212]	; 8000804 <SPI2_IRQHandler+0x140>
 8000730:	2100      	movs	r1, #0
			cntUndefined++;
 8000732:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 80007fc <SPI2_IRQHandler+0x138>
		USART_DBG_printf("spi2:%02x   %d\n\r", d, cntUndefined);
		if ((spiBufferPos == 0 && d == MAGIC_BYTE1) || (spiBufferPos == 1 && d
				== MAGIC_BYTE2) || (spiBufferPos > 1 && spiBufferPos < 5))
			spiBuffer[spiBufferPos++] = d;
		else {
			spiBufferPos = 0;
 8000736:	f88c 1000 	strb.w	r1, [ip]
			cntUndefined++;
 800073a:	f8be 2000 	ldrh.w	r2, [lr]
 800073e:	1c50      	adds	r0, r2, #1
 8000740:	b283      	uxth	r3, r0
 8000742:	f8ae 3000 	strh.w	r3, [lr]
			if(cntUndefined > 10) NVIC_SystemReset();
 8000746:	f8be c000 	ldrh.w	ip, [lr]
 800074a:	fa1f f18c 	uxth.w	r1, ip
 800074e:	290a      	cmp	r1, #10
 8000750:	d90b      	bls.n	800076a <SPI2_IRQHandler+0xa6>
 *
 * Initialize a system reset request to reset the MCU
 */
static __INLINE void NVIC_SystemReset(void)
{
  SCB->AIRCR  = (NVIC_AIRCR_VECTKEY | (SCB->AIRCR & (0x700)) | (1<<NVIC_SYSRESETREQ)); /* Keep priority group unchanged */
 8000752:	4c2e      	ldr	r4, [pc, #184]	; (800080c <SPI2_IRQHandler+0x148>)
 8000754:	f8df e0b8 	ldr.w	lr, [pc, #184]	; 8000810 <SPI2_IRQHandler+0x14c>
 8000758:	68e0      	ldr	r0, [r4, #12]
 800075a:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
 800075e:	ea43 050e 	orr.w	r5, r3, lr
 8000762:	60e5      	str	r5, [r4, #12]
static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
 8000764:	f3bf 8f4f 	dsb	sy
 8000768:	e7fe      	b.n	8000768 <SPI2_IRQHandler+0xa4>
		}

		if (spiBufferPos == 5) { // end of cmd
 800076a:	4a26      	ldr	r2, [pc, #152]	; (8000804 <SPI2_IRQHandler+0x140>)
 800076c:	7811      	ldrb	r1, [r2, #0]
 800076e:	2905      	cmp	r1, #5
 8000770:	d13d      	bne.n	80007ee <SPI2_IRQHandler+0x12a>
			spiBufferPos = 0;
			cntUndefined = 0;
 8000772:	f8df e088 	ldr.w	lr, [pc, #136]	; 80007fc <SPI2_IRQHandler+0x138>
			cntUndefined++;
			if(cntUndefined > 10) NVIC_SystemReset();
		}

		if (spiBufferPos == 5) { // end of cmd
			spiBufferPos = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	7013      	strb	r3, [r2, #0]
			cntUndefined = 0;
 800077a:	f8ae 3000 	strh.w	r3, [lr]
			if ((spiBuffer[2] & 0x0F) == 1) {
 800077e:	4b22      	ldr	r3, [pc, #136]	; (8000808 <SPI2_IRQHandler+0x144>)
 8000780:	f893 c002 	ldrb.w	ip, [r3, #2]
 8000784:	f00c 020f 	and.w	r2, ip, #15
 8000788:	2a01      	cmp	r2, #1
 800078a:	d108      	bne.n	800079e <SPI2_IRQHandler+0xda>
				motors_PWM_set(spiBuffer[3], (int8_t) spiBuffer[4]);
 800078c:	78d8      	ldrb	r0, [r3, #3]
 800078e:	791a      	ldrb	r2, [r3, #4]
 8000790:	b251      	sxtb	r1, r2
 8000792:	f000 f98d 	bl	8000ab0 <motors_PWM_set>
				_pwm_timeout = POWER_OFF_PWM_TIMEOUT;
 8000796:	491f      	ldr	r1, [pc, #124]	; (8000814 <SPI2_IRQHandler+0x150>)
 8000798:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800079c:	6008      	str	r0, [r1, #0]
			}

			if ((spiBuffer[2] & 0x10) != 0) { //on
 800079e:	f8df e068 	ldr.w	lr, [pc, #104]	; 8000808 <SPI2_IRQHandler+0x144>
 80007a2:	f89e c002 	ldrb.w	ip, [lr, #2]
 80007a6:	f01c 0f10 	tst.w	ip, #16
 80007aa:	d00f      	beq.n	80007cc <SPI2_IRQHandler+0x108>
				_torch_timeout = POWER_OFF_TORCH_TIMEOUT;
#ifdef LED_ENABLE
				DBG_LED_PORT->BRR = DBG_LED_PIN;
 80007ac:	491a      	ldr	r1, [pc, #104]	; (8000818 <SPI2_IRQHandler+0x154>)
 80007ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
				motors_PWM_set(spiBuffer[3], (int8_t) spiBuffer[4]);
				_pwm_timeout = POWER_OFF_PWM_TIMEOUT;
			}

			if ((spiBuffer[2] & 0x10) != 0) { //on
				_torch_timeout = POWER_OFF_TORCH_TIMEOUT;
 80007b2:	f8df e068 	ldr.w	lr, [pc, #104]	; 800081c <SPI2_IRQHandler+0x158>
 80007b6:	f241 3c88 	movw	ip, #5000	; 0x1388
#ifdef LED_ENABLE
				DBG_LED_PORT->BRR = DBG_LED_PIN;
#endif
				GPIOA->BSRR = GPIO_Pin_7;
 80007ba:	f5a2 50fc 	sub.w	r0, r2, #8064	; 0x1f80
 80007be:	f5a1 6300 	sub.w	r3, r1, #2048	; 0x800
				motors_PWM_set(spiBuffer[3], (int8_t) spiBuffer[4]);
				_pwm_timeout = POWER_OFF_PWM_TIMEOUT;
			}

			if ((spiBuffer[2] & 0x10) != 0) { //on
				_torch_timeout = POWER_OFF_TORCH_TIMEOUT;
 80007c2:	f8ce c000 	str.w	ip, [lr]
#ifdef LED_ENABLE
				DBG_LED_PORT->BRR = DBG_LED_PIN;
 80007c6:	614a      	str	r2, [r1, #20]
#endif
				GPIOA->BSRR = GPIO_Pin_7;
 80007c8:	6118      	str	r0, [r3, #16]
 80007ca:	e008      	b.n	80007de <SPI2_IRQHandler+0x11a>
			} else { // off
#ifdef LED_ENABLE
				DBG_LED_PORT->BSRR = DBG_LED_PIN;
 80007cc:	4912      	ldr	r1, [pc, #72]	; (8000818 <SPI2_IRQHandler+0x154>)
 80007ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
#endif
				GPIOA->BRR = GPIO_Pin_7;
 80007d2:	f5a2 50fc 	sub.w	r0, r2, #8064	; 0x1f80
 80007d6:	f5a1 6300 	sub.w	r3, r1, #2048	; 0x800
				DBG_LED_PORT->BRR = DBG_LED_PIN;
#endif
				GPIOA->BSRR = GPIO_Pin_7;
			} else { // off
#ifdef LED_ENABLE
				DBG_LED_PORT->BSRR = DBG_LED_PIN;
 80007da:	610a      	str	r2, [r1, #16]
#endif
				GPIOA->BRR = GPIO_Pin_7;
 80007dc:	6158      	str	r0, [r3, #20]
			}
			USART_DBG_printf("spi2 cmd:[%d, %d, %d]\n\r", spiBuffer[2],
 80007de:	4b0a      	ldr	r3, [pc, #40]	; (8000808 <SPI2_IRQHandler+0x144>)
 80007e0:	480f      	ldr	r0, [pc, #60]	; (8000820 <SPI2_IRQHandler+0x15c>)
 80007e2:	7899      	ldrb	r1, [r3, #2]
					spiBuffer[3], (int8_t) spiBuffer[4]);
 80007e4:	78da      	ldrb	r2, [r3, #3]
 80007e6:	791b      	ldrb	r3, [r3, #4]
#ifdef LED_ENABLE
				DBG_LED_PORT->BSRR = DBG_LED_PIN;
#endif
				GPIOA->BRR = GPIO_Pin_7;
			}
			USART_DBG_printf("spi2 cmd:[%d, %d, %d]\n\r", spiBuffer[2],
 80007e8:	b25b      	sxtb	r3, r3
 80007ea:	f7ff fd6b 	bl	80002c4 <USART_DBG_printf>
					spiBuffer[3], (int8_t) spiBuffer[4]);
		}
		SPI2->DR = battery_monitor_get();
 80007ee:	f7ff fea3 	bl	8000538 <battery_monitor_get>
 80007f2:	4b01      	ldr	r3, [pc, #4]	; (80007f8 <SPI2_IRQHandler+0x134>)
 80007f4:	8198      	strh	r0, [r3, #12]
	}
}
 80007f6:	bd38      	pop	{r3, r4, r5, pc}
 80007f8:	40003800 	.word	0x40003800
 80007fc:	200003a8 	.word	0x200003a8
 8000800:	0800178d 	.word	0x0800178d
 8000804:	2000039e 	.word	0x2000039e
 8000808:	200003a0 	.word	0x200003a0
 800080c:	e000ed00 	.word	0xe000ed00
 8000810:	05fa0004 	.word	0x05fa0004
 8000814:	200003cc 	.word	0x200003cc
 8000818:	40011000 	.word	0x40011000
 800081c:	200003c8 	.word	0x200003c8
 8000820:	0800179e 	.word	0x0800179e

08000824 <crt_init>:
  DMA2_Channel3_IRQHandler,
  DMA2_Channel4_5_IRQHandler,
};

void crt_init()
{
 8000824:	b508      	push	{r3, lr}
  //      ( .data)
  extern uint32_t _data_load_start_ ;
  extern uint32_t _data_start_ ;
  extern uint32_t _data_end_ ;
  volatile  uint32_t* data_load = &_data_load_start_ ;
 8000826:	4a10      	ldr	r2, [pc, #64]	; (8000868 <crt_init+0x44>)
  volatile  uint32_t* data = &_data_start_ ;
 8000828:	4b10      	ldr	r3, [pc, #64]	; (800086c <crt_init+0x48>)
  volatile  uint32_t* data_end = &_data_end_ ;
 800082a:	4911      	ldr	r1, [pc, #68]	; (8000870 <crt_init+0x4c>)
  while( data < data_end )
 800082c:	e003      	b.n	8000836 <crt_init+0x12>
         {
          *(data++) = *(data_load++);
 800082e:	f852 0b04 	ldr.w	r0, [r2], #4
 8000832:	f843 0b04 	str.w	r0, [r3], #4
  extern uint32_t _data_start_ ;
  extern uint32_t _data_end_ ;
  volatile  uint32_t* data_load = &_data_load_start_ ;
  volatile  uint32_t* data = &_data_start_ ;
  volatile  uint32_t* data_end = &_data_end_ ;
  while( data < data_end )
 8000836:	428b      	cmp	r3, r1
 8000838:	d3f9      	bcc.n	800082e <crt_init+0xa>

  //   .fast  
  extern unsigned _fast_load_start_ ;
  extern unsigned _fast_start_ ;
  extern unsigned _fast_end_   ;
  unsigned *fast_load = &_fast_load_start_ ;
 800083a:	4a0e      	ldr	r2, [pc, #56]	; (8000874 <crt_init+0x50>)
  unsigned *fast = &_fast_start_ ;
 800083c:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <crt_init+0x54>)
  unsigned *fast_end = &_fast_end_ ;
 800083e:	490f      	ldr	r1, [pc, #60]	; (800087c <crt_init+0x58>)
 8000840:	e003      	b.n	800084a <crt_init+0x26>
  //     ( .fast)
  while(fast < fast_end )
       {
        *(fast++) = *(fast_load++);
 8000842:	f852 cb04 	ldr.w	ip, [r2], #4
 8000846:	f843 cb04 	str.w	ip, [r3], #4
  extern unsigned _fast_load_start_ ;
  extern unsigned _fast_start_ ;
  extern unsigned _fast_end_   ;
  unsigned *fast_load = &_fast_load_start_ ;
  unsigned *fast = &_fast_start_ ;
  unsigned *fast_end = &_fast_end_ ;
 800084a:	428b      	cmp	r3, r1
 800084c:	d3f9      	bcc.n	8000842 <crt_init+0x1e>
       }

  //     ( .bss)
  extern unsigned _bss_start_ ;
  extern unsigned _bss_end_   ;
  unsigned *bss = &_bss_start_ ;
 800084e:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <crt_init+0x5c>)
  unsigned *bss_end = &_bss_end_ ;
 8000850:	490c      	ldr	r1, [pc, #48]	; (8000884 <crt_init+0x60>)
  while(bss < bss_end )
   {
    *(bss++) = 0 ;
 8000852:	2200      	movs	r2, #0
 8000854:	e001      	b.n	800085a <crt_init+0x36>
 8000856:	f843 2b04 	str.w	r2, [r3], #4

  //     ( .bss)
  extern unsigned _bss_start_ ;
  extern unsigned _bss_end_   ;
  unsigned *bss = &_bss_start_ ;
  unsigned *bss_end = &_bss_end_ ;
 800085a:	428b      	cmp	r3, r1
 800085c:	d3fb      	bcc.n	8000856 <crt_init+0x32>
    *(bss++) = 0 ;
   }

  //   
  extern __attribute__ ((weak)) void __libc_init_array(void);
  if (__libc_init_array)
 800085e:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <crt_init+0x64>)
 8000860:	b10b      	cbz	r3, 8000866 <crt_init+0x42>
      __libc_init_array() ;
 8000862:	f3af 8000 	nop.w

}
 8000866:	bd08      	pop	{r3, pc}
 8000868:	080017e4 	.word	0x080017e4
 800086c:	20000000 	.word	0x20000000
 8000870:	20000014 	.word	0x20000014
 8000874:	080017f8 	.word	0x080017f8
 8000878:	20000014 	.word	0x20000014
 800087c:	20000014 	.word	0x20000014
 8000880:	20000014 	.word	0x20000014
 8000884:	200003b0 	.word	0x200003b0
 8000888:	00000000 	.word	0x00000000

0800088c <Reset_Handler>:

void Reset_Handler(void) {
 800088c:	4668      	mov	r0, sp
 800088e:	f020 0107 	bic.w	r1, r0, #7
 8000892:	468d      	mov	sp, r1
 8000894:	b501      	push	{r0, lr}
   crt_init();
 8000896:	f7ff ffc5 	bl	8000824 <crt_init>

   main();
 800089a:	f000 f875 	bl	8000988 <main>
}
 800089e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80008a2:	4685      	mov	sp, r0
 80008a4:	4770      	bx	lr
	...

080008a8 <SystemStartup>:
  }
#ifdef  __cplusplus
  }
#endif

void SystemStartup(void) {
 80008a8:	b513      	push	{r0, r1, r4, lr}
 /* RCC system reset(for debug purpose) */
	RCC_DeInit();
 80008aa:	f000 fbf3 	bl	8001094 <RCC_DeInit>

 /* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 80008ae:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80008b2:	f000 fc13 	bl	80010dc <RCC_HSEConfig>

 /* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80008b6:	f000 fd09 	bl	80012cc <RCC_WaitForHSEStartUp>
 80008ba:	4b2d      	ldr	r3, [pc, #180]	; (8000970 <SystemStartup+0xc8>)


	if (HSEStartUpStatus == SUCCESS) {
 80008bc:	2801      	cmp	r0, #1

 /* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);

 /* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80008be:	4604      	mov	r4, r0
 80008c0:	7018      	strb	r0, [r3, #0]


	if (HSEStartUpStatus == SUCCESS) {
 80008c2:	d128      	bne.n	8000916 <SystemStartup+0x6e>
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);/* Enable Prefetch Buffer */
 80008c4:	2010      	movs	r0, #16
 80008c6:	f000 fb7b 	bl	8000fc0 <FLASH_PrefetchBufferCmd>
		FLASH_SetLatency(FLASH_Latency_2);/* Flash 2 wait state */
 80008ca:	2002      	movs	r0, #2
 80008cc:	f000 fb6e 	bl	8000fac <FLASH_SetLatency>
		RCC_HCLKConfig(RCC_SYSCLK_Div1);/* HCLK = SYSCLK */
 80008d0:	2000      	movs	r0, #0
 80008d2:	f000 fc43 	bl	800115c <RCC_HCLKConfig>
		RCC_PCLK2Config(RCC_HCLK_Div1);/* PCLK2 = HCLK */
 80008d6:	2000      	movs	r0, #0
 80008d8:	f000 fc54 	bl	8001184 <RCC_PCLK2Config>
		RCC_PCLK1Config(RCC_HCLK_Div2); /* PCLK1 = HCLK/2 */
 80008dc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80008e0:	f000 fc46 	bl	8001170 <RCC_PCLK1Config>
		RCC_ADCCLKConfig(RCC_PCLK2_Div6);     //ADCCLK = PCLK2/6 = 12MHz
 80008e4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80008e8:	f000 fc56 	bl	8001198 <RCC_ADCCLKConfig>
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9 );/* PLLCLK = 8MHz * 9 = 72 MHz */
 80008ec:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80008f0:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 80008f4:	f000 fc0e 	bl	8001114 <RCC_PLLConfig>
		RCC_PLLCmd(ENABLE); /* Enable PLL */
 80008f8:	4620      	mov	r0, r4
 80008fa:	f000 fc17 	bl	800112c <RCC_PLLCmd>
		/* Wait till PLL is ready */
		while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET);
 80008fe:	2039      	movs	r0, #57	; 0x39
 8000900:	f000 fcce 	bl	80012a0 <RCC_GetFlagStatus>
 8000904:	2800      	cmp	r0, #0
 8000906:	d0fa      	beq.n	80008fe <SystemStartup+0x56>

		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);/* Select PLL as system clock source */
 8000908:	2002      	movs	r0, #2
 800090a:	f000 fc15 	bl	8001138 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while (RCC_GetSYSCLKSource() != 0x08);
 800090e:	f000 fc1d 	bl	800114c <RCC_GetSYSCLKSource>
 8000912:	2808      	cmp	r0, #8
 8000914:	d1fb      	bne.n	800090e <SystemStartup+0x66>
	}
	RCC_GetClocksFreq( &RCC_Clocks ) ;
 8000916:	4817      	ldr	r0, [pc, #92]	; (8000974 <SystemStartup+0xcc>)
 8000918:	f000 fc48 	bl	80011ac <RCC_GetClocksFreq>
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                             /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                      /* set reload register */
 800091c:	4a16      	ldr	r2, [pc, #88]	; (8000978 <SystemStartup+0xd0>)
 800091e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000922:	6810      	ldr	r0, [r2, #0]
 8000924:	fbb0 fcf3 	udiv	ip, r0, r3
 8000928:	f02c 417f 	bic.w	r1, ip, #4278190080	; 0xff000000
 800092c:	f8df c04c 	ldr.w	ip, [pc, #76]	; 800097c <SystemStartup+0xd4>
 8000930:	1e4a      	subs	r2, r1, #1
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 8000932:	4813      	ldr	r0, [pc, #76]	; (8000980 <SystemStartup+0xd8>)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                             /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                            /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                              /* Load the SysTick Counter Value */
 8000934:	2100      	movs	r1, #0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                             /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                      /* set reload register */
 8000936:	f8cc 2004 	str.w	r2, [ip, #4]
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 800093a:	23f0      	movs	r3, #240	; 0xf0
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                             /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                            /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                              /* Load the SysTick Counter Value */
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT); /* Enable SysTick IRQ and SysTick Timer */
 800093c:	1dca      	adds	r2, r1, #7
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 800093e:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
{ 
  if (ticks > SYSTICK_MAXCOUNT)  return (1);                                             /* Reload value impossible */

  SysTick->LOAD  =  (ticks & SYSTICK_MAXCOUNT) - 1;                                      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);                            /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   =  (0x00);                                                              /* Load the SysTick Counter Value */
 8000942:	f8cc 1008 	str.w	r1, [ip, #8]
	SysTick_Config(SystemFrequency / 1000);

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA|RCC_APB2Periph_GPIOB
 8000946:	201c      	movs	r0, #28
 8000948:	2101      	movs	r1, #1
  SysTick->CTRL = (1 << SYSTICK_CLKSOURCE) | (1<<SYSTICK_ENABLE) | (1<<SYSTICK_TICKINT); /* Enable SysTick IRQ and SysTick Timer */
 800094a:	f8cc 2000 	str.w	r2, [ip]
 800094e:	f000 fc8b 	bl	8001268 <RCC_APB2PeriphClockCmd>
			|RCC_APB2Periph_GPIOC
#endif
			, ENABLE);
#ifdef LED_ENABLE
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000952:	2001      	movs	r0, #1
 8000954:	f88d 0006 	strb.w	r0, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
	GPIO_InitStructure.GPIO_Pin = DBG_LED_PIN; GPIO_Init(DBG_LED_PORT, &GPIO_InitStructure);
 8000958:	a902      	add	r1, sp, #8
#endif
			, ENABLE);
#ifdef LED_ENABLE
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 800095a:	3013      	adds	r0, #19
	GPIO_InitStructure.GPIO_Pin = DBG_LED_PIN; GPIO_Init(DBG_LED_PORT, &GPIO_InitStructure);
 800095c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
#endif
			, ENABLE);
#ifdef LED_ENABLE
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 8000960:	f88d 0007 	strb.w	r0, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = DBG_LED_PIN; GPIO_Init(DBG_LED_PORT, &GPIO_InitStructure);
 8000964:	f821 3d04 	strh.w	r3, [r1, #-4]!
 8000968:	4806      	ldr	r0, [pc, #24]	; (8000984 <SystemStartup+0xdc>)
 800096a:	f000 fb35 	bl	8000fd8 <GPIO_Init>
#endif
}
 800096e:	bd1c      	pop	{r2, r3, r4, pc}
 8000970:	200003b0 	.word	0x200003b0
 8000974:	200003b4 	.word	0x200003b4
 8000978:	080017e0 	.word	0x080017e0
 800097c:	e000e010 	.word	0xe000e010
 8000980:	e000ed00 	.word	0xe000ed00
 8000984:	40011000 	.word	0x40011000

08000988 <main>:
	uint32_t tmp = 7 * usec;
	while (tmp--)
		__NOP();
}

int main() {
 8000988:	b508      	push	{r3, lr}
	SystemStartup();
 800098a:	f7ff ff8d 	bl	80008a8 <SystemStartup>
#ifdef LED_ENABLE
	DBG_LED_PORT->BRR = DBG_LED_PIN;
 800098e:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <main+0x30>)
 8000990:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000994:	615a      	str	r2, [r3, #20]
	_torch_timeout = 1000;
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <main+0x34>)
 8000998:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800099c:	601a      	str	r2, [r3, #0]
#endif
	motors_PWM_init();
 800099e:	f000 f813 	bl	80009c8 <motors_PWM_init>
	spi_cmd_init();
 80009a2:	f7ff fe15 	bl	80005d0 <spi_cmd_init>
	battery_monitor_init();
 80009a6:	f7ff fd7b 	bl	80004a0 <battery_monitor_init>

#ifdef USART1_ENABLE
	USART_init();
 80009aa:	f7ff fd11 	bl	80003d0 <USART_init>
	USART_DBG_printf("start v1.0 %s\n", __TIMESTAMP__);
 80009ae:	4804      	ldr	r0, [pc, #16]	; (80009c0 <main+0x38>)
 80009b0:	4904      	ldr	r1, [pc, #16]	; (80009c4 <main+0x3c>)
 80009b2:	f7ff fc87 	bl	80002c4 <USART_DBG_printf>
 80009b6:	e7fe      	b.n	80009b6 <main+0x2e>
 80009b8:	40011000 	.word	0x40011000
 80009bc:	200003c8 	.word	0x200003c8
 80009c0:	080017b6 	.word	0x080017b6
 80009c4:	080017c5 	.word	0x080017c5

080009c8 <motors_PWM_init>:
#include "global.h"

void motors_PWM_init() {
 80009c8:	b570      	push	{r4, r5, r6, lr}
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 80009ca:	2001      	movs	r0, #1
#include "global.h"

void motors_PWM_init() {
 80009cc:	b088      	sub	sp, #32
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 80009ce:	4601      	mov	r1, r0
 80009d0:	f000 fc4a 	bl	8001268 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80009d4:	2001      	movs	r0, #1
	// ---------

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2;
 80009d6:	ac08      	add	r4, sp, #32
 80009d8:	2506      	movs	r5, #6
#include "global.h"

void motors_PWM_init() {
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80009da:	4601      	mov	r1, r0

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009dc:	4e33      	ldr	r6, [pc, #204]	; (8000aac <motors_PWM_init+0xe4>)
#include "global.h"

void motors_PWM_init() {
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80009de:	f000 fc51 	bl	8001284 <RCC_APB1PeriphClockCmd>
	// ---------

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2;
 80009e2:	f824 5d04 	strh.w	r5, [r4, #-4]!
	// left: PA1 - TIM2_CH2, PA6 (L298N in1,in3), PA5 (L298N in2,in4)
	// right: PA2 - TIM2_CH3, PA3 (L298N in1,in3), PA4 (L298N in2,in4)
	// ---------

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 80009e6:	2302      	movs	r3, #2
 80009e8:	f88d 301e 	strb.w	r3, [sp, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009ec:	4630      	mov	r0, r6
	// right: PA2 - TIM2_CH3, PA3 (L298N in1,in3), PA4 (L298N in2,in4)
	// ---------

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80009ee:	3316      	adds	r3, #22
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009f0:	4621      	mov	r1, r4
	// right: PA2 - TIM2_CH3, PA3 (L298N in1,in3), PA4 (L298N in2,in4)
	// ---------

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80009f2:	f88d 301f 	strb.w	r3, [sp, #31]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009f6:	f000 faef 	bl	8000fd8 <GPIO_Init>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5
 80009fa:	2178      	movs	r1, #120	; 0x78
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80009fc:	2210      	movs	r2, #16
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5
 80009fe:	f8ad 101c 	strh.w	r1, [sp, #28]
			| GPIO_Pin_6;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a02:	4630      	mov	r0, r6
 8000a04:	4621      	mov	r1, r4

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8000a06:	ae04      	add	r6, sp, #16
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000a08:	f88d 201f 	strb.w	r2, [sp, #31]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5
			| GPIO_Pin_6;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a0c:	f000 fae4 	bl	8000fd8 <GPIO_Init>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8000a10:	4630      	mov	r0, r6
 8000a12:	f000 fdb5 	bl	8001580 <TIM_TimeBaseStructInit>
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_FREQ;
 8000a16:	f44f 70b4 	mov.w	r0, #360	; 0x168
	TIM_TimeBaseStructure.TIM_Prescaler = 6;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000a1a:	2400      	movs	r4, #0
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000a1c:	4631      	mov	r1, r6
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_FREQ;
 8000a1e:	f8ad 0014 	strh.w	r0, [sp, #20]
	TIM_TimeBaseStructure.TIM_Prescaler = 6;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000a22:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
	TIM_TimeBaseStructure.TIM_Period = MOTOR_PWM_FREQ;
	TIM_TimeBaseStructure.TIM_Prescaler = 6;
 8000a26:	f8ad 5010 	strh.w	r5, [sp, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000a2a:	f8ad 4016 	strh.w	r4, [sp, #22]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000a2e:	f8ad 4012 	strh.w	r4, [sp, #18]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000a32:	f000 fcdd 	bl	80013f0 <TIM_TimeBaseInit>

	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
 8000a36:	4668      	mov	r0, sp
 8000a38:	f000 fdab 	bl	8001592 <TIM_OCStructInit>
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000a3c:	2601      	movs	r6, #1
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);

	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000a3e:	2360      	movs	r3, #96	; 0x60
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 0;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 8000a40:	4669      	mov	r1, sp
 8000a42:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);

	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000a46:	f8ad 3000 	strh.w	r3, [sp]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000a4a:	f8ad 6002 	strh.w	r6, [sp, #2]
	TIM_OCInitStructure.TIM_Pulse = 0;
 8000a4e:	f8ad 4006 	strh.w	r4, [sp, #6]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000a52:	f8ad 4008 	strh.w	r4, [sp, #8]

	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 8000a56:	f000 fcf5 	bl	8001444 <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000a5a:	2108      	movs	r1, #8
 8000a5c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000a60:	f000 fdbd 	bl	80015de <TIM_OC2PreloadConfig>
	TIM_CCxCmd(TIM2, TIM_Channel_2, TIM_CCx_Disable);
 8000a64:	4622      	mov	r2, r4
 8000a66:	2104      	movs	r1, #4
 8000a68:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000a6c:	f000 fdcc 	bl	8001608 <TIM_CCxCmd>

	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8000a70:	4669      	mov	r1, sp
 8000a72:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000a76:	f000 fd35 	bl	80014e4 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000a7a:	2108      	movs	r1, #8
 8000a7c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000a80:	f000 fdb8 	bl	80015f4 <TIM_OC3PreloadConfig>
	TIM_CCxCmd(TIM2, TIM_Channel_3, TIM_CCx_Disable);
 8000a84:	2108      	movs	r1, #8
 8000a86:	4622      	mov	r2, r4
 8000a88:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000a8c:	f000 fdbc 	bl	8001608 <TIM_CCxCmd>

	TIM_ARRPreloadConfig(TIM2, ENABLE);
 8000a90:	4631      	mov	r1, r6
 8000a92:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000a96:	f000 fd94 	bl	80015c2 <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM2, ENABLE);
 8000a9a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000a9e:	4631      	mov	r1, r6
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);

	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
 8000aa0:	466d      	mov	r5, sp
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
	TIM_CCxCmd(TIM2, TIM_Channel_3, TIM_CCx_Disable);

	TIM_ARRPreloadConfig(TIM2, ENABLE);
	TIM_Cmd(TIM2, ENABLE);
 8000aa2:	f000 fd80 	bl	80015a6 <TIM_Cmd>
}
 8000aa6:	b008      	add	sp, #32
 8000aa8:	bd70      	pop	{r4, r5, r6, pc}
 8000aaa:	bf00      	nop
 8000aac:	40010800 	.word	0x40010800

08000ab0 <motors_PWM_set>:
	// value = -100..0..100
	int v = val >= 0 ? val : -val;
	int pwm = MOTOR_PWM_FREQ * (int) v / 100;
	unsigned char in = 0;

	if (channel > 2)
 8000ab0:	2802      	cmp	r0, #2
void motors_PWM_off_by_timer() {
	for (int i = 0; i < 2; i++)
		motors_PWM_set(i, 0); // off
}

void motors_PWM_set(unsigned char channel, signed char val) {
 8000ab2:	b538      	push	{r3, r4, r5, lr}
 8000ab4:	460a      	mov	r2, r1
 8000ab6:	4605      	mov	r5, r0
	// value = -100..0..100
	int v = val >= 0 ? val : -val;
	int pwm = MOTOR_PWM_FREQ * (int) v / 100;
	unsigned char in = 0;

	if (channel > 2)
 8000ab8:	d842      	bhi.n	8000b40 <motors_PWM_set+0x90>
}

void motors_PWM_set(unsigned char channel, signed char val) {
	// value = -100..0..100
	int v = val >= 0 ? val : -val;
	int pwm = MOTOR_PWM_FREQ * (int) v / 100;
 8000aba:	ea81 70e1 	eor.w	r0, r1, r1, asr #31
 8000abe:	eba0 70e1 	sub.w	r0, r0, r1, asr #31
 8000ac2:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8000ac6:	4341      	muls	r1, r0
 8000ac8:	2364      	movs	r3, #100	; 0x64
 8000aca:	fb91 f1f3 	sdiv	r1, r1, r3
	unsigned char in = 0;
 8000ace:	0fd4      	lsrs	r4, r2, #31
		return;

	if (val < 0)
		in = !in;

	if (channel == 0) {
 8000ad0:	b9cd      	cbnz	r5, 8000b06 <motors_PWM_set+0x56>
		if (val == 0)
 8000ad2:	b91a      	cbnz	r2, 8000adc <motors_PWM_set+0x2c>
			TIM_CCxCmd(TIM2, TIM_Channel_2, TIM_CCx_Disable);
 8000ad4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ad8:	2104      	movs	r1, #4
 8000ada:	e008      	b.n	8000aee <motors_PWM_set+0x3e>
		else {
			TIM_SetCompare2(TIM2, pwm);
 8000adc:	b289      	uxth	r1, r1
 8000ade:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ae2:	f000 fda1 	bl	8001628 <TIM_SetCompare2>
			TIM_CCxCmd(TIM2, TIM_Channel_2, TIM_CCx_Enable);
 8000ae6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000aea:	2104      	movs	r1, #4
 8000aec:	2201      	movs	r2, #1
 8000aee:	f000 fd8b 	bl	8001608 <TIM_CCxCmd>
		}
		GPIO_WriteBit(GPIOA, GPIO_Pin_6, in);
 8000af2:	4814      	ldr	r0, [pc, #80]	; (8000b44 <motors_PWM_set+0x94>)
 8000af4:	2140      	movs	r1, #64	; 0x40
 8000af6:	4622      	mov	r2, r4
 8000af8:	f000 fac7 	bl	800108a <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_5, !in);
 8000afc:	f084 0201 	eor.w	r2, r4, #1
 8000b00:	4810      	ldr	r0, [pc, #64]	; (8000b44 <motors_PWM_set+0x94>)
 8000b02:	2120      	movs	r1, #32
 8000b04:	e01a      	b.n	8000b3c <motors_PWM_set+0x8c>
	} else if (channel == 1) {
 8000b06:	2d01      	cmp	r5, #1
 8000b08:	d11a      	bne.n	8000b40 <motors_PWM_set+0x90>
		if (val == 0)
 8000b0a:	b91a      	cbnz	r2, 8000b14 <motors_PWM_set+0x64>
			TIM_CCxCmd(TIM2, TIM_Channel_3, TIM_CCx_Disable);
 8000b0c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b10:	2108      	movs	r1, #8
 8000b12:	e008      	b.n	8000b26 <motors_PWM_set+0x76>
		else {
			TIM_SetCompare3(TIM2, pwm);
 8000b14:	b289      	uxth	r1, r1
 8000b16:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b1a:	f000 fd87 	bl	800162c <TIM_SetCompare3>
			TIM_CCxCmd(TIM2, TIM_Channel_3, TIM_CCx_Enable);
 8000b1e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b22:	2108      	movs	r1, #8
 8000b24:	462a      	mov	r2, r5
 8000b26:	f000 fd6f 	bl	8001608 <TIM_CCxCmd>
		}
		GPIO_WriteBit(GPIOA, GPIO_Pin_3, in);
 8000b2a:	4806      	ldr	r0, [pc, #24]	; (8000b44 <motors_PWM_set+0x94>)
 8000b2c:	2108      	movs	r1, #8
 8000b2e:	4622      	mov	r2, r4
 8000b30:	f000 faab 	bl	800108a <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_4, !in);
 8000b34:	4803      	ldr	r0, [pc, #12]	; (8000b44 <motors_PWM_set+0x94>)
 8000b36:	f084 0201 	eor.w	r2, r4, #1
 8000b3a:	2110      	movs	r1, #16
 8000b3c:	f000 faa5 	bl	800108a <GPIO_WriteBit>
	}
}
 8000b40:	bd38      	pop	{r3, r4, r5, pc}
 8000b42:	bf00      	nop
 8000b44:	40010800 	.word	0x40010800

08000b48 <motors_PWM_off_by_timer>:
	TIM_Cmd(TIM2, ENABLE);
}

void motors_PWM_off_by_timer() {
	for (int i = 0; i < 2; i++)
		motors_PWM_set(i, 0); // off
 8000b48:	2000      	movs	r0, #0
 8000b4a:	4601      	mov	r1, r0

	TIM_ARRPreloadConfig(TIM2, ENABLE);
	TIM_Cmd(TIM2, ENABLE);
}

void motors_PWM_off_by_timer() {
 8000b4c:	b508      	push	{r3, lr}
	for (int i = 0; i < 2; i++)
		motors_PWM_set(i, 0); // off
 8000b4e:	f7ff ffaf 	bl	8000ab0 <motors_PWM_set>
 8000b52:	2001      	movs	r0, #1
 8000b54:	2100      	movs	r1, #0
 8000b56:	f7ff ffab 	bl	8000ab0 <motors_PWM_set>
}
 8000b5a:	bd08      	pop	{r3, pc}

08000b5c <NMIException>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMIException(void) {
}
 8000b5c:	4770      	bx	lr

08000b5e <HardFaultException>:
 * Return         : None
 *******************************************************************************/
void HardFaultException(void) {
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1) {
		asm volatile ("nop");
 8000b5e:	bf00      	nop
 8000b60:	e7fd      	b.n	8000b5e <HardFaultException>

08000b62 <MemManageException>:
 * Description    : This function handles Memory Manage exception.
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManageException(void) {
 8000b62:	e7fe      	b.n	8000b62 <MemManageException>

08000b64 <BusFaultException>:
 * Description    : This function handles Bus Fault exception.
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFaultException(void) {
 8000b64:	e7fe      	b.n	8000b64 <BusFaultException>

08000b66 <UsageFaultException>:
 * Description    : This function handles Usage Fault exception.
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFaultException(void) {
 8000b66:	e7fe      	b.n	8000b66 <UsageFaultException>

08000b68 <DebugMonitor>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMonitor(void) {
}
 8000b68:	4770      	bx	lr

08000b6a <SVCHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVCHandler(void) {
}
 8000b6a:	4770      	bx	lr

08000b6c <PendSVC>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSVC(void) {
}
 8000b6c:	4770      	bx	lr
	...

08000b70 <SysTickHandler>:
volatile uint32_t _sysTicks = 0;

volatile uint32_t _pwm_timeout;
volatile uint32_t _torch_timeout;

void SysTickHandler(void) {
 8000b70:	b508      	push	{r3, lr}
	_sysTicks++;
 8000b72:	4b19      	ldr	r3, [pc, #100]	; (8000bd8 <SysTickHandler+0x68>)
 8000b74:	6819      	ldr	r1, [r3, #0]
 8000b76:	1c48      	adds	r0, r1, #1
 8000b78:	6018      	str	r0, [r3, #0]
	if (_pwm_timeout > 0) {
 8000b7a:	4b18      	ldr	r3, [pc, #96]	; (8000bdc <SysTickHandler+0x6c>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	b132      	cbz	r2, 8000b8e <SysTickHandler+0x1e>
		_pwm_timeout--;
 8000b80:	6819      	ldr	r1, [r3, #0]
 8000b82:	1e48      	subs	r0, r1, #1
 8000b84:	6018      	str	r0, [r3, #0]
		if (_pwm_timeout == 0)
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	b90a      	cbnz	r2, 8000b8e <SysTickHandler+0x1e>
			motors_PWM_off_by_timer();
 8000b8a:	f7ff ffdd 	bl	8000b48 <motors_PWM_off_by_timer>
	}

	if (_torch_timeout > 0) {
 8000b8e:	4b14      	ldr	r3, [pc, #80]	; (8000be0 <SysTickHandler+0x70>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	b1a2      	cbz	r2, 8000bbe <SysTickHandler+0x4e>
		if (_torch_timeout == 1) {
 8000b94:	f8d3 c000 	ldr.w	ip, [r3]
 8000b98:	f1bc 0f01 	cmp.w	ip, #1
 8000b9c:	d108      	bne.n	8000bb0 <SysTickHandler+0x40>
#ifdef LED_ENABLE
			DBG_LED_PORT->BSRR = DBG_LED_PIN;
 8000b9e:	4911      	ldr	r1, [pc, #68]	; (8000be4 <SysTickHandler+0x74>)
 8000ba0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
#endif
			GPIOA->BRR = GPIO_Pin_7;
 8000ba4:	f5a2 50fc 	sub.w	r0, r2, #8064	; 0x1f80
 8000ba8:	f5a1 6300 	sub.w	r3, r1, #2048	; 0x800
	}

	if (_torch_timeout > 0) {
		if (_torch_timeout == 1) {
#ifdef LED_ENABLE
			DBG_LED_PORT->BSRR = DBG_LED_PIN;
 8000bac:	610a      	str	r2, [r1, #16]
#endif
			GPIOA->BRR = GPIO_Pin_7;
 8000bae:	6158      	str	r0, [r3, #20]
		}
		_torch_timeout--;
 8000bb0:	f8df c02c 	ldr.w	ip, [pc, #44]	; 8000be0 <SysTickHandler+0x70>
 8000bb4:	f8dc 3000 	ldr.w	r3, [ip]
 8000bb8:	1e58      	subs	r0, r3, #1
 8000bba:	f8cc 0000 	str.w	r0, [ip]
	}

	if ((_sysTicks % 1000) == 0) {
 8000bbe:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <SysTickHandler+0x68>)
 8000bc0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	fbb2 fcf0 	udiv	ip, r2, r0
 8000bca:	fb00 211c 	mls	r1, r0, ip, r2
 8000bce:	b909      	cbnz	r1, 8000bd4 <SysTickHandler+0x64>
		battery_monitor_fix();
 8000bd0:	f7ff fcb8 	bl	8000544 <battery_monitor_fix>
	}
}
 8000bd4:	bd08      	pop	{r3, pc}
 8000bd6:	bf00      	nop
 8000bd8:	200003ac 	.word	0x200003ac
 8000bdc:	200003cc 	.word	0x200003cc
 8000be0:	200003c8 	.word	0x200003c8
 8000be4:	40011000 	.word	0x40011000

08000be8 <WWDG_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void WWDG_IRQHandler(void) {
}
 8000be8:	4770      	bx	lr

08000bea <PVD_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PVD_IRQHandler(void) {
}
 8000bea:	4770      	bx	lr

08000bec <TAMPER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TAMPER_IRQHandler(void) {
}
 8000bec:	4770      	bx	lr

08000bee <RTC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTC_IRQHandler(void) {
}
 8000bee:	4770      	bx	lr

08000bf0 <FLASH_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void FLASH_IRQHandler(void) {
}
 8000bf0:	4770      	bx	lr

08000bf2 <RCC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RCC_IRQHandler(void) {
}
 8000bf2:	4770      	bx	lr

08000bf4 <EXTI0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI0_IRQHandler(void) {
}
 8000bf4:	4770      	bx	lr

08000bf6 <EXTI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI1_IRQHandler(void) {
}
 8000bf6:	4770      	bx	lr

08000bf8 <EXTI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI2_IRQHandler(void) {
}
 8000bf8:	4770      	bx	lr

08000bfa <EXTI3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI3_IRQHandler(void) {
}
 8000bfa:	4770      	bx	lr

08000bfc <EXTI4_IRQHandler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/

void EXTI4_IRQHandler(void) {
}
 8000bfc:	4770      	bx	lr

08000bfe <DMA1_Channel1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel1_IRQHandler(void) {
}
 8000bfe:	4770      	bx	lr

08000c00 <DMA1_Channel2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel2_IRQHandler(void) {
}
 8000c00:	4770      	bx	lr

08000c02 <DMA1_Channel3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel3_IRQHandler(void) {
}
 8000c02:	4770      	bx	lr

08000c04 <DMA1_Channel4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel4_IRQHandler(void) {
}
 8000c04:	4770      	bx	lr

08000c06 <DMA1_Channel5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel5_IRQHandler(void) {
}
 8000c06:	4770      	bx	lr

08000c08 <DMA1_Channel6_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel6_IRQHandler(void) {
}
 8000c08:	4770      	bx	lr

08000c0a <DMA1_Channel7_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel7_IRQHandler(void) {
}
 8000c0a:	4770      	bx	lr

08000c0c <ADC1_2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void ADC1_2_IRQHandler(void) {
}
 8000c0c:	4770      	bx	lr

08000c0e <USB_HP_CAN_TX_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void) {
}
 8000c0e:	4770      	bx	lr

08000c10 <USB_LP_CAN_RX0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void) {
}
 8000c10:	4770      	bx	lr

08000c12 <CAN_RX1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_RX1_IRQHandler(void) {
}
 8000c12:	4770      	bx	lr

08000c14 <CAN_SCE_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_SCE_IRQHandler(void) {
}
 8000c14:	4770      	bx	lr

08000c16 <EXTI9_5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI9_5_IRQHandler(void) {
}
 8000c16:	4770      	bx	lr

08000c18 <TIM1_BRK_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_BRK_IRQHandler(void) {
}
 8000c18:	4770      	bx	lr

08000c1a <TIM1_UP_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_UP_IRQHandler(void) {
}
 8000c1a:	4770      	bx	lr

08000c1c <TIM1_TRG_COM_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void) {
}
 8000c1c:	4770      	bx	lr

08000c1e <TIM1_CC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_CC_IRQHandler(void) {
}
 8000c1e:	4770      	bx	lr

08000c20 <TIM2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM2_IRQHandler(void) {
}
 8000c20:	4770      	bx	lr

08000c22 <TIM3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM3_IRQHandler(void) {
}
 8000c22:	4770      	bx	lr

08000c24 <TIM4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM4_IRQHandler(void) {
}
 8000c24:	4770      	bx	lr

08000c26 <I2C1_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_EV_IRQHandler(void) {
}
 8000c26:	4770      	bx	lr

08000c28 <I2C1_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_ER_IRQHandler(void) {
}
 8000c28:	4770      	bx	lr

08000c2a <I2C2_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_EV_IRQHandler(void) {
}
 8000c2a:	4770      	bx	lr

08000c2c <I2C2_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_ER_IRQHandler(void) {
}
 8000c2c:	4770      	bx	lr

08000c2e <SPI1_IRQHandler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/

void SPI1_IRQHandler(void) {
}
 8000c2e:	4770      	bx	lr

08000c30 <USART1_IRQHandler>:
 * Description    : This function handles USART1 global interrupt request.
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART1_IRQHandler(void) {
 8000c30:	b508      	push	{r3, lr}
#ifdef USART1_ENABLE
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) {
 8000c32:	480a      	ldr	r0, [pc, #40]	; (8000c5c <USART1_IRQHandler+0x2c>)
 8000c34:	f240 5125 	movw	r1, #1317	; 0x525
 8000c38:	f000 fd79 	bl	800172e <USART_GetITStatus>
 8000c3c:	b128      	cbz	r0, 8000c4a <USART1_IRQHandler+0x1a>
		USART1_IT_RxReady_exec(USART_ReceiveData(USART1));
 8000c3e:	4807      	ldr	r0, [pc, #28]	; (8000c5c <USART1_IRQHandler+0x2c>)
 8000c40:	f000 fd71 	bl	8001726 <USART_ReceiveData>
 8000c44:	b2c0      	uxtb	r0, r0
 8000c46:	f7ff fb2f 	bl	80002a8 <USART1_IT_RxReady_exec>
	}
	if (USART_GetITStatus(USART1, USART_IT_TXE) != RESET) {
 8000c4a:	4804      	ldr	r0, [pc, #16]	; (8000c5c <USART1_IRQHandler+0x2c>)
 8000c4c:	f240 7127 	movw	r1, #1831	; 0x727
 8000c50:	f000 fd6d 	bl	800172e <USART_GetITStatus>
 8000c54:	b108      	cbz	r0, 8000c5a <USART1_IRQHandler+0x2a>
		USART1_IT_TxReady_exec();
 8000c56:	f7ff fac5 	bl	80001e4 <USART1_IT_TxReady_exec>
	}
#endif
}
 8000c5a:	bd08      	pop	{r3, pc}
 8000c5c:	40013800 	.word	0x40013800

08000c60 <USART2_IRQHandler>:
	}
	if(USART_GetITStatus(USART2, USART_IT_TXE) != RESET) {
		USART2_IT_TxReady_exec();
	}
#endif
}
 8000c60:	4770      	bx	lr

08000c62 <USART3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART3_IRQHandler(void) {
}
 8000c62:	4770      	bx	lr

08000c64 <EXTI15_10_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI15_10_IRQHandler(void) {
}
 8000c64:	4770      	bx	lr

08000c66 <RTCAlarm_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTCAlarm_IRQHandler(void) {
}
 8000c66:	4770      	bx	lr

08000c68 <USBWakeUp_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USBWakeUp_IRQHandler(void) {
}
 8000c68:	4770      	bx	lr

08000c6a <TIM8_BRK_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM8_BRK_IRQHandler(void) {
}
 8000c6a:	4770      	bx	lr

08000c6c <TIM8_UP_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM8_UP_IRQHandler(void) {
}
 8000c6c:	4770      	bx	lr

08000c6e <TIM8_TRG_COM_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void) {
}
 8000c6e:	4770      	bx	lr

08000c70 <TIM8_CC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM8_CC_IRQHandler(void) {
}
 8000c70:	4770      	bx	lr

08000c72 <ADC3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void ADC3_IRQHandler(void) {
}
 8000c72:	4770      	bx	lr

08000c74 <FSMC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void FSMC_IRQHandler(void) {
}
 8000c74:	4770      	bx	lr

08000c76 <SDIO_IRQHandler>:
 *******************************************************************************/
//    sdio.cpp

void SDIO_IRQHandler(void) {

}
 8000c76:	4770      	bx	lr

08000c78 <TIM5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM5_IRQHandler(void) {
}
 8000c78:	4770      	bx	lr

08000c7a <SPI3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI3_IRQHandler(void) {
}
 8000c7a:	4770      	bx	lr

08000c7c <UART4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UART4_IRQHandler(void) {
}
 8000c7c:	4770      	bx	lr

08000c7e <UART5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UART5_IRQHandler(void) {
}
 8000c7e:	4770      	bx	lr

08000c80 <TIM6_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM6_IRQHandler(void) {
}
 8000c80:	4770      	bx	lr

08000c82 <TIM7_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM7_IRQHandler(void) {
}
 8000c82:	4770      	bx	lr

08000c84 <DMA2_Channel1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA2_Channel1_IRQHandler(void) {
}
 8000c84:	4770      	bx	lr

08000c86 <DMA2_Channel2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA2_Channel2_IRQHandler(void) {
}
 8000c86:	4770      	bx	lr

08000c88 <DMA2_Channel3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA2_Channel3_IRQHandler(void) {
}
 8000c88:	4770      	bx	lr

08000c8a <DMA2_Channel4_5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void) {
}
 8000c8a:	4770      	bx	lr

08000c8c <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000c8c:	f040 61be 	orr.w	r1, r0, #99614720	; 0x5f00000
 8000c90:	4b02      	ldr	r3, [pc, #8]	; (8000c9c <NVIC_PriorityGroupConfig+0x10>)
 8000c92:	f441 2020 	orr.w	r0, r1, #655360	; 0xa0000
 8000c96:	60d8      	str	r0, [r3, #12]
}
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000ca0:	78c2      	ldrb	r2, [r0, #3]
 8000ca2:	7803      	ldrb	r3, [r0, #0]
 8000ca4:	b1fa      	cbz	r2, 8000ce6 <NVIC_Init+0x46>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000ca6:	f8df c054 	ldr.w	ip, [pc, #84]	; 8000cfc <NVIC_Init+0x5c>
 8000caa:	f8dc 100c 	ldr.w	r1, [ip, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000cae:	f890 c001 	ldrb.w	ip, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000cb2:	43ca      	mvns	r2, r1
 8000cb4:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000cb8:	f1c2 0104 	rsb	r1, r2, #4
 8000cbc:	fa0c fc01 	lsl.w	ip, ip, r1
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000cc0:	210f      	movs	r1, #15
 8000cc2:	40d1      	lsrs	r1, r2
 8000cc4:	7880      	ldrb	r0, [r0, #2]
 8000cc6:	4001      	ands	r1, r0
 8000cc8:	ea41 020c 	orr.w	r2, r1, ip
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000ccc:	480c      	ldr	r0, [pc, #48]	; (8000d00 <NVIC_Init+0x60>)
 8000cce:	0111      	lsls	r1, r2, #4
 8000cd0:	b2c9      	uxtb	r1, r1
 8000cd2:	181a      	adds	r2, r3, r0
 8000cd4:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000cd8:	2001      	movs	r0, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000cda:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000cdc:	f003 031f 	and.w	r3, r3, #31
 8000ce0:	fa10 f303 	lsls.w	r3, r0, r3
 8000ce4:	e006      	b.n	8000cf4 <NVIC_Init+0x54>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ce6:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ce8:	2001      	movs	r0, #1
 8000cea:	f003 031f 	and.w	r3, r3, #31
 8000cee:	fa10 f303 	lsls.w	r3, r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000cf2:	3120      	adds	r1, #32
 8000cf4:	4a02      	ldr	r2, [pc, #8]	; (8000d00 <NVIC_Init+0x60>)
 8000cf6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed00 	.word	0xe000ed00
 8000d00:	e000e100 	.word	0xe000e100

08000d04 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000d04:	f8d0 c004 	ldr.w	ip, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8000d08:	680a      	ldr	r2, [r1, #0]
 8000d0a:	f42c 2370 	bic.w	r3, ip, #983040	; 0xf0000
 8000d0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d12:	f891 c004 	ldrb.w	ip, [r1, #4]
 8000d16:	4313      	orrs	r3, r2
 8000d18:	ea43 220c 	orr.w	r2, r3, ip, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000d1c:	6042      	str	r2, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000d1e:	68cb      	ldr	r3, [r1, #12]
 8000d20:	688a      	ldr	r2, [r1, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000d22:	f8d0 c008 	ldr.w	ip, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000d26:	431a      	orrs	r2, r3
 8000d28:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <ADC_Init+0x50>)
 8000d2a:	ea0c 0303 	and.w	r3, ip, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000d2e:	f891 c005 	ldrb.w	ip, [r1, #5]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000d32:	ea42 0303 	orr.w	r3, r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000d36:	ea43 024c 	orr.w	r2, r3, ip, lsl #1
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000d3a:	6082      	str	r2, [r0, #8]
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 8000d3c:	7c09      	ldrb	r1, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000d3e:	f8d0 c02c 	ldr.w	ip, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 8000d42:	1e4b      	subs	r3, r1, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8000d44:	f42c 0270 	bic.w	r2, ip, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 8000d48:	b2d9      	uxtb	r1, r3
 8000d4a:	ea42 5301 	orr.w	r3, r2, r1, lsl #20
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000d4e:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	fff1f7fd 	.word	0xfff1f7fd

08000d58 <ADC_Cmd>:
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d58:	b119      	cbz	r1, 8000d62 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8000d5a:	6883      	ldr	r3, [r0, #8]
 8000d5c:	f043 0301 	orr.w	r3, r3, #1
 8000d60:	e002      	b.n	8000d68 <ADC_Cmd+0x10>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8000d62:	6881      	ldr	r1, [r0, #8]
 8000d64:	f021 0301 	bic.w	r3, r1, #1
 8000d68:	6083      	str	r3, [r0, #8]
  }
}
 8000d6a:	4770      	bx	lr

08000d6c <ADC_DMACmd>:
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d6c:	b119      	cbz	r1, 8000d76 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8000d6e:	6883      	ldr	r3, [r0, #8]
 8000d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d74:	e002      	b.n	8000d7c <ADC_DMACmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8000d76:	6881      	ldr	r1, [r0, #8]
 8000d78:	f421 7380 	bic.w	r3, r1, #256	; 0x100
 8000d7c:	6083      	str	r3, [r0, #8]
  }
}
 8000d7e:	4770      	bx	lr

08000d80 <ADC_ResetCalibration>:
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8000d80:	6881      	ldr	r1, [r0, #8]
 8000d82:	f041 0308 	orr.w	r3, r1, #8
 8000d86:	6083      	str	r3, [r0, #8]
}
 8000d88:	4770      	bx	lr

08000d8a <ADC_GetResetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8000d8a:	6880      	ldr	r0, [r0, #8]
 8000d8c:	f3c0 00c0 	ubfx	r0, r0, #3, #1
    /* RSTCAL bit is reset */
    bitstatus = RESET;
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8000d90:	4770      	bx	lr

08000d92 <ADC_StartCalibration>:
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8000d92:	6881      	ldr	r1, [r0, #8]
 8000d94:	f041 0304 	orr.w	r3, r1, #4
 8000d98:	6083      	str	r3, [r0, #8]
}
 8000d9a:	4770      	bx	lr

08000d9c <ADC_GetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8000d9c:	6880      	ldr	r0, [r0, #8]
 8000d9e:	f3c0 0080 	ubfx	r0, r0, #2, #1
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
  }
  /* Return the CAL bit status */
  return  bitstatus;
}
 8000da2:	4770      	bx	lr

08000da4 <ADC_SoftwareStartConvCmd>:
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000da4:	b119      	cbz	r1, 8000dae <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8000da6:	6883      	ldr	r3, [r0, #8]
 8000da8:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000dac:	e002      	b.n	8000db4 <ADC_SoftwareStartConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8000dae:	6881      	ldr	r1, [r0, #8]
 8000db0:	f421 03a0 	bic.w	r3, r1, #5242880	; 0x500000
 8000db4:	6083      	str	r3, [r0, #8]
  }
}
 8000db6:	4770      	bx	lr

08000db8 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000db8:	2909      	cmp	r1, #9
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000dba:	b530      	push	{r4, r5, lr}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000dbc:	d912      	bls.n	8000de4 <ADC_RegularChannelConfig+0x2c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000dbe:	f04f 0403 	mov.w	r4, #3
 8000dc2:	fb04 fc01 	mul.w	ip, r4, r1
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000dc6:	2407      	movs	r4, #7
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000dc8:	f1ac 0c1e 	sub.w	ip, ip, #30
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000dcc:	fa04 f40c 	lsl.w	r4, r4, ip
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000dd0:	fa03 f30c 	lsl.w	r3, r3, ip
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000dd4:	68c5      	ldr	r5, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000dd6:	ea25 0404 	bic.w	r4, r5, r4
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000dda:	ea44 0c03 	orr.w	ip, r4, r3
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000dde:	f8c0 c00c 	str.w	ip, [r0, #12]
 8000de2:	e00e      	b.n	8000e02 <ADC_RegularChannelConfig+0x4a>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000de4:	f04f 0c03 	mov.w	ip, #3
 8000de8:	fb0c fc01 	mul.w	ip, ip, r1
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000dec:	2407      	movs	r4, #7
 8000dee:	fa04 f40c 	lsl.w	r4, r4, ip
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000df2:	fa03 fc0c 	lsl.w	ip, r3, ip
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000df6:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000df8:	ea25 0404 	bic.w	r4, r5, r4
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000dfc:	ea44 030c 	orr.w	r3, r4, ip
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000e00:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000e02:	2a06      	cmp	r2, #6
 8000e04:	d80d      	bhi.n	8000e22 <ADC_RegularChannelConfig+0x6a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000e06:	2305      	movs	r3, #5
 8000e08:	3a01      	subs	r2, #1
 8000e0a:	435a      	muls	r2, r3
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e0c:	331a      	adds	r3, #26
 8000e0e:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e10:	4091      	lsls	r1, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000e12:	f8d0 c034 	ldr.w	ip, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e16:	ea2c 0303 	bic.w	r3, ip, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e1a:	ea43 0201 	orr.w	r2, r3, r1
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000e1e:	6342      	str	r2, [r0, #52]	; 0x34
 8000e20:	e01e      	b.n	8000e60 <ADC_RegularChannelConfig+0xa8>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000e22:	2a0c      	cmp	r2, #12
 8000e24:	d80e      	bhi.n	8000e44 <ADC_RegularChannelConfig+0x8c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8000e26:	2305      	movs	r3, #5
 8000e28:	435a      	muls	r2, r3
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e2a:	331a      	adds	r3, #26
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8000e2c:	3a23      	subs	r2, #35	; 0x23
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e2e:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e30:	fa11 f202 	lsls.w	r2, r1, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000e34:	f8d0 c030 	ldr.w	ip, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e38:	ea2c 0c03 	bic.w	ip, ip, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e3c:	ea4c 0102 	orr.w	r1, ip, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000e40:	6301      	str	r1, [r0, #48]	; 0x30
 8000e42:	e00d      	b.n	8000e60 <ADC_RegularChannelConfig+0xa8>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8000e44:	2305      	movs	r3, #5
 8000e46:	435a      	muls	r2, r3
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e48:	331a      	adds	r3, #26
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8000e4a:	3a41      	subs	r2, #65	; 0x41
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e4c:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e4e:	fa11 f202 	lsls.w	r2, r1, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000e52:	f8d0 c02c 	ldr.w	ip, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e56:	ea2c 0c03 	bic.w	ip, ip, r3
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e5a:	ea4c 0102 	orr.w	r1, ip, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000e5e:	62c1      	str	r1, [r0, #44]	; 0x2c
  }
}
 8000e60:	bd30      	pop	{r4, r5, pc}
	...

08000e64 <DMA_DeInit>:
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8000e64:	6802      	ldr	r2, [r0, #0]
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8000e66:	2300      	movs	r3, #0
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8000e68:	f022 0101 	bic.w	r1, r2, #1
 8000e6c:	6001      	str	r1, [r0, #0]
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8000e6e:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8000e70:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8000e72:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8000e74:	60c3      	str	r3, [r0, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 8000e76:	4b25      	ldr	r3, [pc, #148]	; (8000f0c <DMA_DeInit+0xa8>)
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	d01f      	beq.n	8000ebc <DMA_DeInit+0x58>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel2)
 8000e7c:	4b24      	ldr	r3, [pc, #144]	; (8000f10 <DMA_DeInit+0xac>)
 8000e7e:	4298      	cmp	r0, r3
 8000e80:	d024      	beq.n	8000ecc <DMA_DeInit+0x68>
  {
    /* Reset interrupt pending bits for DMA1 Channel2 */
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel3)
 8000e82:	4b24      	ldr	r3, [pc, #144]	; (8000f14 <DMA_DeInit+0xb0>)
 8000e84:	4298      	cmp	r0, r3
 8000e86:	d029      	beq.n	8000edc <DMA_DeInit+0x78>
  {
    /* Reset interrupt pending bits for DMA1 Channel3 */
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel4)
 8000e88:	4b23      	ldr	r3, [pc, #140]	; (8000f18 <DMA_DeInit+0xb4>)
 8000e8a:	4298      	cmp	r0, r3
 8000e8c:	d02e      	beq.n	8000eec <DMA_DeInit+0x88>
  {
    /* Reset interrupt pending bits for DMA1 Channel4 */
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel5)
 8000e8e:	4b23      	ldr	r3, [pc, #140]	; (8000f1c <DMA_DeInit+0xb8>)
 8000e90:	4298      	cmp	r0, r3
 8000e92:	d034      	beq.n	8000efe <DMA_DeInit+0x9a>
  {
    /* Reset interrupt pending bits for DMA1 Channel5 */
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel6)
 8000e94:	4b22      	ldr	r3, [pc, #136]	; (8000f20 <DMA_DeInit+0xbc>)
 8000e96:	4298      	cmp	r0, r3
 8000e98:	d104      	bne.n	8000ea4 <DMA_DeInit+0x40>
  {
    /* Reset interrupt pending bits for DMA1 Channel6 */
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8000e9a:	3b6c      	subs	r3, #108	; 0x6c
 8000e9c:	6858      	ldr	r0, [r3, #4]
 8000e9e:	f440 0270 	orr.w	r2, r0, #15728640	; 0xf00000
 8000ea2:	e030      	b.n	8000f06 <DMA_DeInit+0xa2>
  }
  else if (DMAy_Channelx == DMA1_Channel7)
 8000ea4:	4b1f      	ldr	r3, [pc, #124]	; (8000f24 <DMA_DeInit+0xc0>)
 8000ea6:	4298      	cmp	r0, r3
 8000ea8:	d105      	bne.n	8000eb6 <DMA_DeInit+0x52>
  {
    /* Reset interrupt pending bits for DMA1 Channel7 */
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 8000eaa:	3b80      	subs	r3, #128	; 0x80
 8000eac:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8000eb0:	f04c 6270 	orr.w	r2, ip, #251658240	; 0xf000000
 8000eb4:	e027      	b.n	8000f06 <DMA_DeInit+0xa2>
  }
  else if (DMAy_Channelx == DMA2_Channel1)
 8000eb6:	4b1c      	ldr	r3, [pc, #112]	; (8000f28 <DMA_DeInit+0xc4>)
 8000eb8:	4298      	cmp	r0, r3
 8000eba:	d104      	bne.n	8000ec6 <DMA_DeInit+0x62>
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 8000ebc:	3b08      	subs	r3, #8
 8000ebe:	6859      	ldr	r1, [r3, #4]
 8000ec0:	f041 020f 	orr.w	r2, r1, #15
 8000ec4:	e01f      	b.n	8000f06 <DMA_DeInit+0xa2>
  }
  else if (DMAy_Channelx == DMA2_Channel2)
 8000ec6:	4b19      	ldr	r3, [pc, #100]	; (8000f2c <DMA_DeInit+0xc8>)
 8000ec8:	4298      	cmp	r0, r3
 8000eca:	d104      	bne.n	8000ed6 <DMA_DeInit+0x72>
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8000ecc:	3b1c      	subs	r3, #28
 8000ece:	685a      	ldr	r2, [r3, #4]
 8000ed0:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8000ed4:	e017      	b.n	8000f06 <DMA_DeInit+0xa2>
  }
  else if (DMAy_Channelx == DMA2_Channel3)
 8000ed6:	4b16      	ldr	r3, [pc, #88]	; (8000f30 <DMA_DeInit+0xcc>)
 8000ed8:	4298      	cmp	r0, r3
 8000eda:	d104      	bne.n	8000ee6 <DMA_DeInit+0x82>
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 8000edc:	3b30      	subs	r3, #48	; 0x30
 8000ede:	6858      	ldr	r0, [r3, #4]
 8000ee0:	f440 6270 	orr.w	r2, r0, #3840	; 0xf00
 8000ee4:	e00f      	b.n	8000f06 <DMA_DeInit+0xa2>
  }
  else if (DMAy_Channelx == DMA2_Channel4)
 8000ee6:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <DMA_DeInit+0xd0>)
 8000ee8:	4298      	cmp	r0, r3
 8000eea:	d105      	bne.n	8000ef8 <DMA_DeInit+0x94>
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 8000eec:	3b44      	subs	r3, #68	; 0x44
 8000eee:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8000ef2:	f44c 4270 	orr.w	r2, ip, #61440	; 0xf000
 8000ef6:	e006      	b.n	8000f06 <DMA_DeInit+0xa2>
  }
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <DMA_DeInit+0xd4>)
 8000efa:	4298      	cmp	r0, r3
 8000efc:	d104      	bne.n	8000f08 <DMA_DeInit+0xa4>
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 8000efe:	3b58      	subs	r3, #88	; 0x58
 8000f00:	6859      	ldr	r1, [r3, #4]
 8000f02:	f441 2270 	orr.w	r2, r1, #983040	; 0xf0000
 8000f06:	605a      	str	r2, [r3, #4]
    }
  }
}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	40020008 	.word	0x40020008
 8000f10:	4002001c 	.word	0x4002001c
 8000f14:	40020030 	.word	0x40020030
 8000f18:	40020044 	.word	0x40020044
 8000f1c:	40020058 	.word	0x40020058
 8000f20:	4002006c 	.word	0x4002006c
 8000f24:	40020080 	.word	0x40020080
 8000f28:	40020408 	.word	0x40020408
 8000f2c:	4002041c 	.word	0x4002041c
 8000f30:	40020430 	.word	0x40020430
 8000f34:	40020444 	.word	0x40020444
 8000f38:	40020458 	.word	0x40020458

08000f3c <DMA_Init>:
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8000f3c:	6802      	ldr	r2, [r0, #0]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000f3e:	f8d1 c020 	ldr.w	ip, [r1, #32]

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8000f42:	f422 43fe 	bic.w	r3, r2, #32512	; 0x7f00
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000f46:	688a      	ldr	r2, [r1, #8]

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8000f48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000f4c:	ea4c 0202 	orr.w	r2, ip, r2
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000f50:	f8d1 c010 	ldr.w	ip, [r1, #16]
 8000f54:	ea42 020c 	orr.w	r2, r2, ip
 8000f58:	f8d1 c014 	ldr.w	ip, [r1, #20]
 8000f5c:	ea42 020c 	orr.w	r2, r2, ip
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000f60:	f8d1 c018 	ldr.w	ip, [r1, #24]
 8000f64:	ea42 020c 	orr.w	r2, r2, ip
 8000f68:	f8d1 c01c 	ldr.w	ip, [r1, #28]
 8000f6c:	ea42 020c 	orr.w	r2, r2, ip
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000f70:	f8d1 c024 	ldr.w	ip, [r1, #36]	; 0x24
 8000f74:	ea42 020c 	orr.w	r2, r2, ip
 8000f78:	f8d1 c028 	ldr.w	ip, [r1, #40]	; 0x28
 8000f7c:	ea42 020c 	orr.w	r2, r2, ip
 8000f80:	ea42 0303 	orr.w	r3, r2, r3

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8000f84:	6003      	str	r3, [r0, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8000f86:	f8d1 c00c 	ldr.w	ip, [r1, #12]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000f8a:	680a      	ldr	r2, [r1, #0]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8000f8c:	684b      	ldr	r3, [r1, #4]
  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8000f8e:	f8c0 c004 	str.w	ip, [r0, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000f92:	6082      	str	r2, [r0, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8000f94:	60c3      	str	r3, [r0, #12]
}
 8000f96:	4770      	bx	lr

08000f98 <DMA_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000f98:	b119      	cbz	r1, 8000fa2 <DMA_Cmd+0xa>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
 8000f9a:	6803      	ldr	r3, [r0, #0]
 8000f9c:	f043 0301 	orr.w	r3, r3, #1
 8000fa0:	e002      	b.n	8000fa8 <DMA_Cmd+0x10>
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
 8000fa2:	6801      	ldr	r1, [r0, #0]
 8000fa4:	f021 0301 	bic.w	r3, r1, #1
 8000fa8:	6003      	str	r3, [r0, #0]
  }
}
 8000faa:	4770      	bx	lr

08000fac <FLASH_SetLatency>:
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 8000fac:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <FLASH_SetLatency+0x10>)
 8000fae:	6819      	ldr	r1, [r3, #0]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 8000fb0:	f001 0238 	and.w	r2, r1, #56	; 0x38
  tmpreg |= FLASH_Latency;
 8000fb4:	4310      	orrs	r0, r2
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 8000fb6:	6018      	str	r0, [r3, #0]
}
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	40022000 	.word	0x40022000

08000fc0 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8000fc0:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <FLASH_PrefetchBufferCmd+0x14>)
 8000fc2:	f8d3 c000 	ldr.w	ip, [r3]
 8000fc6:	f02c 0110 	bic.w	r1, ip, #16
 8000fca:	6019      	str	r1, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	4310      	orrs	r0, r2
 8000fd0:	6018      	str	r0, [r3, #0]
}
 8000fd2:	4770      	bx	lr
 8000fd4:	40022000 	.word	0x40022000

08000fd8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *   contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000fd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000fda:	78cf      	ldrb	r7, [r1, #3]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000fdc:	f017 0f10 	tst.w	r7, #16
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000fe0:	f007 020f 	and.w	r2, r7, #15
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000fe4:	bf1c      	itt	ne
 8000fe6:	788f      	ldrbne	r7, [r1, #2]
 8000fe8:	433a      	orrne	r2, r7
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000fea:	880f      	ldrh	r7, [r1, #0]
 8000fec:	f017 0fff 	tst.w	r7, #255	; 0xff
 8000ff0:	d022      	beq.n	8001038 <GPIO_Init+0x60>
  {
    tmpreg = GPIOx->CRL;
 8000ff2:	f8d0 c000 	ldr.w	ip, [r0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000ff6:	2300      	movs	r3, #0
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8000ff8:	9701      	str	r7, [sp, #4]
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000ffa:	2401      	movs	r4, #1
 8000ffc:	fa14 f503 	lsls.w	r5, r4, r3
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001000:	9e01      	ldr	r6, [sp, #4]
 8001002:	ea05 0406 	and.w	r4, r5, r6
      if (currentpin == pos)
 8001006:	42ac      	cmp	r4, r5
 8001008:	d111      	bne.n	800102e <GPIO_Init+0x56>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800100a:	009e      	lsls	r6, r3, #2
        tmpreg &= ~pinmask;
 800100c:	270f      	movs	r7, #15
 800100e:	fa17 f506 	lsls.w	r5, r7, r6
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001012:	fa12 f606 	lsls.w	r6, r2, r6
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8001016:	ea2c 0c05 	bic.w	ip, ip, r5
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800101a:	78cd      	ldrb	r5, [r1, #3]
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800101c:	ea4c 0c06 	orr.w	ip, ip, r6
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001020:	2d28      	cmp	r5, #40	; 0x28
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8001022:	bf08      	it	eq
 8001024:	6144      	streq	r4, [r0, #20]
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001026:	d002      	beq.n	800102e <GPIO_Init+0x56>
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001028:	2d48      	cmp	r5, #72	; 0x48
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 800102a:	bf08      	it	eq
 800102c:	6104      	streq	r4, [r0, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800102e:	3301      	adds	r3, #1
 8001030:	2b08      	cmp	r3, #8
 8001032:	d1e2      	bne.n	8000ffa <GPIO_Init+0x22>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8001034:	f8c0 c000 	str.w	ip, [r0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001038:	880f      	ldrh	r7, [r1, #0]
 800103a:	2fff      	cmp	r7, #255	; 0xff
 800103c:	d924      	bls.n	8001088 <GPIO_Init+0xb0>
  {
    tmpreg = GPIOx->CRH;
 800103e:	f8d0 c004 	ldr.w	ip, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001042:	2300      	movs	r3, #0
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8001044:	9201      	str	r2, [sp, #4]
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8001046:	f103 0408 	add.w	r4, r3, #8
 800104a:	2201      	movs	r2, #1
 800104c:	fa12 f504 	lsls.w	r5, r2, r4
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001050:	ea05 0407 	and.w	r4, r5, r7
      if (currentpin == pos)
 8001054:	42ac      	cmp	r4, r5
 8001056:	d112      	bne.n	800107e <GPIO_Init+0xa6>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8001058:	009e      	lsls	r6, r3, #2
        tmpreg &= ~pinmask;
 800105a:	320e      	adds	r2, #14
 800105c:	fa12 f506 	lsls.w	r5, r2, r6
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001060:	9a01      	ldr	r2, [sp, #4]
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8001062:	ea2c 0c05 	bic.w	ip, ip, r5
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001066:	fa12 f606 	lsls.w	r6, r2, r6
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800106a:	78cd      	ldrb	r5, [r1, #3]
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800106c:	ea4c 0c06 	orr.w	ip, ip, r6
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001070:	2d28      	cmp	r5, #40	; 0x28
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001072:	bf08      	it	eq
 8001074:	6144      	streq	r4, [r0, #20]
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001076:	d002      	beq.n	800107e <GPIO_Init+0xa6>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001078:	2d48      	cmp	r5, #72	; 0x48
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800107a:	bf08      	it	eq
 800107c:	6104      	streq	r4, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800107e:	3301      	adds	r3, #1
 8001080:	2b08      	cmp	r3, #8
 8001082:	d1e0      	bne.n	8001046 <GPIO_Init+0x6e>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001084:	f8c0 c004 	str.w	ip, [r0, #4]
  }
}
 8001088:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800108a <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 800108a:	b10a      	cbz	r2, 8001090 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800108c:	6101      	str	r1, [r0, #16]
 800108e:	e000      	b.n	8001092 <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8001090:	6141      	str	r1, [r0, #20]
  }
}
 8001092:	4770      	bx	lr

08001094 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001094:	4b0f      	ldr	r3, [pc, #60]	; (80010d4 <RCC_DeInit+0x40>)

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001096:	4810      	ldr	r0, [pc, #64]	; (80010d8 <RCC_DeInit+0x44>)
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	f042 0c01 	orr.w	ip, r2, #1
 800109e:	f8c3 c000 	str.w	ip, [r3]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80010a2:	6859      	ldr	r1, [r3, #4]
 80010a4:	ea01 0200 	and.w	r2, r1, r0
 80010a8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80010aa:	f8d3 c000 	ldr.w	ip, [r3]
 80010ae:	f02c 7184 	bic.w	r1, ip, #17301504	; 0x1080000
 80010b2:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 80010b6:	6018      	str	r0, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	f422 2c80 	bic.w	ip, r2, #262144	; 0x40000
 80010be:	f8c3 c000 	str.w	ip, [r3]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80010c2:	6859      	ldr	r1, [r3, #4]

#ifndef STM32F10X_CL
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80010c4:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80010c8:	f421 00fe 	bic.w	r0, r1, #8323072	; 0x7f0000
 80010cc:	6058      	str	r0, [r3, #4]

#ifndef STM32F10X_CL
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80010ce:	609a      	str	r2, [r3, #8]
  RCC->CIR = 0x00FF0000;

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
#endif /* STM32F10X_CL */
}
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000
 80010d8:	f8ff0000 	.word	0xf8ff0000

080010dc <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80010dc:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <RCC_HSEConfig+0x34>)
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80010de:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	f422 3c80 	bic.w	ip, r2, #65536	; 0x10000
 80010e8:	f8c3 c000 	str.w	ip, [r3]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80010ec:	6819      	ldr	r1, [r3, #0]
 80010ee:	f421 2280 	bic.w	r2, r1, #262144	; 0x40000
 80010f2:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80010f4:	d003      	beq.n	80010fe <RCC_HSEConfig+0x22>
 80010f6:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80010fa:	d108      	bne.n	800110e <RCC_HSEConfig+0x32>
 80010fc:	e003      	b.n	8001106 <RCC_HSEConfig+0x2a>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80010fe:	6818      	ldr	r0, [r3, #0]
 8001100:	f440 3280 	orr.w	r2, r0, #65536	; 0x10000
 8001104:	e002      	b.n	800110c <RCC_HSEConfig+0x30>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8001106:	6819      	ldr	r1, [r3, #0]
 8001108:	f441 22a0 	orr.w	r2, r1, #327680	; 0x50000
 800110c:	601a      	str	r2, [r3, #0]
      break;
      
    default:
      break;
  }
}
 800110e:	4770      	bx	lr
 8001110:	40021000 	.word	0x40021000

08001114 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8001114:	4b04      	ldr	r3, [pc, #16]	; (8001128 <RCC_PLLConfig+0x14>)
 8001116:	f8d3 c004 	ldr.w	ip, [r3, #4]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800111a:	f42c 127c 	bic.w	r2, ip, #4128768	; 0x3f0000
 800111e:	4310      	orrs	r0, r2
 8001120:	4308      	orrs	r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001122:	6058      	str	r0, [r3, #4]
}
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	40021000 	.word	0x40021000

0800112c <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 800112c:	4b01      	ldr	r3, [pc, #4]	; (8001134 <RCC_PLLCmd+0x8>)
 800112e:	6018      	str	r0, [r3, #0]
}
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	42420060 	.word	0x42420060

08001138 <RCC_SYSCLKConfig>:
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 8001138:	4b03      	ldr	r3, [pc, #12]	; (8001148 <RCC_SYSCLKConfig+0x10>)
 800113a:	6859      	ldr	r1, [r3, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 800113c:	f021 0203 	bic.w	r2, r1, #3
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001140:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001142:	6058      	str	r0, [r3, #4]
}
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	40021000 	.word	0x40021000

0800114c <RCC_GetSYSCLKSource>:
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 800114c:	4b02      	ldr	r3, [pc, #8]	; (8001158 <RCC_GetSYSCLKSource+0xc>)
 800114e:	6858      	ldr	r0, [r3, #4]
 8001150:	f000 000c 	and.w	r0, r0, #12
}
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	40021000 	.word	0x40021000

0800115c <RCC_HCLKConfig>:
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 800115c:	4b03      	ldr	r3, [pc, #12]	; (800116c <RCC_HCLKConfig+0x10>)
 800115e:	6859      	ldr	r1, [r3, #4]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001160:	f021 02f0 	bic.w	r2, r1, #240	; 0xf0
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001164:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001166:	6058      	str	r0, [r3, #4]
}
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	40021000 	.word	0x40021000

08001170 <RCC_PCLK1Config>:
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8001170:	4b03      	ldr	r3, [pc, #12]	; (8001180 <RCC_PCLK1Config+0x10>)
 8001172:	6859      	ldr	r1, [r3, #4]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001174:	f421 62e0 	bic.w	r2, r1, #1792	; 0x700
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001178:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800117a:	6058      	str	r0, [r3, #4]
}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	40021000 	.word	0x40021000

08001184 <RCC_PCLK2Config>:
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8001184:	4b03      	ldr	r3, [pc, #12]	; (8001194 <RCC_PCLK2Config+0x10>)
 8001186:	6859      	ldr	r1, [r3, #4]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8001188:	f421 5260 	bic.w	r2, r1, #14336	; 0x3800
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800118c:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001190:	6058      	str	r0, [r3, #4]
}
 8001192:	4770      	bx	lr
 8001194:	40021000 	.word	0x40021000

08001198 <RCC_ADCCLKConfig>:
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8001198:	4b03      	ldr	r3, [pc, #12]	; (80011a8 <RCC_ADCCLKConfig+0x10>)
 800119a:	6859      	ldr	r1, [r3, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 800119c:	f421 4240 	bic.w	r2, r1, #49152	; 0xc000
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 80011a0:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80011a2:	6058      	str	r0, [r3, #4]
}
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	40021000 	.word	0x40021000

080011ac <RCC_GetClocksFreq>:
#ifdef  STM32F10X_CL
  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
#endif /* STM32F10X_CL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80011ac:	4b22      	ldr	r3, [pc, #136]	; (8001238 <RCC_GetClocksFreq+0x8c>)
 80011ae:	685a      	ldr	r2, [r3, #4]
  
  switch (tmp)
 80011b0:	f002 020c 	and.w	r2, r2, #12
 80011b4:	2a04      	cmp	r2, #4
 80011b6:	d014      	beq.n	80011e2 <RCC_GetClocksFreq+0x36>
 80011b8:	2a08      	cmp	r2, #8
 80011ba:	d112      	bne.n	80011e2 <RCC_GetClocksFreq+0x36>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80011bc:	f8d3 c004 	ldr.w	ip, [r3, #4]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80011c0:	6859      	ldr	r1, [r3, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80011c2:	f3cc 4283 	ubfx	r2, ip, #18, #4
 80011c6:	3202      	adds	r2, #2
      
      if (pllsource == 0x00)
 80011c8:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 80011cc:	d005      	beq.n	80011da <RCC_GetClocksFreq+0x2e>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80011d4:	bf08      	it	eq
 80011d6:	4b19      	ldreq	r3, [pc, #100]	; (800123c <RCC_GetClocksFreq+0x90>)
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80011d8:	d000      	beq.n	80011dc <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80011da:	4b19      	ldr	r3, [pc, #100]	; (8001240 <RCC_GetClocksFreq+0x94>)
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80011dc:	435a      	muls	r2, r3
 80011de:	6002      	str	r2, [r0, #0]
 80011e0:	e001      	b.n	80011e6 <RCC_GetClocksFreq+0x3a>
      }
#endif /* STM32F10X_CL */ 
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 80011e2:	4b16      	ldr	r3, [pc, #88]	; (800123c <RCC_GetClocksFreq+0x90>)
 80011e4:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80011e6:	4b14      	ldr	r3, [pc, #80]	; (8001238 <RCC_GetClocksFreq+0x8c>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80011e8:	f8d0 c000 	ldr.w	ip, [r0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80011ec:	6859      	ldr	r1, [r3, #4]
  tmp = tmp >> 4;
 80011ee:	f3c1 1203 	ubfx	r2, r1, #4, #4
  presc = APBAHBPrescTable[tmp];
 80011f2:	4914      	ldr	r1, [pc, #80]	; (8001244 <RCC_GetClocksFreq+0x98>)
 80011f4:	5c8a      	ldrb	r2, [r1, r2]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80011f6:	fa2c f202 	lsr.w	r2, ip, r2
 80011fa:	6042      	str	r2, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80011fc:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmp = tmp >> 8;
 8001200:	f3cc 2c02 	ubfx	ip, ip, #8, #3
  presc = APBAHBPrescTable[tmp];
 8001204:	f811 c00c 	ldrb.w	ip, [r1, ip]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001208:	fa22 fc0c 	lsr.w	ip, r2, ip
 800120c:	f8c0 c008 	str.w	ip, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8001210:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmp = tmp >> 11;
 8001214:	f3cc 2cc2 	ubfx	ip, ip, #11, #3
  presc = APBAHBPrescTable[tmp];
 8001218:	f811 100c 	ldrb.w	r1, [r1, ip]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800121c:	40ca      	lsrs	r2, r1
 800121e:	60c2      	str	r2, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001220:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
 8001224:	4908      	ldr	r1, [pc, #32]	; (8001248 <RCC_GetClocksFreq+0x9c>)
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
 8001226:	f3cc 3381 	ubfx	r3, ip, #14, #2
  presc = ADCPrescTable[tmp];
 800122a:	f811 c003 	ldrb.w	ip, [r1, r3]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800122e:	fbb2 f1fc 	udiv	r1, r2, ip
 8001232:	6101      	str	r1, [r0, #16]
}
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	40021000 	.word	0x40021000
 800123c:	007a1200 	.word	0x007a1200
 8001240:	003d0900 	.word	0x003d0900
 8001244:	20000004 	.word	0x20000004
 8001248:	20000000 	.word	0x20000000

0800124c <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800124c:	b119      	cbz	r1, 8001256 <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800124e:	4b05      	ldr	r3, [pc, #20]	; (8001264 <RCC_AHBPeriphClockCmd+0x18>)
 8001250:	695a      	ldr	r2, [r3, #20]
 8001252:	4310      	orrs	r0, r2
 8001254:	e003      	b.n	800125e <RCC_AHBPeriphClockCmd+0x12>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001256:	4b03      	ldr	r3, [pc, #12]	; (8001264 <RCC_AHBPeriphClockCmd+0x18>)
 8001258:	6959      	ldr	r1, [r3, #20]
 800125a:	ea21 0000 	bic.w	r0, r1, r0
 800125e:	6158      	str	r0, [r3, #20]
  }
}
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40021000 	.word	0x40021000

08001268 <RCC_APB2PeriphClockCmd>:
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001268:	b119      	cbz	r1, 8001272 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <RCC_APB2PeriphClockCmd+0x18>)
 800126c:	699a      	ldr	r2, [r3, #24]
 800126e:	4310      	orrs	r0, r2
 8001270:	e003      	b.n	800127a <RCC_APB2PeriphClockCmd+0x12>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001272:	4b03      	ldr	r3, [pc, #12]	; (8001280 <RCC_APB2PeriphClockCmd+0x18>)
 8001274:	6999      	ldr	r1, [r3, #24]
 8001276:	ea21 0000 	bic.w	r0, r1, r0
 800127a:	6198      	str	r0, [r3, #24]
  }
}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	40021000 	.word	0x40021000

08001284 <RCC_APB1PeriphClockCmd>:
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001284:	b119      	cbz	r1, 800128e <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001286:	4b05      	ldr	r3, [pc, #20]	; (800129c <RCC_APB1PeriphClockCmd+0x18>)
 8001288:	69da      	ldr	r2, [r3, #28]
 800128a:	4310      	orrs	r0, r2
 800128c:	e003      	b.n	8001296 <RCC_APB1PeriphClockCmd+0x12>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800128e:	4b03      	ldr	r3, [pc, #12]	; (800129c <RCC_APB1PeriphClockCmd+0x18>)
 8001290:	69d9      	ldr	r1, [r3, #28]
 8001292:	ea21 0000 	bic.w	r0, r1, r0
 8001296:	61d8      	str	r0, [r3, #28]
  }
}
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	40021000 	.word	0x40021000

080012a0 <RCC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80012a0:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 80012a2:	2b01      	cmp	r3, #1
  {
    statusreg = RCC->CR;
 80012a4:	bf04      	itt	eq
 80012a6:	4b08      	ldreq	r3, [pc, #32]	; (80012c8 <RCC_GetFlagStatus+0x28>)
 80012a8:	681b      	ldreq	r3, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
 80012aa:	d005      	beq.n	80012b8 <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80012ac:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 80012ae:	bf0b      	itete	eq
 80012b0:	4b05      	ldreq	r3, [pc, #20]	; (80012c8 <RCC_GetFlagStatus+0x28>)
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80012b2:	4b05      	ldrne	r3, [pc, #20]	; (80012c8 <RCC_GetFlagStatus+0x28>)
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
  {
    statusreg = RCC->BDCR;
 80012b4:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80012b6:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 80012b8:	f000 011f 	and.w	r1, r0, #31
 80012bc:	fa33 f001 	lsrs.w	r0, r3, r1
 80012c0:	f000 0001 	and.w	r0, r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000

080012cc <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80012cc:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t StartUpCounter = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80012d2:	2031      	movs	r0, #49	; 0x31
 80012d4:	f7ff ffe4 	bl	80012a0 <RCC_GetFlagStatus>
    StartUpCounter++;  
 80012d8:	9b01      	ldr	r3, [sp, #4]
 80012da:	1c5a      	adds	r2, r3, #1
 80012dc:	9201      	str	r2, [sp, #4]
  } while((StartUpCounter != HSEStartUp_TimeOut) && (HSEStatus == RESET));
 80012de:	9901      	ldr	r1, [sp, #4]
 80012e0:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 80012e4:	d001      	beq.n	80012ea <RCC_WaitForHSEStartUp+0x1e>
 80012e6:	2800      	cmp	r0, #0
 80012e8:	d0f3      	beq.n	80012d2 <RCC_WaitForHSEStartUp+0x6>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80012ea:	2031      	movs	r0, #49	; 0x31
 80012ec:	f7ff ffd8 	bl	80012a0 <RCC_GetFlagStatus>
 80012f0:	3800      	subs	r0, #0
 80012f2:	bf18      	it	ne
 80012f4:	2001      	movne	r0, #1
  else
  {
    status = ERROR;
  }  
  return (status);
}
 80012f6:	bd0e      	pop	{r1, r2, r3, pc}

080012f8 <SPI_Init>:
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80012f8:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 80012fc:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80012fe:	8802      	ldrh	r2, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001300:	ea4c 0303 	orr.w	r3, ip, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001304:	f8b1 c004 	ldrh.w	ip, [r1, #4]

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001308:	f402 5241 	and.w	r2, r2, #12352	; 0x3040
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800130c:	ea43 030c 	orr.w	r3, r3, ip
 8001310:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8001314:	ea43 030c 	orr.w	r3, r3, ip
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001318:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 800131c:	ea43 030c 	orr.w	r3, r3, ip
 8001320:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8001324:	ea43 030c 	orr.w	r3, r3, ip
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001328:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
 800132c:	ea43 030c 	orr.w	r3, r3, ip
 8001330:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 8001334:	ea43 0c0c 	orr.w	ip, r3, ip
 8001338:	ea42 020c 	orr.w	r2, r2, ip
 800133c:	b293      	uxth	r3, r2
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800133e:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8001340:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
 8001344:	f42c 6200 	bic.w	r2, ip, #2048	; 0x800
 8001348:	0413      	lsls	r3, r2, #16
 800134a:	0c1a      	lsrs	r2, r3, #16

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800134c:	8a0b      	ldrh	r3, [r1, #16]
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 800134e:	8382      	strh	r2, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001350:	8203      	strh	r3, [r0, #16]
}
 8001352:	4770      	bx	lr

08001354 <SPI_Cmd>:
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001354:	b121      	cbz	r1, 8001360 <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8001356:	8801      	ldrh	r1, [r0, #0]
 8001358:	b28b      	uxth	r3, r1
 800135a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800135e:	e005      	b.n	800136c <SPI_Cmd+0x18>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8001360:	f8b0 c000 	ldrh.w	ip, [r0]
 8001364:	f02c 0340 	bic.w	r3, ip, #64	; 0x40
 8001368:	041a      	lsls	r2, r3, #16
 800136a:	0c13      	lsrs	r3, r2, #16
 800136c:	8003      	strh	r3, [r0, #0]
  }
}
 800136e:	4770      	bx	lr

08001370 <SPI_I2S_ITConfig>:

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8001370:	0909      	lsrs	r1, r1, #4
 8001372:	2301      	movs	r3, #1
 8001374:	fa13 f101 	lsls.w	r1, r3, r1
 8001378:	b289      	uxth	r1, r1

  if (NewState != DISABLE)
 800137a:	b12a      	cbz	r2, 8001388 <SPI_I2S_ITConfig+0x18>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 800137c:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8001380:	fa1f f28c 	uxth.w	r2, ip
 8001384:	4311      	orrs	r1, r2
 8001386:	e003      	b.n	8001390 <SPI_I2S_ITConfig+0x20>
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 8001388:	8882      	ldrh	r2, [r0, #4]
 800138a:	b293      	uxth	r3, r2
 800138c:	ea23 0101 	bic.w	r1, r3, r1
 8001390:	8081      	strh	r1, [r0, #4]
  }
}
 8001392:	4770      	bx	lr

08001394 <SPI_CalculateCRC>:
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001394:	b121      	cbz	r1, 80013a0 <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8001396:	8801      	ldrh	r1, [r0, #0]
 8001398:	b28b      	uxth	r3, r1
 800139a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800139e:	e005      	b.n	80013ac <SPI_CalculateCRC+0x18>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 80013a0:	f8b0 c000 	ldrh.w	ip, [r0]
 80013a4:	f42c 5300 	bic.w	r3, ip, #8192	; 0x2000
 80013a8:	041a      	lsls	r2, r3, #16
 80013aa:	0c13      	lsrs	r3, r2, #16
 80013ac:	8003      	strh	r3, [r0, #0]
  }
}
 80013ae:	4770      	bx	lr

080013b0 <SPI_I2S_GetITStatus>:

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80013b0:	f8b0 c004 	ldrh.w	ip, [r0, #4]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 80013b4:	8903      	ldrh	r3, [r0, #8]
 80013b6:	f001 020f 	and.w	r2, r1, #15
 80013ba:	b298      	uxth	r0, r3
 80013bc:	2301      	movs	r3, #1
 80013be:	fa13 f202 	lsls.w	r2, r3, r2
 80013c2:	4010      	ands	r0, r2

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80013c4:	fa1f fc8c 	uxth.w	ip, ip

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 80013c8:	d007      	beq.n	80013da <SPI_I2S_GetITStatus+0x2a>

  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = 0x01 << itmask;
 80013ca:	0908      	lsrs	r0, r1, #4
 80013cc:	fa13 f100 	lsls.w	r1, r3, r0

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 80013d0:	ea1c 0f01 	tst.w	ip, r1
 80013d4:	bf0c      	ite	eq
 80013d6:	2000      	moveq	r0, #0
 80013d8:	2001      	movne	r0, #1
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 80013da:	4770      	bx	lr

080013dc <SPI_I2S_ClearITPendingBit>:

  /* Get the SPI IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);

  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 80013dc:	f001 010f 	and.w	r1, r1, #15
 80013e0:	2301      	movs	r3, #1
 80013e2:	fa13 f201 	lsls.w	r2, r3, r1
 80013e6:	43d1      	mvns	r1, r2
 80013e8:	b28b      	uxth	r3, r1
 80013ea:	8103      	strh	r3, [r0, #8]
}
 80013ec:	4770      	bx	lr
	...

080013f0 <TIM_TimeBaseInit>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80013f0:	8802      	ldrh	r2, [r0, #0]
 80013f2:	f002 038f 	and.w	r3, r2, #143	; 0x8f
 80013f6:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80013f8:	f8b0 c000 	ldrh.w	ip, [r0]
 80013fc:	88ca      	ldrh	r2, [r1, #6]
 80013fe:	fa1f f38c 	uxth.w	r3, ip
 8001402:	4313      	orrs	r3, r2
                TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001404:	884a      	ldrh	r2, [r1, #2]
 8001406:	4313      	orrs	r3, r2
 8001408:	fa1f fc83 	uxth.w	ip, r3
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800140c:	888a      	ldrh	r2, [r1, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 800140e:	f8a0 c000 	strh.w	ip, [r0]
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001412:	880b      	ldrh	r3, [r1, #0]
    
  if ((((uint32_t) TIMx) == TIM1_BASE) || (((uint32_t) TIMx) == TIM8_BASE))  
 8001414:	f8df c024 	ldr.w	ip, [pc, #36]	; 800143c <TIM_TimeBaseInit+0x4c>
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001418:	8582      	strh	r2, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((((uint32_t) TIMx) == TIM1_BASE) || (((uint32_t) TIMx) == TIM8_BASE))  
 800141a:	4a09      	ldr	r2, [pc, #36]	; (8001440 <TIM_TimeBaseInit+0x50>)
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800141c:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((((uint32_t) TIMx) == TIM1_BASE) || (((uint32_t) TIMx) == TIM8_BASE))  
 800141e:	4560      	cmp	r0, ip
 8001420:	bf14      	ite	ne
 8001422:	2300      	movne	r3, #0
 8001424:	2301      	moveq	r3, #1
 8001426:	4290      	cmp	r0, r2
 8001428:	bf08      	it	eq
 800142a:	f043 0301 	orreq.w	r3, r3, #1
 800142e:	b10b      	cbz	r3, 8001434 <TIM_TimeBaseInit+0x44>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001430:	7a09      	ldrb	r1, [r1, #8]
 8001432:	8601      	strh	r1, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001434:	2301      	movs	r3, #1
 8001436:	8283      	strh	r3, [r0, #20]
}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40012c00 	.word	0x40012c00
 8001440:	40013400 	.word	0x40013400

08001444 <TIM_OC2Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8001444:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001448:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800144a:	f02c 0410 	bic.w	r4, ip, #16
 800144e:	0423      	lsls	r3, r4, #16
 8001450:	0c1d      	lsrs	r5, r3, #16
 8001452:	8405      	strh	r5, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8001454:	8c05      	ldrh	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001456:	8882      	ldrh	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001458:	8b04      	ldrh	r4, [r0, #24]
  TIMx->CCER &= CCER_CC2E_Reset;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800145a:	b292      	uxth	r2, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask;  
 800145c:	f424 43e6 	bic.w	r3, r4, #29440	; 0x7300
 8001460:	ea4f 4c03 	mov.w	ip, r3, lsl #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001464:	880c      	ldrh	r4, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask;  
 8001466:	ea4f 431c 	mov.w	r3, ip, lsr #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800146a:	ea43 2c04 	orr.w	ip, r3, r4, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 800146e:	f025 0320 	bic.w	r3, r5, #32
 8001472:	041c      	lsls	r4, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8001474:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8001476:	0c23      	lsrs	r3, r4, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001478:	884c      	ldrh	r4, [r1, #2]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800147a:	ea43 1505 	orr.w	r5, r3, r5, lsl #4
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800147e:	ea45 1304 	orr.w	r3, r5, r4, lsl #4
    
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 8001482:	4c16      	ldr	r4, [pc, #88]	; (80014dc <TIM_OC2Init+0x98>)
 8001484:	4d16      	ldr	r5, [pc, #88]	; (80014e0 <TIM_OC2Init+0x9c>)
 8001486:	42a0      	cmp	r0, r4
 8001488:	bf14      	ite	ne
 800148a:	2400      	movne	r4, #0
 800148c:	2401      	moveq	r4, #1
 800148e:	42a8      	cmp	r0, r5
 8001490:	bf08      	it	eq
 8001492:	f044 0401 	orreq.w	r4, r4, #1

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask;  
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001496:	fa1f fc8c 	uxth.w	ip, ip
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800149a:	b29b      	uxth	r3, r3
    
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 800149c:	b1bc      	cbz	r4, 80014ce <TIM_OC2Init+0x8a>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800149e:	894c      	ldrh	r4, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 80014a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80014a4:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 80014a8:	f64f 74bf 	movw	r4, #65471	; 0xffbf
 80014ac:	ea03 0404 	and.w	r4, r3, r4
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80014b0:	888b      	ldrh	r3, [r1, #4]
 80014b2:	ea44 1303 	orr.w	r3, r4, r3, lsl #4
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 80014b6:	f247 34ff 	movw	r4, #29695	; 0x73ff
 80014ba:	ea02 0404 	and.w	r4, r2, r4
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80014be:	898a      	ldrh	r2, [r1, #12]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80014c0:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80014c2:	ea44 0482 	orr.w	r4, r4, r2, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80014c6:	89ca      	ldrh	r2, [r1, #14]
 80014c8:	ea44 0282 	orr.w	r2, r4, r2, lsl #2
 80014cc:	b292      	uxth	r2, r2
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80014ce:	88c9      	ldrh	r1, [r1, #6]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80014d0:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80014d2:	f8a0 c018 	strh.w	ip, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80014d6:	8701      	strh	r1, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80014d8:	8403      	strh	r3, [r0, #32]
}
 80014da:	bd30      	pop	{r4, r5, pc}
 80014dc:	40012c00 	.word	0x40012c00
 80014e0:	40013400 	.word	0x40013400

080014e4 <TIM_OC3Init>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80014e4:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80014e8:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80014ea:	f42c 7480 	bic.w	r4, ip, #256	; 0x100
 80014ee:	0423      	lsls	r3, r4, #16
 80014f0:	0c1d      	lsrs	r5, r3, #16
 80014f2:	8405      	strh	r5, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80014f4:	8c05      	ldrh	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80014f6:	8882      	ldrh	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80014f8:	8b84      	ldrh	r4, [r0, #28]
  TIMx->CCER &= CCER_CC3E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80014fa:	b292      	uxth	r2, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;  
 80014fc:	f024 0c73 	bic.w	ip, r4, #115	; 0x73
 8001500:	ea4f 430c 	mov.w	r3, ip, lsl #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001504:	880c      	ldrh	r4, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;  
 8001506:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800150a:	f425 7300 	bic.w	r3, r5, #512	; 0x200
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;  
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800150e:	ea4c 0c04 	orr.w	ip, ip, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8001512:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8001514:	041c      	lsls	r4, r3, #16
 8001516:	0c23      	lsrs	r3, r4, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001518:	884c      	ldrh	r4, [r1, #2]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800151a:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800151e:	ea45 2304 	orr.w	r3, r5, r4, lsl #8
   
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 8001522:	4c15      	ldr	r4, [pc, #84]	; (8001578 <TIM_OC3Init+0x94>)
 8001524:	4d15      	ldr	r5, [pc, #84]	; (800157c <TIM_OC3Init+0x98>)
 8001526:	42a0      	cmp	r0, r4
 8001528:	bf14      	ite	ne
 800152a:	2400      	movne	r4, #0
 800152c:	2401      	moveq	r4, #1
 800152e:	42a8      	cmp	r0, r5
 8001530:	bf08      	it	eq
 8001532:	f044 0401 	orreq.w	r4, r4, #1
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001536:	b29b      	uxth	r3, r3
   
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
 8001538:	b1bc      	cbz	r4, 800156a <TIM_OC3Init+0x86>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800153a:	894c      	ldrh	r4, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 800153c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8001540:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8001544:	f64f 34ff 	movw	r4, #64511	; 0xfbff
 8001548:	ea03 0404 	and.w	r4, r3, r4
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800154c:	888b      	ldrh	r3, [r1, #4]
 800154e:	ea44 2303 	orr.w	r3, r4, r3, lsl #8
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8001552:	f644 74ff 	movw	r4, #20479	; 0x4fff
 8001556:	ea02 0404 	and.w	r4, r2, r4
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800155a:	898a      	ldrh	r2, [r1, #12]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800155c:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800155e:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001562:	89ca      	ldrh	r2, [r1, #14]
 8001564:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
 8001568:	b292      	uxth	r2, r2
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800156a:	88c9      	ldrh	r1, [r1, #6]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800156c:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800156e:	f8a0 c01c 	strh.w	ip, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001572:	8781      	strh	r1, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001574:	8403      	strh	r3, [r0, #32]
}
 8001576:	bd30      	pop	{r4, r5, pc}
 8001578:	40012c00 	.word	0x40012c00
 800157c:	40013400 	.word	0x40013400

08001580 <TIM_TimeBaseStructInit>:
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001580:	2300      	movs	r3, #0
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8001582:	f04f 31ff 	mov.w	r1, #4294967295
 8001586:	8081      	strh	r1, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001588:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800158a:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 800158c:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800158e:	7203      	strb	r3, [r0, #8]
}
 8001590:	4770      	bx	lr

08001592 <TIM_OCStructInit>:
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8001592:	2300      	movs	r3, #0
 8001594:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8001596:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8001598:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 800159a:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 800159c:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 800159e:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80015a0:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80015a2:	81c3      	strh	r3, [r0, #14]
}
 80015a4:	4770      	bx	lr

080015a6 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80015a6:	b121      	cbz	r1, 80015b2 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80015a8:	8801      	ldrh	r1, [r0, #0]
 80015aa:	b28b      	uxth	r3, r1
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	e005      	b.n	80015be <TIM_Cmd+0x18>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 80015b2:	f8b0 c000 	ldrh.w	ip, [r0]
 80015b6:	f02c 0301 	bic.w	r3, ip, #1
 80015ba:	059a      	lsls	r2, r3, #22
 80015bc:	0d93      	lsrs	r3, r2, #22
 80015be:	8003      	strh	r3, [r0, #0]
  }
}
 80015c0:	4770      	bx	lr

080015c2 <TIM_ARRPreloadConfig>:
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80015c2:	b121      	cbz	r1, 80015ce <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 80015c4:	8801      	ldrh	r1, [r0, #0]
 80015c6:	b28b      	uxth	r3, r1
 80015c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015cc:	e005      	b.n	80015da <TIM_ARRPreloadConfig+0x18>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 80015ce:	f8b0 c000 	ldrh.w	ip, [r0]
 80015d2:	f02c 0380 	bic.w	r3, ip, #128	; 0x80
 80015d6:	059a      	lsls	r2, r3, #22
 80015d8:	0d93      	lsrs	r3, r2, #22
 80015da:	8003      	strh	r3, [r0, #0]
  }
}
 80015dc:	4770      	bx	lr

080015de <TIM_OC2PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 80015de:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 80015e2:	f42c 6200 	bic.w	r2, ip, #2048	; 0x800
 80015e6:	0413      	lsls	r3, r2, #16
 80015e8:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80015ea:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
 80015ee:	b28b      	uxth	r3, r1
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80015f0:	8303      	strh	r3, [r0, #24]
}
 80015f2:	4770      	bx	lr

080015f4 <TIM_OC3PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 80015f4:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 80015f8:	f02c 0208 	bic.w	r2, ip, #8
 80015fc:	0413      	lsls	r3, r2, #16
 80015fe:	0c1a      	lsrs	r2, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8001600:	ea41 0302 	orr.w	r3, r1, r2
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001604:	8383      	strh	r3, [r0, #28]
}
 8001606:	4770      	bx	lr

08001608 <TIM_CCxCmd>:
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8001608:	2301      	movs	r3, #1
 800160a:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 800160c:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 800160e:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8001612:	fa1f fc8c 	uxth.w	ip, ip
 8001616:	ea2c 0c03 	bic.w	ip, ip, r3
 800161a:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 800161e:	8c03      	ldrh	r3, [r0, #32]
 8001620:	431a      	orrs	r2, r3
 8001622:	b291      	uxth	r1, r2
 8001624:	8401      	strh	r1, [r0, #32]
}
 8001626:	4770      	bx	lr

08001628 <TIM_SetCompare2>:
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8001628:	8701      	strh	r1, [r0, #56]	; 0x38
}
 800162a:	4770      	bx	lr

0800162c <TIM_SetCompare3>:
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 800162c:	8781      	strh	r1, [r0, #60]	; 0x3c
}
 800162e:	4770      	bx	lr

08001630 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001630:	b530      	push	{r4, r5, lr}
  }

  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001632:	f8b0 e010 	ldrh.w	lr, [r0, #16]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001636:	4604      	mov	r4, r0
  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001638:	f42e 5240 	bic.w	r2, lr, #12288	; 0x3000
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800163c:	460d      	mov	r5, r1
  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800163e:	0410      	lsls	r0, r2, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001640:	88c9      	ldrh	r1, [r1, #6]
  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001642:	0c03      	lsrs	r3, r0, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001644:	430b      	orrs	r3, r1
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001646:	8223      	strh	r3, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001648:	89a2      	ldrh	r2, [r4, #12]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800164a:	f8b5 c008 	ldrh.w	ip, [r5, #8]
 800164e:	f8b5 e004 	ldrh.w	lr, [r5, #4]
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001652:	f422 50b0 	bic.w	r0, r2, #5632	; 0x1600
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;
 8001656:	896a      	ldrh	r2, [r5, #10]
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001658:	f020 010c 	bic.w	r1, r0, #12
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800165c:	ea4c 000e 	orr.w	r0, ip, lr
            USART_InitStruct->USART_Mode;
 8001660:	4310      	orrs	r0, r2
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001662:	040b      	lsls	r3, r1, #16
 8001664:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;
 8001666:	b281      	uxth	r1, r0
 8001668:	ea41 0c03 	orr.w	ip, r1, r3
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800166c:	f8a4 c00c 	strh.w	ip, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001670:	f8b4 e014 	ldrh.w	lr, [r4, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001674:	89ab      	ldrh	r3, [r5, #12]
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001676:	f42e 7240 	bic.w	r2, lr, #768	; 0x300
 800167a:	0410      	lsls	r0, r2, #16
 800167c:	0c01      	lsrs	r1, r0, #16
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800167e:	4319      	orrs	r1, r3
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001680:	b087      	sub	sp, #28
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001682:	82a1      	strh	r1, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001684:	a801      	add	r0, sp, #4
 8001686:	f7ff fd91 	bl	80011ac <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800168a:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <USART_Init+0x98>)
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 800168c:	6828      	ldr	r0, [r5, #0]
  USARTx->CR3 = (uint16_t)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 800168e:	429c      	cmp	r4, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001690:	bf0c      	ite	eq
 8001692:	9b04      	ldreq	r3, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001694:	9b03      	ldrne	r3, [sp, #12]
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8001696:	2219      	movs	r2, #25
 8001698:	4353      	muls	r3, r2
 800169a:	0081      	lsls	r1, r0, #2
 800169c:	fbb3 fcf1 	udiv	ip, r3, r1
  tmpreg = (integerdivider / 0x64) << 0x04;
 80016a0:	2364      	movs	r3, #100	; 0x64
 80016a2:	fbbc f2f3 	udiv	r2, ip, r3
 80016a6:	0112      	lsls	r2, r2, #4
  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((uint8_t)0x0F);
 80016a8:	0910      	lsrs	r0, r2, #4
 80016aa:	fb03 c110 	mls	r1, r3, r0, ip
 80016ae:	0108      	lsls	r0, r1, #4
 80016b0:	3032      	adds	r0, #50	; 0x32
 80016b2:	fbb0 f1f3 	udiv	r1, r0, r3
 80016b6:	f001 030f 	and.w	r3, r1, #15
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80016ba:	ea43 0002 	orr.w	r0, r3, r2
 80016be:	b282      	uxth	r2, r0
 80016c0:	8122      	strh	r2, [r4, #8]
}
 80016c2:	b007      	add	sp, #28
 80016c4:	bd30      	pop	{r4, r5, pc}
 80016c6:	bf00      	nop
 80016c8:	40013800 	.word	0x40013800

080016cc <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016cc:	b121      	cbz	r1, 80016d8 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80016ce:	8981      	ldrh	r1, [r0, #12]
 80016d0:	b28b      	uxth	r3, r1
 80016d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016d6:	e005      	b.n	80016e4 <USART_Cmd+0x18>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80016d8:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 80016dc:	f42c 5300 	bic.w	r3, ip, #8192	; 0x2000
 80016e0:	041a      	lsls	r2, r3, #16
 80016e2:	0c13      	lsrs	r3, r2, #16
 80016e4:	8183      	strh	r3, [r0, #12]
  }
}
 80016e6:	4770      	bx	lr

080016e8 <USART_ITConfig>:
  }   
  
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80016e8:	f3c1 1342 	ubfx	r3, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 80016ec:	f04f 0c01 	mov.w	ip, #1
 80016f0:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80016f4:	4563      	cmp	r3, ip
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 80016f6:	fa0c f101 	lsl.w	r1, ip, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80016fa:	d101      	bne.n	8001700 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 80016fc:	300c      	adds	r0, #12
 80016fe:	e004      	b.n	800170a <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001700:	2b02      	cmp	r3, #2
 8001702:	d101      	bne.n	8001708 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 8001704:	3010      	adds	r0, #16
 8001706:	e000      	b.n	800170a <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001708:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 800170a:	b11a      	cbz	r2, 8001714 <USART_ITConfig+0x2c>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800170c:	6803      	ldr	r3, [r0, #0]
 800170e:	ea43 0101 	orr.w	r1, r3, r1
 8001712:	e002      	b.n	800171a <USART_ITConfig+0x32>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001714:	6802      	ldr	r2, [r0, #0]
 8001716:	ea22 0101 	bic.w	r1, r2, r1
 800171a:	6001      	str	r1, [r0, #0]
  }
}
 800171c:	4770      	bx	lr

0800171e <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800171e:	05ca      	lsls	r2, r1, #23
 8001720:	0dd1      	lsrs	r1, r2, #23
 8001722:	8081      	strh	r1, [r0, #4]
}
 8001724:	4770      	bx	lr

08001726 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001726:	8881      	ldrh	r1, [r0, #4]
 8001728:	05c8      	lsls	r0, r1, #23
 800172a:	0dc0      	lsrs	r0, r0, #23
}
 800172c:	4770      	bx	lr

0800172e <USART_GetITStatus>:
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 800172e:	f001 031f 	and.w	r3, r1, #31
 8001732:	2201      	movs	r2, #1
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001734:	f3c1 1c42 	ubfx	ip, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 8001738:	409a      	lsls	r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800173a:	f1bc 0f01 	cmp.w	ip, #1
  {
    itmask &= USARTx->CR1;
 800173e:	bf08      	it	eq
 8001740:	8983      	ldrheq	r3, [r0, #12]
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001742:	d004      	beq.n	800174e <USART_GetITStatus+0x20>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001744:	f1bc 0f02 	cmp.w	ip, #2
  {
    itmask &= USARTx->CR2;
 8001748:	bf0c      	ite	eq
 800174a:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800174c:	8a83      	ldrhne	r3, [r0, #20]
 800174e:	b29b      	uxth	r3, r3
 8001750:	ea02 0303 	and.w	r3, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 8001754:	0a09      	lsrs	r1, r1, #8
 8001756:	2201      	movs	r2, #1
 8001758:	fa12 f101 	lsls.w	r1, r2, r1
  bitpos &= USARTx->SR;
 800175c:	f8b0 c000 	ldrh.w	ip, [r0]
 8001760:	fa1f f08c 	uxth.w	r0, ip
 8001764:	4201      	tst	r1, r0
 8001766:	bf0c      	ite	eq
 8001768:	2000      	moveq	r0, #0
 800176a:	2001      	movne	r0, #1
 800176c:	2b00      	cmp	r3, #0
 800176e:	bf0c      	ite	eq
 8001770:	2000      	moveq	r0, #0
 8001772:	f000 0001 	andne.w	r0, r0, #1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8001776:	4770      	bx	lr
 8001778:	7073      	strb	r3, [r6, #1]
 800177a:	3269      	adds	r2, #105	; 0x69
 800177c:	7320      	strb	r0, [r4, #12]
 800177e:	6174      	str	r4, [r6, #20]
 8001780:	7472      	strb	r2, [r6, #17]
 8001782:	6920      	ldr	r0, [r4, #16]
 8001784:	746e      	strb	r6, [r5, #17]
 8001786:	7265      	strb	r5, [r4, #9]
 8001788:	7572      	strb	r2, [r6, #21]
 800178a:	7470      	strb	r0, [r6, #17]
 800178c:	7300      	strb	r0, [r0, #12]
 800178e:	6970      	ldr	r0, [r6, #20]
 8001790:	3a32      	subs	r2, #50	; 0x32
 8001792:	3025      	adds	r0, #37	; 0x25
 8001794:	7832      	ldrb	r2, [r6, #0]
 8001796:	2020      	movs	r0, #32
 8001798:	2520      	movs	r5, #32
 800179a:	0a64      	lsrs	r4, r4, #9
 800179c:	000d      	lsls	r5, r1, #0
 800179e:	7073      	strb	r3, [r6, #1]
 80017a0:	3269      	adds	r2, #105	; 0x69
 80017a2:	6320      	str	r0, [r4, #48]	; 0x30
 80017a4:	646d      	str	r5, [r5, #68]	; 0x44
 80017a6:	5b3a      	ldrh	r2, [r7, r4]
 80017a8:	6425      	str	r5, [r4, #64]	; 0x40
 80017aa:	202c      	movs	r0, #44	; 0x2c
 80017ac:	6425      	str	r5, [r4, #64]	; 0x40
 80017ae:	202c      	movs	r0, #44	; 0x2c
 80017b0:	6425      	str	r5, [r4, #64]	; 0x40
 80017b2:	0a5d      	lsrs	r5, r3, #9
 80017b4:	000d      	lsls	r5, r1, #0
 80017b6:	7473      	strb	r3, [r6, #17]
 80017b8:	7261      	strb	r1, [r4, #9]
 80017ba:	2074      	movs	r0, #116	; 0x74
 80017bc:	3176      	adds	r1, #118	; 0x76
 80017be:	302e      	adds	r0, #46	; 0x2e
 80017c0:	2520      	movs	r5, #32
 80017c2:	0a73      	lsrs	r3, r6, #9
 80017c4:	5300      	strh	r0, [r0, r4]
 80017c6:	7461      	strb	r1, [r4, #17]
 80017c8:	5320      	strh	r0, [r4, r4]
 80017ca:	7065      	strb	r5, [r4, #1]
 80017cc:	3120      	adds	r1, #32
 80017ce:	2035      	movs	r0, #53	; 0x35
 80017d0:	3831      	subs	r0, #49	; 0x31
 80017d2:	303a      	adds	r0, #58	; 0x3a
 80017d4:	3a31      	subs	r2, #49	; 0x31
 80017d6:	3934      	subs	r1, #52	; 0x34
 80017d8:	3220      	adds	r2, #32
 80017da:	3130      	adds	r1, #48	; 0x30
 80017dc:	0038      	lsls	r0, r7, #0
	...

080017e0 <SystemFrequency>:
 80017e0:	a200 044a                                   ..J.
