{
  "metrics": [
    {
      "name": "Frontend_Bound",
      "events": ["idq_uops_not_delivered.core", "SLOTS"],
      "childMetrics": [
        {
          "name": "Fetch_Latency",
          "events": ["idq_uops_not_delivered.cycles_0_uops_deliv.core", "SLOTS"],
          "childMetrics": [
            {
              "name": "ICache_Misses",
              "events": ["icache.ifdata_stall", "CLKS"]
            },
            {
              "name": "ITLB_Misses",
              "events": ["ITLB_Miss_Cycles", "CLKS"]
            }, 
            {
              "name": "Branch_Resteers",
              "events": ["br_misp_retired.all_branches", "machine_clears.count", "baclears.any", "CLKS"]
            },
            {
              "name": "DSB_Switches",
              "events": ["dsb2mite_switches.penalty_cycles", "CLKS"]
            },
            {
              "name": "MS_Switches",
              "events": ["idq.ms_switches", "CLKS"]
            }
          ]
        },
        {
          "name": "Fetch_Bandwidth",
          "events": ["Frontend_Bound", "Fetch_Latency"],
          "childMetrics": [
            {
              "name": "MITE",
              "events": ["idq.all_mite_cycles_any_uops", "idq.all_mite_cycles_4_uops", "CORE_CLKS"]
            },
            {
              "name": "DSB",
              "events": ["idq.all_dsb_cycles_any_uops", "idq.all_dsb_cycles_4_uops", "CORE_CLKS"]
            },
            {
              "name": "LSD",
              "events": ["lsd.cycles_active", "lsd.cycles_4_uops", "CORE_CLKS"]
            }
          ]
        }
      ]
    },
    {
      "name": "Bad_Speculation",
      "events": ["uops_issued.any", "uops_retired.retire_slots", "Recovery_Cycles", "SLOTS"],
      "childMetrics": [
        {
          "name": "Branch_Mispredicts",
          "events": ["Mispred_Clears_Fraction", "Bad_Speculation"] 
        },
        {
          "name": "Machine_Clears",
          "events": ["Bad_Speculation", "Branch_Mispredicts"] 
        }
      ]
    },
    {
      "name": "Backend_Bound",
      "events": ["Frontend_Bound", "Bad_Speculation", "Retiring"],
      "childMetrics": [
        {
          "name": "Memory_Bound",
          "events" : ["Memory_Bound_Fraction", "Backend_Bound"],
          "childMetrics": [
            { 
              "name": "L1_Bound",
              "events": ["cycle_activity.stalls_mem_any", "cycle_activity.stalls_l1d_miss", "CLKS"],
              "childMetrics": [
                {
                  "name": "DTLB_Load",
                  "events": ["dtlb_load_misses.stlb_hit", "cpu/dtlb_load_misses.walk_duration,cmask=1/", "dtlb_load_misses.walk_completed", "CLKS"]
                },
                {
                  "name": "FB_Full",
                  "events": ["Load_Miss_Real_Latency", "cpu/l1d_pend_miss.fb_full,cmask=1/", "CLKS"]
                }
              ]
            },
            {
              "name": "L2_Bound",
              "events": ["cycle_activity.stalls_l1d_miss", "cycle_activity.stalls_l2_miss", "CLKS"]
            },
            {
              "name": "L3_Bound",
              "events": ["Mem_L3_Hit_Fraction", "cycle_activity.stalls_l2_miss", "CLKS"]
            },
            {
              "name": "DRAM_Bound",
              "events": ["Mem_L3_Hit_Fraction", "cycle_activity.stalls_l2_miss", "CLKS"],
              "childMetrics": [
                {
                  "name": "MEM_Bandwidth",
                  "events": ["ORO_DRD_BW_Cycles", "CLKS"]
                },
                {
                  "name": "MEM_Latency",
                  "events": ["ORO_DRD_Any_Cycles", "CLKS", "MEM_Bandwidth"]
                }
              ]
            },
            {
              "name": "Store_Bound",
              "events": ["resource_stalls.sb", "CLKS"]
            }
          ]
        },
        {
          "name": "Core_Bound",
          "events": ["Backend_Bound", "Memory_Bound"],
          "childMetrics": [
            {
              "name": "Divider",
              "events": ["arith.fpu_div_active", "CORE_CLKS"]
            },
            {
              "name": "Ports_Utilization",
              "events": ["Backend_Bound_Cycles", "resource_stalls.sb", "cycle_activity.stalls_mem_any", "CLKS"]
            }
          ]
        }
      ] 
    },
    {
      "name": "Retiring",
      "events": ["uops_retired.retire_slots", "SLOTS"],
      "childMetrics":[]
    },
    {
      "name": "CLKS",
      "events": ["cpu_clk_unhalted.thread"]
    },
    {
      "name": "CORE_CLKS",
      "events": ["cpu_clk_unhalted.thread_any"]
    },
    {
      "name": "IPC",
      "events": ["inst_retired.any", "cpu_clk_unhalted.thread"]
    },
    {
      "name": "UPI",
      "events": ["uops_retired.retire_slots", "inst_retired.any"]
    },
    {
      "name": "ILP",
      "events": ["uops_executed.thread", "Execute_Cycles"]
    },
    {
      "name": "MLP",
      "events": ["l1d_pend_miss.pending", "l1d_pend_miss.pending_cycles"]
    },
    {
      "name": "SLOTS",
      "events": ["CORE_CLKS"]
    },
    {
      "name": "Load_Miss_Real_Latency",
      "events": ["l1d_pend_miss.pending", "mem_load_uops_retired.l1_miss", "mem_load_uops_retired.hit_lfb"]
    },
    {
      "name": "Mem_L3_Hit_Fraction",
      "events": ["mem_load_uops_retired.l3_hit", "mem_load_uops_retired.l3_miss"]
    },
    {
      "name": "CPU_Utilization",
      "events": ["cpu_clk_unhalted.ref_tsc", "msr/tsc/"]
    },
    {
      "name": "Execute_Cycles",
      "events": ["cpu/uops_executed.core,cmask=1/"]
    },
    {
      "name": "Page_Walks_Utilization",
      "events": ["cpu/itlb_misses.walk_duration,cmask=1/", "cpu/dtlb_load_misses.walk_duration,cmask=1/", "cpu/dtlb_store_misses.walk_duration,cmask=1/", "dtlb_store_misses.walk_completed", "dtlb_load_misses.walk_completed", "itlb_misses.walk_completed", "CORE_CLKS"]
    },
    {
      "name": "SMT_2T_Utilization",
      "events": ["cpu_clk_thread_unhalted.one_thread_active", "cpu_clk_thread_unhalted.ref_xclk_any"]
    },
    {
      "name": "Recovery_Cycles",
      "events": ["int_misc.recovery_cycles_any"]
    },
    {
      "name": "Mispred_Clears_Fraction",
      "events": ["br_misp_retired.all_branches", "machine_clears.count"]
    },
    {
      "name": "Memory_Bound_Fraction",
      "events": ["cycle_activity.stalls_mem_any", "resource_stalls.sb", "Backend_Bound_Cycles"]
    },
    {
      "name": "Backend_Bound_Cycles",
      "events": ["cycle_activity.stalls_total", "uops_executed.cycles_ge_1_uop_exec", "Few_Uops_Executed_Threshold", "Frontend_RS_Empty_Cycles", "resource_stalls.sb"]
    },
    {
      "name": "Few_Uops_Executed_Threshold",
      "events": ["uops_executed.cycles_ge_3_uops_exec", "IPC", "uops_executed.cycles_ge_2_uops_exec"]
    },
    {
      "name": "Frontend_RS_Empty_Cycles",
      "events": ["rs_events.empty_cycles", "Fetch_Latency"]
    },
    {
      "name": "ORO_DRD_Any_Cycles",
      "events": ["cpu_clk_unhalted.thread", "offcore_requests_outstanding.cycles_with_data_rd"]
    },
    {
      "name": "ORO_DRD_BW_Cycles",
      "events": ["cpu_clk_unhalted.thread", "cpu/offcore_requests_outstanding.all_data_rd,cmask=4/"]
    }, 
    {
      "name": "ITLB_Miss_Cycles",
      "events": ["itlb_misses.stlb_hit", "cpu/itlb_misses.walk_duration,cmask=1/", "itlb_misses.walk_completed"]
    }
  ]
}