

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_merlinL3_L3'
================================================================
* Date:           Thu Dec 12 15:46:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_2mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      338|      338|  1.352 us|  1.352 us|  338|  338|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL3_L3  |      336|      336|         8|          1|          1|   330|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      559|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      378|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      378|      681|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------------+-------------------------------------+---------------------+
    |                  Instance                 |                Module               |      Expression     |
    +-------------------------------------------+-------------------------------------+---------------------+
    |ama_addmuladd_6ns_9ns_4ns_9ns_9_4_1_U2005  |ama_addmuladd_6ns_9ns_4ns_9ns_9_4_1  |  (i0 + i1) * i2 + i3|
    +-------------------------------------------+-------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1488_fu_221_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln1500_fu_301_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln282_1_fu_206_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln282_fu_254_p2        |         +|   0|  0|  10|           3|           1|
    |index1_3_fu_323_p2         |         +|   0|  0|  71|          64|           1|
    |index2_3_fu_317_p2         |         +|   0|  0|  71|          64|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1488_fu_215_p2      |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln1504_fu_311_p2      |      icmp|   0|  0|  71|          64|           4|
    |icmp_ln282_fu_200_p2       |      icmp|   0|  0|  16|           9|           9|
    |i_6_fu_227_p3              |    select|   0|  0|   6|           1|           1|
    |index1_4_fu_337_p3         |    select|   0|  0|  63|           1|           1|
    |index2_4_fu_329_p3         |    select|   0|  0|  63|           1|          64|
    |select_ln282_1_fu_267_p3   |    select|   0|  0|  63|           1|           1|
    |select_ln282_2_fu_278_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln282_fu_260_p3     |    select|   0|  0|  63|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 559|         239|         103|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten33_load  |   9|          2|    9|         18|
    |i_fu_82                                 |   9|          2|    6|         12|
    |i_sub_fu_94                             |   9|          2|    3|          6|
    |index1_fu_90                            |   9|          2|   64|        128|
    |index2_fu_86                            |   9|          2|   64|        128|
    |indvar_flatten33_fu_98                  |   9|          2|    9|         18|
    |merlin_gmem_kernel_2mm_128_D_blk_n_W    |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|  164|        328|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln1500_reg_466                |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |buf_tmp_1_reg_501                 |  32|   0|   32|          0|
    |buf_tmp_2_reg_506                 |  32|   0|   32|          0|
    |buf_tmp_3_reg_511                 |  32|   0|   32|          0|
    |buf_tmp_reg_496                   |  32|   0|   32|          0|
    |i_fu_82                           |   6|   0|    6|          0|
    |i_sub_fu_94                       |   3|   0|    3|          0|
    |icmp_ln1488_reg_454               |   1|   0|    1|          0|
    |index1_fu_90                      |  64|   0|   64|          0|
    |index2_fu_86                      |  64|   0|   64|          0|
    |indvar_flatten33_fu_98            |   9|   0|    9|          0|
    |trunc_ln1488_reg_471              |   9|   0|    9|          0|
    |trunc_ln282_reg_461               |   9|   0|    9|          0|
    |trunc_ln1488_reg_471              |  64|  32|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 378|  32|  323|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL3_L3|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL3_L3|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL3_L3|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL3_L3|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL3_L3|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_merlinL3_L3|  return value|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWVALID   |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWREADY   |   in|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWADDR    |  out|   64|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWID      |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWLEN     |  out|   32|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWSIZE    |  out|    3|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWBURST   |  out|    2|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWLOCK    |  out|    2|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWCACHE   |  out|    4|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWPROT    |  out|    3|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWQOS     |  out|    4|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWREGION  |  out|    4|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_AWUSER    |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WVALID    |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WREADY    |   in|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WDATA     |  out|  128|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WSTRB     |  out|   16|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WLAST     |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WID       |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_WUSER     |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARVALID   |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARREADY   |   in|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARADDR    |  out|   64|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARID      |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARLEN     |  out|   32|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARSIZE    |  out|    3|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARBURST   |  out|    2|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARLOCK    |  out|    2|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARCACHE   |  out|    4|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARPROT    |  out|    3|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARQOS     |  out|    4|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARREGION  |  out|    4|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_ARUSER    |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RVALID    |   in|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RREADY    |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RDATA     |   in|  128|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RLAST     |   in|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RID       |   in|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RFIFONUM  |   in|    9|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RUSER     |   in|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_RRESP     |   in|    2|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BVALID    |   in|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BREADY    |  out|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BRESP     |   in|    2|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BID       |   in|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|m_axi_merlin_gmem_kernel_2mm_128_D_BUSER     |   in|    1|       m_axi|     merlin_gmem_kernel_2mm_128_D|       pointer|
|sext_ln231                                   |   in|   60|     ap_none|                       sext_ln231|        scalar|
|D_buf_address0                               |  out|    9|   ap_memory|                            D_buf|         array|
|D_buf_ce0                                    |  out|    1|   ap_memory|                            D_buf|         array|
|D_buf_q0                                     |   in|   32|   ap_memory|                            D_buf|         array|
|D_buf_1_address0                             |  out|    9|   ap_memory|                          D_buf_1|         array|
|D_buf_1_ce0                                  |  out|    1|   ap_memory|                          D_buf_1|         array|
|D_buf_1_q0                                   |   in|   32|   ap_memory|                          D_buf_1|         array|
|D_buf_2_address0                             |  out|    9|   ap_memory|                          D_buf_2|         array|
|D_buf_2_ce0                                  |  out|    1|   ap_memory|                          D_buf_2|         array|
|D_buf_2_q0                                   |   in|   32|   ap_memory|                          D_buf_2|         array|
|D_buf_3_address0                             |  out|    9|   ap_memory|                          D_buf_3|         array|
|D_buf_3_ce0                                  |  out|    1|   ap_memory|                          D_buf_3|         array|
|D_buf_3_q0                                   |   in|   32|   ap_memory|                          D_buf_3|         array|
+---------------------------------------------+-----+-----+------------+---------------------------------+--------------+

