# aes
"Implementation of a semi-custom chip design (RTL-to-GDSII) using the Cadence digital flow. This project demonstrates logic synthesis with Genus and place-and-route with Innovus, including custom macro integration."
