
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k160tffg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/top.v:23]
	Parameter bin_width bound to: 16 - type: integer 
	Parameter bin_num bound to: 64 - type: integer 
	Parameter histogram_size bound to: 1024 - type: integer 
	Parameter index_width bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ambient_calc' [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/ambient_calc.v:23]
	Parameter bin_width bound to: 16 - type: integer 
	Parameter bin_num bound to: 64 - type: integer 
	Parameter ambient_bin_num bound to: 64 - type: integer 
	Parameter histogram_width bound to: 1024 - type: integer 
	Parameter count_width bound to: 24 - type: integer 
WARNING: [Synth 8-567] referenced signal 'dividend_tvalid' should be on the sensitivity list [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/ambient_calc.v:102]
INFO: [Synth 8-6155] done synthesizing module 'ambient_calc' (1#1) [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/ambient_calc.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_compare' [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/full_compare.v:23]
	Parameter bin_width bound to: 16 - type: integer 
	Parameter bin_num bound to: 64 - type: integer 
	Parameter histogram_width bound to: 1024 - type: integer 
	Parameter index_width bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_compare' [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/single_compare.v:23]
	Parameter bin_size bound to: 16 - type: integer 
	Parameter index_width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_compare' (2#1) [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/single_compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.runs/synth_1/.Xil/Vivado-2676-DESKTOP-1GSCE32/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (3#1) [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.runs/synth_1/.Xil/Vivado-2676-DESKTOP-1GSCE32/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_compare' (4#1) [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/full_compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'depth_calc' [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/depth_calc.v:23]
	Parameter bin_size bound to: 16 - type: integer 
	Parameter bin_num bound to: 64 - type: integer 
	Parameter count_width bound to: 32 - type: integer 
	Parameter histogram_width bound to: 1024 - type: integer 
	Parameter uint32 bound to: 32 - type: integer 
	Parameter ufix8_8 bound to: 8 - type: integer 
	Parameter index_width bound to: 6 - type: integer 
	Parameter bin_peak_width bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.runs/synth_1/.Xil/Vivado-2676-DESKTOP-1GSCE32/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (5#1) [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.runs/synth_1/.Xil/Vivado-2676-DESKTOP-1GSCE32/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'depth_calc' (6#1) [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/depth_calc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.168 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1017.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.gen/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'extract_peak/square_root_photon_count'
Finished Parsing XDC File [c:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.gen/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'extract_peak/square_root_photon_count'
Parsing XDC File [c:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'depth_extraction/divide'
Finished Parsing XDC File [c:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'depth_extraction/divide'
Parsing XDC File [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1101.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1101.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1101.199 ; gain = 84.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1101.199 ; gain = 84.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for extract_peak/square_root_photon_count. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for depth_extraction/divide. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1101.199 ; gain = 84.031
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ambient_value_reg' [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/ambient_calc.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'bin_buffer_reg' [C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.srcs/sources_1/new/full_compare.v:187]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1101.199 ; gain = 84.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  64 Input   22 Bit       Adders := 1     
	   5 Input   19 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    3 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   80 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 63    
	   2 Input    6 Bit        Muxes := 63    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP depth_bin_numerator1, operation Mode is: (D+(A:0x5))*B.
DSP Report: operator depth_bin_numerator1 is absorbed into DSP depth_bin_numerator1.
DSP Report: operator depth_bin_numerator2 is absorbed into DSP depth_bin_numerator1.
DSP Report: Generating DSP depth_bin_numerator0, operation Mode is: PCIN+A*B.
DSP Report: operator depth_bin_numerator0 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator4 is absorbed into DSP depth_bin_numerator0.
DSP Report: Generating DSP depth_bin_numerator0, operation Mode is: PCIN+(D+(A:0x1))*B.
DSP Report: operator depth_bin_numerator0 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator2 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator3 is absorbed into DSP depth_bin_numerator0.
DSP Report: Generating DSP depth_bin_numerator0, operation Mode is: PCIN+(D+(A:0x1))*B.
DSP Report: operator depth_bin_numerator0 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator3 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator4 is absorbed into DSP depth_bin_numerator0.
DSP Report: Generating DSP depth_bin_numerator_reg, operation Mode is: (PCIN+(D+(A:0x1))*B)'.
DSP Report: register depth_bin_numerator_reg is absorbed into DSP depth_bin_numerator_reg.
DSP Report: operator depth_bin_numerator0 is absorbed into DSP depth_bin_numerator_reg.
DSP Report: operator depth_bin_numerator4 is absorbed into DSP depth_bin_numerator_reg.
DSP Report: operator depth_bin_numerator5 is absorbed into DSP depth_bin_numerator_reg.
WARNING: [Synth 8-3917] design depth_calc__GB0 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port O1[3] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port O1[2] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port O1[1] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port O1[0] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port O2[3] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port O2[2] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port O2[1] driven by constant 0
WARNING: [Synth 8-3917] design depth_calc__GB0 has port O2[0] driven by constant 0
WARNING: [Synth 8-7129] Port clk in module full_compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module ambient_calc is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:23 . Memory (MB): peak = 1101.199 ; gain = 84.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|depth_calc  | (D+(A:0x5))*B         | 3      | 16     | -      | 6      | 23     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|depth_calc  | PCIN+A*B              | 16     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depth_calc  | PCIN+(D+(A:0x1))*B    | 1      | 16     | -      | 7      | 25     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|depth_calc  | PCIN+(D+(A:0x1))*B    | 1      | 16     | -      | 7      | 26     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|depth_calc  | (PCIN+(D+(A:0x1))*B)' | 1      | 16     | -      | 7      | 27     | 0    | 0    | -    | 0    | 0     | 0    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:43 . Memory (MB): peak = 1124.617 ; gain = 107.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:43 . Memory (MB): peak = 1126.430 ; gain = 109.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:02:00 . Memory (MB): peak = 1149.047 ; gain = 131.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1162.559 ; gain = 145.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1162.559 ; gain = 145.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:02:09 . Memory (MB): peak = 1162.559 ; gain = 145.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:02:09 . Memory (MB): peak = 1162.559 ; gain = 145.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:02:09 . Memory (MB): peak = 1162.559 ; gain = 145.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:02:09 . Memory (MB): peak = 1162.559 ; gain = 145.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_0     |         1|
|2     |cordic_0      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |cordic  |     1|
|2     |div_gen |     1|
|3     |BUFG    |     1|
|4     |CARRY4  |   387|
|5     |DSP48E1 |     5|
|8     |LUT1    |     7|
|9     |LUT2    |    50|
|10    |LUT3    |  1792|
|11    |LUT4    |  1696|
|12    |LUT5    |   562|
|13    |LUT6    |  2290|
|14    |MUXF7   |   443|
|15    |MUXF8   |   113|
|16    |FDRE    |   139|
|17    |LD      |    32|
|18    |IBUF    |  1025|
|19    |OBUF    |    63|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:02:09 . Memory (MB): peak = 1162.559 ; gain = 145.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:02:06 . Memory (MB): peak = 1162.559 ; gain = 61.359
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:02:11 . Memory (MB): peak = 1162.559 ; gain = 145.391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1174.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 980 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1178.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:02:28 . Memory (MB): peak = 1178.750 ; gain = 161.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/u39jm15/AppData/Roaming/Xilinx/Vivado/Projects/SSL_Peak_Extract_Repo/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 22:38:55 2021...
