{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551460244636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551460244640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 00:10:44 2019 " "Processing started: Sat Mar 02 00:10:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551460244640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460244640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460244640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551460261794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN-rtl " "Found design unit 1: gaussian_ip_GN-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278482 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN " "Found entity 1: gaussian_ip_GN" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278486 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278489 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278493 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278496 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278502 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278505 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_accumulate_diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_accumulate_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278508 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278512 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278518 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278521 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278525 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_accumulate_diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_accumulate_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278528 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278533 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278537 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278541 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278544 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING " "Found entity 1: alt_dspbuilder_bus_concat_GNKLOJ6ING" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278547 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278550 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278552 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "Fusion/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278555 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278557 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "Fusion/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5D52DF5S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278560 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S " "Found entity 1: alt_dspbuilder_cast_GN5D52DF5S" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5tyupwua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5tyupwua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5TYUPWUA-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5TYUPWUA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278563 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5TYUPWUA " "Found entity 1: alt_dspbuilder_cast_GN5TYUPWUA" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6DDKTPIR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278566 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR " "Found entity 1: alt_dspbuilder_cast_GN6DDKTPIR" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBZR5PMEK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK " "Found entity 1: alt_dspbuilder_cast_GNBZR5PMEK" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnhynepc7u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnhynepc7u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNHYNEPC7U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNHYNEPC7U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278572 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNHYNEPC7U " "Found entity 1: alt_dspbuilder_cast_GNHYNEPC7U" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnmlnx2rcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnmlnx2rcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNMLNX2RCD-rtl " "Found design unit 1: alt_dspbuilder_cast_GNMLNX2RCD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278575 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNMLNX2RCD " "Found entity 1: alt_dspbuilder_cast_GNMLNX2RCD" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnnbsppai5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnnbsppai5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNBSPPAI5-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNBSPPAI5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278579 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNBSPPAI5 " "Found entity 1: alt_dspbuilder_cast_GNNBSPPAI5" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278582 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS " "Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gny3cpvyvd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gny3cpvyvd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNY3CPVYVD-rtl " "Found design unit 1: alt_dspbuilder_cast_GNY3CPVYVD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278586 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNY3CPVYVD " "Found entity 1: alt_dspbuilder_cast_GNY3CPVYVD" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNN7TLRCSZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278589 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ " "Found entity 1: alt_dspbuilder_clock_GNN7TLRCSZ" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278592 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_comparator_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_comparator_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator_GN-rtl " "Found design unit 1: alt_dspbuilder_comparator_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278595 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator_GN " "Found entity 1: alt_dspbuilder_comparator_GN" {  } { { "Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn2duumqha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn2duumqha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN2DUUMQHA-rtl " "Found design unit 1: alt_dspbuilder_constant_GN2DUUMQHA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2DUUMQHA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2DUUMQHA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278597 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN2DUUMQHA " "Found entity 1: alt_dspbuilder_constant_GN2DUUMQHA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2DUUMQHA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2DUUMQHA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn2gyzhvjb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn2gyzhvjb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN2GYZHVJB-rtl " "Found design unit 1: alt_dspbuilder_constant_GN2GYZHVJB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2GYZHVJB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2GYZHVJB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278601 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN2GYZHVJB " "Found entity 1: alt_dspbuilder_constant_GN2GYZHVJB" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2GYZHVJB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2GYZHVJB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn3ur3aysk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn3ur3aysk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN3UR3AYSK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN3UR3AYSK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN3UR3AYSK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN3UR3AYSK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278604 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN3UR3AYSK " "Found entity 1: alt_dspbuilder_constant_GN3UR3AYSK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN3UR3AYSK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN3UR3AYSK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn42v6lr6j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn42v6lr6j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN42V6LR6J-rtl " "Found design unit 1: alt_dspbuilder_constant_GN42V6LR6J-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN42V6LR6J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN42V6LR6J.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278607 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN42V6LR6J " "Found entity 1: alt_dspbuilder_constant_GN42V6LR6J" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN42V6LR6J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN42V6LR6J.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn4ojgjcx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn4ojgjcx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN4OJGJCX2-rtl " "Found design unit 1: alt_dspbuilder_constant_GN4OJGJCX2-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278610 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN4OJGJCX2 " "Found entity 1: alt_dspbuilder_constant_GN4OJGJCX2" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn52uv6f2x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn52uv6f2x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN52UV6F2X-rtl " "Found design unit 1: alt_dspbuilder_constant_GN52UV6F2X-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN52UV6F2X.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN52UV6F2X.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278612 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN52UV6F2X " "Found entity 1: alt_dspbuilder_constant_GN52UV6F2X" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN52UV6F2X.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN52UV6F2X.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5IRMZXKK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK " "Found entity 1: alt_dspbuilder_constant_GN5IRMZXKK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn5p5nhc35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn5p5nhc35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5P5NHC35-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5P5NHC35-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278619 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5P5NHC35 " "Found entity 1: alt_dspbuilder_constant_GN5P5NHC35" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6-rtl " "Found design unit 1: alt_dspbuilder_constant_GN6SFEINY6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278622 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6 " "Found entity 1: alt_dspbuilder_constant_GN6SFEINY6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnbqqqv5zm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnbqqqv5zm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNBQQQV5ZM-rtl " "Found design unit 1: alt_dspbuilder_constant_GNBQQQV5ZM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNBQQQV5ZM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNBQQQV5ZM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278625 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNBQQQV5ZM " "Found entity 1: alt_dspbuilder_constant_GNBQQQV5ZM" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNBQQQV5ZM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNBQQQV5ZM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnc5novijt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnc5novijt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT-rtl " "Found design unit 1: alt_dspbuilder_constant_GNC5NOVIJT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278628 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT " "Found entity 1: alt_dspbuilder_constant_GNC5NOVIJT" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gndoazqicq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gndoazqicq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNDOAZQICQ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNDOAZQICQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278630 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNDOAZQICQ " "Found entity 1: alt_dspbuilder_constant_GNDOAZQICQ" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnfirkxg2y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnfirkxg2y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNFIRKXG2Y-rtl " "Found design unit 1: alt_dspbuilder_constant_GNFIRKXG2Y-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFIRKXG2Y.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFIRKXG2Y.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278633 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNFIRKXG2Y " "Found entity 1: alt_dspbuilder_constant_GNFIRKXG2Y" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFIRKXG2Y.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFIRKXG2Y.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN-rtl " "Found design unit 1: alt_dspbuilder_constant_GNFJXS55VN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278636 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN " "Found entity 1: alt_dspbuilder_constant_GNFJXS55VN" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnhugkqyba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnhugkqyba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNHUGKQYBA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNHUGKQYBA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHUGKQYBA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHUGKQYBA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278639 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNHUGKQYBA " "Found entity 1: alt_dspbuilder_constant_GNHUGKQYBA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHUGKQYBA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHUGKQYBA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnhyg3vmra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnhyg3vmra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNHYG3VMRA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNHYG3VMRA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278642 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNHYG3VMRA " "Found entity 1: alt_dspbuilder_constant_GNHYG3VMRA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gni74kescb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gni74kescb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNI74KESCB-rtl " "Found design unit 1: alt_dspbuilder_constant_GNI74KESCB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278645 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNI74KESCB " "Found entity 1: alt_dspbuilder_constant_GNI74KESCB" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK-rtl " "Found design unit 1: alt_dspbuilder_constant_GNK57PM5EK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278647 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK " "Found entity 1: alt_dspbuilder_constant_GNK57PM5EK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnmh35vwrd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnmh35vwrd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNMH35VWRD-rtl " "Found design unit 1: alt_dspbuilder_constant_GNMH35VWRD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNMH35VWRD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNMH35VWRD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278651 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNMH35VWRD " "Found entity 1: alt_dspbuilder_constant_GNMH35VWRD" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNMH35VWRD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNMH35VWRD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnmvsvwonz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnmvsvwonz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNMVSVWONZ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNMVSVWONZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNMVSVWONZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNMVSVWONZ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278654 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNMVSVWONZ " "Found entity 1: alt_dspbuilder_constant_GNMVSVWONZ" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNMVSVWONZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNMVSVWONZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnpd64zoe3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnpd64zoe3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNPD64ZOE3-rtl " "Found design unit 1: alt_dspbuilder_constant_GNPD64ZOE3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278657 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNPD64ZOE3 " "Found entity 1: alt_dspbuilder_constant_GNPD64ZOE3" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSVSRQZMI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278660 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI " "Found entity 1: alt_dspbuilder_constant_GNSVSRQZMI" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gntubs3c3c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gntubs3c3c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNTUBS3C3C-rtl " "Found design unit 1: alt_dspbuilder_constant_GNTUBS3C3C-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278663 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNTUBS3C3C " "Found entity 1: alt_dspbuilder_constant_GNTUBS3C3C" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnu2opkyf5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnu2opkyf5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNU2OPKYF5-rtl " "Found design unit 1: alt_dspbuilder_constant_GNU2OPKYF5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNU2OPKYF5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNU2OPKYF5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278665 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNU2OPKYF5 " "Found entity 1: alt_dspbuilder_constant_GNU2OPKYF5" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNU2OPKYF5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNU2OPKYF5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6-rtl " "Found design unit 1: alt_dspbuilder_constant_GNVYJZZDO6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278668 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6 " "Found entity 1: alt_dspbuilder_constant_GNVYJZZDO6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwovrdp5f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwovrdp5f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWOVRDP5F-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWOVRDP5F-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278671 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWOVRDP5F " "Found entity 1: alt_dspbuilder_constant_GNWOVRDP5F" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwwzuol7r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwwzuol7r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWWZUOL7R-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWWZUOL7R-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278674 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWWZUOL7R " "Found entity 1: alt_dspbuilder_constant_GNWWZUOL7R" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnxhvh46ar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnxhvh46ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNXHVH46AR-rtl " "Found design unit 1: alt_dspbuilder_constant_GNXHVH46AR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNXHVH46AR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNXHVH46AR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278677 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNXHVH46AR " "Found entity 1: alt_dspbuilder_constant_GNXHVH46AR" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNXHVH46AR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNXHVH46AR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnz43o5y3p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnz43o5y3p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNZ43O5Y3P-rtl " "Found design unit 1: alt_dspbuilder_constant_GNZ43O5Y3P-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNZ43O5Y3P.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNZ43O5Y3P.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278680 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNZ43O5Y3P " "Found entity 1: alt_dspbuilder_constant_GNZ43O5Y3P" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNZ43O5Y3P.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_constant_GNZ43O5Y3P.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn2nx2byys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn2nx2byys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN2NX2BYYS-rtl " "Found design unit 1: alt_dspbuilder_counter_GN2NX2BYYS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278682 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN2NX2BYYS " "Found entity 1: alt_dspbuilder_counter_GN2NX2BYYS" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn6fxrtdgm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn6fxrtdgm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN6FXRTDGM-rtl " "Found design unit 1: alt_dspbuilder_counter_GN6FXRTDGM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278685 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN6FXRTDGM " "Found entity 1: alt_dspbuilder_counter_GN6FXRTDGM" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gndtgskfpj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gndtgskfpj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNDTGSKFPJ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNDTGSKFPJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278689 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNDTGSKFPJ " "Found entity 1: alt_dspbuilder_counter_GNDTGSKFPJ" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gng6vdu3dq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gng6vdu3dq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNG6VDU3DQ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNG6VDU3DQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278692 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNG6VDU3DQ " "Found entity 1: alt_dspbuilder_counter_GNG6VDU3DQ" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnohvz73f3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnohvz73f3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNOHVZ73F3-rtl " "Found design unit 1: alt_dspbuilder_counter_GNOHVZ73F3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278695 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNOHVZ73F3 " "Found entity 1: alt_dspbuilder_counter_GNOHVZ73F3" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnsgwkevby.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnsgwkevby.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNSGWKEVBY-rtl " "Found design unit 1: alt_dspbuilder_counter_GNSGWKEVBY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278699 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNSGWKEVBY " "Found entity 1: alt_dspbuilder_counter_GNSGWKEVBY" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gntjqadyiy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gntjqadyiy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNTJQADYIY-rtl " "Found design unit 1: alt_dspbuilder_counter_GNTJQADYIY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278702 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNTJQADYIY " "Found entity 1: alt_dspbuilder_counter_GNTJQADYIY" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnwvp6756u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnwvp6756u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNWVP6756U-rtl " "Found design unit 1: alt_dspbuilder_counter_GNWVP6756U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278705 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNWVP6756U " "Found entity 1: alt_dspbuilder_counter_GNWVP6756U" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3-rtl " "Found design unit 1: alt_dspbuilder_delay_GN53FGQEY3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278708 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3 " "Found entity 1: alt_dspbuilder_delay_GN53FGQEY3" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278710 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278713 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278716 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278719 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "Fusion/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnb2ilto6j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnb2ilto6j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNB2ILTO6J-rtl " "Found design unit 1: alt_dspbuilder_delay_GNB2ILTO6J-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278722 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNB2ILTO6J " "Found entity 1: alt_dspbuilder_delay_GNB2ILTO6J" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnm33aesk5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnm33aesk5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNM33AESK5-rtl " "Found design unit 1: alt_dspbuilder_delay_GNM33AESK5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278725 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNM33AESK5 " "Found entity 1: alt_dspbuilder_delay_GNM33AESK5" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278727 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278730 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC " "Found entity 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbitlogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbitlogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBitLogical-SBitLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBitLogical-SBitLogical_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278734 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBitLogical " "Found entity 1: alt_dspbuilder_SBitLogical" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278737 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V " "Found entity 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278739 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 " "Found entity 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278742 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB " "Found entity 1: alt_dspbuilder_memdelay_GN7KC3ZSDB" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sshifttap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sshifttap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SShiftTap-a " "Found design unit 1: alt_dspbuilder_SShiftTap-a" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278745 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SShiftTap " "Found entity 1: alt_dspbuilder_SShiftTap" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnatjsjfwz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnatjsjfwz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNATJSJFWZ-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNATJSJFWZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278748 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNATJSJFWZ " "Found entity 1: alt_dspbuilder_memdelay_GNATJSJFWZ" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnd4zy57yf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnd4zy57yf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GND4ZY57YF-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GND4ZY57YF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278751 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GND4ZY57YF " "Found entity 1: alt_dspbuilder_memdelay_GND4ZY57YF" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnggi56xg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnggi56xg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNGGI56XG4-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNGGI56XG4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278754 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNGGI56XG4 " "Found entity 1: alt_dspbuilder_memdelay_GNGGI56XG4" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnil6d42ug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnil6d42ug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNIL6D42UG-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNIL6D42UG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278757 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNIL6D42UG " "Found entity 1: alt_dspbuilder_memdelay_GNIL6D42UG" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnoszn6l7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnoszn6l7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNOSZN6L7S-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNOSZN6L7S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278760 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNOSZN6L7S " "Found entity 1: alt_dspbuilder_memdelay_GNOSZN6L7S" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnq44rxmm7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnq44rxmm7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNQ44RXMM7-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNQ44RXMM7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278763 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNQ44RXMM7 " "Found entity 1: alt_dspbuilder_memdelay_GNQ44RXMM7" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnr55nyjwv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnr55nyjwv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNR55NYJWV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNR55NYJWV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278766 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNR55NYJWV " "Found entity 1: alt_dspbuilder_memdelay_GNR55NYJWV" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnt3m75ima.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnt3m75ima.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNT3M75IMA-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNT3M75IMA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278769 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNT3M75IMA " "Found entity 1: alt_dspbuilder_memdelay_GNT3M75IMA" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNXMJOJMJV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278772 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV " "Found entity 1: alt_dspbuilder_memdelay_GNXMJOJMJV" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278775 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI " "Found entity 1: alt_dspbuilder_multiplexer_GNWZZP2IFI" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278777 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnniejhq5v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnniejhq5v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNNIEJHQ5V-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNNIEJHQ5V-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278780 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNNIEJHQ5V " "Found entity 1: alt_dspbuilder_multiplier_GNNIEJHQ5V" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278783 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278786 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "Fusion/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278790 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "Fusion/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278793 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gn5csconm5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gn5csconm5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GN5CSCONM5-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GN5CSCONM5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278797 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GN5CSCONM5 " "Found entity 1: alt_dspbuilder_parallel_adder_GN5CSCONM5" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SAdderSub-a_SAdderSub " "Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278800 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SAdderSub " "Found entity 1: alt_dspbuilder_SAdderSub" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278803 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG " "Found entity 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_slpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_slpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sLpmAddSub-SYN " "Found design unit 1: alt_dspbuilder_sLpmAddSub-SYN" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278806 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sLpmAddSub " "Found entity 1: alt_dspbuilder_sLpmAddSub" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278809 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574 " "Found entity 1: alt_dspbuilder_pipelined_adder_GNY2JEH574" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278813 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN-rtl " "Found design unit 1: alt_dspbuilder_port_GNA5S4SQDN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278816 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN " "Found entity 1: alt_dspbuilder_port_GNA5S4SQDN" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnepkllzky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnepkllzky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY-rtl " "Found design unit 1: alt_dspbuilder_port_GNEPKLLZKY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278819 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY " "Found entity 1: alt_dspbuilder_port_GNEPKLLZKY" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnssys4j5r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnssys4j5r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R-rtl " "Found design unit 1: alt_dspbuilder_port_GNSSYS4J5R-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278822 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R " "Found entity 1: alt_dspbuilder_port_GNSSYS4J5R" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnxaokdykc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnxaokdykc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNXAOKDYKC-rtl " "Found design unit 1: alt_dspbuilder_port_GNXAOKDYKC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278825 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNXAOKDYKC " "Found entity 1: alt_dspbuilder_port_GNXAOKDYKC" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_round_gnwbuvgwwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_round_gnwbuvgwwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_round_GNWBUVGWWO-beh " "Found design unit 1: alt_dspbuilder_round_GNWBUVGWWO-beh" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278828 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_round_GNWBUVGWWO " "Found entity 1: alt_dspbuilder_round_GNWBUVGWWO" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278831 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip-rtl " "Found design unit 1: gaussian_ip-rtl" {  } { { "Fusion/hdl/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278835 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip " "Found entity 1: gaussian_ip" {  } { { "Fusion/hdl/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier-rtl " "Found design unit 1: alt_dspbuilder_multiplier-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278838 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier " "Found entity 1: alt_dspbuilder_multiplier" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278841 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "Fusion/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter-rtl " "Found design unit 1: alt_dspbuilder_counter-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278844 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter " "Found entity 1: alt_dspbuilder_counter" {  } { { "Fusion/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278847 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "Fusion/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat-rtl " "Found design unit 1: alt_dspbuilder_bus_concat-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_bus_concat.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278851 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat " "Found entity 1: alt_dspbuilder_bus_concat" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_bus_concat.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator-rtl " "Found design unit 1: alt_dspbuilder_comparator-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278854 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator " "Found entity 1: alt_dspbuilder_comparator" {  } { { "Fusion/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_comparator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278857 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "Fusion/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay-rtl " "Found design unit 1: alt_dspbuilder_memdelay-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278860 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay " "Found entity 1: alt_dspbuilder_memdelay" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278863 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "Fusion/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278866 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder " "Found entity 1: alt_dspbuilder_pipelined_adder" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_4 " "Found entity 1: Computer_System_mm_interconnect_4" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_3 " "Found entity 1: Computer_System_mm_interconnect_3" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2 " "Found entity 1: Computer_System_mm_interconnect_2" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_2_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278938 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278976 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278976 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278976 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278976 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551460278982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551460278993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460278999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460278999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279028 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551460279037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551460279037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279042 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router_002 " "Found entity 2: Computer_System_mm_interconnect_2_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551460279044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551460279044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279049 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router " "Found entity 2: Computer_System_mm_interconnect_2_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551460279108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551460279108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279113 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551460279115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551460279115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279120 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM " "Found entity 1: Computer_System_VGA_SUBSYSTEM" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_PLL " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Controller " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_PLL " "Found entity 1: Computer_System_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SYSTEM_PLL " "Found entity 1: Computer_System_SYSTEM_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SYSTEM_PLL_sys_pll " "Found entity 1: Computer_System_SYSTEM_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_RAM " "Found entity 1: Computer_System_RAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_padding.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_padding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PADDING " "Found entity 1: Computer_System_PADDING" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/gaussian_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/gaussian_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip-rtl " "Found design unit 1: gaussian_ip-rtl" {  } { { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279238 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip " "Found entity 1: gaussian_ip" {  } { { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279250 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1551460279252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_dma_write.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_dma_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_DMA_WRITE " "Found entity 1: Computer_System_DMA_WRITE" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_dma_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_dma_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_DMA_1 " "Found entity 1: Computer_System_DMA_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460279476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460279476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460279528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551460279831 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Computer.v(205) " "Output port \"DRAM_ADDR\" at DE1_SoC_Computer.v(205) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279834 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Computer.v(206) " "Output port \"DRAM_BA\" at DE1_SoC_Computer.v(206) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279834 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(237) " "Output port \"LEDR\" at DE1_SoC_Computer.v(237) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279834 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(192) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(192) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279834 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(194) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(194) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279835 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SoC_Computer.v(200) " "Output port \"AUD_DACDAT\" at DE1_SoC_Computer.v(200) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279835 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SoC_Computer.v(202) " "Output port \"AUD_XCK\" at DE1_SoC_Computer.v(202) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279835 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Computer.v(207) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Computer.v(207) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279835 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Computer.v(208) " "Output port \"DRAM_CKE\" at DE1_SoC_Computer.v(208) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279835 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Computer.v(209) " "Output port \"DRAM_CLK\" at DE1_SoC_Computer.v(209) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279835 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Computer.v(210) " "Output port \"DRAM_CS_N\" at DE1_SoC_Computer.v(210) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279835 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Computer.v(212) " "Output port \"DRAM_LDQM\" at DE1_SoC_Computer.v(212) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279835 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Computer.v(213) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Computer.v(213) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279836 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Computer.v(214) " "Output port \"DRAM_UDQM\" at DE1_SoC_Computer.v(214) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279836 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Computer.v(215) " "Output port \"DRAM_WE_N\" at DE1_SoC_Computer.v(215) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279836 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(231) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(231) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279836 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(253) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(253) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460279836 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460279868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460279924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460280209 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460280210 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280226 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460280229 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280292 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1551460280295 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460280296 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1551460280304 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460280304 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460280406 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460280406 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280423 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460280433 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460280434 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460280434 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551460280434 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460280934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460280935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460280935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460280935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460280935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460280935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460280935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460280935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460280935 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460280935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460281011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460281011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460281019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460281051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460281069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460281090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460281378 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1551460281379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460281395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460281441 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460281441 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460281441 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460281441 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460281441 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460281442 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460281915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460281931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1 " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "buffer_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460281953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_DMA_1 Computer_System:The_System\|Computer_System_DMA_1:dma_1 " "Elaborating entity \"Computer_System_DMA_1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "dma_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460282326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_DMA_1.v(165) " "Verilog HDL assignment warning at Computer_System_DMA_1.v(165): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460282326 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460282347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460282347 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460282348 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "From_Memory_to_Stream" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460282375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460282670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460282677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460282677 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460282677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1bg1 " "Found entity 1: scfifo_1bg1" {  } { { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/scfifo_1bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460282750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460282750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1bg1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated " "Elaborating entity \"scfifo_1bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460282757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m2a1 " "Found entity 1: a_dpfifo_m2a1" {  } { { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460282785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460282785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m2a1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo " "Elaborating entity \"a_dpfifo_m2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\"" {  } { { "db/scfifo_1bg1.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/scfifo_1bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460282794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3i1 " "Found entity 1: altsyncram_f3i1" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_f3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460282866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460282866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3i1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram " "Elaborating entity \"altsyncram_f3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\"" {  } { { "db/a_dpfifo_m2a1.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460282877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460282949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460282949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_m2a1.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460282961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_m2a1.tdf" "three_comparison" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460282984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460283052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460283052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_m2a1.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460283134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460283134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_m2a1.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460283216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460283216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_m2a1.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_DMA_WRITE Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write " "Elaborating entity \"Computer_System_DMA_WRITE\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\"" {  } { { "Computer_System/synthesis/Computer_System.v" "dma_write" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_DMA_WRITE.v(161) " "Verilog HDL assignment warning at Computer_System_DMA_WRITE.v(161): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460283634 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_WRITE:dma_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "From_Stream_to_Memory" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip Computer_System:The_System\|gaussian_ip:fusion " "Elaborating entity \"gaussian_ip\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\"" {  } { { "Computer_System/synthesis/Computer_System.v" "fusion" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0 " "Elaborating entity \"gaussian_ip_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\"" {  } { { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNN7TLRCSZ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNN7TLRCSZ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborating entity \"LPM_FF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283770 ""}  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460283770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborating entity \"LPM_FF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460283795 ""}  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460283795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "source_ready_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNA5S4SQDN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GNA5S4SQDN:sink_data2_0 " "Elaborating entity \"alt_dspbuilder_port_GNA5S4SQDN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GNA5S4SQDN:sink_data2_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "sink_data2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460283971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "gaussian_ip_fusion_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNXAOKDYKC Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNXAOKDYKC:eof_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNXAOKDYKC\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNXAOKDYKC:eof_out_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "eof_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNWZZP2IFI Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GNWZZP2IFI\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "multiplexer" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460284065 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284145 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460284145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k1e " "Found entity 1: mux_k1e" {  } { { "db/mux_k1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/mux_k1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460284218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460284218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k1e Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_k1e:auto_generated " "Elaborating entity \"mux_k1e\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_k1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "multiplexeruser_aclrgnd" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "multiplexerenavcc" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN6SFEINY6 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN6SFEINY6:constant25 " "Elaborating entity \"alt_dspbuilder_constant_GN6SFEINY6\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN6SFEINY6:constant25\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant25" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GN4HTUTWRG Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GN4HTUTWRG\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gsn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460284457 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460284457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aek " "Found entity 1: add_sub_aek" {  } { { "db/add_sub_aek.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_aek.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460284535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460284535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aek Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_aek:auto_generated " "Elaborating entity \"add_sub_aek\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_aek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNR55NYJWV Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNR55NYJWV\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460284599 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator2 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "comparator2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNC5NOVIJT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNC5NOVIJT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSVSRQZMI Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNSVSRQZMI\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5IRMZXKK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GN5IRMZXKK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNKLOJ6ING Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNKLOJ6ING\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "bus_concatenation1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNK57PM5EK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNK57PM5EK:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNK57PM5EK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNK57PM5EK:constant4\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNT3M75IMA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNT3M75IMA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460284739 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1551460284739 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNSSYS4J5R Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNSSYS4J5R:pixel_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNSSYS4J5R\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNSSYS4J5R:pixel_out_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "pixel_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_3_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284771 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd(211) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd(211): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460284772 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd(363) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd(363): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460284810 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNNIEJHQ5V Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GNNIEJHQ5V\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNNIEJHQ5V.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460284953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460285033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460285043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460285043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460285043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460285043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460285043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460285043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 8 " "Parameter \"LPM_PIPELINE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460285043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460285043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460285043 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460285043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_77t.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_77t.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_77t " "Found entity 1: mult_77t" {  } { { "db/mult_77t.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/mult_77t.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460285134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460285134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_77t Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_77t:auto_generated " "Elaborating entity \"mult_77t\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_77t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460285174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN2DUUMQHA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN2DUUMQHA:constant24 " "Elaborating entity \"alt_dspbuilder_constant_GN2DUUMQHA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN2DUUMQHA:constant24\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant24" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460288219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN52UV6F2X Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN52UV6F2X:constant23 " "Elaborating entity \"alt_dspbuilder_constant_GN52UV6F2X\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN52UV6F2X:constant23\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant23" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460288334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNBQQQV5ZM Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNBQQQV5ZM:constant22 " "Elaborating entity \"alt_dspbuilder_constant_GNBQQQV5ZM\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNBQQQV5ZM:constant22\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant22" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460288400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN42V6LR6J Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN42V6LR6J:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GN42V6LR6J\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN42V6LR6J:constant8\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460288969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN3UR3AYSK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN3UR3AYSK:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GN3UR3AYSK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GN3UR3AYSK:constant7\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460288989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNEPKLLZKY Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_port_GNEPKLLZKY:pixel_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNEPKLLZKY\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_port_GNEPKLLZKY:pixel_out_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "pixel_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_round_GNWBUVGWWO Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_round_GNWBUVGWWO:round " "Elaborating entity \"alt_dspbuilder_round_GNWBUVGWWO\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_round_GNWBUVGWWO:round\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "round" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289159 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_i alt_dspbuilder_round_GNWBUVGWWO.vhd(29) " "Verilog HDL or VHDL warning at alt_dspbuilder_round_GNWBUVGWWO.vhd(29): object \"reset_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460289160 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0|alt_dspbuilder_round_GNWBUVGWWO:round"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GN5CSCONM5 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GN5CSCONM5\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "adder_1_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 28 " "Parameter \"LPM_WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289290 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460289290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jmh " "Found entity 1: add_sub_jmh" {  } { { "db/add_sub_jmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_jmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460289367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460289367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_jmh:auto_generated " "Elaborating entity \"add_sub_jmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_jmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460289927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460289927 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460289927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kmh " "Found entity 1: add_sub_kmh" {  } { { "db/add_sub_kmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_kmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460290008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460290008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_kmh:auto_generated " "Elaborating entity \"add_sub_kmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_kmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290323 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460290323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmh " "Found entity 1: add_sub_cmh" {  } { { "db/add_sub_cmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_cmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460290397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460290397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_cmh:auto_generated " "Elaborating entity \"add_sub_cmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_cmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290595 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460290595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dmh " "Found entity 1: add_sub_dmh" {  } { { "db/add_sub_dmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_dmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460290671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460290671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_dmh:auto_generated " "Elaborating entity \"add_sub_dmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_dmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" "adder_5_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GN5CSCONM5.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460290793 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460290793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_emh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_emh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_emh " "Found entity 1: add_sub_emh" {  } { { "db/add_sub_emh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/add_sub_emh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460290869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460290869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_emh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_emh:auto_generated " "Elaborating entity \"add_sub_emh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GN5CSCONM5:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_emh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNHUGKQYBA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNHUGKQYBA:constant12 " "Elaborating entity \"alt_dspbuilder_constant_GNHUGKQYBA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNHUGKQYBA:constant12\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant12" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GND4ZY57YF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GND4ZY57YF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GND4ZY57YF.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460290976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460291154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460291154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460291154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 13 " "Parameter \"tap_distance\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460291154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460291154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460291154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460291154 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460291154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7j51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7j51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7j51 " "Found entity 1: shift_taps_7j51" {  } { { "db/shift_taps_7j51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_7j51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460291231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460291231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_7j51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated " "Elaborating entity \"shift_taps_7j51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p9j1 " "Found entity 1: altsyncram_p9j1" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460291317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460291317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p9j1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2 " "Elaborating entity \"altsyncram_p9j1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\"" {  } { { "db/shift_taps_7j51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_7j51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9jf " "Found entity 1: cntr_9jf" {  } { { "db/cntr_9jf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_9jf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460291402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460291402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9jf Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_9jf:cntr1 " "Elaborating entity \"cntr_9jf\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_9jf:cntr1\"" {  } { { "db/shift_taps_7j51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_7j51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460291481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460291481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c9c Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_9jf:cntr1\|cmpr_c9c:cmpr6 " "Elaborating entity \"cmpr_c9c\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_9jf:cntr1\|cmpr_c9c:cmpr6\"" {  } { { "db/cntr_9jf.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_9jf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v2h " "Found entity 1: cntr_v2h" {  } { { "db/cntr_v2h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_v2h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460291567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460291567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v2h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_v2h:cntr3 " "Elaborating entity \"cntr_v2h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|cntr_v2h:cntr3\"" {  } { { "db/shift_taps_7j51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_7j51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBZR5PMEK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GNBZR5PMEK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNMLNX2RCD Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1 " "Elaborating entity \"alt_dspbuilder_cast_GNMLNX2RCD\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMLNX2RCD.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNMLNX2RCD:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNHYNEPC7U Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26 " "Elaborating entity \"alt_dspbuilder_cast_GNHYNEPC7U\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast26" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHYNEPC7U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHYNEPC7U:cast26\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN2NX2BYYS Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN2NX2BYYS\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460291879 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN2NX2BYYS.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN2NX2BYYS.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551460291879 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GN2NX2BYYS:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 656 " "Parameter \"LPM_MODULUS\" = \"656\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292013 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460292013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9in " "Found entity 1: cntr_9in" {  } { { "db/cntr_9in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_9in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460292099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460292099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated " "Elaborating entity \"cntr_9in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460292190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460292190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated\|cmpr_pac:cmpr1 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated\|cmpr_pac:cmpr1\"" {  } { { "db/cntr_9in.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_9in.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNOHVZ73F3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter " "Elaborating entity \"alt_dspbuilder_counter_GNOHVZ73F3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292266 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNOHVZ73F3.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNOHVZ73F3.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551460292267 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GNOHVZ73F3:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 17 " "Parameter \"LPM_MODULUS\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292301 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNOHVZ73F3.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460292301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ffn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ffn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ffn " "Found entity 1: cntr_ffn" {  } { { "db/cntr_ffn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_ffn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460292391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460292391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ffn Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\|cntr_ffn:auto_generated " "Elaborating entity \"cntr_ffn\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\|cntr_ffn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460292472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460292472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d9c Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\|cntr_ffn:auto_generated\|cmpr_d9c:cmpr1 " "Elaborating entity \"cmpr_d9c\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNOHVZ73F3:counter\|LPM_COUNTER:Counteri\|cntr_ffn:auto_generated\|cmpr_d9c:cmpr1\"" {  } { { "db/cntr_ffn.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_ffn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNA5ZFEL7V Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNA5ZFEL7V\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrBitPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrBitPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNYMSBQTJ6\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNG6VDU3DQ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNG6VDU3DQ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNG6VDU3DQ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNG6VDU3DQ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551460292611 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 496 " "Parameter \"LPM_MODULUS\" = \"496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460292651 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460292651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ain.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ain.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ain " "Found entity 1: cntr_ain" {  } { { "db/cntr_ain.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_ain.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460292738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460292738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ain Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\|cntr_ain:auto_generated " "Elaborating entity \"cntr_ain\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\|cntr_ain:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNU2OPKYF5 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNU2OPKYF5:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNU2OPKYF5\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNU2OPKYF5:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNI74KESCB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNI74KESCB:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNI74KESCB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNI74KESCB:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNTUBS3C3C Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNTUBS3C3C:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNTUBS3C3C\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNTUBS3C3C:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GN5A3KLAEC Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GN5A3KLAEC\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator7" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNZ43O5Y3P Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNZ43O5Y3P:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNZ43O5Y3P\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNZ43O5Y3P:constant8\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWOVRDP5F Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNWOVRDP5F:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNWOVRDP5F\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNWOVRDP5F:constant9\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNDOAZQICQ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNDOAZQICQ:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNDOAZQICQ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNDOAZQICQ:constant6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNPD64ZOE3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNPD64ZOE3:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNPD64ZOE3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNPD64ZOE3:constant7\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460292992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5D52DF5S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28 " "Elaborating entity \"alt_dspbuilder_cast_GN5D52DF5S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "cast28" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast28\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNBSPPAI5 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34 " "Elaborating entity \"alt_dspbuilder_cast_GNNBSPPAI5\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "cast34" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast34\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNXMJOJMJV Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNXMJOJMJV\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460293202 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_accumulate_diff_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNATJSJFWZ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNATJSJFWZ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNATJSJFWZ.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460293485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460293485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460293485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 5271 " "Parameter \"tap_distance\" = \"5271\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460293485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460293485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460293485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460293485 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460293485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rn51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rn51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rn51 " "Found entity 1: shift_taps_rn51" {  } { { "db/shift_taps_rn51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_rn51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460293556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460293556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_rn51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated " "Elaborating entity \"shift_taps_rn51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jmj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jmj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jmj1 " "Found entity 1: altsyncram_jmj1" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460293644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460293644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jmj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2 " "Elaborating entity \"altsyncram_jmj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\"" {  } { { "db/shift_taps_rn51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_rn51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dof " "Found entity 1: cntr_dof" {  } { { "db/cntr_dof.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_dof.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460293734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460293734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dof Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_dof:cntr1 " "Elaborating entity \"cntr_dof\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_dof:cntr1\"" {  } { { "db/shift_taps_rn51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_rn51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sac " "Found entity 1: cmpr_sac" {  } { { "db/cmpr_sac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_sac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460293816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460293816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_sac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_dof:cntr1\|cmpr_sac:cmpr6 " "Elaborating entity \"cmpr_sac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_dof:cntr1\|cmpr_sac:cmpr6\"" {  } { { "db/cntr_dof.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_dof.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_38h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_38h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_38h " "Found entity 1: cntr_38h" {  } { { "db/cntr_38h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_38h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460293901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460293901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_38h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_38h:cntr3 " "Elaborating entity \"cntr_38h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|cntr_38h:cntr3\"" {  } { { "db/shift_taps_rn51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_rn51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN53FGQEY3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay " "Elaborating entity \"alt_dspbuilder_delay_GN53FGQEY3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460293990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNB2ILTO6J Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20 " "Elaborating entity \"alt_dspbuilder_delay_GNB2ILTO6J\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "delay20" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNOSZN6L7S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNOSZN6L7S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460294270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460294270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460294270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2608 " "Parameter \"tap_distance\" = \"2608\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460294270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460294270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460294270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460294270 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460294270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jm51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jm51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jm51 " "Found entity 1: shift_taps_jm51" {  } { { "db/shift_taps_jm51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_jm51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460294349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460294349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_jm51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated " "Elaborating entity \"shift_taps_jm51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fjj1 " "Found entity 1: altsyncram_fjj1" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460294430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460294430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fjj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2 " "Elaborating entity \"altsyncram_fjj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\"" {  } { { "db/shift_taps_jm51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_jm51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4of " "Found entity 1: cntr_4of" {  } { { "db/cntr_4of.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_4of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460294517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460294517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4of Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1 " "Elaborating entity \"cntr_4of\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1\"" {  } { { "db/shift_taps_jm51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_jm51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_rac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460294599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460294599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1\|cmpr_rac:cmpr6 " "Elaborating entity \"cmpr_rac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1\|cmpr_rac:cmpr6\"" {  } { { "db/cntr_4of.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_4of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q7h " "Found entity 1: cntr_q7h" {  } { { "db/cntr_q7h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_q7h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460294687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460294687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q7h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_q7h:cntr3 " "Elaborating entity \"cntr_q7h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_q7h:cntr3\"" {  } { { "db/shift_taps_jm51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_jm51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460294696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460295597 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd(199) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd(199): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460295598 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460296042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd(374) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd(374): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460296045 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNY3CPVYVD Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast48 " "Elaborating entity \"alt_dspbuilder_cast_GNY3CPVYVD\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast48\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "cast48" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast48\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast48\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNTJQADYIY Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GNTJQADYIY\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299406 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNTJQADYIY.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNTJQADYIY.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551460299406 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNTJQADYIY:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 668 " "Parameter \"LPM_MODULUS\" = \"668\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299439 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460299439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cin.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cin.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cin " "Found entity 1: cntr_cin" {  } { { "db/cntr_cin.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_cin.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460299526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460299526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cin Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\|cntr_cin:auto_generated " "Elaborating entity \"cntr_cin\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\|cntr_cin:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNDTGSKFPJ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter " "Elaborating entity \"alt_dspbuilder_counter_GNDTGSKFPJ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299590 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNDTGSKFPJ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNDTGSKFPJ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551460299591 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNDTGSKFPJ:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 16 " "Parameter \"LPM_MODULUS\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299630 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNDTGSKFPJ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460299630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_efn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_efn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_efn " "Found entity 1: cntr_efn" {  } { { "db/cntr_efn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_efn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460299717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460299717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_efn Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri\|cntr_efn:auto_generated " "Elaborating entity \"cntr_efn\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNDTGSKFPJ:counter\|LPM_COUNTER:Counteri\|cntr_efn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNWVP6756U Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNWVP6756U\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299819 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNWVP6756U.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNWVP6756U.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551460299820 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNWVP6756U:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 508 " "Parameter \"LPM_MODULUS\" = \"508\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460299853 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460299853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4in " "Found entity 1: cntr_4in" {  } { { "db/cntr_4in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_4in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460299942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460299942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\|cntr_4in:auto_generated " "Elaborating entity \"cntr_4in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\|cntr_4in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460299952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNMH35VWRD Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNMH35VWRD:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNMH35VWRD\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNMH35VWRD:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN4OJGJCX2 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GN4OJGJCX2:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GN4OJGJCX2\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GN4OJGJCX2:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNHYG3VMRA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNHYG3VMRA:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNHYG3VMRA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNHYG3VMRA:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNXHVH46AR Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNXHVH46AR:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNXHVH46AR\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNXHVH46AR:constant8\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWWZUOL7R Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWWZUOL7R:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNWWZUOL7R\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWWZUOL7R:constant9\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNMVSVWONZ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNMVSVWONZ:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNMVSVWONZ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNMVSVWONZ:constant6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNGGI56XG4 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNGGI56XG4\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460300564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460300564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460300564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 664 " "Parameter \"tap_distance\" = \"664\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460300564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460300564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460300564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460300564 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460300564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3l51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3l51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3l51 " "Found entity 1: shift_taps_3l51" {  } { { "db/shift_taps_3l51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_3l51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460300634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460300634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_3l51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated " "Elaborating entity \"shift_taps_3l51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgj1 " "Found entity 1: altsyncram_bgj1" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460300718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460300718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2 " "Elaborating entity \"altsyncram_bgj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\"" {  } { { "db/shift_taps_3l51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_3l51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_imf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_imf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_imf " "Found entity 1: cntr_imf" {  } { { "db/cntr_imf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_imf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460300802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460300802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_imf Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_imf:cntr1 " "Elaborating entity \"cntr_imf\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_imf:cntr1\"" {  } { { "db/shift_taps_3l51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_3l51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_86h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_86h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_86h " "Found entity 1: cntr_86h" {  } { { "db/cntr_86h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_86h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460300901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460300901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_86h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_86h:cntr3 " "Elaborating entity \"cntr_86h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_86h:cntr3\"" {  } { { "db/shift_taps_3l51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_3l51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460300910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN7KC3ZSDB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GN7KC3ZSDB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460301806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460301815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460301816 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1551460301816 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460301854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd(211) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd(211): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460301855 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_accumulate_diff_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460301885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNIL6D42UG Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNIL6D42UG\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460301968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNIL6D42UG.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460301978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460302110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460302115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460302116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460302116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460302116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2675 " "Parameter \"tap_distance\" = \"2675\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460302116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460302116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460302116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460302116 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460302116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0o51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0o51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0o51 " "Found entity 1: shift_taps_0o51" {  } { { "db/shift_taps_0o51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_0o51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460302188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460302188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_0o51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated " "Elaborating entity \"shift_taps_0o51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460302194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9mj1 " "Found entity 1: altsyncram_9mj1" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460302276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460302276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9mj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2 " "Elaborating entity \"altsyncram_9mj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\"" {  } { { "db/shift_taps_0o51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_0o51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460302286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8of " "Found entity 1: cntr_8of" {  } { { "db/cntr_8of.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_8of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460302375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460302375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8of Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|cntr_8of:cntr1 " "Elaborating entity \"cntr_8of\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|cntr_8of:cntr1\"" {  } { { "db/shift_taps_0o51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_0o51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460302384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u7h " "Found entity 1: cntr_u7h" {  } { { "db/cntr_u7h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_u7h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460302493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460302493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u7h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|cntr_u7h:cntr3 " "Elaborating entity \"cntr_u7h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|cntr_u7h:cntr3\"" {  } { { "db/shift_taps_0o51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_0o51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460302502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460302547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd(363) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd(363): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460302550 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460305687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNM33AESK5 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20 " "Elaborating entity \"alt_dspbuilder_delay_GNM33AESK5\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "delay20" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460305798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460305807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNQ44RXMM7 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNQ44RXMM7\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460305851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460305861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460305988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460305994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460305994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460305994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460305994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1320 " "Parameter \"tap_distance\" = \"1320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460305994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460305994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460305994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460305994 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460305994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9m51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9m51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9m51 " "Found entity 1: shift_taps_9m51" {  } { { "db/shift_taps_9m51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_9m51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460306068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460306068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_9m51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated " "Elaborating entity \"shift_taps_9m51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460306075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bjj1 " "Found entity 1: altsyncram_bjj1" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460306152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460306152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bjj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2 " "Elaborating entity \"altsyncram_bjj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\"" {  } { { "db/shift_taps_9m51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_9m51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460306164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2of " "Found entity 1: cntr_2of" {  } { { "db/cntr_2of.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_2of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460306247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460306247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2of Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1 " "Elaborating entity \"cntr_2of\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1\"" {  } { { "db/shift_taps_9m51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_9m51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460306256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460306343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460306343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1\|cmpr_qac:cmpr6 " "Elaborating entity \"cmpr_qac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1\|cmpr_qac:cmpr6\"" {  } { { "db/cntr_2of.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_2of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460306356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o7h " "Found entity 1: cntr_o7h" {  } { { "db/cntr_o7h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_o7h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460306434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460306434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o7h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_o7h:cntr3 " "Elaborating entity \"cntr_o7h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_o7h:cntr3\"" {  } { { "db/shift_taps_9m51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_9m51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460306442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN6FXRTDGM Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN6FXRTDGM\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307406 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN6FXRTDGM.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN6FXRTDGM.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551460307407 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0|alt_dspbuilder_counter_GN6FXRTDGM:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 664 " "Parameter \"LPM_MODULUS\" = \"664\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307439 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460307439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8in " "Found entity 1: cntr_8in" {  } { { "db/cntr_8in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_8in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460307528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460307528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\|cntr_8in:auto_generated " "Elaborating entity \"cntr_8in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\|cntr_8in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNSGWKEVBY Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNSGWKEVBY\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307703 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNSGWKEVBY.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNSGWKEVBY.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551460307703 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0|alt_dspbuilder_counter_GNSGWKEVBY:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 504 " "Parameter \"LPM_MODULUS\" = \"504\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460307733 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460307733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0in " "Found entity 1: cntr_0in" {  } { { "db/cntr_0in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_0in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460307819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460307819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\|cntr_0in:auto_generated " "Elaborating entity \"cntr_0in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\|cntr_0in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNFIRKXG2Y Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFIRKXG2Y:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNFIRKXG2Y\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFIRKXG2Y:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNVYJZZDO6 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNVYJZZDO6\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5P5NHC35 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN5P5NHC35:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GN5P5NHC35\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN5P5NHC35:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNFJXS55VN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNFJXS55VN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant9\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN2GYZHVJB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN2GYZHVJB:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GN2GYZHVJB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN2GYZHVJB:constant6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460307975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "cast167" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast167\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6DDKTPIR Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast171 " "Elaborating entity \"alt_dspbuilder_cast_GN6DDKTPIR\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast171\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "cast171" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast171\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast171\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5TYUPWUA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174 " "Elaborating entity \"alt_dspbuilder_cast_GN5TYUPWUA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "cast174" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast174\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSB3OXIQS Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast175 " "Elaborating entity \"alt_dspbuilder_cast_GNSB3OXIQS\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast175\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "cast175" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_PADDING Computer_System:The_System\|Computer_System_PADDING:padding " "Elaborating entity \"Computer_System_PADDING\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\"" {  } { { "Computer_System/synthesis/Computer_System.v" "padding" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING.v" "Clipper_Drop" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460308307 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460308307 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING.v" "Clipper_Add" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460308350 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460308350 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_RAM Computer_System:The_System\|Computer_System_RAM:ram " "Elaborating entity \"Computer_System_RAM\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "the_altsyncram" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 307200 " "Parameter \"maximum_depth\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460308581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460308581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mp02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mp02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mp02 " "Found entity 1: altsyncram_mp02" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460308763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460308763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mp02 Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated " "Elaborating entity \"altsyncram_mp02\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460308771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460309033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460309033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_mp02.tdf" "decode2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/mux_jhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460309147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460309147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|mux_jhb:mux4 " "Elaborating entity \"mux_jhb\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|mux_jhb:mux4\"" {  } { { "db/altsyncram_mp02.tdf" "mux4" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SYSTEM_PLL Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll " "Elaborating entity \"Computer_System_SYSTEM_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SYSTEM_PLL_sys_pll Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_SYSTEM_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "sys_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309356 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551460309389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309401 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460309401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "reset_from_locked" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_PLL Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309457 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551460309475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460309484 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460309484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_subsystem" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Controller Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460309550 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460309550 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_dual_clock_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460309575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460310050 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460310050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460310857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460310857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460310869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460311067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460311067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460311077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_PLL Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460311168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "video_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460311183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460311202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551460311242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460311257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460311257 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460311257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_dma" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460311286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(234) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(234): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460311288 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(235) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(235): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460311288 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(240) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(240): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460311288 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(319) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(319): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551460311290 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460311682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460312040 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460312040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2q1 " "Found entity 1: dcfifo_v2q1" {  } { { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_v2q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460312150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460312150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2q1 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated " "Elaborating entity \"dcfifo_v2q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra81 " "Found entity 1: altsyncram_ra81" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460312306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460312306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra81 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram " "Elaborating entity \"altsyncram_ra81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\"" {  } { { "db/dcfifo_v2q1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460312356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460312356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_v2q1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_v2q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460312400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460312400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460312480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460312480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_v2q1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_v2q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460312543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460312543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_rgb_resampler" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460312804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:video_dma_address_translator " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:video_dma_address_translator\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_dma_address_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460312904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_1_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_1_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_1_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_1_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_2_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_2_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_2_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Computer_System_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at Computer_System_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460313455 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_1_avalon_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_1_avalon_dma_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_limiter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460313816 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460313818 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551460313818 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313921 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551460313945 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551460313945 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460313992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_write_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_write_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "dma_write_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "ram_s1_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Computer_System_mm_interconnect_2\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_2" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_1_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_1_avalon_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_address_translator_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_address_translator_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "video_dma_address_translator_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router " "Elaborating entity \"Computer_System_mm_interconnect_2_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router_002" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_burst_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460314976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "avalon_st_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_3 Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"Computer_System_mm_interconnect_3\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_3" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_dma_address_translator_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_dma_address_translator_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "video_dma_address_translator_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "vga_subsystem_pixel_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460315979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_4 Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"Computer_System_mm_interconnect_4\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_4" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460316006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460316041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460316060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460316091 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_CHILD_PORT_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes made to the port boundaries of one or more sub-partitions" {  } {  } 0 12222 "Partition \"%1!s!\" requires synthesis because there were changes made to the port boundaries of one or more sub-partitions" 0 0 "Design Software" 0 -1 1551460324842 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "multi_hier " "Partition \"multi_hier\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1551460324842 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Computer_System:The_System " "Partition \"Computer_System:The_System\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1551460324842 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1551460324842 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1551460324843 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 69 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 99 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 129 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 399 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 429 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 699 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 729 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_DMA_1:dma_2\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_DMA_1:dma_2\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_f3i1.tdf" 277 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 245 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 599 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_2|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_DMA_1:dma_2\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_DMA_1:dma_2\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_f3i1.tdf" 307 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 245 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 599 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_2|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1551460332032 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 25 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 98 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 684 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332032 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_SYSTEM_PLL:system_pll|Computer_System_SYSTEM_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1551460332032 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1551460332032 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 69 2 0 } } { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 137 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332065 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_v2q1:auto_generated|altsyncram_ra81:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_f3i1.tdf" 307 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 377 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 120 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460332065 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1551460332065 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1551460332065 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11775 " "Ignored 11775 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "11775 " "Ignored 11775 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1551460334606 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1551460334606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System:The_System " "Timing-Driven Synthesis is running on partition \"Computer_System:The_System\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460342665 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|dffe198_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|dffe198_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|dffe198_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|dffe198_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|dffe198_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|dffe198_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|dffe198_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|dffe198_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 246 " "Parameter WIDTH set to 246" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|dffe198_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|dffe198_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 246 " "Parameter WIDTH set to 246" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 262 " "Parameter WIDTH set to 262" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 45 " "Parameter WIDTH set to 45" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460347578 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551460347578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460347717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460347717 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460347717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdn1 " "Found entity 1: altsyncram_gdn1" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460347806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460347806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460347917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460347917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460347993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460347993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460348084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348084 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460348084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gn1 " "Found entity 1: altsyncram_2gn1" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460348202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460348202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1hb " "Found entity 1: mux_1hb" {  } { { "db/mux_1hb.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/mux_1hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460348321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460348321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|altshift_taps:dffe198_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|altshift_taps:dffe198_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460348497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|altshift_taps:dffe198_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|altshift_taps:dffe198_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460348497 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460348497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_j941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_j941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_j941 " "Found entity 1: shift_taps_j941" {  } { { "db/shift_taps_j941.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_j941.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460348570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460348570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3dc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3dc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3dc1 " "Found entity 1: altsyncram_3dc1" {  } { { "db/altsyncram_3dc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3dc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460348674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460348674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0if.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0if.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0if " "Found entity 1: cntr_0if" {  } { { "db/cntr_0if.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_0if.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460348783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460348783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j1h " "Found entity 1: cntr_j1h" {  } { { "db/cntr_j1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_j1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460348902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460348902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|altshift_taps:dffe198_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|altshift_taps:dffe198_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460349423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|altshift_taps:dffe198_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNNIEJHQ5V:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_77t:auto_generated\|altshift_taps:dffe198_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460349424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460349424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 246 " "Parameter \"WIDTH\" = \"246\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460349424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460349424 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460349424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kc41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kc41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kc41 " "Found entity 1: shift_taps_kc41" {  } { { "db/shift_taps_kc41.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_kc41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460349500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460349500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460349678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460349678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_shf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460349873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460349873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_b9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460349960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460349960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1h " "Found entity 1: cntr_g1h" {  } { { "db/cntr_g1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_g1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460350052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460350052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460350387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460350387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460350387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 262 " "Parameter \"WIDTH\" = \"262\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460350387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460350387 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460350387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2001 " "Found entity 1: shift_taps_2001" {  } { { "db/shift_taps_2001.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_2001.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460350464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460350464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vic1 " "Found entity 1: altsyncram_vic1" {  } { { "db/altsyncram_vic1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_vic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460350622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460350622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460350923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460350923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460350923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460350923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460350923 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460350923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vsv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vsv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vsv " "Found entity 1: shift_taps_vsv" {  } { { "db/shift_taps_vsv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_vsv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460351003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460351003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jfc1 " "Found entity 1: altsyncram_jfc1" {  } { { "db/altsyncram_jfc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460351093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460351093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460351199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460351199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_d1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460351288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460351288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460351485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460351486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460351486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460351486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460351486 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460351486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_huv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_huv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_huv " "Found entity 1: shift_taps_huv" {  } { { "db/shift_taps_huv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_huv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460351587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460351587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460352159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_1 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460352159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460352159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 45 " "Parameter \"WIDTH\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460352159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460352159 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460352159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_iuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_iuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_iuv " "Found entity 1: shift_taps_iuv" {  } { { "db/shift_taps_iuv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_iuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460352263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460352263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nfc1 " "Found entity 1: altsyncram_nfc1" {  } { { "db/altsyncram_nfc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_nfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460352368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460352368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460352554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_1 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460352554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460352554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460352554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551460352554 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551460352554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_juv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_juv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_juv " "Found entity 1: shift_taps_juv" {  } { { "db/shift_taps_juv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/shift_taps_juv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460352628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460352628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fc1 " "Found entity 1: altsyncram_9fc1" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9fc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460352715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460352715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460352806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460352806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460352891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460352891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/cntr_b1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551460353331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460353331 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "50 " "50 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1551460355883 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1551460356124 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 198 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 201 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 240 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 243 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 244 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551460356128 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1551460356128 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 282 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 282 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 282 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 282 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 283 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 283 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 283 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 283 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 292 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 294 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 307 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 313 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 314 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 315 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 316 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 317 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 320 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 323 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 327 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 334 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 341 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460356344 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551460356344 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460356350 "|DE1_SoC_Computer|TD_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551460356350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460356624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "373 " "Implemented 373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551460356913 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551460356913 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "167 " "Implemented 167 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1551460356913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551460356913 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "5 " "Implemented 5 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1551460356913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551460356913 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "multi_hier " "Starting Logic Optimization and Technology Mapping for Partition multi_hier" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460356933 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[0\] GND " "Pin \"HexDigit:Digit0\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit0|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[1\] GND " "Pin \"HexDigit:Digit0\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit0|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[2\] GND " "Pin \"HexDigit:Digit0\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit0|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[3\] GND " "Pin \"HexDigit:Digit0\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit0|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[4\] GND " "Pin \"HexDigit:Digit0\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit0|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[5\] GND " "Pin \"HexDigit:Digit0\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit0|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[6\] VCC " "Pin \"HexDigit:Digit0\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit0|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[0\] GND " "Pin \"HexDigit:Digit1\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit1|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[1\] GND " "Pin \"HexDigit:Digit1\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit1|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[2\] GND " "Pin \"HexDigit:Digit1\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit1|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[3\] GND " "Pin \"HexDigit:Digit1\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit1|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[4\] GND " "Pin \"HexDigit:Digit1\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit1|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[5\] GND " "Pin \"HexDigit:Digit1\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit1|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[6\] VCC " "Pin \"HexDigit:Digit1\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit1|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[0\] GND " "Pin \"HexDigit:Digit2\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit2|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[1\] GND " "Pin \"HexDigit:Digit2\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit2|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[2\] GND " "Pin \"HexDigit:Digit2\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit2|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[3\] GND " "Pin \"HexDigit:Digit2\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit2|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[4\] GND " "Pin \"HexDigit:Digit2\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit2|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[5\] GND " "Pin \"HexDigit:Digit2\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit2|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[6\] VCC " "Pin \"HexDigit:Digit2\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit2|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[0\] GND " "Pin \"HexDigit:Digit3\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit3|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[1\] GND " "Pin \"HexDigit:Digit3\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit3|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[2\] GND " "Pin \"HexDigit:Digit3\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit3|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[3\] GND " "Pin \"HexDigit:Digit3\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit3|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[4\] GND " "Pin \"HexDigit:Digit3\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit3|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[5\] GND " "Pin \"HexDigit:Digit3\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit3|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[6\] VCC " "Pin \"HexDigit:Digit3\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460357107 "|DE1_SoC_Computer|HexDigit:Digit3|segs[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551460357107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551460357118 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551460357118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551460357118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551460357118 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System:The_System " "Starting Logic Optimization and Technology Mapping for Partition Computer_System:The_System" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460357136 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[4\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[4\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[5\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[5\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[6\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[6\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[7\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[7\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[8\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[8\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[9\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[9\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[10\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[10\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[11\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[11\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[12\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[12\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[13\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[13\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[14\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[14\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[15\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[15\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[16\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[16\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[17\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[17\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[18\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[18\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[19\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[19\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[20\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[20\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[21\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[21\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[22\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[22\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[23\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[23\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[24\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[24\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[25\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[25\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[26\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[26\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[27\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[27\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[28\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[28\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[29\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[29\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[30\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[30\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[31\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[31\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460363317 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551460363317 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|vga_SYNC GND " "Pin \"Computer_System:The_System\|vga_SYNC\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/Computer_System.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551460363321 "|DE1_SoC_Computer|Computer_System:The_System|vga_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551460363321 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3998 " "3998 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551460368089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9381 " "Implemented 9381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551460368655 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551460368655 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1551460368655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7761 " "Implemented 7761 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551460368655 ""} { "Info" "ICUT_CUT_TM_RAMS" "1444 " "Implemented 1444 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551460368655 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1551460368655 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1551460368655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551460368655 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Starting Logic Optimization and Technology Mapping for Partition Computer_System_ARM_A9_HPS_hps_io_border:border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460369546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551460369860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "807 " "Implemented 807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551460370623 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551460370623 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1551460370623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551460370623 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1551460370623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551460370623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460371842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 425 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 425 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1419 " "Peak virtual memory: 1419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551460627191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 00:17:07 2019 " "Processing ended: Sat Mar 02 00:17:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551460627191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:23 " "Elapsed time: 00:06:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551460627191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:43 " "Total CPU time (on all processors): 00:06:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551460627191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551460627191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1551460635014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551460635017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 00:17:10 2019 " "Processing started: Sat Mar 02 00:17:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551460635017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1551460635017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1551460635018 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1551460643892 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1551460643892 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460643892 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Computer_System:The_System " "Previously generated Fitter netlist for partition \"Computer_System:The_System\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1551460644951 ""}  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1551460644951 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Computer_System:The_System " "Using synthesis netlist for partition \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460644951 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Using synthesis netlist for partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460646736 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "multi_hier " "Using synthesis netlist for partition \"multi_hier\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 365 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460648191 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "4 " "Resolved and merged 4 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1551460649531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 4 0 0 " "Adding 17 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551460650212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460650212 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "47 " "Found 47 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1551460652172 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "17 " "Found 17 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1551460652172 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll Computer_System:The_System\|vga_clk_clk " "Partition port \"Computer_System:The_System\|vga_clk_clk\", driven by node \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\", does not drive logic" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1551460652175 "|DE1_SoC_Computer|Computer_System:The_System|vga_clk_clk"}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Design Software" 0 -1 1551460652175 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1551460652216 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Design Software" 0 -1 1551460652216 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1551460652251 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Design Software" 0 -1 1551460652251 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460652620 "|DE1_SoC_Computer|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1551460652620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10266 " "Implemented 10266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551460652660 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551460652660 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "167 " "Implemented 167 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1551460652660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7801 " "Implemented 7801 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551460652660 ""} { "Info" "ICUT_CUT_TM_RAMS" "1444 " "Implemented 1444 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551460652660 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1551460652660 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1551460652660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1551460652660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 37 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "785 " "Peak virtual memory: 785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551460653887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 00:17:33 2019 " "Processing ended: Sat Mar 02 00:17:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551460653887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551460653887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551460653887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1551460653887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551460660151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551460660156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 00:17:35 2019 " "Processing started: Sat Mar 02 00:17:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551460660156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1551460660156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1551460660156 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1551460660271 ""}
{ "Info" "0" "" "Project  = DE1_SoC_Computer" {  } {  } 0 0 "Project  = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1551460660272 ""}
{ "Info" "0" "" "Revision = DE1_SoC_Computer" {  } {  } 0 0 "Revision = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1551460660272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551460661115 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551460661406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551460661478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551460661478 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1551460661682 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Fitter" 0 -1 1551460661682 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1551460661702 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551460662877 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551460673225 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551460674750 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 366 " "No exact pin location assignment(s) for 72 pins of 366 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1551460675785 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 287 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1551460675836 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1551460675836 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1551460701912 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y56_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y56_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1551460704013 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1551460704013 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G15 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1551460705035 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G10 " "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1551460705035 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 7477 global CLKCTRL_G5 " "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 7477 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1551460705035 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1551460705035 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551460705037 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551460714746 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551460714746 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551460714746 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2q1 " "Entity dcfifo_v2q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551460714746 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551460714746 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551460714746 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1551460714746 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1551460715010 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1551460715071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1551460715078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716444 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716448 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716448 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1551460716453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716456 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716456 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716457 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716458 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716459 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716459 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716460 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716461 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716462 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716462 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716463 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716464 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716465 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716466 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716467 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716468 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716469 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716469 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716470 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716471 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716472 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716472 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716473 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716474 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716475 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716476 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716476 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716477 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716478 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716478 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716479 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716480 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716481 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716482 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716482 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716483 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716484 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716485 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716485 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716486 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716487 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716488 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716488 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716489 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716489 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716490 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716490 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716491 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716491 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716492 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716492 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716493 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716493 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716494 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716495 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716495 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716496 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716497 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716497 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716498 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716499 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716500 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716502 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716502 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716503 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716503 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716504 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716504 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716504 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716505 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716505 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716506 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716506 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716507 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716507 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716508 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716508 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716509 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716509 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716510 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716510 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716511 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716511 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716512 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716512 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551460716512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716512 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716512 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716513 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716513 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1551460716513 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551460716524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551460716524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551460716524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551460716524 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551460716524 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1551460716524 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1551460716525 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716528 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716528 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551460716528 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551460716528 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551460716622 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1551460716622 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551460716622 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1551460716622 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551460716622 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1551460716622 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551460716681 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1551460716681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1551460717001 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1551460717002 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1551460717033 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1551460717033 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1551460717037 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 29 clocks " "Found 29 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551460717038 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1551460717038 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551460717856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551460718014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551460718023 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551460718048 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1551460718145 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1551460718146 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1551460718146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551460718146 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1551460718198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1551460718198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551460718227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551460718242 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1551460718269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551460718269 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551460720737 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1551460720737 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:49 " "Fitter preparation operations ending: elapsed time is 00:00:49" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551460720738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551460731323 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "397 M10K block " "Selected device has 397 RAM location(s) of type M10K block.  However, the current design needs more than 397 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M10K block " "List of RAM cells constrained to M10K block locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_3b81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\] " "Node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_ra81.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a9 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 296 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a8 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 268 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a0 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 44 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a1 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 72 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a2 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 100 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a3 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 128 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a4 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 156 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a5 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 184 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a6 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 212 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a7 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 240 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a19 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 576 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a18 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 548 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a10 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 324 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a11 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 352 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a12 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 380 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a13 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 408 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a14 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 436 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a15 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 464 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a16 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 492 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a17 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 520 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a29 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 856 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a28 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 828 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a20 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 604 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a21 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 632 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a22 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 660 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a23 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 688 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a24 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 716 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a25 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 744 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a26 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 772 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a27 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 800 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a39 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 1136 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a38 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 1108 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a30 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 884 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a31 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 912 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a32 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 940 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a33 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 968 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a34 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 996 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a35 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 1024 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a36 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 1052 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a37 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_2gn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_2gn1.tdf" 1080 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\|altsyncram_2gn1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a296 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10117 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a297 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10151 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a298 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10185 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a299 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10219 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a300 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10253 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a301 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10287 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a302 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10321 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a303 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10355 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a288 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9845 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a289 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9879 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a290 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9913 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a291 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9947 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a292 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9981 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a293 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10015 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a294 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10049 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a295 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 10083 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a272 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9301 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a273 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9335 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a274 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9369 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a275 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9403 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a276 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9437 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a277 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9471 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a278 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9505 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a279 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9539 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a280 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9573 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a281 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9607 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a282 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9641 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a283 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9675 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a284 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9709 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a285 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9743 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a286 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9777 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a287 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9811 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a256 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8757 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a257 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8791 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a258 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8825 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a259 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8859 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a260 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8893 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a261 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8927 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a262 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8961 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a263 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8995 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a264 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9029 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a265 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9063 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a266 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9097 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a267 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9131 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a268 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9165 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a269 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9199 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a270 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9233 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a271 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 9267 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a0 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 53 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a1 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 87 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a2 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 121 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a3 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 155 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a4 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 189 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a5 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 223 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a6 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 257 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a7 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 291 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a32 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1141 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a33 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1175 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a34 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1209 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a35 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1243 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a36 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1277 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a37 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1311 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a38 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1345 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a39 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1379 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a64 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2229 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a65 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2263 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a66 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2297 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a67 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2331 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a68 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2365 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a69 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2399 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a70 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2433 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a71 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2467 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a96 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3317 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a97 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3351 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a98 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3385 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a99 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3419 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a100 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3453 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a101 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3487 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a102 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3521 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a103 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3555 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a8 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 325 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a9 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 359 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a10 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 393 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a11 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 427 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a12 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 461 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a13 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 495 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a14 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 529 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a15 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 563 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a40 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1413 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a41 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1447 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a42 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1481 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a43 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1515 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a44 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1549 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a45 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1583 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a46 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1617 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a47 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1651 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a72 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2501 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a73 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2535 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a74 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2569 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a75 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2603 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a76 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2637 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a77 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2671 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a78 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2705 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a79 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2739 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a104 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3589 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a105 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3623 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a106 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3657 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a107 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3691 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a108 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3725 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a109 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3759 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a110 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3793 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a111 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3827 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a16 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 597 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a17 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 631 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a18 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 665 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a19 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 699 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a20 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 733 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a21 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 767 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a22 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 801 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a23 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 835 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a48 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1685 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a49 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1719 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a50 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1753 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a51 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1787 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a52 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1821 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a53 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1855 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a54 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1889 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a55 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1923 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a80 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2773 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a81 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2807 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a82 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2841 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a83 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2875 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a84 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2909 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a85 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2943 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a86 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2977 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a87 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3011 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a112 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3861 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a113 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3895 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a114 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3929 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a115 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3963 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a116 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3997 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a117 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4031 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a118 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4065 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a119 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4099 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a24 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 869 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a25 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 903 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a26 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 937 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a27 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 971 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a28 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1005 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a29 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1039 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a30 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1073 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a31 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1107 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a56 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1957 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a57 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 1991 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a58 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2025 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a59 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2059 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a60 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2093 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a61 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2127 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a62 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2161 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a63 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 2195 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a88 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3045 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a89 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3079 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a90 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3113 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a91 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3147 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a92 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3181 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a93 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3215 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a94 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3249 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a95 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 3283 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a120 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4133 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a121 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4167 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a122 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4201 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a123 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4235 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a124 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4269 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a125 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4303 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a126 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4337 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a127 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4371 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a128 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4405 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a129 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4439 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a130 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4473 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a131 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4507 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a132 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4541 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a133 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4575 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a134 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4609 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a135 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4643 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a160 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5493 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a161 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5527 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a162 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5561 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a163 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5595 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a164 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5629 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a165 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5663 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a166 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5697 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a167 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5731 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a192 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6581 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a193 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6615 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a194 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6649 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a195 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6683 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a196 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6717 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a197 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6751 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a198 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6785 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a199 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6819 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a224 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7669 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a225 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7703 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a226 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7737 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a227 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7771 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a228 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7805 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a229 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7839 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a230 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7873 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a231 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7907 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a136 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4677 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a137 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4711 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a138 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4745 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a139 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4779 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a140 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4813 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a141 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4847 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a142 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4881 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a143 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4915 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a168 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5765 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a169 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5799 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a170 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5833 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a171 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5867 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a172 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5901 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a173 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5935 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a174 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5969 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a175 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6003 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a200 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6853 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a201 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6887 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a202 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6921 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a203 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6955 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a204 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6989 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a205 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7023 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a206 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7057 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a207 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7091 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a232 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7941 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a233 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7975 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a234 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8009 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a235 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8043 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a236 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8077 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a237 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8111 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a238 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8145 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a239 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8179 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a144 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4949 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a145 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 4983 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a146 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5017 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a147 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5051 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a148 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5085 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a149 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5119 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a150 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5153 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a151 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5187 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a176 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6037 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a177 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6071 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a178 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6105 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a179 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6139 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a180 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6173 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a181 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6207 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a182 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6241 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a183 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6275 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a208 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7125 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a209 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7159 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a210 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7193 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a211 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7227 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a212 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7261 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a213 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7295 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a214 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7329 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a215 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7363 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a240 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8213 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a241 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8247 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a242 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8281 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a243 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8315 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a244 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8349 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a245 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8383 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a246 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8417 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a247 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8451 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a152 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5221 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a153 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5255 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a154 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5289 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a155 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5323 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a156 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5357 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a157 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5391 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a158 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5425 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a159 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 5459 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a184 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6309 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a185 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6343 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a186 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6377 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a187 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6411 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a188 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6445 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a189 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6479 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a190 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6513 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a191 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 6547 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a216 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7397 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a217 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7431 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a218 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7465 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a219 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7499 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a220 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7533 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a221 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7567 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a222 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7601 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a223 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 7635 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a248 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8485 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a249 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8519 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a250 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8553 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a251 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8587 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a252 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8621 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a253 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8655 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a254 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8689 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a255 " "Node \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_mp02.tdf" 8723 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a0 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 44 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a1 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 72 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a2 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 100 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a3 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 128 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a4 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 156 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a5 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 184 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a6 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 212 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a7 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 240 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a8 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 268 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a9 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 296 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a10 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 324 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a11 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 352 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a12 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 380 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a13 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 408 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a14 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 436 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a15 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 464 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a16 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 492 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a17 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 520 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a18 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 548 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a19 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 576 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a20 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 604 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a21 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 632 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a22 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 660 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a23 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 688 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a24 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 716 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a25 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 744 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a26 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 772 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a27 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 800 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a28 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 828 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a29 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 856 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a30 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 884 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a31 " "Node \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_gdn1.tdf" 912 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\|altsyncram_gdn1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_jmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_jmj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNATJSJFWZ:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rn51:auto_generated\|altsyncram_jmj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[9\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[8\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_9mj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_9mj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GNIL6D42UG:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_0o51:auto_generated\|altsyncram_9mj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_p9j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_p9j1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GND4ZY57YF:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_7j51:auto_generated\|altsyncram_p9j1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_fjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bjj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\] " "Node \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/db/altsyncram_bgj1.tdf" 35 2 0 } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551460737363 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1551460737363 ""}  } { { "c:/intelfpga/17.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1551460737363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551460737433 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.50 " "Total time spent on timing analysis during the Fitter is 4.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1551460737433 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1551460776793 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551460777095 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1551460777095 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "149 " "Following 149 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_DIN GND " "Pin ADC_DIN has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ADC_DIN } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCLK GND " "Pin ADC_SCLK has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT GND " "Pin AUD_DACDAT has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK GND " "Pin AUD_XCK has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[0\] GND " "Pin DRAM_ADDR\[0\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[1\] GND " "Pin DRAM_ADDR\[1\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[2\] GND " "Pin DRAM_ADDR\[2\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[3\] GND " "Pin DRAM_ADDR\[3\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[4\] GND " "Pin DRAM_ADDR\[4\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[5\] GND " "Pin DRAM_ADDR\[5\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[6\] GND " "Pin DRAM_ADDR\[6\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[7\] GND " "Pin DRAM_ADDR\[7\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[8\] GND " "Pin DRAM_ADDR\[8\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[9\] GND " "Pin DRAM_ADDR\[9\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[10\] GND " "Pin DRAM_ADDR\[10\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[12\] GND " "Pin DRAM_ADDR\[12\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[0\] GND " "Pin DRAM_BA\[0\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 206 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[1\] GND " "Pin DRAM_BA\[1\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 206 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CAS_N GND " "Pin DRAM_CAS_N has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 207 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE GND " "Pin DRAM_CKE has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CLK GND " "Pin DRAM_CLK has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CS_N GND " "Pin DRAM_CS_N has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_CS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Pin DRAM_LDQM has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_RAS_N GND " "Pin DRAM_RAS_N has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 213 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Pin DRAM_UDQM has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 214 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_WE_N GND " "Pin DRAM_WE_N has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] VCC " "Pin HEX4\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] VCC " "Pin HEX4\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] VCC " "Pin HEX4\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] VCC " "Pin HEX4\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] VCC " "Pin HEX4\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] VCC " "Pin HEX4\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] VCC " "Pin HEX4\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] VCC " "Pin HEX5\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] VCC " "Pin HEX5\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] VCC " "Pin HEX5\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] VCC " "Pin HEX5\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] VCC " "Pin HEX5\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] VCC " "Pin HEX5\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] VCC " "Pin HEX5\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Pin IRDA_TXD has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { IRDA_TXD } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Pin LEDR\[0\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Pin LEDR\[1\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Pin LEDR\[2\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Pin LEDR\[3\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Pin LEDR\[4\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Pin LEDR\[5\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Pin LEDR\[6\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Pin LEDR\[7\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Pin LEDR\[8\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Pin LEDR\[9\] has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET_N GND " "Pin TD_RESET_N has GND driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { TD_RESET_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CS_N VCC " "Pin ADC_CS_N has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Pin AUD_BCLK has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK VCC " "Pin PS2_CLK has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT VCC " "Pin PS2_DAT has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK2 VCC " "Pin PS2_CLK2 has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT2 VCC " "Pin PS2_DAT2 has VCC driving its datain port" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1551460777111 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1551460777111 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 2999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/" { { 0 { 0 ""} 0 3006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1551460777128 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1551460777128 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1551460777142 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.fit.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/DE1_SoC_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551460779054 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 184 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 184 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "2487 " "Peak virtual memory: 2487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551460780048 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 02 00:19:40 2019 " "Processing ended: Sat Mar 02 00:19:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551460780048 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551460780048 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551460780048 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551460780048 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 646 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 646 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551460781891 ""}
