# //  ModelSim SE-64 2020.4 Oct 13 2020 Linux 3.10.0-1160.102.1.el7.x86_64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -L LIB_RTL LIB_BENCH.ascon_top_tb 
# Start time: 09:55:19 on May 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "FSM_moore(fast)".
# Loading sv_std.std
# Loading LIB_RTL.ascon_pack(fast)
# Loading work.ascon_top_tb(fast)
# Loading LIB_RTL.ascon_top(fast)
# Loading LIB_RTL.permutation_finale_sv_unit(fast)
# Loading LIB_RTL.permutation_finale(fast)
# Loading LIB_RTL.mux_state(fast)
# Loading LIB_RTL.xor_begin_perm(fast)
# Loading LIB_RTL.xor_end_perm(fast)
# Loading LIB_RTL.register_w_en(fast)
# Loading LIB_RTL.register_w_en(fast__1)
# Loading LIB_RTL.state_register_w_en(fast)
# Loading LIB_RTL.add_const_sv_unit(fast)
# Loading LIB_RTL.add_const(fast)
# Loading LIB_RTL.couche_substitution(fast)
# Loading LIB_RTL.s_box(fast)
# Loading LIB_RTL.couche_diffusion_sv_unit(fast)
# Loading LIB_RTL.couche_diffusion(fast)
# Loading LIB_RTL.compteur_double_init(fast)
# Loading LIB_RTL.FSM_moore(fast)
add wave -position insertpoint  \
sim:/ascon_top_tb/DUT/clock_i \
sim:/ascon_top_tb/DUT/resetb_i \
sim:/ascon_top_tb/DUT/data_i \
sim:/ascon_top_tb/DUT/data_valid_i \
sim:/ascon_top_tb/DUT/key_i \
sim:/ascon_top_tb/DUT/nonce_i \
sim:/ascon_top_tb/DUT/start_i \
sim:/ascon_top_tb/DUT/cipher_o \
sim:/ascon_top_tb/DUT/cipher_valid_o \
sim:/ascon_top_tb/DUT/tag_o \
sim:/ascon_top_tb/DUT/end_o \
sim:/ascon_top_tb/DUT/state_i_s \
sim:/ascon_top_tb/DUT/counter_i_s \
sim:/ascon_top_tb/DUT/en_cipher_i_s \
sim:/ascon_top_tb/DUT/en_tag_i_s \
sim:/ascon_top_tb/DUT/en_reg_state_i_s \
sim:/ascon_top_tb/DUT/data_select_o \
sim:/ascon_top_tb/DUT/en_xor_key_beg_o_s \
sim:/ascon_top_tb/DUT/en_xor_d_beg_o_s \
sim:/ascon_top_tb/DUT/en_xor_key_end_o_s \
sim:/ascon_top_tb/DUT/en_xor_lsb_end_o_s \
sim:/ascon_top_tb/DUT/en_cpt_round_o_s \
sim:/ascon_top_tb/DUT/init_a_o_s \
sim:/ascon_top_tb/DUT/init_b_o_s
add wave -position insertpoint  \
sim:/ascon_top_tb/DUT/FSM_moore_inst/current_state \
sim:/ascon_top_tb/DUT/FSM_moore_inst/next_state
add wave -position insertpoint  \
sim:/ascon_top_tb/DUT/permutation_finale_inst/state_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/data_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/key_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/data_sel_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/counter_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/en_cipher_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/en_tag_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/clock_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/resetb_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/en_xor_key_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/en_xor_data_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/en_xor_key_end_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/en_xor_lsb_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/en_reg_state_i \
sim:/ascon_top_tb/DUT/permutation_finale_inst/tag_o \
sim:/ascon_top_tb/DUT/permutation_finale_inst/cipher_o \
sim:/ascon_top_tb/DUT/permutation_finale_inst/reg_to_mux_s \
sim:/ascon_top_tb/DUT/permutation_finale_inst/mux_to_xor_b_s \
sim:/ascon_top_tb/DUT/permutation_finale_inst/xor_b_to_add_s \
sim:/ascon_top_tb/DUT/permutation_finale_inst/diff_to_xor_e_s \
sim:/ascon_top_tb/DUT/permutation_finale_inst/xor_e_to_reg_s \
sim:/ascon_top_tb/DUT/permutation_finale_inst/add_to_sub_s \
sim:/ascon_top_tb/DUT/permutation_finale_inst/sub_to_diff_s
run 1200 ns
# Causality operation skipped due to absence of debug database file
