<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Microprocessor 8-bit: MAR Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&nbsp;Unit&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>MAR Entity Reference</h1><!-- doxytag: class="MAR" --><!-- doxytag: inherits="MAR::behave" --><div class="dynheader">
Inheritance diagram for MAR:</div>
<div class="dynsection">
 <div class="center">
  <img src="classMAR.png" usemap="#MAR_map" alt=""/>
  <map id="MAR_map" name="MAR_map">
<area href="classMAR_1_1behave.html" alt="behave" shape="rect" coords="0,0,54,24"/>
<area href="classMP_1_1struct.html" alt="struct" shape="rect" coords="0,112,54,136"/>
<area href="classMP.html" alt="MP" shape="rect" coords="0,168,54,192"/>
</map>
 </div>
</div>

<p><a href="classMAR-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Architectures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMAR_1_1behave.html">behave</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Architecture </b></td></tr>
<br/>
<br/>
<tr><td colspan="2"><h2>Libraries</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbe0bfecfa56fa4103ea80a491bfdbc8"></a><!-- doxytag: member="MAR::ieee" ref="acbe0bfecfa56fa4103ea80a491bfdbc8" args="" -->
<a class="el" href="classMAR.html#acbe0bfecfa56fa4103ea80a491bfdbc8">ieee</a>&nbsp;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr><td colspan="2"><h2>Packages</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75f07bd8bde6f849270ce9de65573a4f"></a><!-- doxytag: member="MAR::std_logic_1164" ref="a75f07bd8bde6f849270ce9de65573a4f" args="" -->
<a class="el" href="classMAR.html#a75f07bd8bde6f849270ce9de65573a4f">std_logic_1164</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa3f6e309d54fde7de3148deddb32c77"></a><!-- doxytag: member="MAR::std_logic_arith" ref="afa3f6e309d54fde7de3148deddb32c77" args="" -->
<a class="el" href="classMAR.html#afa3f6e309d54fde7de3148deddb32c77">std_logic_arith</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cb95d6cc481013a3f10b88926230077"></a><!-- doxytag: member="MAR::std_logic_unsigned" ref="a5cb95d6cc481013a3f10b88926230077" args="" -->
<a class="el" href="classMAR.html#a5cb95d6cc481013a3f10b88926230077">std_logic_unsigned</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr><td colspan="2"><h2>Ports</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb2efc025a323c15f28a319e894909d0"></a><!-- doxytag: member="MAR::CLK" ref="acb2efc025a323c15f28a319e894909d0" args="std_logic;" -->
<a class="el" href="classMAR.html#acb2efc025a323c15f28a319e894909d0">CLK</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rising edge clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c819318bb6d3818030327bcece34b3b"></a><!-- doxytag: member="MAR::CLR" ref="a6c819318bb6d3818030327bcece34b3b" args="std_logic;" -->
<a class="el" href="classMAR.html#a6c819318bb6d3818030327bcece34b3b">CLR</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active high asynchronous clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af20ab5389ea7f88138e9ff0911320dca"></a><!-- doxytag: member="MAR::Lm" ref="af20ab5389ea7f88138e9ff0911320dca" args="std_logic;" -->
<a class="el" href="classMAR.html#af20ab5389ea7f88138e9ff0911320dca">Lm</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active low load <a class="el" href="classMAR.html">MAR</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01d346d3027998fc1cb1143dc122ec87"></a><!-- doxytag: member="MAR::D" ref="a01d346d3027998fc1cb1143dc122ec87" args="std_logic_vector(3 downto 0);" -->
<a class="el" href="classMAR.html#a01d346d3027998fc1cb1143dc122ec87">D</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classMAR.html">MAR</a> 4-bit address input. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42b13842c465f779c0e1830545b8a64c"></a><!-- doxytag: member="MAR::Q" ref="a42b13842c465f779c0e1830545b8a64c" args="std_logic_vector(3 downto 0);" -->
<a class="el" href="classMAR.html#a42b13842c465f779c0e1830545b8a64c">Q</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classMAR.html">MAR</a> 4-bit address output. <br/></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>src/<a class="el" href="mar__behave_8vhd.html">mar_behave.vhd</a></li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Apr 11 09:49:21 2012 for Microprocessor 8-bit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
