

================================================================
== Vivado HLS Report for 'simd_mul_1'
================================================================
* Date:           Mon Sep  6 00:44:17 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.331 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     10|        -|        -|    -|
|Expression           |        -|      0|        0|      162|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        9|    -|
|Register             |        -|      -|      258|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     10|      258|      171|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |ultranet_mac_mulaIfE_U151  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U152  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U153  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U154  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U155  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U156  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaJfO_U157  |ultranet_mac_mulaJfO  | i0 * i1 + i2 |
    |ultranet_mac_mulaKfY_U158  |ultranet_mac_mulaKfY  | i0 * i1 + i2 |
    |ultranet_mac_mulaKfY_U159  |ultranet_mac_mulaKfY  | i0 * i1 + i2 |
    |ultranet_mac_mulaLf8_U160  |ultranet_mac_mulaLf8  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1352_10_fu_394_p2  |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_12_fu_460_p2  |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_15_fu_546_p2  |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_3_fu_193_p2   |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_7_fu_308_p2   |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_fu_96_p2      |     *    |      0|  0|  11|           4|           4|
    |add_ln700_13_fu_597_p2   |     +    |      0|  0|  11|          11|          11|
    |add_ln700_14_fu_623_p2   |     +    |      0|  0|  32|          12|          12|
    |add_ln700_3_fu_206_p2    |     +    |      0|  0|  10|          10|          10|
    |add_ln700_9_fu_615_p2    |     +    |      0|  0|  32|          12|          12|
    |add_ln700_fu_577_p2      |     +    |      0|  0|  11|          11|          11|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 162|          80|          80|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln700_10_reg_770                |   9|   0|    9|          0|
    |add_ln700_11_reg_775                |   9|   0|    9|          0|
    |add_ln700_13_reg_785                |  11|   0|   11|          0|
    |add_ln700_3_reg_715                 |  10|   0|   10|          0|
    |add_ln700_5_reg_740                 |   9|   0|    9|          0|
    |add_ln700_8_reg_765                 |   9|   0|    9|          0|
    |add_ln700_8_reg_765_pp0_iter1_reg   |   9|   0|    9|          0|
    |add_ln700_reg_780                   |  11|   0|   11|          0|
    |ap_ce_reg                           |   1|   0|    1|          0|
    |ap_return_int_reg                   |  12|   0|   12|          0|
    |in_V_int_reg                        |  64|   0|   64|          0|
    |p_Result_12_reg_755                 |   4|   0|    4|          0|
    |p_Result_3_12_reg_760               |   4|   0|    4|          0|
    |p_Result_3_4_reg_725                |   4|   0|    4|          0|
    |p_Result_3_5_reg_735                |   4|   0|    4|          0|
    |p_Result_3_8_reg_750                |   4|   0|    4|          0|
    |p_Result_3_8_reg_750_pp0_iter1_reg  |   4|   0|    4|          0|
    |p_Result_4_reg_720                  |   4|   0|    4|          0|
    |p_Result_5_reg_730                  |   4|   0|    4|          0|
    |p_Result_8_reg_745                  |   4|   0|    4|          0|
    |p_Result_8_reg_745_pp0_iter1_reg    |   4|   0|    4|          0|
    |weights_V_int_reg                   |  64|   0|   64|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 258|   0|  258|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  simd_mul.1  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  simd_mul.1  | return value |
|ap_return  | out |   12| ap_ctrl_hs |  simd_mul.1  | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |  simd_mul.1  | return value |
|weights_V  |  in |   64|   ap_none  |   weights_V  |    scalar    |
|in_V       |  in |   64|   ap_none  |     in_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

