// Seed: 2051387851
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd9
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  logic [1 'b0 : id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    input wor  id_0
    , id_3,
    input wand id_1
);
  logic id_4;
  ;
  assign id_4[-1] = id_4;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5,
      id_5
  );
endmodule
