# Hardware code for ISCAS2018 paper

Program Description: The following folders contain hardware simulator for different cases, such as SROr, SROs, SROr_toogle, etc. The language was written in SystemVerilog. Each scheme contains main code, controlpath code, datapath code, logic code, dp_components code and testbench code. 

Version: Latest 08/03/2018

Reference: Gilboy, K., Sayed, K., Sundaram, N., Bocan, K., Miskov-Zivanov, N. "A Faster DiSH: Hardware 
Implementation of a 
Discrete Cell Signaling Network Simulator." In IEEE International Symposium on Circuits and Systems (ISCAS), 
2018. DOI: 10.1109/ISCAS.2018.8350960
