#include <gtest/gtest.h>

#define NMD_ASSEMBLY_IMPLEMENTATION
#include "../nmd_assembly.h"

// This is a giant hack so we can use contructors. The structs are just copies.
#define OP nmd_x86_operand2
#define MEM nmd_x86_memory_operand2
#define MODRM nmd_x86_modrm2
union nmd_x86_modrm2 { struct { uint8_t rm : 3; uint8_t reg : 3; uint8_t mod : 2; } fields; uint8_t modrm; nmd_x86_modrm2(uint8_t modrm) : modrm(modrm) {} nmd_x86_modrm2(uint8_t mod, uint8_t reg, uint8_t rm) : modrm((mod<<6)|(reg<<3)|(rm)) {} };
struct nmd_x86_memory_operand2 { uint8_t segment; uint8_t base; uint8_t index; uint8_t scale; int64_t disp; nmd_x86_memory_operand2(uint8_t segment, uint8_t base, uint8_t index, uint8_t scale, int64_t disp) : segment(segment), base(base), index(index), scale(scale), disp(disp) {} };
struct nmd_x86_operand2 { uint8_t type; bool is_implicit; uint8_t action; union UN { uint8_t reg; int64_t imm; nmd_x86_memory_operand2 mem; UN() {} } fields; nmd_x86_operand2() : type(0), is_implicit(0), action(0) {}nmd_x86_operand2(uint8_t type, bool is_implicit, uint8_t action, int64_t x) : type(type), is_implicit(is_implicit), action(action) { fields.imm = x; }nmd_x86_operand2(uint8_t type, bool is_implicit, uint8_t action, nmd_x86_memory_operand2 mem) : type(type), is_implicit(is_implicit), action(action) { fields.mem = mem; } };
struct nmd_x86_instruction2 { bool valid : 1; bool has_modrm : 1; bool has_sib : 1; bool has_rex : 1; bool rex_w_prefix : 1; bool repeat_prefix : 1; uint8_t mode; uint8_t length; uint8_t opcode; uint8_t opcode_size; uint16_t id; uint16_t prefixes; uint8_t num_prefixes; uint8_t num_operands; uint8_t group; uint8_t buffer[NMD_X86_MAXIMUM_INSTRUCTION_LENGTH]; nmd_x86_operand2 operands[NMD_X86_MAXIMUM_NUM_OPERANDS]; nmd_x86_modrm2 modrm; nmd_x86_sib sib; uint8_t imm_mask; uint8_t disp_mask; uint64_t immediate; uint32_t displacement; uint8_t opcode_map; uint8_t encoding; nmd_x86_vex vex; nmd_x86_cpu_flags modified_flags; nmd_x86_cpu_flags tested_flags; nmd_x86_cpu_flags set_flags; nmd_x86_cpu_flags cleared_flags; nmd_x86_cpu_flags undefined_flags; uint8_t rex; uint8_t segment_override; uint16_t simd_prefix; };

#define CF   NMD_X86_EFLAGS_CF  
#define ID   NMD_X86_EFLAGS_ID  
#define VIP  NMD_X86_EFLAGS_VIP 
#define VIF  NMD_X86_EFLAGS_VIF 
#define AC   NMD_X86_EFLAGS_AC  
#define VM   NMD_X86_EFLAGS_VM  
#define RF   NMD_X86_EFLAGS_RF  
#define NT   NMD_X86_EFLAGS_NT  
#define IOPL NMD_X86_EFLAGS_IOPL
#define OF   NMD_X86_EFLAGS_OF  
#define DF   NMD_X86_EFLAGS_DF  
#define IF   NMD_X86_EFLAGS_IF  
#define TF   NMD_X86_EFLAGS_TF  
#define SF   NMD_X86_EFLAGS_SF  
#define ZF   NMD_X86_EFLAGS_ZF  
#define AF   NMD_X86_EFLAGS_AF  
#define PF   NMD_X86_EFLAGS_PF  
#define C0   NMD_X86_FPU_FLAGS_C0  
#define C1   NMD_X86_FPU_FLAGS_C1  
#define C2   NMD_X86_FPU_FLAGS_C2  
#define C3   NMD_X86_FPU_FLAGS_C3

#define OPREG NMD_X86_OPERAND_TYPE_REGISTER
#define OPIMM NMD_X86_OPERAND_TYPE_IMMEDIATE
#define OPMEM NMD_X86_OPERAND_TYPE_MEMORY

#define IMM0 NMD_X86_IMM_NONE
#define IMM1 NMD_X86_IMM8
#define IMM2 NMD_X86_IMM16
#define IMM4 NMD_X86_IMM32
#define IMM8 NMD_X86_IMM64

#define DISP0 NMD_X86_DISP_NONE
#define DISP1 NMD_X86_DISP8
#define DISP2 NMD_X86_DISP16
#define DISP4 NMD_X86_DISP32
#define DISP8 NMD_X86_DISP64

#define MAP_DEF  NMD_X86_OPCODE_MAP_DEFAULT
#define MAP_0F   NMD_X86_OPCODE_MAP_0F
#define MAP_0F38 NMD_X86_OPCODE_MAP_0F38
#define MAP_0F3A NMD_X86_OPCODE_MAP_0F3A
#define MAP_0F0F NMD_X86_OPCODE_MAP_0F0F

#define ENC_LEG  NMD_X86_ENCODING_LEGACY
#define ENC_VEX  NMD_X86_ENCODING_VEX
#define ENC_EVEX NMD_X86_ENCODING_EVEX
#define ENC_3D   NMD_X86_ENCODING_3DNOW
#define ENC_XOP  NMD_X86_ENCODING_XOP

#define OPRD   NMD_X86_OPERAND_ACTION_READ
#define OPWR   NMD_X86_OPERAND_ACTION_WRITE
#define OPRDWR NMD_X86_OPERAND_ACTION_READWRITE
#define OPCRD  NMD_X86_OPERAND_ACTION_CONDREAD
#define OPCWR  NMD_X86_OPERAND_ACTION_CONDWRITE

#define MODE_16 NMD_X86_MODE_16
#define MODE_32 NMD_X86_MODE_32
#define MODE_64 NMD_X86_MODE_64

#define REG_NONE NMD_X86_REG_NONE

#define REG_IP NMD_X86_REG_IP
#define REG_EIP NMD_X86_REG_EIP
#define REG_RIP NMD_X86_REG_RIP

#define REG_AL NMD_X86_REG_AL
#define REG_CL NMD_X86_REG_CL
#define REG_DL NMD_X86_REG_DL
#define REG_BL NMD_X86_REG_BL
#define REG_AH NMD_X86_REG_AH
#define REG_CH NMD_X86_REG_CH
#define REG_DH NMD_X86_REG_DH
#define REG_BH NMD_X86_REG_BH

#define REG_AX NMD_X86_REG_AX
#define REG_CX NMD_X86_REG_CX
#define REG_DX NMD_X86_REG_DX
#define REG_BX NMD_X86_REG_BX
#define REG_SP NMD_X86_REG_SP
#define REG_BP NMD_X86_REG_BP
#define REG_SI NMD_X86_REG_SI
#define REG_DI NMD_X86_REG_DI

#define REG_EAX NMD_X86_REG_EAX
#define REG_ECX NMD_X86_REG_ECX
#define REG_EDX NMD_X86_REG_EDX
#define REG_EBX NMD_X86_REG_EBX
#define REG_ESP NMD_X86_REG_ESP
#define REG_EBP NMD_X86_REG_EBP
#define REG_ESI NMD_X86_REG_ESI
#define REG_EDI NMD_X86_REG_EDI

#define REG_RAX NMD_X86_REG_RAX
#define REG_RCX NMD_X86_REG_RCX
#define REG_RDX NMD_X86_REG_RDX
#define REG_RBX NMD_X86_REG_RBX
#define REG_RSP NMD_X86_REG_RSP
#define REG_RBP NMD_X86_REG_RBP
#define REG_RSI NMD_X86_REG_RSI
#define REG_RDI NMD_X86_REG_RDI

#define REG_R8  NMD_X86_REG_R8
#define REG_R9  NMD_X86_REG_R9
#define REG_R10 NMD_X86_REG_R10
#define REG_R11 NMD_X86_REG_R11
#define REG_R12 NMD_X86_REG_R12
#define REG_R13 NMD_X86_REG_R13
#define REG_R14 NMD_X86_REG_R14
#define REG_R15 NMD_X86_REG_R15

#define REG_R8B  NMD_X86_REG_R8B
#define REG_R9B  NMD_X86_REG_R9B
#define REG_R10B NMD_X86_REG_R10B
#define REG_R11B NMD_X86_REG_R11B
#define REG_R12B NMD_X86_REG_R12B
#define REG_R13B NMD_X86_REG_R13B
#define REG_R14B NMD_X86_REG_R14B
#define REG_R15B NMD_X86_REG_R15B

#define REG_R8W  NMD_X86_REG_R8W
#define REG_R9W  NMD_X86_REG_R9W
#define REG_R10W NMD_X86_REG_R10W
#define REG_R11W NMD_X86_REG_R11W
#define REG_R12W NMD_X86_REG_R12W
#define REG_R13W NMD_X86_REG_R13W
#define REG_R14W NMD_X86_REG_R14W
#define REG_R15W NMD_X86_REG_R15W

#define REG_R8D  NMD_X86_REG_R8D
#define REG_R9D  NMD_X86_REG_R9D
#define REG_R10D NMD_X86_REG_R10D
#define REG_R11D NMD_X86_REG_R11D
#define REG_R12D NMD_X86_REG_R12D
#define REG_R13D NMD_X86_REG_R13D
#define REG_R14D NMD_X86_REG_R14D
#define REG_R15D NMD_X86_REG_R15D

#define REG_ES NMD_X86_REG_ES
#define REG_CS NMD_X86_REG_CS
#define REG_SS NMD_X86_REG_SS
#define REG_DS NMD_X86_REG_DS
#define REG_FS NMD_X86_REG_FS
#define REG_GS NMD_X86_REG_GS

#define PRFX_NONE   NMD_X86_PREFIXES_NONE                 
#define PRFX_ES     NMD_X86_PREFIXES_ES_SEGMENT_OVERRIDE  
#define PRFX_CS     NMD_X86_PREFIXES_CS_SEGMENT_OVERRIDE  
#define PRFX_SS     NMD_X86_PREFIXES_SS_SEGMENT_OVERRIDE  
#define PRFX_DS     NMD_X86_PREFIXES_DS_SEGMENT_OVERRIDE  
#define PRFX_FS     NMD_X86_PREFIXES_FS_SEGMENT_OVERRIDE  
#define PRFX_GS     NMD_X86_PREFIXES_GS_SEGMENT_OVERRIDE  
#define PRFX_OPSZ   NMD_X86_PREFIXES_OPERAND_SIZE_OVERRIDE
#define PRFX_ADDRSZ NMD_X86_PREFIXES_ADDRESS_SIZE_OVERRIDE
#define PRFX_LOCK   NMD_X86_PREFIXES_LOCK                 
#define PRFX_REPNZ  NMD_X86_PREFIXES_REPEAT_NOT_ZERO      
#define PRFX_REP    NMD_X86_PREFIXES_REPEAT               
#define PRFX_REX_W  NMD_X86_PREFIXES_REX_W                
#define PRFX_REX_R  NMD_X86_PREFIXES_REX_R                
#define PRFX_REX_X  NMD_X86_PREFIXES_REX_X                
#define PRFX_REX_B  NMD_X86_PREFIXES_REX_B   


#define GRP_NONE          NMD_GROUP_NONE                
#define GRP_JUMP          NMD_GROUP_JUMP                
#define GRP_CALL          NMD_GROUP_CALL                
#define GRP_RET           NMD_GROUP_RET                 
#define GRP_INT           NMD_GROUP_INT                 
#define GRP_PRIV          NMD_GROUP_PRIVILEGE           
#define GRP_COND_BRANCH   NMD_GROUP_CONDITIONAL_BRANCH  
#define GRP_UNCOND_BRANCH NMD_GROUP_UNCONDITIONAL_BRANCH
#define GRP_REL_ADDR      NMD_GROUP_RELATIVE_ADDRESSING

#define FLAG(x) {!!((x)&(1<<0)),!!((x)&(1<<1)),!!((x)&(1<<2)),!!((x)&(1<<3)),!!((x)&(1<<4)),!!((x)&(1<<5)),!!((x)&(1<<6)),!!((x)&(1<<7)),!!((x)&(1<<8)),!!((x)&(1<<9)),!!((x)&(1<<10)),!!((x)&(1<<11)),!!((x)&(1<<12)),/*!!((x)&(1<<13)),*/!!((x)&(1<<14)),!!((x)&(1<<15)),!!((x)&(1<<16)),!!((x)&(1<<17)),!!((x)&(1<<18)),!!((x)&(1<<19)),!!((x)&(1<<20)),!!((x)&(1<<21)),!!((x)&(1<<22)),!!((x)&(1<<23)),!!((x)&(1<<24)),!!((x)&(1<<25)),!!((x)&(1<<26)),!!((x)&(1<<27)),!!((x)&(1<<28)),!!((x)&(1<<29)),!!((x)&(1<<30)),!!((x)&(1<<31))}

struct test_instruction
{
	const char* s; // string
	nmd_x86_instruction2 i; // instruction
};

static const test_instruction instructions[] = {
    //                               sib     reprfx
    //                           modrm|  opsz64|
	//string                 valid |  | rex |  |  mode     len  op      opsize id                            prefixes                num_prefixes num_operands group                                    full_instruction                      operands                                                                                                                                                                                                                                                                                                                                                         modrm        sib    imm   disp   immediate           displacement  opcd_map encoding vex  modified_flags                                                tested_flags                                                  set_flags cleared_flags   undefined_flags    rex     segment_override simd_prefix
	{"int3",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xcc,   1,     NMD_X86_INSTRUCTION_INT3,     PRFX_NONE,              0,           1,           GRP_INT,                                 {0xcc},                               {OP(OPREG, true, OPWR, REG_IP)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|NT|VM|AC|VIF),                                        FLAG(IOPL|VM),                                                FLAG(0),  FLAG(TF|RF),    FLAG(0),           0,      0,               PRFX_NONE}},
	{"int3",                   {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xcc,   1,     NMD_X86_INSTRUCTION_INT3,     PRFX_NONE,              0,           1,           GRP_INT,                                 {0xcc},                               {OP(OPREG, true, OPWR, REG_EIP)},                                                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|NT|VM|AC|VIF),                                        FLAG(IOPL|VM),                                                FLAG(0),  FLAG(TF|RF),    FLAG(0),           0,      0,               PRFX_NONE}},
	{"int3",                   {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xcc,   1,     NMD_X86_INSTRUCTION_INT3,     PRFX_NONE,              0,           1,           GRP_INT,                                 {0xcc},                               {OP(OPREG, true, OPWR, REG_RIP)},                                                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|NT|VM|AC|VIF),                                        FLAG(IOPL|VM),                                                FLAG(0),  FLAG(TF|RF),    FLAG(0),           0,      0,               PRFX_NONE}},
	{"int 0",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xcd,   1,     NMD_X86_INSTRUCTION_INT,      PRFX_NONE,              0,           2,           GRP_INT,                                 {0xcd,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPWR, REG_IP)},                                                                                                                                                                                                                                                                                                   {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|NT|VM|AC|VIF),                                        FLAG(IOPL|VM),                                                FLAG(0),  FLAG(TF|RF),    FLAG(0),           0,      0,               PRFX_NONE}},
	{"int 10h",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xcd,   1,     NMD_X86_INSTRUCTION_INT,      PRFX_NONE,              0,           2,           GRP_INT,                                 {0xcd,0x10},                          {OP(OPIMM, false, OPRD, 0x10), OP(OPREG, true, OPWR, REG_EIP)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x10,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|NT|VM|AC|VIF),                                        FLAG(IOPL|VM),                                                FLAG(0),  FLAG(TF|RF),    FLAG(0),           0,      0,               PRFX_NONE}},
	{"int FFh",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xcd,   1,     NMD_X86_INSTRUCTION_INT,      PRFX_NONE,              0,           2,           GRP_INT,                                 {0xcd,0xff},                          {OP(OPIMM, false, OPRD, 0xff), OP(OPREG, true, OPWR, REG_RIP)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xff,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|NT|VM|AC|VIF),                                        FLAG(IOPL|VM),                                                FLAG(0),  FLAG(TF|RF),    FLAG(0),           0,      0,               PRFX_NONE}},
	{"int1",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xf1,   1,     NMD_X86_INSTRUCTION_INT1,     PRFX_NONE,              0,           1,           GRP_INT,                                 {0xf1},                               {OP(OPREG, true, OPWR, REG_IP)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"int1",                   {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xf1,   1,     NMD_X86_INSTRUCTION_INT1,     PRFX_NONE,              0,           1,           GRP_INT,                                 {0xf1},                               {OP(OPREG, true, OPWR, REG_EIP)},                                                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"int1",                   {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xf1,   1,     NMD_X86_INSTRUCTION_INT1,     PRFX_NONE,              0,           1,           GRP_INT,                                 {0xf1},                               {OP(OPREG, true, OPWR, REG_RIP)},                                                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"into",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xce,   1,     NMD_X86_INSTRUCTION_INTO,     PRFX_NONE,              0,           1,           GRP_INT,                                 {0xce},                               {OP(OPREG, true, OPWR, REG_IP)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(TF|IF|NT|VM|AC),                                         FLAG(OF|IOPL|VM),                                             FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"into",                   {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xce,   1,     NMD_X86_INSTRUCTION_INTO,     PRFX_NONE,              0,           1,           GRP_INT,                                 {0xce},                               {OP(OPREG, true, OPWR, REG_EIP)},                                                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(TF|IF|NT|VM|AC),                                         FLAG(OF|IOPL|VM),                                             FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"nop",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x90,   1,     NMD_X86_INSTRUCTION_NOP,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0x90},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"nop",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x90,   1,     NMD_X86_INSTRUCTION_NOP,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0x90},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"nop",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x90,   1,     NMD_X86_INSTRUCTION_NOP,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0x90},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ret",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xc3,   1,     NMD_X86_INSTRUCTION_RET,      PRFX_NONE,              0,           3,           GRP_RET,                                 {0xc3},                               {OP(OPREG, true, OPWR, REG_IP),  OP(OPREG, true, OPRDWR, REG_SP),  OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP,  REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ret",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xc3,   1,     NMD_X86_INSTRUCTION_RET,      PRFX_NONE,              0,           3,           GRP_RET,                                 {0xc3},                               {OP(OPREG, true, OPWR, REG_EIP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ret",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xc3,   1,     NMD_X86_INSTRUCTION_RET,      PRFX_NONE,              0,           3,           GRP_RET,                                 {0xc3},                               {OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ret 10h",                {1, 0, 0, 0, 0, 0, MODE_16, 3,   0xc2,   1,     NMD_X86_INSTRUCTION_RET,      PRFX_NONE,              0,           4,           GRP_RET,                                 {0xc2,0x10, 0x00},                    {OP(OPIMM, false, OPRD, 0x10), OP(OPREG, true, OPWR, REG_IP),  OP(OPREG, true, OPRDWR, REG_SP),  OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP,  REG_NONE, 0, 0))},                                                                                                                                                                                                   {0},         {0},   IMM2, DISP0, 0x10,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ret 10h",                {1, 0, 0, 0, 0, 0, MODE_32, 3,   0xc2,   1,     NMD_X86_INSTRUCTION_RET,      PRFX_NONE,              0,           4,           GRP_RET,                                 {0xc2,0x10, 0x00},                    {OP(OPIMM, false, OPRD, 0x10), OP(OPREG, true, OPWR, REG_EIP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                   {0},         {0},   IMM2, DISP0, 0x10,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ret 10h",                {1, 0, 0, 0, 0, 0, MODE_64, 3,   0xc2,   1,     NMD_X86_INSTRUCTION_RET,      PRFX_NONE,              0,           4,           GRP_RET,                                 {0xc2,0x10, 0x00},                    {OP(OPIMM, false, OPRD, 0x10), OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                   {0},         {0},   IMM2, DISP0, 0x10,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"retf",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xcb,   1,     NMD_X86_INSTRUCTION_RETF,     PRFX_NONE,              0,           3,           GRP_RET,                                 {0xcb},                               {OP(OPREG, true, OPWR, REG_IP),  OP(OPREG, true, OPRDWR, REG_SP),  OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP,  REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"retf",                   {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xcb,   1,     NMD_X86_INSTRUCTION_RETF,     PRFX_NONE,              0,           3,           GRP_RET,                                 {0xcb},                               {OP(OPREG, true, OPWR, REG_EIP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"retf",                   {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xcb,   1,     NMD_X86_INSTRUCTION_RETF,     PRFX_NONE,              0,           3,           GRP_RET,                                 {0xcb},                               {OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"retf 10h",               {1, 0, 0, 0, 0, 0, MODE_16, 3,   0xca,   1,     NMD_X86_INSTRUCTION_RETF,     PRFX_NONE,              0,           4,           GRP_RET,                                 {0xca,0x10,0x00},                     {OP(OPIMM, false, OPRD, 0x10), OP(OPREG, true, OPWR, REG_IP),  OP(OPREG, true, OPRDWR, REG_SP),  OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP,  REG_NONE, 0, 0))},                                                                                                                                                                                                   {0},         {0},   IMM2, DISP0, 0x10,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"retf 10h",               {1, 0, 0, 0, 0, 0, MODE_32, 3,   0xca,   1,     NMD_X86_INSTRUCTION_RETF,     PRFX_NONE,              0,           4,           GRP_RET,                                 {0xca,0x10,0x00},                     {OP(OPIMM, false, OPRD, 0x10), OP(OPREG, true, OPWR, REG_EIP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                   {0},         {0},   IMM2, DISP0, 0x10,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"retf 10h",               {1, 0, 0, 0, 0, 0, MODE_64, 3,   0xca,   1,     NMD_X86_INSTRUCTION_RETF,     PRFX_NONE,              0,           4,           GRP_RET,                                 {0xca,0x10,0x00},                     {OP(OPIMM, false, OPRD, 0x10), OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                   {0},         {0},   IMM2, DISP0, 0x10,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"iret",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xcf,   1,     NMD_X86_INSTRUCTION_IRET,     PRFX_NONE,              0,           3,           GRP_INT|GRP_RET,                         {0xcf},                               {OP(OPREG, true, OPWR, REG_IP),  OP(OPREG, true, OPRDWR, REG_SP),  OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP,  REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(IOPL|NT|VM),                                             FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"iret",                   {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xcf,   1,     NMD_X86_INSTRUCTION_IRET,     PRFX_OPSZ,              1,           3,           GRP_INT|GRP_RET,                         {0x66,0xcf},                          {OP(OPREG, true, OPWR, REG_EIP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(IOPL|NT|VM),                                             FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"iret",                   {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xcf,   1,     NMD_X86_INSTRUCTION_IRET,     PRFX_OPSZ,              1,           3,           GRP_INT|GRP_RET,                         {0x66,0xcf},                          {OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(IOPL|NT|VM),                                             FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"iretd",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xcf,   1,     NMD_X86_INSTRUCTION_IRETD,    PRFX_OPSZ,              1,           3,           GRP_INT|GRP_RET,                         {0x66,0xcf},                          {OP(OPREG, true, OPWR, REG_IP),  OP(OPREG, true, OPRDWR, REG_SP),  OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP,  REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(IOPL|NT|VM),                                             FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"iretd",                  {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xcf,   1,     NMD_X86_INSTRUCTION_IRETD,    PRFX_NONE,              0,           3,           GRP_INT|GRP_RET,                         {0xcf},                               {OP(OPREG, true, OPWR, REG_EIP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(IOPL|NT|VM),                                             FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"iretd",                  {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xcf,   1,     NMD_X86_INSTRUCTION_IRETD,    PRFX_NONE,              0,           3,           GRP_INT|GRP_RET,                         {0xcf},                               {OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(IOPL|NT|VM),                                             FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"iretq",                  {1, 0, 0, 1, 1, 0, MODE_64, 2,   0xcf,   1,     NMD_X86_INSTRUCTION_IRETQ,    PRFX_REX_W,             1,           3,           GRP_INT|GRP_RET,                         {0x48,0xcf},                          {OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(IOPL|NT|VM),                                             FLAG(0),  FLAG(0),        FLAG(0),           0x48,   0,               PRFX_NONE}},
	{"pushf",                  {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x9c,   1,     NMD_X86_INSTRUCTION_PUSHF,    PRFX_NONE,              0,           2,           GRP_NONE,                                {0x9c},                               {OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pushf",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x9c,   1,     NMD_X86_INSTRUCTION_PUSHF,    PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x9c},                          {OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pushf",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x9c,   1,     NMD_X86_INSTRUCTION_PUSHF,    PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x9c},                          {OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pushfd",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x9c,   1,     NMD_X86_INSTRUCTION_PUSHFD,   PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x9c},                          {OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pushfd",                 {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x9c,   1,     NMD_X86_INSTRUCTION_PUSHFD,   PRFX_NONE,              0,           2,           GRP_NONE,                                {0x9c},                               {OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pushfq",                 {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x9c,   1,     NMD_X86_INSTRUCTION_PUSHFQ,   PRFX_NONE,              0,           2,           GRP_NONE,                                {0x9c},                               {OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"popf",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x9d,   1,     NMD_X86_INSTRUCTION_POPF,     PRFX_NONE,              0,           2,           GRP_NONE,                                {0x9d},                               {OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|ID),           FLAG(IOPL|VM|VIP),                                            FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"popf",                   {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x9d,   1,     NMD_X86_INSTRUCTION_POPF,     PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x9d},                          {OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|ID),           FLAG(IOPL|VM|VIP),                                            FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"popf",                   {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x9d,   1,     NMD_X86_INSTRUCTION_POPF,     PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x9d},                          {OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|ID),           FLAG(IOPL|VM|VIP),                                            FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"popfd",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x9d,   1,     NMD_X86_INSTRUCTION_POPFD,    PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x9d},                          {OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|ID),           FLAG(IOPL|VM|VIP),                                            FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"popfd",                  {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x9d,   1,     NMD_X86_INSTRUCTION_POPFD,    PRFX_NONE,              0,           2,           GRP_NONE,                                {0x9d},                               {OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|ID),           FLAG(IOPL|VM|VIP),                                            FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"popfq",                  {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x9d,   1,     NMD_X86_INSTRUCTION_POPFQ,    PRFX_NONE,              0,           2,           GRP_NONE,                                {0x9d},                               {OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|ID),           FLAG(IOPL|VM|VIP),                                            FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"pusha",                  {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x60,   1,     NMD_X86_INSTRUCTION_PUSHA,    PRFX_NONE,              0,           10,          GRP_NONE,                                {0x60},                               {OP(OPREG, true, OPRD, REG_AX), OP(OPREG, true, OPRD, REG_CX), OP(OPREG, true, OPRD, REG_DX), OP(OPREG, true, OPRD, REG_BX), OP(OPREG, true, OPRD, REG_SP), OP(OPREG, true, OPRD, REG_BP), OP(OPREG, true, OPRD, REG_SI), OP(OPREG, true, OPRD, REG_DI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},           {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pushad",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x60,   1,     NMD_X86_INSTRUCTION_PUSHAD,   PRFX_OPSZ,              1,           10,          GRP_NONE,                                {0x66,0x60},                          {OP(OPREG, true, OPRD, REG_EAX), OP(OPREG, true, OPRD, REG_ECX), OP(OPREG, true, OPRD, REG_EDX), OP(OPREG, true, OPRD, REG_EBX), OP(OPREG, true, OPRD, REG_ESP), OP(OPREG, true, OPRD, REG_EBP), OP(OPREG, true, OPRD, REG_ESI), OP(OPREG, true, OPRD, REG_EDI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))}, {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pusha",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x60,   1,     NMD_X86_INSTRUCTION_PUSHA,    PRFX_OPSZ,              1,           10,          GRP_NONE,                                {0x66,0x60},                          {OP(OPREG, true, OPRD, REG_AX), OP(OPREG, true, OPRD, REG_CX), OP(OPREG, true, OPRD, REG_DX), OP(OPREG, true, OPRD, REG_BX), OP(OPREG, true, OPRD, REG_SP), OP(OPREG, true, OPRD, REG_BP), OP(OPREG, true, OPRD, REG_SI), OP(OPREG, true, OPRD, REG_DI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},           {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pushad",                 {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x60,   1,     NMD_X86_INSTRUCTION_PUSHAD,   PRFX_NONE,              0,           10,          GRP_NONE,                                {0x60},                               {OP(OPREG, true, OPRD, REG_EAX), OP(OPREG, true, OPRD, REG_ECX), OP(OPREG, true, OPRD, REG_EDX), OP(OPREG, true, OPRD, REG_EBX), OP(OPREG, true, OPRD, REG_ESP), OP(OPREG, true, OPRD, REG_EBP), OP(OPREG, true, OPRD, REG_ESI), OP(OPREG, true, OPRD, REG_EDI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))}, {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"popa",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x61,   1,     NMD_X86_INSTRUCTION_POPA,     PRFX_NONE,              0,           10,          GRP_NONE,                                {0x61},                               {OP(OPREG, true, OPWR, REG_AX), OP(OPREG, true, OPWR, REG_CX), OP(OPREG, true, OPWR, REG_DX), OP(OPREG, true, OPWR, REG_BX), OP(OPREG, true, OPWR, REG_SP), OP(OPREG, true, OPWR, REG_BP), OP(OPREG, true, OPWR, REG_SI), OP(OPREG, true, OPWR, REG_DI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},           {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"popad",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x61,   1,     NMD_X86_INSTRUCTION_POPAD,    PRFX_OPSZ,              1,           10,          GRP_NONE,                                {0x66,0x61},                          {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPWR, REG_ECX), OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPWR, REG_EBX), OP(OPREG, true, OPWR, REG_ESP), OP(OPREG, true, OPWR, REG_EBP), OP(OPREG, true, OPWR, REG_ESI), OP(OPREG, true, OPWR, REG_EDI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))}, {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"popa",                   {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x61,   1,     NMD_X86_INSTRUCTION_POPA,     PRFX_OPSZ,              1,           10,          GRP_NONE,                                {0x66,0x61},                          {OP(OPREG, true, OPWR, REG_AX), OP(OPREG, true, OPWR, REG_CX), OP(OPREG, true, OPWR, REG_DX), OP(OPREG, true, OPWR, REG_BX), OP(OPREG, true, OPWR, REG_SP), OP(OPREG, true, OPWR, REG_BP), OP(OPREG, true, OPWR, REG_SI), OP(OPREG, true, OPWR, REG_DI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},           {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"popad",                  {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x61,   1,     NMD_X86_INSTRUCTION_POPAD,    PRFX_NONE,              0,           10,          GRP_NONE,                                {0x61},                               {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPWR, REG_ECX), OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPWR, REG_EBX), OP(OPREG, true, OPWR, REG_ESP), OP(OPREG, true, OPWR, REG_EBP), OP(OPREG, true, OPWR, REG_ESI), OP(OPREG, true, OPWR, REG_EDI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))}, {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"leave",                  {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xc9,   1,     NMD_X86_INSTRUCTION_LEAVE,    PRFX_NONE,              0,           3,           GRP_NONE,                                {0xc9},                               {OP(OPREG, true, OPRDWR, REG_SP), OP(OPREG, true, OPRDWR, REG_BP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"leave",                  {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xc9,   1,     NMD_X86_INSTRUCTION_LEAVE,    PRFX_NONE,              0,           3,           GRP_NONE,                                {0xc9},                               {OP(OPREG, true, OPRDWR, REG_ESP), OP(OPREG, true, OPRDWR, REG_EBP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"leave",                  {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xc9,   1,     NMD_X86_INSTRUCTION_LEAVE,    PRFX_NONE,              0,           3,           GRP_NONE,                                {0xc9},                               {OP(OPREG, true, OPRDWR, REG_RSP), OP(OPREG, true, OPRDWR, REG_RBP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push es",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x06,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x06},                               {OP(OPREG, false, OPRD, REG_ES), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push es",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x06,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x06},                               {OP(OPREG, false, OPRD, REG_ES), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push ss",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x16,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x16},                               {OP(OPREG, false, OPRD, REG_SS), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push ss",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x16,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x16},                               {OP(OPREG, false, OPRD, REG_SS), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push ds",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x1e,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x1e},                               {OP(OPREG, false, OPRD, REG_DS), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push ds",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x1e,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x1e},                               {OP(OPREG, false, OPRD, REG_DS), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push cs",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x0e,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0e},                               {OP(OPREG, false, OPRD, REG_CS), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push cs",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x0e,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0e},                               {OP(OPREG, false, OPRD, REG_CS), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push fs",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xa0,   2,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa0},                          {OP(OPREG, false, OPRD, REG_FS), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push fs",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xa0,   2,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa0},                          {OP(OPREG, false, OPRD, REG_FS), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push fs",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xa0,   2,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa0},                          {OP(OPREG, false, OPRD, REG_FS), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push gs",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xa8,   2,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa8},                          {OP(OPREG, false, OPRD, REG_GS), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push gs",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xa8,   2,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa8},                          {OP(OPREG, false, OPRD, REG_GS), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push gs",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xa8,   2,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa8},                          {OP(OPREG, false, OPRD, REG_GS), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop es",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x07,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x07},                               {OP(OPREG, false, OPWR, REG_ES), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop es",                 {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x07,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x07},                               {OP(OPREG, false, OPWR, REG_ES), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop ds",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x1f,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x1f},                               {OP(OPREG, false, OPWR, REG_DS), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop ds",                 {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x1f,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x1f},                               {OP(OPREG, false, OPWR, REG_DS), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop ss",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x17,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x17},                               {OP(OPREG, false, OPWR, REG_SS), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop ss",                 {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x17,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x17},                               {OP(OPREG, false, OPWR, REG_SS), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop fs",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xa1,   2,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa1},                          {OP(OPREG, false, OPWR, REG_FS), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop fs",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xa1,   2,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa1},                          {OP(OPREG, false, OPWR, REG_FS), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop fs",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xa1,   2,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa1},                          {OP(OPREG, false, OPWR, REG_FS), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop gs",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xa9,   2,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa9},                          {OP(OPREG, false, OPWR, REG_GS), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop gs",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xa9,   2,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa9},                          {OP(OPREG, false, OPWR, REG_GS), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop gs",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xa9,   2,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x0f,0xa9},                          {OP(OPREG, false, OPWR, REG_GS), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"daa",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x27,   1,     NMD_X86_INSTRUCTION_DAA,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x27},                               {OP(OPREG, true, OPRDWR, REG_AL)},                                                                                                                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF),                                         FLAG(CF|AF),                                                  FLAG(0),  FLAG(0),        FLAG(OF),          0,      0,               PRFX_NONE}},
	{"daa",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x27,   1,     NMD_X86_INSTRUCTION_DAA,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x27},                               {OP(OPREG, true, OPRDWR, REG_AL)},                                                                                                                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF),                                         FLAG(CF|AF),                                                  FLAG(0),  FLAG(0),        FLAG(OF),          0,      0,               PRFX_NONE}},
	{"aaa",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x37,   1,     NMD_X86_INSTRUCTION_AAA,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0x37},                               {OP(OPREG, true, OPRDWR, REG_AL), OP(OPREG, true, OPRDWR, REG_AH)},                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|AF),                                                  FLAG(AF),                                                     FLAG(0),  FLAG(0),        FLAG(OF|SF|ZF|PF), 0,      0,               PRFX_NONE}},
	{"aaa",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x37,   1,     NMD_X86_INSTRUCTION_AAA,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0x37},                               {OP(OPREG, true, OPRDWR, REG_AL), OP(OPREG, true, OPRDWR, REG_AH)},                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|AF),                                                  FLAG(AF),                                                     FLAG(0),  FLAG(0),        FLAG(OF|SF|ZF|PF), 0,      0,               PRFX_NONE}},
	{"das",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x2f,   1,     NMD_X86_INSTRUCTION_DAS,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x2f},                               {OP(OPREG, true, OPRDWR, REG_AL)},                                                                                                                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF),                                         FLAG(CF|AF),                                                  FLAG(0),  FLAG(0),        FLAG(OF),          0,      0,               PRFX_NONE}},
	{"das",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x2f,   1,     NMD_X86_INSTRUCTION_DAS,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x2f},                               {OP(OPREG, true, OPRDWR, REG_AL)},                                                                                                                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF),                                         FLAG(CF|AF),                                                  FLAG(0),  FLAG(0),        FLAG(OF),          0,      0,               PRFX_NONE}},
	{"aas",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x3f,   1,     NMD_X86_INSTRUCTION_AAS,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0x3f},                               {OP(OPREG, true, OPRDWR, REG_AL), OP(OPREG, true, OPRDWR, REG_AH)},                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|AF),                                                  FLAG(AF),                                                     FLAG(0),  FLAG(0),        FLAG(OF|SF|ZF|PF), 0,      0,               PRFX_NONE}},
	{"aas",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x3f,   1,     NMD_X86_INSTRUCTION_AAS,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0x3f},                               {OP(OPREG, true, OPRDWR, REG_AL), OP(OPREG, true, OPRDWR, REG_AH)},                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|AF),                                                  FLAG(AF),                                                     FLAG(0),  FLAG(0),        FLAG(OF|SF|ZF|PF), 0,      0,               PRFX_NONE}},
	{"xlat",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xd7,   1,     NMD_X86_INSTRUCTION_XLAT,     PRFX_NONE,              0,           2,           GRP_NONE,                                {0xd7},                               {OP(OPREG, true, OPWR, REG_AL), OP(OPMEM, true, OPRD, MEM(REG_DS, REG_BX,  REG_AL, 1, 0))},                                                                                                                                                                                                                                                                      {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"xlat",                   {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xd7,   1,     NMD_X86_INSTRUCTION_XLAT,     PRFX_NONE,              0,           2,           GRP_NONE,                                {0xd7},                               {OP(OPREG, true, OPWR, REG_AL), OP(OPMEM, true, OPRD, MEM(REG_DS, REG_EBX, REG_AL, 1, 0))},                                                                                                                                                                                                                                                                      {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"xlat",                   {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xd7,   1,     NMD_X86_INSTRUCTION_XLAT,     PRFX_NONE,              0,           2,           GRP_NONE,                                {0xd7},                               {OP(OPREG, true, OPWR, REG_AL), OP(OPMEM, true, OPRD, MEM(REG_DS, REG_RBX, REG_AL, 1, 0))},                                                                                                                                                                                                                                                                      {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"fwait",                  {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x9b,   1,     NMD_X86_INSTRUCTION_FWAIT,    PRFX_NONE,              0,           0,           GRP_NONE,                                {0x9b},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(C0|C1|C2|C3), 0,      0,               PRFX_NONE}},
	{"fwait",                  {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x9b,   1,     NMD_X86_INSTRUCTION_FWAIT,    PRFX_NONE,              0,           0,           GRP_NONE,                                {0x9b},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(C0|C1|C2|C3), 0,      0,               PRFX_NONE}},
	{"fwait",                  {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x9b,   1,     NMD_X86_INSTRUCTION_FWAIT,    PRFX_NONE,              0,           0,           GRP_NONE,                                {0x9b},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(C0|C1|C2|C3), 0,      0,               PRFX_NONE}},
	{"hlt",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xf4,   1,     NMD_X86_INSTRUCTION_HLT,      PRFX_NONE,              0,           0,           GRP_PRIV,                                {0xf4},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"hlt",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xf4,   1,     NMD_X86_INSTRUCTION_HLT,      PRFX_NONE,              0,           0,           GRP_PRIV,                                {0xf4},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"hlt",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xf4,   1,     NMD_X86_INSTRUCTION_HLT,      PRFX_NONE,              0,           0,           GRP_PRIV,                                {0xf4},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cmc",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xf5,   1,     NMD_X86_INSTRUCTION_CMC,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xf5},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF),                                                     FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cmc",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xf5,   1,     NMD_X86_INSTRUCTION_CMC,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xf5},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF),                                                     FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cmc",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xf5,   1,     NMD_X86_INSTRUCTION_CMC,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xf5},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF),                                                     FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"sahf",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x9e,   1,     NMD_X86_INSTRUCTION_SAHF,     PRFX_NONE,              0,           1,           GRP_NONE,                                {0x9e},                               {OP(OPREG, true, OPRD, REG_AH)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(SF|ZF|AF|PF|CF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"sahf",                   {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x9e,   1,     NMD_X86_INSTRUCTION_SAHF,     PRFX_NONE,              0,           1,           GRP_NONE,                                {0x9e},                               {OP(OPREG, true, OPRD, REG_AH)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(SF|ZF|AF|PF|CF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"sahf",                   {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x9e,   1,     NMD_X86_INSTRUCTION_SAHF,     PRFX_NONE,              0,           1,           GRP_NONE,                                {0x9e},                               {OP(OPREG, true, OPRD, REG_AH)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(SF|ZF|AF|PF|CF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"lahf",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x9f,   1,     NMD_X86_INSTRUCTION_LAHF,     PRFX_NONE,              0,           1,           GRP_NONE,                                {0x9f},                               {OP(OPREG, true, OPWR, REG_AH)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|ZF|AF|PF|CF),                                         FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"lahf",                   {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x9f,   1,     NMD_X86_INSTRUCTION_LAHF,     PRFX_NONE,              0,           1,           GRP_NONE,                                {0x9f},                               {OP(OPREG, true, OPWR, REG_AH)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|ZF|AF|PF|CF),                                         FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"lahf",                   {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x9f,   1,     NMD_X86_INSTRUCTION_LAHF,     PRFX_NONE,              0,           1,           GRP_NONE,                                {0x9f},                               {OP(OPREG, true, OPWR, REG_AH)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|ZF|AF|PF|CF),                                         FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cbw",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x98,   1,     NMD_X86_INSTRUCTION_CBW,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0x98},                               {OP(OPREG, true, OPWR, REG_AX), OP(OPREG, true, OPRD, REG_AL)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cwde",                   {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x98,   1,     NMD_X86_INSTRUCTION_CWDE,     PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x98},                          {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPRD, REG_AX)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"cbw",                    {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x98,   1,     NMD_X86_INSTRUCTION_CBW,      PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x98},                          {OP(OPREG, true, OPWR, REG_AX), OP(OPREG, true, OPRD, REG_AL)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"cwde",                   {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x98,   1,     NMD_X86_INSTRUCTION_CWDE,     PRFX_NONE,              0,           2,           GRP_NONE,                                {0x98},                               {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPRD, REG_AX)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cbw",                    {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x98,   1,     NMD_X86_INSTRUCTION_CBW,      PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x98},                          {OP(OPREG, true, OPWR, REG_AX), OP(OPREG, true, OPRD, REG_AL)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"cwde",                   {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x98,   1,     NMD_X86_INSTRUCTION_CWDE,     PRFX_NONE,              0,           2,           GRP_NONE,                                {0x98},                               {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPRD, REG_AX)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cdqe",                   {1, 0, 0, 1, 1, 0, MODE_64, 2,   0x98,   1,     NMD_X86_INSTRUCTION_CDQE,     PRFX_REX_W,             1,           2,           GRP_NONE,                                {0x48,0x98},                          {OP(OPREG, true, OPWR, REG_RAX), OP(OPREG, true, OPRD, REG_EAX)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x48,   0,               PRFX_NONE}},
	{"cwd",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x99,   1,     NMD_X86_INSTRUCTION_CWD,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0x99},                               {OP(OPREG, true, OPWR, REG_DX), OP(OPREG, true, OPRD, REG_AX)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cdq",                    {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x99,   1,     NMD_X86_INSTRUCTION_CDQ,      PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x99},                          {OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPRD, REG_EAX)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"cwd",                    {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x99,   1,     NMD_X86_INSTRUCTION_CWD,      PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x99},                          {OP(OPREG, true, OPWR, REG_DX), OP(OPREG, true, OPRD, REG_AX)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"cdq",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x99,   1,     NMD_X86_INSTRUCTION_CDQ,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0x99},                               {OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPRD, REG_EAX)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cwd",                    {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x99,   1,     NMD_X86_INSTRUCTION_CWD,      PRFX_OPSZ,              1,           2,           GRP_NONE,                                {0x66,0x99},                          {OP(OPREG, true, OPWR, REG_DX), OP(OPREG, true, OPRD, REG_AX)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"cdq",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x99,   1,     NMD_X86_INSTRUCTION_CDQ,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0x99},                               {OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPRD, REG_EAX)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cqo",                    {1, 0, 0, 1, 1, 0, MODE_64, 2,   0x99,   1,     NMD_X86_INSTRUCTION_CQO,      PRFX_REX_W,             1,           2,           GRP_NONE,                                {0x48,0x99},                          {OP(OPREG, true, OPWR, REG_RDX), OP(OPREG, true, OPRD, REG_RAX)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x48,   0,               PRFX_NONE}},
	{"call +5",                {1, 0, 0, 0, 0, 0, MODE_32, 5,   0xe8,   1,     NMD_X86_INSTRUCTION_CALL,     PRFX_NONE,              0,           4,           GRP_CALL|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe8,0x00,0x00,0x00,0x00},           {OP(OPIMM, false, OPRD, 0), OP(OPREG, true, OPRDWR, REG_EIP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                    {0},         {0},   IMM4, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"call +5",                {1, 0, 0, 0, 0, 0, MODE_64, 5,   0xe8,   1,     NMD_X86_INSTRUCTION_CALL,     PRFX_NONE,              0,           4,           GRP_CALL|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe8,0x00,0x00,0x00,0x00},           {OP(OPIMM, false, OPRD, 0), OP(OPREG, true, OPRDWR, REG_RIP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                    {0},         {0},   IMM4, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"salc",                   {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xd6,   1,     NMD_X86_INSTRUCTION_SALC,     PRFX_NONE,              0,           1,           GRP_NONE,                                {0xd6},                               {OP(OPREG, true, OPWR, REG_AL)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"salc",                   {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xd6,   1,     NMD_X86_INSTRUCTION_SALC,     PRFX_NONE,              0,           1,           GRP_NONE,                                {0xd6},                               {OP(OPREG, true, OPWR, REG_AL)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"clc",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xf8,   1,     NMD_X86_INSTRUCTION_CLC,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xf8},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(CF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"clc",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xf8,   1,     NMD_X86_INSTRUCTION_CLC,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xf8},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(CF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"clc",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xf8,   1,     NMD_X86_INSTRUCTION_CLC,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xf8},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(CF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"stc",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xf9,   1,     NMD_X86_INSTRUCTION_STC,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xf9},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(CF), FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"stc",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xf9,   1,     NMD_X86_INSTRUCTION_STC,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xf9},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(CF), FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"stc",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xf9,   1,     NMD_X86_INSTRUCTION_STC,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xf9},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(CF), FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cli",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xfa,   1,     NMD_X86_INSTRUCTION_CLI,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfa},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|VIF),                                                 FLAG(IOPL),                                                   FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cli",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xfa,   1,     NMD_X86_INSTRUCTION_CLI,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfa},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|VIF),                                                 FLAG(IOPL),                                                   FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cli",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xfa,   1,     NMD_X86_INSTRUCTION_CLI,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfa},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|VIF),                                                 FLAG(IOPL),                                                   FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"sti",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xfb,   1,     NMD_X86_INSTRUCTION_STI,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfb},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|VIF),                                                 FLAG(IOPL),                                                   FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"sti",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xfb,   1,     NMD_X86_INSTRUCTION_STI,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfb},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|VIF),                                                 FLAG(IOPL),                                                   FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"sti",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xfb,   1,     NMD_X86_INSTRUCTION_STI,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfb},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(IF|VIF),                                                 FLAG(IOPL),                                                   FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cld",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xfc,   1,     NMD_X86_INSTRUCTION_CLD,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfc},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(DF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"cld",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xfc,   1,     NMD_X86_INSTRUCTION_CLD,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfc},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(DF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"cld",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xfc,   1,     NMD_X86_INSTRUCTION_CLD,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfc},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(DF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"std",                    {1, 0, 0, 0, 0, 0, MODE_16, 1,   0xfd,   1,     NMD_X86_INSTRUCTION_STD,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfd},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(DF), FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"std",                    {1, 0, 0, 0, 0, 0, MODE_32, 1,   0xfd,   1,     NMD_X86_INSTRUCTION_STD,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfd},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(DF), FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"std",                    {1, 0, 0, 0, 0, 0, MODE_64, 1,   0xfd,   1,     NMD_X86_INSTRUCTION_STD,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0xfd},                               {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(DF), FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov al,0",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xb0,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb0,0x00},                          {OP(OPREG, false, OPWR, REG_AL), OP(OPIMM, false, OPRD, 0x00)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov al,2Ch",             {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xb0,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb0,0x2C},                          {OP(OPREG, false, OPWR, REG_AL), OP(OPIMM, false, OPRD, 0x2C)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x2C,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov al,FFh",             {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xb0,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb0,0xFF},                          {OP(OPREG, false, OPWR, REG_AL), OP(OPIMM, false, OPRD, 0xFF)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xFF,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov cl,0",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xb1,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb1,0x00},                          {OP(OPREG, false, OPWR, REG_CL), OP(OPIMM, false, OPRD, 0x00)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov cl,20h",             {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xb1,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb1,0x20},                          {OP(OPREG, false, OPWR, REG_CL), OP(OPIMM, false, OPRD, 0x20)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x20,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov cl,FFh",             {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xb1,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb1,0xFF},                          {OP(OPREG, false, OPWR, REG_CL), OP(OPIMM, false, OPRD, 0xFF)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xFF,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov dl,0",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xb2,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb2,0x00},                          {OP(OPREG, false, OPWR, REG_DL), OP(OPIMM, false, OPRD, 0x00)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov dl,2Ch",             {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xb2,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb2,0x2C},                          {OP(OPREG, false, OPWR, REG_DL), OP(OPIMM, false, OPRD, 0x2C)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x2C,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov dl,FFh",             {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xb2,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb2,0xFF},                          {OP(OPREG, false, OPWR, REG_DL), OP(OPIMM, false, OPRD, 0xFF)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xFF,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov bl,0",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xb3,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb3,0x00},                          {OP(OPREG, false, OPWR, REG_BL), OP(OPIMM, false, OPRD, 0x00)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov bl,2Ch",             {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xb3,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb3,0x2C},                          {OP(OPREG, false, OPWR, REG_BL), OP(OPIMM, false, OPRD, 0x2C)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x2C,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov bl,FFh",             {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xb3,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb3,0xFF},                          {OP(OPREG, false, OPWR, REG_BL), OP(OPIMM, false, OPRD, 0xFF)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xFF,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov ah,0",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xb4,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb4,0x00},                          {OP(OPREG, false, OPWR, REG_AH), OP(OPIMM, false, OPRD, 0x00)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov ah,2Ch",             {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xb4,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb4,0x2C},                          {OP(OPREG, false, OPWR, REG_AH), OP(OPIMM, false, OPRD, 0x2C)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x2C,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov ah,FFh",             {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xb4,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb4,0xFF},                          {OP(OPREG, false, OPWR, REG_AH), OP(OPIMM, false, OPRD, 0xFF)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xFF,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov ch,0",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xb5,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb5,0x00},                          {OP(OPREG, false, OPWR, REG_CH), OP(OPIMM, false, OPRD, 0x00)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov ch,20h",             {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xb5,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb5,0x20},                          {OP(OPREG, false, OPWR, REG_CH), OP(OPIMM, false, OPRD, 0x20)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x20,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov ch,FFh",             {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xb5,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb5,0xFF},                          {OP(OPREG, false, OPWR, REG_CH), OP(OPIMM, false, OPRD, 0xFF)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xFF,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov dh,0",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xb6,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb6,0x00},                          {OP(OPREG, false, OPWR, REG_DH), OP(OPIMM, false, OPRD, 0x00)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov dh,2Ch",             {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xb6,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb6,0x2C},                          {OP(OPREG, false, OPWR, REG_DH), OP(OPIMM, false, OPRD, 0x2C)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x2C,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov dh,FFh",             {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xb6,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb6,0xFF},                          {OP(OPREG, false, OPWR, REG_DH), OP(OPIMM, false, OPRD, 0xFF)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xFF,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov bh,0",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xb7,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb7,0x00},                          {OP(OPREG, false, OPWR, REG_BH), OP(OPIMM, false, OPRD, 0x00)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov bh,2Ch",             {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xb7,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb7,0x2C},                          {OP(OPREG, false, OPWR, REG_BH), OP(OPIMM, false, OPRD, 0x2C)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0x2C,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov bh,FFh",             {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xb7,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0xb7,0xFF},                          {OP(OPREG, false, OPWR, REG_BH), OP(OPIMM, false, OPRD, 0xFF)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xFF,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"mov r8b,0",              {1, 0, 0, 1, 0, 0, MODE_64, 3,   0xb0,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_REX_B,             1,           2,           GRP_NONE,                                {0x41,0xb0,0x00},                     {OP(OPREG, false, OPWR, REG_R8B), OP(OPIMM, false, OPRD, 0x00)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"mov r9b,21h",            {1, 0, 0, 1, 0, 0, MODE_64, 3,   0xb1,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_REX_B,             1,           2,           GRP_NONE,                                {0x41,0xb1,0x21},                     {OP(OPREG, false, OPWR, REG_R9B), OP(OPIMM, false, OPRD, 0x21)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x21,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"mov r10b,30h",           {1, 0, 0, 1, 0, 0, MODE_64, 3,   0xb2,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_REX_B,             1,           2,           GRP_NONE,                                {0x41,0xb2,0x30},                     {OP(OPREG, false, OPWR, REG_R10B), OP(OPIMM, false, OPRD, 0x30)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x30,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"mov r11b,FFh",           {1, 0, 0, 1, 0, 0, MODE_64, 3,   0xb3,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_REX_B,             1,           2,           GRP_NONE,                                {0x41,0xb3,0xFF},                     {OP(OPREG, false, OPWR, REG_R11B), OP(OPIMM, false, OPRD, 0xFF)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0xFF,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"mov r12b,1",             {1, 0, 0, 1, 0, 0, MODE_64, 3,   0xb4,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_REX_B,             1,           2,           GRP_NONE,                                {0x41,0xb4,0x01},                     {OP(OPREG, false, OPWR, REG_R12B), OP(OPIMM, false, OPRD, 0x01)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x01,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"mov r13b,CDh",           {1, 0, 0, 1, 0, 0, MODE_64, 3,   0xb5,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_REX_B,             1,           2,           GRP_NONE,                                {0x41,0xb5,0xCD},                     {OP(OPREG, false, OPWR, REG_R13B), OP(OPIMM, false, OPRD, 0xCD)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0xCD,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"mov r14b,FBh",           {1, 0, 0, 1, 0, 0, MODE_64, 3,   0xb6,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_REX_B,             1,           2,           GRP_NONE,                                {0x41,0xb6,0xFB},                     {OP(OPREG, false, OPWR, REG_R14B), OP(OPIMM, false, OPRD, 0xFB)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0xFB,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"mov r15b,BBh",           {1, 0, 0, 1, 0, 0, MODE_64, 3,   0xb7,   1,     NMD_X86_INSTRUCTION_MOV,      PRFX_REX_B,             1,           2,           GRP_NONE,                                {0x41,0xb7,0xBB},                     {OP(OPREG, false, OPWR, REG_R15B), OP(OPIMM, false, OPRD, 0xBB)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0xBB,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"syscall",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x05,   2,     NMD_X86_INSTRUCTION_SYSCALL,  PRFX_NONE,              0,           5,           GRP_NONE,                                {0x0f,0x05},                          {OP(OPREG, true, OPWR, REG_IP), OP(OPREG, true, OPWR, REG_RCX), OP(OPREG, true, OPWR, REG_R11), OP(OPREG, true, OPWR, REG_CS), OP(OPREG, true, OPWR, REG_SS)},                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|VIP|ID),       FLAG(0),                                                      FLAG(0),  FLAG(VM|RF),    FLAG(0),           0,      0,               PRFX_NONE}},
	{"syscall",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x05,   2,     NMD_X86_INSTRUCTION_SYSCALL,  PRFX_NONE,              0,           5,           GRP_NONE,                                {0x0f,0x05},                          {OP(OPREG, true, OPWR, REG_EIP), OP(OPREG, true, OPWR, REG_RCX), OP(OPREG, true, OPWR, REG_R11), OP(OPREG, true, OPWR, REG_CS), OP(OPREG, true, OPWR, REG_SS)},                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|VIP|ID),       FLAG(0),                                                      FLAG(0),  FLAG(VM|RF),    FLAG(0),           0,      0,               PRFX_NONE}},
	{"syscall",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x05,   2,     NMD_X86_INSTRUCTION_SYSCALL,  PRFX_NONE,              0,           5,           GRP_NONE,                                {0x0f,0x05},                          {OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPWR, REG_RCX), OP(OPREG, true, OPWR, REG_R11), OP(OPREG, true, OPWR, REG_CS), OP(OPREG, true, OPWR, REG_SS)},                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|VIP|ID),       FLAG(0),                                                      FLAG(0),  FLAG(VM|RF),    FLAG(0),           0,      0,               PRFX_NONE}},
	{"sysret",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x07,   2,     NMD_X86_INSTRUCTION_SYSRET,   PRFX_NONE,              0,           5,           GRP_NONE,                                {0x0f,0x07},                          {OP(OPREG, true, OPWR, REG_IP), OP(OPREG, true, OPRD, REG_RCX), OP(OPREG, true, OPRD, REG_R11), OP(OPREG, true, OPWR, REG_CS), OP(OPREG, true, OPWR, REG_SS)},                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|VIP|ID),       FLAG(0),                                                      FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"sysret",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x07,   2,     NMD_X86_INSTRUCTION_SYSRET,   PRFX_NONE,              0,           5,           GRP_NONE,                                {0x0f,0x07},                          {OP(OPREG, true, OPWR, REG_EIP), OP(OPREG, true, OPRD, REG_RCX), OP(OPREG, true, OPRD, REG_R11), OP(OPREG, true, OPWR, REG_CS), OP(OPREG, true, OPWR, REG_SS)},                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|VIP|ID),       FLAG(0),                                                      FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"sysret",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x07,   2,     NMD_X86_INSTRUCTION_SYSRET,   PRFX_NONE,              0,           5,           GRP_NONE,                                {0x0f,0x07},                          {OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPRD, REG_RCX), OP(OPREG, true, OPRD, REG_R11), OP(OPREG, true, OPWR, REG_CS), OP(OPREG, true, OPWR, REG_SS)},                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|AC|VIF|VIP|ID),       FLAG(0),                                                      FLAG(0),  FLAG(RF),       FLAG(0),           0,      0,               PRFX_NONE}},
	{"clts",                   {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x06,   2,     NMD_X86_INSTRUCTION_CLTS,     PRFX_NONE,              0,           0,           GRP_PRIV,                                {0x0f,0x06},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"clts",                   {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x06,   2,     NMD_X86_INSTRUCTION_CLTS,     PRFX_NONE,              0,           0,           GRP_PRIV,                                {0x0f,0x06},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"clts",                   {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x06,   2,     NMD_X86_INSTRUCTION_CLTS,     PRFX_NONE,              0,           0,           GRP_PRIV,                                {0x0f,0x06},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"invd",                   {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x08,   2,     NMD_X86_INSTRUCTION_INVD,     PRFX_NONE,              0,           0,           GRP_PRIV,                                {0x0f,0x08},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"invd",                   {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x08,   2,     NMD_X86_INSTRUCTION_INVD,     PRFX_NONE,              0,           0,           GRP_PRIV,                                {0x0f,0x08},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"invd",                   {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x08,   2,     NMD_X86_INSTRUCTION_INVD,     PRFX_NONE,              0,           0,           GRP_PRIV,                                {0x0f,0x08},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"wbinvd",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x09,   2,     NMD_X86_INSTRUCTION_WBINVD,   PRFX_NONE,              0,           0,           GRP_PRIV,                                {0x0f,0x09},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"wbinvd",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x09,   2,     NMD_X86_INSTRUCTION_WBINVD,   PRFX_NONE,              0,           0,           GRP_PRIV,                                {0x0f,0x09},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"wbinvd",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x09,   2,     NMD_X86_INSTRUCTION_WBINVD,   PRFX_NONE,              0,           0,           GRP_PRIV,                                {0x0f,0x09},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ud2",                    {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x0b,   2,     NMD_X86_INSTRUCTION_UD2,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0x0f,0x0b},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ud2",                    {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x0b,   2,     NMD_X86_INSTRUCTION_UD2,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0x0f,0x0b},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ud2",                    {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x0b,   2,     NMD_X86_INSTRUCTION_UD2,      PRFX_NONE,              0,           0,           GRP_NONE,                                {0x0f,0x0b},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"femms",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x0e,   2,     NMD_X86_INSTRUCTION_FEMMS,    PRFX_NONE,              0,           0,           GRP_NONE,                                {0x0f,0x0e},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"femms",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x0e,   2,     NMD_X86_INSTRUCTION_FEMMS,    PRFX_NONE,              0,           0,           GRP_NONE,                                {0x0f,0x0e},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"femms",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x0e,   2,     NMD_X86_INSTRUCTION_FEMMS,    PRFX_NONE,              0,           0,           GRP_NONE,                                {0x0f,0x0e},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"wrmsr",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x30,   2,     NMD_X86_INSTRUCTION_WRMSR,    PRFX_NONE,              0,           3,           GRP_PRIV,                                {0x0f,0x30},                          {OP(OPREG, true, OPRD, REG_EAX), OP(OPREG, true, OPRD, REG_EDX), OP(OPREG, true, OPRD, REG_ECX)},                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"wrmsr",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x30,   2,     NMD_X86_INSTRUCTION_WRMSR,    PRFX_NONE,              0,           3,           GRP_PRIV,                                {0x0f,0x30},                          {OP(OPREG, true, OPRD, REG_EAX), OP(OPREG, true, OPRD, REG_EDX), OP(OPREG, true, OPRD, REG_ECX)},                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"wrmsr",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x30,   2,     NMD_X86_INSTRUCTION_WRMSR,    PRFX_NONE,              0,           3,           GRP_PRIV,                                {0x0f,0x30},                          {OP(OPREG, true, OPRD, REG_EAX), OP(OPREG, true, OPRD, REG_EDX), OP(OPREG, true, OPRD, REG_ECX)},                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rdtsc",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x31,   2,     NMD_X86_INSTRUCTION_RDTSC,    PRFX_NONE,              0,           2,           GRP_NONE,                                {0x0f,0x31},                          {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPWR, REG_EDX)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rdtsc",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x31,   2,     NMD_X86_INSTRUCTION_RDTSC,    PRFX_NONE,              0,           2,           GRP_NONE,                                {0x0f,0x31},                          {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPWR, REG_EDX)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rdmsr",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x32,   2,     NMD_X86_INSTRUCTION_RDMSR,    PRFX_NONE,              0,           3,           GRP_PRIV,                                {0x0f,0x32},                          {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPRD, REG_ECX)},                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rdmsr",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x32,   2,     NMD_X86_INSTRUCTION_RDMSR,    PRFX_NONE,              0,           3,           GRP_PRIV,                                {0x0f,0x32},                          {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPRD, REG_ECX)},                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rdmsr",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x32,   2,     NMD_X86_INSTRUCTION_RDMSR,    PRFX_NONE,              0,           3,           GRP_PRIV,                                {0x0f,0x32},                          {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPRD, REG_ECX)},                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rdpmc",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x33,   2,     NMD_X86_INSTRUCTION_RDPMC,    PRFX_NONE,              0,           3,           GRP_PRIV,                                {0x0f,0x33},                          {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPRD, REG_ECX)},                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rdpmc",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x33,   2,     NMD_X86_INSTRUCTION_RDPMC,    PRFX_NONE,              0,           3,           GRP_PRIV,                                {0x0f,0x33},                          {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPRD, REG_ECX)},                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rdpmc",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x33,   2,     NMD_X86_INSTRUCTION_RDPMC,    PRFX_NONE,              0,           3,           GRP_PRIV,                                {0x0f,0x33},                          {OP(OPREG, true, OPWR, REG_EAX), OP(OPREG, true, OPWR, REG_EDX), OP(OPREG, true, OPRD, REG_ECX)},                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"sysenter",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x34,   2,     NMD_X86_INSTRUCTION_SYSENTER, PRFX_NONE,              0,           2,           GRP_NONE,                                {0x0f,0x34},                          {OP(OPREG, true, OPWR, REG_IP), OP(OPREG, true, OPWR, REG_SP)},                                                                                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(IF|RF|VM), FLAG(0),           0,      0,               PRFX_NONE}},
	{"sysenter",               {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x34,   2,     NMD_X86_INSTRUCTION_SYSENTER, PRFX_NONE,              0,           2,           GRP_NONE,                                {0x0f,0x34},                          {OP(OPREG, true, OPWR, REG_EIP), OP(OPREG, true, OPWR, REG_ESP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(IF|RF|VM), FLAG(0),           0,      0,               PRFX_NONE}},
	{"sysenter",               {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x34,   2,     NMD_X86_INSTRUCTION_SYSENTER, PRFX_NONE,              0,           2,           GRP_NONE,                                {0x0f,0x34},                          {OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPWR, REG_RSP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(IF|RF|VM), FLAG(0),           0,      0,               PRFX_NONE}},
	{"sysexit",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x35,   2,     NMD_X86_INSTRUCTION_SYSEXIT,  PRFX_NONE,              0,           4,           GRP_PRIV,                                {0x0f,0x35},                          {OP(OPREG, true, OPWR, REG_IP), OP(OPREG, true, OPWR, REG_SP), OP(OPREG, true, OPRD, REG_CX), OP(OPREG, true, OPRD, REG_DX)},                                                                                                                                                                                                                                    {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"sysexit",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x35,   2,     NMD_X86_INSTRUCTION_SYSEXIT,  PRFX_NONE,              0,           4,           GRP_PRIV,                                {0x0f,0x35},                          {OP(OPREG, true, OPWR, REG_EIP), OP(OPREG, true, OPWR, REG_ESP), OP(OPREG, true, OPRD, REG_ECX), OP(OPREG, true, OPRD, REG_EDX)},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"sysexit",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x35,   2,     NMD_X86_INSTRUCTION_SYSEXIT,  PRFX_NONE,              0,           4,           GRP_PRIV,                                {0x0f,0x35},                          {OP(OPREG, true, OPWR, REG_RIP), OP(OPREG, true, OPWR, REG_RSP), OP(OPREG, true, OPRD, REG_RCX), OP(OPREG, true, OPRD, REG_RDX)},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"getsec",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x37,   2,     NMD_X86_INSTRUCTION_GETSEC,   PRFX_NONE,              0,           2,           GRP_PRIV,                                {0x0f,0x37},                          {OP(OPREG, true, OPRD | OPCWR, REG_EAX), OP(OPREG, true, OPRD, REG_EBX)},                                                                                                                                                                                                                                                                                        {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"getsec",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x37,   2,     NMD_X86_INSTRUCTION_GETSEC,   PRFX_NONE,              0,           2,           GRP_PRIV,                                {0x0f,0x37},                          {OP(OPREG, true, OPRD | OPCWR, REG_EAX), OP(OPREG, true, OPRD, REG_EBX)},                                                                                                                                                                                                                                                                                        {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"getsec",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x37,   2,     NMD_X86_INSTRUCTION_GETSEC,   PRFX_NONE,              0,           2,           GRP_PRIV,                                {0x0f,0x37},                          {OP(OPREG, true, OPRD | OPCWR, REG_EAX), OP(OPREG, true, OPRD, REG_EBX)},                                                                                                                                                                                                                                                                                        {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"emms",                   {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x77,   2,     NMD_X86_INSTRUCTION_EMMS,     PRFX_NONE,              0,           0,           GRP_NONE,                                {0x0f,0x77},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"emms",                   {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x77,   2,     NMD_X86_INSTRUCTION_EMMS,     PRFX_NONE,              0,           0,           GRP_NONE,                                {0x0f,0x77},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"emms",                   {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x77,   2,     NMD_X86_INSTRUCTION_EMMS,     PRFX_NONE,              0,           0,           GRP_NONE,                                {0x0f,0x77},                          {},                                                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cpuid",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xa2,   2,     NMD_X86_INSTRUCTION_CPUID,    PRFX_NONE,              0,           4,           GRP_NONE,                                {0x0f,0xa2},                          {OP(OPREG, true, OPRDWR, REG_EAX), OP(OPREG, true, OPWR, REG_EBX), OP(OPREG, true, OPWR | OPCRD, REG_ECX), OP(OPREG, true, OPWR, REG_EDX)},                                                                                                                                                                                                                      {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cpuid",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xa2,   2,     NMD_X86_INSTRUCTION_CPUID,    PRFX_NONE,              0,           4,           GRP_NONE,                                {0x0f,0xa2},                          {OP(OPREG, true, OPRDWR, REG_EAX), OP(OPREG, true, OPWR, REG_EBX), OP(OPREG, true, OPWR | OPCRD, REG_ECX), OP(OPREG, true, OPWR, REG_EDX)},                                                                                                                                                                                                                      {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"cpuid",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xa2,   2,     NMD_X86_INSTRUCTION_CPUID,    PRFX_NONE,              0,           4,           GRP_NONE,                                {0x0f,0xa2},                          {OP(OPREG, true, OPRDWR, REG_EAX), OP(OPREG, true, OPWR, REG_EBX), OP(OPREG, true, OPWR | OPCRD, REG_ECX), OP(OPREG, true, OPWR, REG_EDX)},                                                                                                                                                                                                                      {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rsm",                    {1, 0, 0, 0, 0, 0, MODE_16, 2,   0xaa,   2,     NMD_X86_INSTRUCTION_RSM,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x0f,0xaa},                          {OP(OPREG, true, OPWR, REG_IP)},                                                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rsm",                    {1, 0, 0, 0, 0, 0, MODE_32, 2,   0xaa,   2,     NMD_X86_INSTRUCTION_RSM,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x0f,0xaa},                          {OP(OPREG, true, OPWR, REG_EIP)},                                                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"rsm",                    {1, 0, 0, 0, 0, 0, MODE_64, 2,   0xaa,   2,     NMD_X86_INSTRUCTION_RSM,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x0f,0xaa},                          {OP(OPREG, true, OPWR, REG_RIP)},                                                                                                                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_0F,  ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|TF|IF|DF|OF|IOPL|NT|RF|VM|AC|VIF|VIP|ID), FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc ax",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x40,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x40},                               {OP(OPREG, false, OPRDWR, REG_AX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc eax",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x40,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x40},                               {OP(OPREG, false, OPRDWR, REG_EAX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc eax",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x40,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x40},                          {OP(OPREG, false, OPRDWR, REG_EAX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc ax",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x40,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x40},                          {OP(OPREG, false, OPRDWR, REG_AX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc cx",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x41,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x41},                               {OP(OPREG, false, OPRDWR, REG_CX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc ecx",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x41,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x41},                               {OP(OPREG, false, OPRDWR, REG_ECX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc ecx",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x41,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x41},                          {OP(OPREG, false, OPRDWR, REG_ECX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc cx",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x41,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x41},                          {OP(OPREG, false, OPRDWR, REG_CX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc dx",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x42,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x42},                               {OP(OPREG, false, OPRDWR, REG_DX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc edx",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x42,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x42},                               {OP(OPREG, false, OPRDWR, REG_EDX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc edx",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x42,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x42},                          {OP(OPREG, false, OPRDWR, REG_EDX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc dx",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x42,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x42},                          {OP(OPREG, false, OPRDWR, REG_DX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc bx",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x43,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x43},                               {OP(OPREG, false, OPRDWR, REG_BX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc ebx",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x43,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x43},                               {OP(OPREG, false, OPRDWR, REG_EBX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc ebx",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x43,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x43},                          {OP(OPREG, false, OPRDWR, REG_EBX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc bx",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x43,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x43},                          {OP(OPREG, false, OPRDWR, REG_BX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc sp",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x44,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x44},                               {OP(OPREG, false, OPRDWR, REG_SP)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc esp",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x44,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x44},                               {OP(OPREG, false, OPRDWR, REG_ESP)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc esp",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x44,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x44},                          {OP(OPREG, false, OPRDWR, REG_ESP)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc sp",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x44,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x44},                          {OP(OPREG, false, OPRDWR, REG_SP)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc bp",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x45,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x45},                               {OP(OPREG, false, OPRDWR, REG_BP)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc ebp",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x45,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x45},                               {OP(OPREG, false, OPRDWR, REG_EBP)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc ebp",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x45,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x45},                          {OP(OPREG, false, OPRDWR, REG_EBP)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc bp",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x45,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x45},                          {OP(OPREG, false, OPRDWR, REG_BP)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc si",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x46,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x46},                               {OP(OPREG, false, OPRDWR, REG_SI)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc esi",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x46,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x46},                               {OP(OPREG, false, OPRDWR, REG_ESI)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc esi",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x46,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x46},                          {OP(OPREG, false, OPRDWR, REG_ESI)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc si",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x46,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x46},                          {OP(OPREG, false, OPRDWR, REG_SI)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc di",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x47,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x47},                               {OP(OPREG, false, OPRDWR, REG_DI)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc edi",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x47,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x47},                               {OP(OPREG, false, OPRDWR, REG_EDI)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"inc edi",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x47,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x47},                          {OP(OPREG, false, OPRDWR, REG_EDI)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"inc di",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x47,   1,     NMD_X86_INSTRUCTION_INC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x47},                          {OP(OPREG, false, OPRDWR, REG_DI)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec ax",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x48,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x48},                               {OP(OPREG, false, OPRDWR, REG_AX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec eax",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x48,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x48},                               {OP(OPREG, false, OPRDWR, REG_EAX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec eax",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x48,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x48},                          {OP(OPREG, false, OPRDWR, REG_EAX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec ax",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x48,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x48},                          {OP(OPREG, false, OPRDWR, REG_AX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec cx",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x49,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x49},                               {OP(OPREG, false, OPRDWR, REG_CX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec ecx",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x49,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x49},                               {OP(OPREG, false, OPRDWR, REG_ECX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec ecx",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x49,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x49},                          {OP(OPREG, false, OPRDWR, REG_ECX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec cx",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x49,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x49},                          {OP(OPREG, false, OPRDWR, REG_CX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec dx",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x4a,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4a},                               {OP(OPREG, false, OPRDWR, REG_DX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec edx",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x4a,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4a},                               {OP(OPREG, false, OPRDWR, REG_EDX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec edx",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x4a,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4a},                          {OP(OPREG, false, OPRDWR, REG_EDX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec dx",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x4a,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4a},                          {OP(OPREG, false, OPRDWR, REG_DX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec bx",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x4b,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4b},                               {OP(OPREG, false, OPRDWR, REG_BX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec ebx",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x4b,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4b},                               {OP(OPREG, false, OPRDWR, REG_EBX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec ebx",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x4b,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4b},                          {OP(OPREG, false, OPRDWR, REG_EBX)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec bx",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x4b,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4b},                          {OP(OPREG, false, OPRDWR, REG_BX)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec sp",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x4c,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4c},                               {OP(OPREG, false, OPRDWR, REG_SP)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec esp",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x4c,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4c},                               {OP(OPREG, false, OPRDWR, REG_ESP)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec esp",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x4c,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4c},                          {OP(OPREG, false, OPRDWR, REG_ESP)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec sp",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x4c,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4c},                          {OP(OPREG, false, OPRDWR, REG_SP)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec bp",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x4d,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4d},                               {OP(OPREG, false, OPRDWR, REG_BP)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec ebp",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x4d,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4d},                               {OP(OPREG, false, OPRDWR, REG_EBP)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec ebp",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x4d,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4d},                          {OP(OPREG, false, OPRDWR, REG_EBP)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec bp",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x4d,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4d},                          {OP(OPREG, false, OPRDWR, REG_BP)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec si",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x4e,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4e},                               {OP(OPREG, false, OPRDWR, REG_SI)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec esi",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x4e,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4e},                               {OP(OPREG, false, OPRDWR, REG_ESI)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec esi",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x4e,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4e},                          {OP(OPREG, false, OPRDWR, REG_ESI)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec si",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x4e,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4e},                          {OP(OPREG, false, OPRDWR, REG_SI)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec di",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x4f,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4f},                               {OP(OPREG, false, OPRDWR, REG_DI)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec edi",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x4f,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_NONE,              0,           1,           GRP_NONE,                                {0x4f},                               {OP(OPREG, false, OPRDWR, REG_EDI)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"dec edi",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x4f,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4f},                          {OP(OPREG, false, OPRDWR, REG_EDI)},                                                                                                                                                                                                                                                                                                                             {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"dec di",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x4f,   1,     NMD_X86_INSTRUCTION_DEC,      PRFX_OPSZ,              1,           1,           GRP_NONE,                                {0x66,0x4f},                          {OP(OPREG, false, OPRDWR, REG_DI)},                                                                                                                                                                                                                                                                                                                              {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(PF|AF|ZF|SF|OF),                                         FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push 0",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x6a,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x6a,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                     {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push 0",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x6a,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x6a,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push 0",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x6a,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x6a,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push 7Fh",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x6a,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x6a,0x7f},                          {OP(OPIMM, false, OPRD, 0x7f), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                     {0},         {0},   IMM1, DISP0, 0x7f,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push 7Fh",               {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x6a,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x6a,0x7f},                          {OP(OPIMM, false, OPRD, 0x7f), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM1, DISP0, 0x7f,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push 7Fh",               {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x6a,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x6a,0x7f},                          {OP(OPIMM, false, OPRD, 0x7f), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM1, DISP0, 0x7f,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push 1234h",             {1, 0, 0, 0, 0, 0, MODE_16, 6,   0x68,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x68,0x34,0x12,0x00,0x00},      {OP(OPIMM, false, OPRD, 0x00001234), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM4, DISP0, 0x00001234,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push DEADBEEFh",         {1, 0, 0, 0, 0, 0, MODE_16, 6,   0x68,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x68,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xDEADBEEF), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM4, DISP0, 0xDEADBEEF,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push 1234h",             {1, 0, 0, 0, 0, 0, MODE_32, 5,   0x68,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x68,0x34,0x12,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x00001234), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                             {0},         {0},   IMM4, DISP0, 0x00001234,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push DEADBEEFh",         {1, 0, 0, 0, 0, 0, MODE_32, 5,   0x68,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x68,0xEF,0xBE,0xAD,0xDE},           {OP(OPIMM, false, OPRD, 0xDEADBEEF), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                             {0},         {0},   IMM4, DISP0, 0xDEADBEEF,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push 1234h",             {1, 0, 0, 0, 0, 0, MODE_64, 5,   0x68,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x68,0x34,0x12,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x00001234), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                             {0},         {0},   IMM4, DISP0, 0x00001234,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push FFFFFFFFDEADBEEFh", {1, 0, 0, 0, 0, 0, MODE_64, 5,   0x68,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x68,0xEF,0xBE,0xAD,0xDE},           {OP(OPIMM, false, OPRD, 0xFFFFFFFFDEADBEEF), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                     {0},         {0},   IMM4, DISP0, 0xFFFFFFFFDEADBEEF, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push ax",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x50,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x50},                               {OP(OPREG, false, OPRD, REG_AX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push eax",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x50,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x50},                          {OP(OPREG, false, OPRD, REG_EAX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push eax",               {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x50,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x50},                               {OP(OPREG, false, OPRD, REG_EAX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push ax",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x50,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x50},                          {OP(OPREG, false, OPRD, REG_AX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push rax",               {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x50,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x50},                               {OP(OPREG, false, OPRD, REG_RAX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push ax",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x50,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x50},                          {OP(OPREG, false, OPRD, REG_AX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push r8",                {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x50,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x50},                          {OP(OPREG, false, OPRD, REG_R8), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"push r8w",               {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x50,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x50},                     {OP(OPREG, false, OPRD, REG_R8W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"push cx",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x51,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x51},                               {OP(OPREG, false, OPRD, REG_CX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push ecx",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x51,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x51},                          {OP(OPREG, false, OPRD, REG_ECX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push ecx",               {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x51,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x51},                               {OP(OPREG, false, OPRD, REG_ECX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push cx",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x51,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x51},                          {OP(OPREG, false, OPRD, REG_CX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push rcx",               {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x51,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x51},                               {OP(OPREG, false, OPRD, REG_RCX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push cx",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x51,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x51},                          {OP(OPREG, false, OPRD, REG_CX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push r9",                {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x51,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x51},                          {OP(OPREG, false, OPRD, REG_R9), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"push r9w",               {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x51,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x51},                     {OP(OPREG, false, OPRD, REG_R9W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"push dx",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x52,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x52},                               {OP(OPREG, false, OPRD, REG_DX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push edx",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x52,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x52},                          {OP(OPREG, false, OPRD, REG_EDX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push edx",               {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x52,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x52},                               {OP(OPREG, false, OPRD, REG_EDX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push dx",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x52,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x52},                          {OP(OPREG, false, OPRD, REG_DX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push rdx",               {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x52,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x52},                               {OP(OPREG, false, OPRD, REG_RDX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push dx",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x52,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x52},                          {OP(OPREG, false, OPRD, REG_DX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push r10",               {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x52,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x52},                          {OP(OPREG, false, OPRD, REG_R10), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"push r10w",              {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x52,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x52},                     {OP(OPREG, false, OPRD, REG_R10W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"push bx",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x53,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x53},                               {OP(OPREG, false, OPRD, REG_BX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push ebx",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x53,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x53},                          {OP(OPREG, false, OPRD, REG_EBX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push ebx",               {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x53,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x53},                               {OP(OPREG, false, OPRD, REG_EBX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push bx",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x53,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x53},                          {OP(OPREG, false, OPRD, REG_BX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push rbx",               {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x53,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x53},                               {OP(OPREG, false, OPRD, REG_RBX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push bx",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x53,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x53},                          {OP(OPREG, false, OPRD, REG_BX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push r11",               {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x53,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x53},                          {OP(OPREG, false, OPRD, REG_R11), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"push r11w",              {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x53,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x53},                     {OP(OPREG, false, OPRD, REG_R11W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"push sp",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x54,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x54},                               {OP(OPREG, false, OPRD, REG_SP), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push esp",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x54,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x54},                          {OP(OPREG, false, OPRD, REG_ESP), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push esp",               {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x54,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x54},                               {OP(OPREG, false, OPRD, REG_ESP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push sp",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x54,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x54},                          {OP(OPREG, false, OPRD, REG_SP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push rsp",               {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x54,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x54},                               {OP(OPREG, false, OPRD, REG_RSP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push sp",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x54,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x54},                          {OP(OPREG, false, OPRD, REG_SP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push r12",               {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x54,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x54},                          {OP(OPREG, false, OPRD, REG_R12), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"push r12w",              {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x54,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x54},                     {OP(OPREG, false, OPRD, REG_R12W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"push bp",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x55,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x55},                               {OP(OPREG, false, OPRD, REG_BP), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push ebp",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x55,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x55},                          {OP(OPREG, false, OPRD, REG_EBP), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push ebp",               {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x55,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x55},                               {OP(OPREG, false, OPRD, REG_EBP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push bp",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x55,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x55},                          {OP(OPREG, false, OPRD, REG_BP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push rbp",               {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x55,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x55},                               {OP(OPREG, false, OPRD, REG_RBP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push bp",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x55,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x55},                          {OP(OPREG, false, OPRD, REG_BP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push r13",               {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x55,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x55},                          {OP(OPREG, false, OPRD, REG_R13), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"push r13w",              {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x55,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x55},                     {OP(OPREG, false, OPRD, REG_R13W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"push si",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x56,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x56},                               {OP(OPREG, false, OPRD, REG_SI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push esi",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x56,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x56},                          {OP(OPREG, false, OPRD, REG_ESI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push esi",               {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x56,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x56},                               {OP(OPREG, false, OPRD, REG_ESI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push si",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x56,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x56},                          {OP(OPREG, false, OPRD, REG_SI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push rsi",               {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x56,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x56},                               {OP(OPREG, false, OPRD, REG_RSI), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push si",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x56,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x56},                          {OP(OPREG, false, OPRD, REG_SI), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push r14",               {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x56,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x56},                          {OP(OPREG, false, OPRD, REG_R14), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"push r14w",              {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x56,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x56},                     {OP(OPREG, false, OPRD, REG_R14W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"push di",                {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x57,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x57},                               {OP(OPREG, false, OPRD, REG_DI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push edi",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x57,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x57},                          {OP(OPREG, false, OPRD, REG_EDI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push edi",               {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x57,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x57},                               {OP(OPREG, false, OPRD, REG_EDI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push di",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x57,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x57},                          {OP(OPREG, false, OPRD, REG_DI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push rdi",               {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x57,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_NONE,              0,           3,           GRP_NONE,                                {0x57},                               {OP(OPREG, false, OPRD, REG_RDI), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"push di",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x57,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x57},                          {OP(OPREG, false, OPRD, REG_DI), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"push r15",               {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x57,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x57},                          {OP(OPREG, false, OPRD, REG_R15), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"push r15w",              {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x57,   1,     NMD_X86_INSTRUCTION_PUSH,     PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x57},                     {OP(OPREG, false, OPRD, REG_R15W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPWR, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"pop ax",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x58,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x58},                               {OP(OPREG, false, OPWR, REG_AX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop eax",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x58,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x58},                          {OP(OPREG, false, OPWR, REG_EAX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop eax",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x58,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x58},                               {OP(OPREG, false, OPWR, REG_EAX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop ax",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x58,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x58},                          {OP(OPREG, false, OPWR, REG_AX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop rax",                {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x58,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x58},                               {OP(OPREG, false, OPWR, REG_RAX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop ax",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x58,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x58},                          {OP(OPREG, false, OPWR, REG_AX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop r8",                 {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x58,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x58},                          {OP(OPREG, false, OPWR, REG_R8), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"pop r8w",                {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x58,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x58},                     {OP(OPREG, false, OPWR, REG_R8W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"pop cx",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x59,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x59},                               {OP(OPREG, false, OPWR, REG_CX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop ecx",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x59,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x59},                          {OP(OPREG, false, OPWR, REG_ECX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop ecx",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x59,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x59},                               {OP(OPREG, false, OPWR, REG_ECX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop cx",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x59,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x59},                          {OP(OPREG, false, OPWR, REG_CX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop rcx",                {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x59,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x59},                               {OP(OPREG, false, OPWR, REG_RCX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop cx",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x59,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x59},                          {OP(OPREG, false, OPWR, REG_CX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop r9",                 {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x59,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x59},                          {OP(OPREG, false, OPWR, REG_R9), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"pop r9w",                {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x59,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x59},                     {OP(OPREG, false, OPWR, REG_R9W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"pop dx",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x5a,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5a},                               {OP(OPREG, false, OPWR, REG_DX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop edx",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x5a,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5a},                          {OP(OPREG, false, OPWR, REG_EDX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop edx",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x5a,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5a},                               {OP(OPREG, false, OPWR, REG_EDX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop dx",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x5a,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5a},                          {OP(OPREG, false, OPWR, REG_DX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop rdx",                {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x5a,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5a},                               {OP(OPREG, false, OPWR, REG_RDX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop dx",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x5a,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5a},                          {OP(OPREG, false, OPWR, REG_DX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop r10",                {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x5a,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x5a},                          {OP(OPREG, false, OPWR, REG_R10), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"pop r10w",               {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x5a,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x5a},                     {OP(OPREG, false, OPWR, REG_R10W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"pop bx",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x5b,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5b},                               {OP(OPREG, false, OPWR, REG_BX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop ebx",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x5b,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5b},                          {OP(OPREG, false, OPWR, REG_EBX), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop ebx",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x5b,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5b},                               {OP(OPREG, false, OPWR, REG_EBX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop bx",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x5b,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5b},                          {OP(OPREG, false, OPWR, REG_BX), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop rbx",                {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x5b,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5b},                               {OP(OPREG, false, OPWR, REG_RBX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop bx",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x5b,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5b},                          {OP(OPREG, false, OPWR, REG_BX), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop r11",                {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x5b,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x5b},                          {OP(OPREG, false, OPWR, REG_R11), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"pop r11w",               {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x5b,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x5b},                     {OP(OPREG, false, OPWR, REG_R11W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"pop sp",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x5c,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5c},                               {OP(OPREG, false, OPWR, REG_SP), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop esp",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x5c,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5c},                          {OP(OPREG, false, OPWR, REG_ESP), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop esp",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x5c,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5c},                               {OP(OPREG, false, OPWR, REG_ESP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop sp",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x5c,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5c},                          {OP(OPREG, false, OPWR, REG_SP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop rsp",                {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x5c,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5c},                               {OP(OPREG, false, OPWR, REG_RSP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop sp",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x5c,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5c},                          {OP(OPREG, false, OPWR, REG_SP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop r12",                {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x5c,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x5c},                          {OP(OPREG, false, OPWR, REG_R12), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"pop r12w",               {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x5c,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x5c},                     {OP(OPREG, false, OPWR, REG_R12W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"pop bp",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x5d,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5d},                               {OP(OPREG, false, OPWR, REG_BP), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop ebp",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x5d,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5d},                          {OP(OPREG, false, OPWR, REG_EBP), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop ebp",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x5d,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5d},                               {OP(OPREG, false, OPWR, REG_EBP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop bp",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x5d,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5d},                          {OP(OPREG, false, OPWR, REG_BP), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop rbp",                {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x5d,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5d},                               {OP(OPREG, false, OPWR, REG_RBP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop bp",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x5d,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5d},                          {OP(OPREG, false, OPWR, REG_BP), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop r13",                {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x5d,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x5d},                          {OP(OPREG, false, OPWR, REG_R13), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"pop r13w",               {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x5d,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x5d},                     {OP(OPREG, false, OPWR, REG_R13W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"pop si",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x5e,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5e},                               {OP(OPREG, false, OPWR, REG_SI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop esi",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x5e,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5e},                          {OP(OPREG, false, OPWR, REG_ESI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop esi",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x5e,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5e},                               {OP(OPREG, false, OPWR, REG_ESI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop si",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x5e,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5e},                          {OP(OPREG, false, OPWR, REG_SI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop rsi",                {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x5e,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5e},                               {OP(OPREG, false, OPWR, REG_RSI), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop si",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x5e,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5e},                          {OP(OPREG, false, OPWR, REG_SI), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop r14",                {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x5e,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x5e},                          {OP(OPREG, false, OPWR, REG_R14), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"pop r14w",               {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x5e,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x5e},                     {OP(OPREG, false, OPWR, REG_R14W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"pop di",                 {1, 0, 0, 0, 0, 0, MODE_16, 1,   0x5f,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5f},                               {OP(OPREG, false, OPWR, REG_DI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                   {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop edi",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x5f,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5f},                          {OP(OPREG, false, OPWR, REG_EDI), OP(OPREG, true, OPRDWR, REG_SP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_SP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                  {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop edi",                {1, 0, 0, 0, 0, 0, MODE_32, 1,   0x5f,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5f},                               {OP(OPREG, false, OPWR, REG_EDI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop di",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x5f,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5f},                          {OP(OPREG, false, OPWR, REG_DI), OP(OPREG, true, OPRDWR, REG_ESP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_ESP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop rdi",                {1, 0, 0, 0, 0, 0, MODE_64, 1,   0x5f,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_NONE,              0,           3,           GRP_NONE,                                {0x5f},                               {OP(OPREG, false, OPWR, REG_RDI), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"pop di",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x5f,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ,              1,           3,           GRP_NONE,                                {0x66,0x5f},                          {OP(OPREG, false, OPWR, REG_DI), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                 {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"pop r15",                {1, 0, 0, 1, 0, 0, MODE_64, 2,   0x5f,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_REX_B,             1,           3,           GRP_NONE,                                {0x41,0x5f},                          {OP(OPREG, false, OPWR, REG_R15), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                                {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_NONE}},
	{"pop r15w",               {1, 0, 0, 1, 0, 0, MODE_64, 3,   0x5f,   1,     NMD_X86_INSTRUCTION_POP,      PRFX_OPSZ | PRFX_REX_B, 2,           3,           GRP_NONE,                                {0x66,0x41,0x5f},                     {OP(OPREG, false, OPWR, REG_R15W), OP(OPREG, true, OPRDWR, REG_RSP), OP(OPMEM, true, OPRD, MEM(REG_SS, REG_RSP, REG_NONE, 0, 0))},                                                                                                                                                                                                                               {0},         {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0x41,   0,               PRFX_OPSZ}},
	{"jo +2",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x70,   1,     NMD_X86_INSTRUCTION_JO,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x70,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jno +3",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x71,   1,     NMD_X86_INSTRUCTION_JNO,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x71,0x01},                          {OP(OPIMM, false, OPRD, 0x01), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x01,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jb +81h",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x72,   1,     NMD_X86_INSTRUCTION_JB,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x72,0x7f},                          {OP(OPIMM, false, OPRD, 0x7f), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x7f,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnb -7Eh",               {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x73,   1,     NMD_X86_INSTRUCTION_JNB,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x73,0x80},                          {OP(OPIMM, false, OPRD, 0xffffffffffffff80), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                   {0},         {0},   IMM1, DISP0, 0xffffffffffffff80, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jz -7Dh",                {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x74,   1,     NMD_X86_INSTRUCTION_JZ,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x74,0x81},                          {OP(OPIMM, false, OPRD, 0xffffffffffffff81), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                   {0},         {0},   IMM1, DISP0, 0xffffffffffffff81, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnz -1",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x75,   1,     NMD_X86_INSTRUCTION_JNZ,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x75,0xfd},                          {OP(OPIMM, false, OPRD, 0xfffffffffffffffd), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                   {0},         {0},   IMM1, DISP0, 0xfffffffffffffffd, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jbe +0",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x76,   1,     NMD_X86_INSTRUCTION_JBE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x76,0xfe},                          {OP(OPIMM, false, OPRD, 0xfffffffffffffffe), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                   {0},         {0},   IMM1, DISP0, 0xfffffffffffffffe, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|ZF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ja +1",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x77,   1,     NMD_X86_INSTRUCTION_JA,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x77,0xff},                          {OP(OPIMM, false, OPRD, 0xffffffffffffffff), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                   {0},         {0},   IMM1, DISP0, 0xffffffffffffffff, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|ZF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"js +2",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x78,   1,     NMD_X86_INSTRUCTION_JS,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x78,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jns +2",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x79,   1,     NMD_X86_INSTRUCTION_JNS,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x79,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jp +2",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x7a,   1,     NMD_X86_INSTRUCTION_JP,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7a,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(PF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnp +2",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x7b,   1,     NMD_X86_INSTRUCTION_JNP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7b,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(PF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jl +2",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x7c,   1,     NMD_X86_INSTRUCTION_JL,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7c,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|OF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jge +2",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x7d,   1,     NMD_X86_INSTRUCTION_JGE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7d,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|OF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jle +2",                 {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x7e,   1,     NMD_X86_INSTRUCTION_JLE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7e,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF|SF|OF),                                               FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jg +2",                  {1, 0, 0, 0, 0, 0, MODE_16, 2,   0x7f,   1,     NMD_X86_INSTRUCTION_JG,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7f,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                                 {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF|SF|OF),                                               FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jo +2",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x70,   1,     NMD_X86_INSTRUCTION_JO,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x70,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jno +3",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x71,   1,     NMD_X86_INSTRUCTION_JNO,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x71,0x01},                          {OP(OPIMM, false, OPRD, 0x01), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x01,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jb +81h",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x72,   1,     NMD_X86_INSTRUCTION_JB,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x72,0x7f},                          {OP(OPIMM, false, OPRD, 0x7f), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x7f,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnb -7Eh",               {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x73,   1,     NMD_X86_INSTRUCTION_JNB,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x73,0x80},                          {OP(OPIMM, false, OPRD, 0xffffffffffffff80), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xffffffffffffff80, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jz -7Dh",                {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x74,   1,     NMD_X86_INSTRUCTION_JZ,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x74,0x81},                          {OP(OPIMM, false, OPRD, 0xffffffffffffff81), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xffffffffffffff81, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnz -1",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x75,   1,     NMD_X86_INSTRUCTION_JNZ,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x75,0xfd},                          {OP(OPIMM, false, OPRD, 0xfffffffffffffffd), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xfffffffffffffffd, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jbe +0",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x76,   1,     NMD_X86_INSTRUCTION_JBE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x76,0xfe},                          {OP(OPIMM, false, OPRD, 0xfffffffffffffffe), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xfffffffffffffffe, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|ZF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ja +1",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x77,   1,     NMD_X86_INSTRUCTION_JA,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x77,0xff},                          {OP(OPIMM, false, OPRD, 0xffffffffffffffff), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xffffffffffffffff, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|ZF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"js +2",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x78,   1,     NMD_X86_INSTRUCTION_JS,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x78,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jns +2",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x79,   1,     NMD_X86_INSTRUCTION_JNS,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x79,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jp +2",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x7a,   1,     NMD_X86_INSTRUCTION_JP,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7a,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(PF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnp +2",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x7b,   1,     NMD_X86_INSTRUCTION_JNP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7b,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(PF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jl +2",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x7c,   1,     NMD_X86_INSTRUCTION_JL,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7c,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|OF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jge +2",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x7d,   1,     NMD_X86_INSTRUCTION_JGE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7d,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|OF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jle +2",                 {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x7e,   1,     NMD_X86_INSTRUCTION_JLE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7e,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF|SF|OF),                                               FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jg +2",                  {1, 0, 0, 0, 0, 0, MODE_32, 2,   0x7f,   1,     NMD_X86_INSTRUCTION_JG,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7f,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF|SF|OF),                                               FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jo +2",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x70,   1,     NMD_X86_INSTRUCTION_JO,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x70,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jno +3",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x71,   1,     NMD_X86_INSTRUCTION_JNO,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x71,0x01},                          {OP(OPIMM, false, OPRD, 0x01), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x01,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jb +81h",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x72,   1,     NMD_X86_INSTRUCTION_JB,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x72,0x7f},                          {OP(OPIMM, false, OPRD, 0x7f), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x7f,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnb -7Eh",               {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x73,   1,     NMD_X86_INSTRUCTION_JNB,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x73,0x80},                          {OP(OPIMM, false, OPRD, 0xffffffffffffff80), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xffffffffffffff80, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jz -7Dh",                {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x74,   1,     NMD_X86_INSTRUCTION_JZ,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x74,0x81},                          {OP(OPIMM, false, OPRD, 0xffffffffffffff81), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xffffffffffffff81, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnz -1",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x75,   1,     NMD_X86_INSTRUCTION_JNZ,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x75,0xfd},                          {OP(OPIMM, false, OPRD, 0xfffffffffffffffd), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xfffffffffffffffd, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jbe +0",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x76,   1,     NMD_X86_INSTRUCTION_JBE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x76,0xfe},                          {OP(OPIMM, false, OPRD, 0xfffffffffffffffe), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xfffffffffffffffe, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|ZF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ja +1",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x77,   1,     NMD_X86_INSTRUCTION_JA,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x77,0xff},                          {OP(OPIMM, false, OPRD, 0xffffffffffffffff), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM1, DISP0, 0xffffffffffffffff, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|ZF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"js +2",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x78,   1,     NMD_X86_INSTRUCTION_JS,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x78,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jns +2",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x79,   1,     NMD_X86_INSTRUCTION_JNS,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x79,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jp +2",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x7a,   1,     NMD_X86_INSTRUCTION_JP,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7a,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(PF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnp +2",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x7b,   1,     NMD_X86_INSTRUCTION_JNP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7b,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(PF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jl +2",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x7c,   1,     NMD_X86_INSTRUCTION_JL,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7c,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|OF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jge +2",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x7d,   1,     NMD_X86_INSTRUCTION_JGE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7d,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|OF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jle +2",                 {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x7e,   1,     NMD_X86_INSTRUCTION_JLE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7e,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF|SF|OF),                                               FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jg +2",                  {1, 0, 0, 0, 0, 0, MODE_64, 2,   0x7f,   1,     NMD_X86_INSTRUCTION_JG,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x7f,0x00},                          {OP(OPIMM, false, OPRD, 0x00), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                                {0},         {0},   IMM1, DISP0, 0x00,               0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF|SF|OF),                                               FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +6",                 {1, 0, 0, 0, 0, 0, MODE_16, 6,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_OPSZ,              1,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0x66,0xe9,0x00,0x00,0x00,0x00},      {OP(OPIMM, false, OPRD, 0x00000000), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                           {0},         {0},   IMM4, DISP0, 0x00000000,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"jmp +7",                 {1, 0, 0, 0, 0, 0, MODE_16, 6,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_OPSZ,              1,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0x66,0xe9,0x01,0x00,0x00,0x00},      {OP(OPIMM, false, OPRD, 0x00000001), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                           {0},         {0},   IMM4, DISP0, 0x00000001,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"jmp +B1h",               {1, 0, 0, 0, 0, 0, MODE_16, 6,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_OPSZ,              1,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0x66,0xe9,0xab,0x00,0x00,0x00},      {OP(OPIMM, false, OPRD, 0x000000ab), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                           {0},         {0},   IMM4, DISP0, 0x000000ab,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"jmp +8005h",             {1, 0, 0, 0, 0, 0, MODE_16, 6,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_OPSZ,              1,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0x66,0xe9,0xff,0x7f,0x00,0x00},      {OP(OPIMM, false, OPRD, 0x00007fff), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                           {0},         {0},   IMM4, DISP0, 0x00007fff,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"jmp +8006h",             {1, 0, 0, 0, 0, 0, MODE_16, 6,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_OPSZ,              1,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0x66,0xe9,0x00,0x80,0x00,0x00},      {OP(OPIMM, false, OPRD, 0x00008000), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                           {0},         {0},   IMM4, DISP0, 0x00008000,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"jmp +10005h",            {1, 0, 0, 0, 0, 0, MODE_16, 6,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_OPSZ,              1,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0x66,0xe9,0xff,0xff,0x00,0x00},      {OP(OPIMM, false, OPRD, 0x0000ffff), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                           {0},         {0},   IMM4, DISP0, 0x0000ffff,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"jmp +1234567Eh",         {1, 0, 0, 0, 0, 0, MODE_16, 6,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_OPSZ,              1,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0x66,0xe9,0x78,0x56,0x34,0x12},      {OP(OPIMM, false, OPRD, 0x12345678), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                           {0},         {0},   IMM4, DISP0, 0x12345678,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"jmp +5",                 {1, 0, 0, 0, 0, 0, MODE_16, 6,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_OPSZ,              1,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0x66,0xe9,0xff,0xff,0xff,0xff},      {OP(OPIMM, false, OPRD, 0xffffffffffffffff), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                   {0},         {0},   IMM4, DISP0, 0xffffffffffffffff, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"jmp +5",                 {1, 0, 0, 0, 0, 0, MODE_32, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0x00,0x00,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x00000000), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x00000000,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +6",                 {1, 0, 0, 0, 0, 0, MODE_32, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0x01,0x00,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x00000001), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x00000001,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +B0h",               {1, 0, 0, 0, 0, 0, MODE_32, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0xab,0x00,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x000000ab), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x000000ab,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +8004h",             {1, 0, 0, 0, 0, 0, MODE_32, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0xff,0x7f,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x00007fff), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x00007fff,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +8005h",             {1, 0, 0, 0, 0, 0, MODE_32, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0x00,0x80,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x00008000), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x00008000,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +10004h",            {1, 0, 0, 0, 0, 0, MODE_32, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0xff,0xff,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x0000ffff), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x0000ffff,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +1234567Dh",         {1, 0, 0, 0, 0, 0, MODE_32, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0x78,0x56,0x34,0x12},           {OP(OPIMM, false, OPRD, 0x12345678), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x12345678,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +4",                 {1, 0, 0, 0, 0, 0, MODE_32, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0xff,0xff,0xff,0xff},           {OP(OPIMM, false, OPRD, 0xffffffffffffffff), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffffffffff, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +5",                 {1, 0, 0, 0, 0, 0, MODE_64, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0x00,0x00,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x00000000), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x00000000,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +6",                 {1, 0, 0, 0, 0, 0, MODE_64, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0x01,0x00,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x00000001), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x00000001,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +B0h",               {1, 0, 0, 0, 0, 0, MODE_64, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0xab,0x00,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x000000ab), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x000000ab,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +8004h",             {1, 0, 0, 0, 0, 0, MODE_64, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0xff,0x7f,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x00007fff), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x00007fff,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +8005h",             {1, 0, 0, 0, 0, 0, MODE_64, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0x00,0x80,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x00008000), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x00008000,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +10004h",            {1, 0, 0, 0, 0, 0, MODE_64, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0xff,0xff,0x00,0x00},           {OP(OPIMM, false, OPRD, 0x0000ffff), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x0000ffff,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +1234567Dh",         {1, 0, 0, 0, 0, 0, MODE_64, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0x78,0x56,0x34,0x12},           {OP(OPIMM, false, OPRD, 0x12345678), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                          {0},         {0},   IMM4, DISP0, 0x12345678,         0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jmp +4",                 {1, 0, 0, 0, 0, 0, MODE_64, 5,   0xe9,   1,     NMD_X86_INSTRUCTION_JMP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_UNCOND_BRANCH|GRP_REL_ADDR, {0xe9,0xff,0xff,0xff,0xff},           {OP(OPIMM, false, OPRD, 0xffffffffffffffff), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffffffffff, 0,            MAP_DEF, ENC_LEG, {0}, FLAG(0),                                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jo +CFh",                {1, 0, 0, 0, 0, 0, MODE_16, 7,   0x80,   2,     NMD_X86_INSTRUCTION_JO,       PRFX_OPSZ,              1,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x66,0x0f,0x80,0xc8,0x00,0x00,0x00}, {OP(OPIMM, false, OPRD, 0x000000c8), OP(OPREG, true, OPRDWR, REG_IP)},                                                                                                                                                                                                                                                                                           {0},         {0},   IMM4, DISP0, 0x000000c8,         0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_OPSZ}},
	{"jo -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x80,   2,     NMD_X86_INSTRUCTION_JO,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x80,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jno -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x81,   2,     NMD_X86_INSTRUCTION_JNO,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x81,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jb -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x82,   2,     NMD_X86_INSTRUCTION_JB,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x82,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnb -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x83,   2,     NMD_X86_INSTRUCTION_JNB,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x83,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jz -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x84,   2,     NMD_X86_INSTRUCTION_JZ,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x84,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnz -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x85,   2,     NMD_X86_INSTRUCTION_JNZ,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x85,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jbe -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x86,   2,     NMD_X86_INSTRUCTION_JBE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x86,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|ZF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ja -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x87,   2,     NMD_X86_INSTRUCTION_JA,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x87,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|ZF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"js -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x88,   2,     NMD_X86_INSTRUCTION_JS,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x88,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jns -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x89,   2,     NMD_X86_INSTRUCTION_JNS,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x89,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jp -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x8a,   2,     NMD_X86_INSTRUCTION_JP,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8a,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(PF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnp -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x8b,   2,     NMD_X86_INSTRUCTION_JNP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8b,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(PF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jl -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x8c,   2,     NMD_X86_INSTRUCTION_JL,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8c,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|OF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jge -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x8d,   2,     NMD_X86_INSTRUCTION_JGE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8d,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|OF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jle -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x8e,   2,     NMD_X86_INSTRUCTION_JLE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8e,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF|SF|OF),                                               FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jg -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_32, 6,   0x8f,   2,     NMD_X86_INSTRUCTION_JG,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8f,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_EIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF|SF|OF),                                               FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jo -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x80,   2,     NMD_X86_INSTRUCTION_JO,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x80,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jno -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x81,   2,     NMD_X86_INSTRUCTION_JNO,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x81,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(OF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jb -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x82,   2,     NMD_X86_INSTRUCTION_JB,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x82,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnb -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x83,   2,     NMD_X86_INSTRUCTION_JNB,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x83,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jz -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x84,   2,     NMD_X86_INSTRUCTION_JZ,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x84,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnz -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x85,   2,     NMD_X86_INSTRUCTION_JNZ,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x85,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jbe -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x86,   2,     NMD_X86_INSTRUCTION_JBE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x86,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|ZF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"ja -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x87,   2,     NMD_X86_INSTRUCTION_JA,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x87,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(CF|ZF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"js -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x88,   2,     NMD_X86_INSTRUCTION_JS,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x88,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jns -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x89,   2,     NMD_X86_INSTRUCTION_JNS,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x89,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jp -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x8a,   2,     NMD_X86_INSTRUCTION_JP,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8a,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(PF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jnp -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x8b,   2,     NMD_X86_INSTRUCTION_JNP,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8b,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(PF),                                                     FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jl -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x8c,   2,     NMD_X86_INSTRUCTION_JL,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8c,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|OF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jge -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x8d,   2,     NMD_X86_INSTRUCTION_JGE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8d,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(SF|OF),                                                  FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jle -2152410Bh",         {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x8e,   2,     NMD_X86_INSTRUCTION_JLE,      PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8e,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF|SF|OF),                                               FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"jg -2152410Bh",          {1, 0, 0, 0, 0, 0, MODE_64, 6,   0x8f,   2,     NMD_X86_INSTRUCTION_JG,       PRFX_NONE,              0,           2,           GRP_JUMP|GRP_COND_BRANCH|GRP_REL_ADDR,   {0x0f,0x8f,0xEF,0xBE,0xAD,0xDE},      {OP(OPIMM, false, OPRD, 0xffffffffdeadbeef), OP(OPREG, true, OPRDWR, REG_RIP)},                                                                                                                                                                                                                                                                                  {0},         {0},   IMM4, DISP0, 0xffffffffdeadbeef, 0,            MAP_0F,  ENC_LEG, {0}, FLAG(0),                                                      FLAG(ZF|SF|OF),                                               FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	//{"add [rax],al",           {1, 1, 0, 0, 0, 0, MODE_64, 2,   0x00,   1,     NMD_X86_INSTRUCTION_ADD,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0x00,0x00},                          {OP(OPMEM, false, OPRDWR, MEM(REG_DS, REG_RAX, REG_NONE, 0, 0)), OP(OPREG, false, OPRD, REG_AL)},                                                                                                                                                                                                                                                                MODRM(0x00), {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|OF),                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
	{"add al,al",              {1, 1, 0, 0, 0, 0, MODE_64, 2,   0x00,   1,     NMD_X86_INSTRUCTION_ADD,      PRFX_NONE,              0,           2,           GRP_NONE,                                {0x00,0xc0},                          {OP(OPREG, false, OPRDWR, REG_AL), OP(OPREG, false, OPRD, REG_AL)},                                                                                                                                                                                                                                                                                              MODRM(0xc0), {0},   IMM0, DISP0, 0,                  0,            MAP_DEF, ENC_LEG, {0}, FLAG(CF|PF|AF|ZF|SF|OF),                                      FLAG(0),                                                      FLAG(0),  FLAG(0),        FLAG(0),           0,      0,               PRFX_NONE}},
    //string                 valid |  | rex |  |  mode     len  op      opsize id                            prefixes                num_prefixes num_operands group                                    full_instruction                      operands                                                                                                                                                                                                                                                                                                                                                         modrm        sib    imm   disp   immediate           displacement  opcd_map encoding vex  modified_flags                                                tested_flags                                                  set_flags cleared_flags   undefined_flags    rex     segment_override simd_prefix
    //                           modrm|  opsz64|
    //                               sib     reprfx   
};
/* These maps provide an overview about the current implementation of tests for the decoder, formatter, assembler and length disassembler.
Symbols:
 - 'o' = test not fully implemented
 - '1' = test fully implemented(the implementation of the instruction should be correct)
 - '*' = test partially implemented
 - '-' = not an instruction

One-Byte opcode map:

   0 1 2 3 4 5 6 7  8 9 a b c d e f
0  o o o o o o 1 1  o o o o o o 1 -
1  o o o o o o 1 1  o o o o o o 1 1
2  o o o o o o - 1  o o o o o o - 1
3  o o o o o o - 1  o o o o o o - 1
4  1 1 1 1 1 1 1 1  1 1 1 1 1 1 1 1
5  1 1 1 1 1 1 1 1  1 1 1 1 1 1 1 1
6  1 1 o o o o - -  1 o 1 o o o o o
7  1 1 1 1 1 1 1 1  1 1 1 1 1 1 1 1
8  o o o o o o o o  o o o o o o o o
9  * o o o o o o o  1 1 o 1 1 1 1 1
a  o o o o o o o o  o o o o o o o o
b  1 1 1 1 1 1 1 1  o o o o o o o o
c  o o 1 1 o o o o  o o 1 1 1 1 1 1
d  o o o o o o 1 1  o o o o o o o o
e  o o o o o o o o  - 1 o o o o o o
f  o 1 o o 1 1 o o  1 1 1 1 1 1 o o

Two-Byte opcode map(0F):

   0 1 2 3 4 5 6 7  8 9 a b c d e f
0  o o o o o 1 1 1  1 1 o 1 o o 1 o
1  o o o o o o o o  o o o o o o o o
2  o o o o o o o o  o o o o o o o o
3  1 1 1 1 1 1 - 1  o o o o o o o o
4  o o o o o o o o  o o o o o o o o
5  o o o o o o o o  o o o o o o o o
6  o o o o o o o o  o o o o o o o o
7  o o o o o o o *  o o o o o o o o
8  1 1 1 1 1 1 1 1  1 1 1 1 1 1 1 1
9  o o o o o o o o  o o o o o o o o
a  1 1 1 o o o o o  1 1 1 o o o o o
b  o o o o o o o o  o o o o o o o o
c  o o o o o o o o  o o o o o o o o
d  o o o o o o o o  o o o o o o o o
e  o o o o o o o o  o o o o o o o o
f  o o o o o o o o  o o o o o o o o

Three-Byte opcode map(0F 38):

   0 1 2 3 4 5 6 7  8 9 a b c d e f
0  o o o o o o o o  o o o o o o o o
1  o o o o o o o o  o o o o o o o o
2  o o o o o o o o  o o o o o o o o
3  o o o o o o o o  o o o o o o o o
4  o o o o o o o o  o o o o o o o o
5  o o o o o o o o  o o o o o o o o
6  o o o o o o o o  o o o o o o o o
7  o o o o o o o o  o o o o o o o o
8  o o o o o o o o  o o o o o o o o
9  o o o o o o o o  o o o o o o o o
a  o o o o o o o o  o o o o o o o o
b  o o o o o o o o  o o o o o o o o
c  o o o o o o o o  o o o o o o o o
d  o o o o o o o o  o o o o o o o o
e  o o o o o o o o  o o o o o o o o
f  o o o o o o o o  o o o o o o o o

Three-Byte opcode map(0F 3A):

   0 1 2 3 4 5 6 7  8 9 a b c d e f
0  o o o o o o o o  o o o o o o o o
1  o o o o o o o o  o o o o o o o o
2  o o o o o o o o  o o o o o o o o
3  o o o o o o o o  o o o o o o o o
4  o o o o o o o o  o o o o o o o o
5  o o o o o o o o  o o o o o o o o
6  o o o o o o o o  o o o o o o o o
7  o o o o o o o o  o o o o o o o o
8  o o o o o o o o  o o o o o o o o
9  o o o o o o o o  o o o o o o o o
a  o o o o o o o o  o o o o o o o o
b  o o o o o o o o  o o o o o o o o
c  o o o o o o o o  o o o o o o o o
d  o o o o o o o o  o o o o o o o o
e  o o o o o o o o  o o o o o o o o
f  o o o o o o o o  o o o o o o o o

*/

void compare_instructions(const nmd_x86_instruction2& a, const nmd_x86_instruction& b)
{
	EXPECT_EQ(a.valid, b.valid);
	EXPECT_EQ(a.has_modrm, b.has_modrm);
	EXPECT_EQ(a.has_sib, b.has_sib);
	EXPECT_EQ(a.has_rex, b.has_rex);
	EXPECT_EQ(a.rex_w_prefix, b.rex_w_prefix);
	EXPECT_EQ(a.repeat_prefix, b.repeat_prefix);
	EXPECT_EQ(a.repeat_prefix, b.repeat_prefix);
	EXPECT_EQ(a.mode, b.mode);
	EXPECT_EQ(a.length, b.length);
	EXPECT_EQ(a.opcode, b.opcode);
	EXPECT_EQ(a.opcode_size, b.opcode_size);
	EXPECT_EQ(a.id, b.id);
	EXPECT_EQ(a.prefixes, b.prefixes);
	EXPECT_EQ(a.num_prefixes, b.num_prefixes);
	EXPECT_EQ(a.num_operands, b.num_operands);
	EXPECT_EQ(a.group, b.group);
	EXPECT_EQ(memcmp(a.buffer, b.buffer, NMD_X86_MAXIMUM_INSTRUCTION_LENGTH), 0);
	for (int i = 0; i < a.num_operands; i++)
	{
		EXPECT_EQ(a.operands[i].type, b.operands[i].type);
		EXPECT_EQ(a.operands[i].is_implicit, b.operands[i].is_implicit);
		EXPECT_EQ(a.operands[i].action, b.operands[i].action);
		switch (a.operands[i].type)
		{
		case OPREG: EXPECT_EQ(a.operands[i].fields.reg, b.operands[i].fields.reg); break;
		case OPIMM: EXPECT_EQ(a.operands[i].fields.imm, b.operands[i].fields.imm); break;
		case OPMEM:
		{
			EXPECT_EQ(a.operands[i].fields.mem.segment, b.operands[i].fields.mem.segment);
			EXPECT_EQ(a.operands[i].fields.mem.base, b.operands[i].fields.mem.base);
			EXPECT_EQ(a.operands[i].fields.mem.index, b.operands[i].fields.mem.index);
			EXPECT_EQ(a.operands[i].fields.mem.scale, b.operands[i].fields.mem.scale);
			EXPECT_EQ(a.operands[i].fields.mem.disp, b.operands[i].fields.mem.disp);
			break;
		}
		}
	}
	EXPECT_EQ(a.modrm.modrm, b.modrm.modrm);
	EXPECT_EQ(a.sib.sib, b.sib.sib);
	EXPECT_EQ(a.imm_mask, b.imm_mask);
	EXPECT_EQ(a.disp_mask, b.disp_mask);
	EXPECT_EQ(a.immediate, b.immediate);
	EXPECT_EQ(a.displacement, b.displacement);
	EXPECT_EQ(a.opcode_map, b.opcode_map);
	EXPECT_EQ(a.encoding, b.encoding);
	EXPECT_EQ(a.vex.vex[0], b.vex.vex[0]);
	EXPECT_EQ(a.vex.vex[1], b.vex.vex[1]);
	EXPECT_EQ(a.vex.vex[2], b.vex.vex[2]);
	EXPECT_EQ(a.modified_flags.eflags, b.modified_flags.eflags);
	EXPECT_EQ(a.tested_flags.eflags, b.tested_flags.eflags);
	EXPECT_EQ(a.set_flags.eflags, b.set_flags.eflags);
	EXPECT_EQ(a.cleared_flags.eflags, b.cleared_flags.eflags);
	EXPECT_EQ(a.undefined_flags.eflags, b.undefined_flags.eflags);
	EXPECT_EQ(a.rex, b.rex);
	EXPECT_EQ(a.segment_override, b.segment_override);
	EXPECT_EQ(a.simd_prefix, b.simd_prefix);
}

TEST(assembler_disassembler_ldisasm_test, all_instructions)
{
	nmd_x86_instruction instruction;
	char formatted_instruction[128];
	uint8_t buffer[NMD_X86_MAXIMUM_INSTRUCTION_LENGTH];

	// Test all instructions in the array above.
	for (size_t i = 0; i < _NMD_NUM_ELEMENTS(instructions); i++)
	{
		SCOPED_TRACE("INDEX=" + std::to_string(i) + '(' + instructions[i].s + ')');
        
		// Test length disassembler
		EXPECT_EQ(nmd_x86_ldisasm(instructions[i].i.buffer, instructions[i].i.length, (NMD_X86_MODE)instructions[i].i.mode), instructions[i].i.length);

		// Test decoder
		EXPECT_EQ(nmd_x86_decode(&instructions[i].i.buffer, instructions[i].i.length, &instruction, (NMD_X86_MODE)instructions[i].i.mode, NMD_X86_DECODER_FLAGS_ALL), instructions[i].i.valid);
		if (instructions[i].i.valid)
		{
			// Test decoder
			//EXPECT_EQ(memcmp(&instructions[i].i, &instruction, sizeof(nmd_x86_instruction)), 0); // Faster comparison(generic)
			compare_instructions(instructions[i].i, instruction); // Slower comparison(rich debug info)
						
			// Test formatter
			nmd_x86_format(&instruction, formatted_instruction, NMD_X86_INVALID_RUNTIME_ADDRESS, NMD_X86_FORMAT_FLAGS_DEFAULT);
			EXPECT_EQ(strcmp(formatted_instruction, instructions[i].s), 0);
            
			// Test assembler
			memset(buffer, 0, sizeof(buffer));
			EXPECT_EQ(nmd_x86_assemble(formatted_instruction, buffer, sizeof(buffer), NMD_X86_INVALID_RUNTIME_ADDRESS, (NMD_X86_MODE)instructions[i].i.mode, 0), instructions[i].i.length);
			            
            for (size_t j = 0; j < sizeof(buffer); j++)
                EXPECT_EQ(buffer[j], instructions[i].i.buffer[j]);
		}
	}
}

// Tests that are impossible using the suite above(e.g. the string is different on input than on output, but they're expected to be different). Or tests that require a different set of format flags
TEST(side_tests_suite, side_tests)
{
	uint8_t buffer[15];
	nmd_x86_instruction i;

	{ SCOPED_TRACE("'push deadbeefh' MODE:64"); buffer[0] = 0x68; *(uint32_t*)(buffer + 1) = 0xdeadbeef; EXPECT_EQ(nmd_x86_decode(buffer, 5, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.immediate, 0xffffffffdeadbeef); }
	{ SCOPED_TRACE("'push 80000000h' MODE:64"); buffer[0] = 0x68; *(uint32_t*)(buffer + 1) = 0x80000000; EXPECT_EQ(nmd_x86_decode(buffer, 5, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.immediate, 0xffffffff80000000); }
	{ SCOPED_TRACE("'push 7f000000h' MODE:64"); buffer[0] = 0x68; *(uint32_t*)(buffer + 1) = 0x7f000000; EXPECT_EQ(nmd_x86_decode(buffer, 5, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.immediate, 0x7f000000); }
	
	{ SCOPED_TRACE("push 40h");      EXPECT_EQ(nmd_x86_assemble("push 40",       buffer, 2, -1, MODE_16, 0), 2); EXPECT_EQ(buffer[0], 0x6a); EXPECT_EQ(buffer[1], 40); }
	{ SCOPED_TRACE("push 0b101010"); EXPECT_EQ(nmd_x86_assemble("push 0b101010", buffer, 2, -1, MODE_32, 0), 2); EXPECT_EQ(buffer[0], 0x6a); EXPECT_EQ(buffer[1], 42); }
	{ SCOPED_TRACE("push 50h");      EXPECT_EQ(nmd_x86_assemble("push 0x50",     buffer, 2, -1, MODE_64, 0), 2); EXPECT_EQ(buffer[0], 0x6a); EXPECT_EQ(buffer[1], 0x50); }
	{ SCOPED_TRACE("push -1");       EXPECT_EQ(nmd_x86_assemble("push -1",       buffer, 2, -1, MODE_16, 0), 2); EXPECT_EQ(buffer[0], 0x6a); EXPECT_EQ(buffer[1], 0xff); }
	{ SCOPED_TRACE("push -0x80");    EXPECT_EQ(nmd_x86_assemble("push -0x80",    buffer, 2, -1, MODE_32, 0), 2); EXPECT_EQ(buffer[0], 0x6a); EXPECT_EQ(buffer[1], 0x80); }
	{ SCOPED_TRACE("push -3");       EXPECT_EQ(nmd_x86_assemble("push -3",       buffer, 2, -1, MODE_64, 0), 2); EXPECT_EQ(buffer[0], 0x6a); EXPECT_EQ(buffer[1], 0xfd); }
	{ SCOPED_TRACE("0xbbaa6866"); *((uint32_t*)buffer) = 0xbbaa6866; EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_32, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.length, 4); EXPECT_EQ(i.imm_mask, IMM2); }

	for (int j = 0; j < 16; j++)
	{
		{ SCOPED_TRACE("'jCC 0xdeadbeef'(rel16)' MODE:16");                   buffer[0] = 0x0f; buffer[1] = 0x80 + j; *(int32_t*)(buffer + 2) = 0xdeadbeef; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_16), 4); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_16, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.length, 4); EXPECT_EQ(i.immediate, 0xffffffffffffbeef); }
		{ SCOPED_TRACE("'jCC 0xdeadbeef'(rel32)' MODE:16"); buffer[0] = 0x66; buffer[1] = 0x0f; buffer[2] = 0x80 + j; *(int32_t*)(buffer + 3) = 0xdeadbeef; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_16), 7); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_16, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.length, 7);  EXPECT_EQ(i.immediate, 0xffffffffdeadbeef); }
	
		{ SCOPED_TRACE("'jCC 0xdeadbeef'(rel32)' MODE:32");                   buffer[0] = 0x0f; buffer[1] = 0x80 + j; *(int32_t*)(buffer + 2) = 0xdeadbeef; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_32), 6); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_32, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.length, 6); EXPECT_EQ(i.immediate, 0xffffffffdeadbeef); }
		{ SCOPED_TRACE("'jCC 0xdeadbeef'(rel16)' MODE:32"); buffer[0] = 0x66; buffer[1] = 0x0f; buffer[2] = 0x80 + j; *(int32_t*)(buffer + 3) = 0xdeadbeef; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_32), 5); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_32, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.length, 5);  EXPECT_EQ(i.immediate, 0xffffffffffffbeef); }

		{ SCOPED_TRACE("'jCC 0xdeadbeef'(rel32)' MODE:64");                   buffer[0] = 0x0f; buffer[1] = 0x80 + j; *(int32_t*)(buffer + 2) = 0xdeadbeef; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 6); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.length, 6); EXPECT_EQ(i.immediate, 0xffffffffdeadbeef); }
		{ SCOPED_TRACE("'jCC 0xdeadbeef'(rel16)' MODE:64"); buffer[0] = 0x66; buffer[1] = 0x0f; buffer[2] = 0x80 + j; *(int32_t*)(buffer + 3) = 0xdeadbeef; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 7); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.length, 7);  EXPECT_EQ(i.immediate, 0xffffffffdeadbeef); }
	}
	{ SCOPED_TRACE("'jo 0x7fff' MODE:16"); buffer[0] = 0x0f; buffer[1] = 0x80; *(int32_t*)(buffer + 2) = 0x7fff; EXPECT_EQ(nmd_x86_decode(buffer, 4, &i, MODE_16, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.immediate, 0x0000000000007fff); }
	{ SCOPED_TRACE("'jo 0x7fff' MODE:16"); buffer[0] = 0x0f; buffer[1] = 0x80; *(int32_t*)(buffer + 2) = 0x8000; EXPECT_EQ(nmd_x86_decode(buffer, 4, &i, MODE_16, NMD_X86_DECODER_FLAGS_ALL), true); EXPECT_EQ(i.immediate, 0xffffffffffff8000); }

	/* Invalid instructions. */
	{ SCOPED_TRACE("'into' MODE:64");           buffer[0] = 0xce; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'push es' MODE:64");        buffer[0] = 0x06; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'push ss' MODE:64");        buffer[0] = 0x16; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'push ds' MODE:64");        buffer[0] = 0x1e; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'push cs' MODE:64");        buffer[0] = 0x0e; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'pop es' MODE:64");         buffer[0] = 0x07; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'pop ds' MODE:64");         buffer[0] = 0x1f; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'pop ss' MODE:64");         buffer[0] = 0x17; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'daa' MODE:64");            buffer[0] = 0x27; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'aaa' MODE:64");            buffer[0] = 0x37; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'das' MODE:64");            buffer[0] = 0x2f; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'aas' MODE:64");            buffer[0] = 0x3f; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'salc' MODE:64");           buffer[0] = 0xd6; EXPECT_EQ(nmd_x86_ldisasm(buffer, 15, MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 15, &i, MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'40h REX prefix' MODE:64"); buffer[0] = 0x40; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'41h REX prefix' MODE:64"); buffer[0] = 0x41; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'42h REX prefix' MODE:64"); buffer[0] = 0x42; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'43h REX prefix' MODE:64"); buffer[0] = 0x43; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'44h REX prefix' MODE:64"); buffer[0] = 0x44; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'45h REX prefix' MODE:64"); buffer[0] = 0x45; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'46h REX prefix' MODE:64"); buffer[0] = 0x46; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'47h REX prefix' MODE:64"); buffer[0] = 0x47; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'48h REX prefix' MODE:64"); buffer[0] = 0x48; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'49h REX prefix' MODE:64"); buffer[0] = 0x49; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'4ah REX prefix' MODE:64"); buffer[0] = 0x4a; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'4bh REX prefix' MODE:64"); buffer[0] = 0x4b; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'4ch REX prefix' MODE:64"); buffer[0] = 0x4c; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'4dh REX prefix' MODE:64"); buffer[0] = 0x4d; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'4eh REX prefix' MODE:64"); buffer[0] = 0x4e; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
	{ SCOPED_TRACE("'4fh REX prefix' MODE:64"); buffer[0] = 0x4f; EXPECT_EQ(nmd_x86_ldisasm(buffer, 1,  MODE_64), 0); EXPECT_EQ(nmd_x86_decode(buffer, 1, &i,  MODE_64, NMD_X86_DECODER_FLAGS_ALL), false); }
}

TEST(side_tests_suite, generic_tests)
{
	int64_t num;
	size_t length;
	{ num = -1; length = -1; EXPECT_TRUE((length = _nmd_parse_number("0", &num))); EXPECT_EQ(num, 0); EXPECT_EQ(length, 1); }
	{ num = -1; length = -1; EXPECT_TRUE((length = _nmd_parse_number("0xd", &num))); EXPECT_EQ(num, 0xd); EXPECT_EQ(length, 3); }
	{ num = -1; length = -1; EXPECT_TRUE((length = _nmd_parse_number("0xD", &num))); EXPECT_EQ(num, 0xd); EXPECT_EQ(length, 3); }
	{ num = -1; length = -1; EXPECT_TRUE((length = _nmd_parse_number("0xc0de", &num))); EXPECT_EQ(num, 0xc0de); EXPECT_EQ(length, 6); }
	{ num = -1; length = -1; EXPECT_TRUE((length = _nmd_parse_number("0xC0DE", &num))); EXPECT_EQ(num, 0xc0de); EXPECT_EQ(length, 6); }
	{ num = -1; length = -1; EXPECT_FALSE((length = _nmd_parse_number("$", &num))); }
}

int main(int argc, char** argv)
{
	::testing::InitGoogleTest(&argc, argv);
	return RUN_ALL_TESTS();
}
