#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d962e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d96470 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d872d0 .functor NOT 1, L_0x1df5e40, C4<0>, C4<0>, C4<0>;
L_0x1df5c20 .functor XOR 2, L_0x1df5ae0, L_0x1df5b80, C4<00>, C4<00>;
L_0x1df5d30 .functor XOR 2, L_0x1df5c20, L_0x1df5c90, C4<00>, C4<00>;
v0x1decb70_0 .net *"_ivl_10", 1 0, L_0x1df5c90;  1 drivers
v0x1decc70_0 .net *"_ivl_12", 1 0, L_0x1df5d30;  1 drivers
v0x1decd50_0 .net *"_ivl_2", 1 0, L_0x1deff30;  1 drivers
v0x1dece10_0 .net *"_ivl_4", 1 0, L_0x1df5ae0;  1 drivers
v0x1decef0_0 .net *"_ivl_6", 1 0, L_0x1df5b80;  1 drivers
v0x1ded020_0 .net *"_ivl_8", 1 0, L_0x1df5c20;  1 drivers
v0x1ded100_0 .net "a", 0 0, v0x1de7210_0;  1 drivers
v0x1ded1a0_0 .net "b", 0 0, v0x1de72b0_0;  1 drivers
v0x1ded240_0 .net "c", 0 0, v0x1de7350_0;  1 drivers
v0x1ded2e0_0 .var "clk", 0 0;
v0x1ded380_0 .net "d", 0 0, v0x1de7490_0;  1 drivers
v0x1ded420_0 .net "out_pos_dut", 0 0, L_0x1df5980;  1 drivers
v0x1ded4c0_0 .net "out_pos_ref", 0 0, L_0x1dee9f0;  1 drivers
v0x1ded560_0 .net "out_sop_dut", 0 0, L_0x1def950;  1 drivers
v0x1ded600_0 .net "out_sop_ref", 0 0, L_0x1dc19c0;  1 drivers
v0x1ded6a0_0 .var/2u "stats1", 223 0;
v0x1ded740_0 .var/2u "strobe", 0 0;
v0x1ded7e0_0 .net "tb_match", 0 0, L_0x1df5e40;  1 drivers
v0x1ded8b0_0 .net "tb_mismatch", 0 0, L_0x1d872d0;  1 drivers
v0x1ded950_0 .net "wavedrom_enable", 0 0, v0x1de7760_0;  1 drivers
v0x1deda20_0 .net "wavedrom_title", 511 0, v0x1de7800_0;  1 drivers
L_0x1deff30 .concat [ 1 1 0 0], L_0x1dee9f0, L_0x1dc19c0;
L_0x1df5ae0 .concat [ 1 1 0 0], L_0x1dee9f0, L_0x1dc19c0;
L_0x1df5b80 .concat [ 1 1 0 0], L_0x1df5980, L_0x1def950;
L_0x1df5c90 .concat [ 1 1 0 0], L_0x1dee9f0, L_0x1dc19c0;
L_0x1df5e40 .cmp/eeq 2, L_0x1deff30, L_0x1df5d30;
S_0x1d96600 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d96470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d876b0 .functor AND 1, v0x1de7350_0, v0x1de7490_0, C4<1>, C4<1>;
L_0x1d87a90 .functor NOT 1, v0x1de7210_0, C4<0>, C4<0>, C4<0>;
L_0x1d87e70 .functor NOT 1, v0x1de72b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d880f0 .functor AND 1, L_0x1d87a90, L_0x1d87e70, C4<1>, C4<1>;
L_0x1da0f80 .functor AND 1, L_0x1d880f0, v0x1de7350_0, C4<1>, C4<1>;
L_0x1dc19c0 .functor OR 1, L_0x1d876b0, L_0x1da0f80, C4<0>, C4<0>;
L_0x1dede70 .functor NOT 1, v0x1de72b0_0, C4<0>, C4<0>, C4<0>;
L_0x1dedee0 .functor OR 1, L_0x1dede70, v0x1de7490_0, C4<0>, C4<0>;
L_0x1dedff0 .functor AND 1, v0x1de7350_0, L_0x1dedee0, C4<1>, C4<1>;
L_0x1dee0b0 .functor NOT 1, v0x1de7210_0, C4<0>, C4<0>, C4<0>;
L_0x1dee180 .functor OR 1, L_0x1dee0b0, v0x1de72b0_0, C4<0>, C4<0>;
L_0x1dee1f0 .functor AND 1, L_0x1dedff0, L_0x1dee180, C4<1>, C4<1>;
L_0x1dee370 .functor NOT 1, v0x1de72b0_0, C4<0>, C4<0>, C4<0>;
L_0x1dee3e0 .functor OR 1, L_0x1dee370, v0x1de7490_0, C4<0>, C4<0>;
L_0x1dee300 .functor AND 1, v0x1de7350_0, L_0x1dee3e0, C4<1>, C4<1>;
L_0x1dee570 .functor NOT 1, v0x1de7210_0, C4<0>, C4<0>, C4<0>;
L_0x1dee670 .functor OR 1, L_0x1dee570, v0x1de7490_0, C4<0>, C4<0>;
L_0x1dee730 .functor AND 1, L_0x1dee300, L_0x1dee670, C4<1>, C4<1>;
L_0x1dee8e0 .functor XNOR 1, L_0x1dee1f0, L_0x1dee730, C4<0>, C4<0>;
v0x1d86c00_0 .net *"_ivl_0", 0 0, L_0x1d876b0;  1 drivers
v0x1d87000_0 .net *"_ivl_12", 0 0, L_0x1dede70;  1 drivers
v0x1d873e0_0 .net *"_ivl_14", 0 0, L_0x1dedee0;  1 drivers
v0x1d877c0_0 .net *"_ivl_16", 0 0, L_0x1dedff0;  1 drivers
v0x1d87ba0_0 .net *"_ivl_18", 0 0, L_0x1dee0b0;  1 drivers
v0x1d87f80_0 .net *"_ivl_2", 0 0, L_0x1d87a90;  1 drivers
v0x1d88200_0 .net *"_ivl_20", 0 0, L_0x1dee180;  1 drivers
v0x1de5780_0 .net *"_ivl_24", 0 0, L_0x1dee370;  1 drivers
v0x1de5860_0 .net *"_ivl_26", 0 0, L_0x1dee3e0;  1 drivers
v0x1de5940_0 .net *"_ivl_28", 0 0, L_0x1dee300;  1 drivers
v0x1de5a20_0 .net *"_ivl_30", 0 0, L_0x1dee570;  1 drivers
v0x1de5b00_0 .net *"_ivl_32", 0 0, L_0x1dee670;  1 drivers
v0x1de5be0_0 .net *"_ivl_36", 0 0, L_0x1dee8e0;  1 drivers
L_0x7f52bb789018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1de5ca0_0 .net *"_ivl_38", 0 0, L_0x7f52bb789018;  1 drivers
v0x1de5d80_0 .net *"_ivl_4", 0 0, L_0x1d87e70;  1 drivers
v0x1de5e60_0 .net *"_ivl_6", 0 0, L_0x1d880f0;  1 drivers
v0x1de5f40_0 .net *"_ivl_8", 0 0, L_0x1da0f80;  1 drivers
v0x1de6020_0 .net "a", 0 0, v0x1de7210_0;  alias, 1 drivers
v0x1de60e0_0 .net "b", 0 0, v0x1de72b0_0;  alias, 1 drivers
v0x1de61a0_0 .net "c", 0 0, v0x1de7350_0;  alias, 1 drivers
v0x1de6260_0 .net "d", 0 0, v0x1de7490_0;  alias, 1 drivers
v0x1de6320_0 .net "out_pos", 0 0, L_0x1dee9f0;  alias, 1 drivers
v0x1de63e0_0 .net "out_sop", 0 0, L_0x1dc19c0;  alias, 1 drivers
v0x1de64a0_0 .net "pos0", 0 0, L_0x1dee1f0;  1 drivers
v0x1de6560_0 .net "pos1", 0 0, L_0x1dee730;  1 drivers
L_0x1dee9f0 .functor MUXZ 1, L_0x7f52bb789018, L_0x1dee1f0, L_0x1dee8e0, C4<>;
S_0x1de66e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d96470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1de7210_0 .var "a", 0 0;
v0x1de72b0_0 .var "b", 0 0;
v0x1de7350_0 .var "c", 0 0;
v0x1de73f0_0 .net "clk", 0 0, v0x1ded2e0_0;  1 drivers
v0x1de7490_0 .var "d", 0 0;
v0x1de7580_0 .var/2u "fail", 0 0;
v0x1de7620_0 .var/2u "fail1", 0 0;
v0x1de76c0_0 .net "tb_match", 0 0, L_0x1df5e40;  alias, 1 drivers
v0x1de7760_0 .var "wavedrom_enable", 0 0;
v0x1de7800_0 .var "wavedrom_title", 511 0;
E_0x1d94c50/0 .event negedge, v0x1de73f0_0;
E_0x1d94c50/1 .event posedge, v0x1de73f0_0;
E_0x1d94c50 .event/or E_0x1d94c50/0, E_0x1d94c50/1;
S_0x1de6a10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1de66e0;
 .timescale -12 -12;
v0x1de6c50_0 .var/2s "i", 31 0;
E_0x1d94af0 .event posedge, v0x1de73f0_0;
S_0x1de6d50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1de66e0;
 .timescale -12 -12;
v0x1de6f50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1de7030 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1de66e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1de79e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d96470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1deeba0 .functor NOT 1, v0x1de7210_0, C4<0>, C4<0>, C4<0>;
L_0x1deec30 .functor NOT 1, v0x1de72b0_0, C4<0>, C4<0>, C4<0>;
L_0x1deedd0 .functor AND 1, L_0x1deeba0, L_0x1deec30, C4<1>, C4<1>;
L_0x1deeee0 .functor AND 1, L_0x1deedd0, v0x1de7350_0, C4<1>, C4<1>;
L_0x1def0e0 .functor NOT 1, v0x1de7490_0, C4<0>, C4<0>, C4<0>;
L_0x1def260 .functor AND 1, L_0x1deeee0, L_0x1def0e0, C4<1>, C4<1>;
L_0x1def3b0 .functor NOT 1, v0x1de7210_0, C4<0>, C4<0>, C4<0>;
L_0x1def530 .functor AND 1, L_0x1def3b0, v0x1de72b0_0, C4<1>, C4<1>;
L_0x1def640 .functor AND 1, L_0x1def530, v0x1de7350_0, C4<1>, C4<1>;
L_0x1def700 .functor AND 1, L_0x1def640, v0x1de7490_0, C4<1>, C4<1>;
L_0x1def820 .functor OR 1, L_0x1def260, L_0x1def700, C4<0>, C4<0>;
L_0x1def8e0 .functor AND 1, v0x1de7210_0, v0x1de72b0_0, C4<1>, C4<1>;
L_0x1def9c0 .functor AND 1, L_0x1def8e0, v0x1de7350_0, C4<1>, C4<1>;
L_0x1defa80 .functor AND 1, L_0x1def9c0, v0x1de7490_0, C4<1>, C4<1>;
L_0x1def950 .functor OR 1, L_0x1def820, L_0x1defa80, C4<0>, C4<0>;
L_0x1defcb0 .functor OR 1, v0x1de7210_0, v0x1de72b0_0, C4<0>, C4<0>;
L_0x1defdb0 .functor NOT 1, v0x1de7350_0, C4<0>, C4<0>, C4<0>;
L_0x1defe20 .functor OR 1, L_0x1defcb0, L_0x1defdb0, C4<0>, C4<0>;
L_0x1deffd0 .functor NOT 1, v0x1de7490_0, C4<0>, C4<0>, C4<0>;
L_0x1df0040 .functor OR 1, L_0x1defe20, L_0x1deffd0, C4<0>, C4<0>;
L_0x1df0200 .functor NOT 1, v0x1de72b0_0, C4<0>, C4<0>, C4<0>;
L_0x1df0270 .functor OR 1, v0x1de7210_0, L_0x1df0200, C4<0>, C4<0>;
L_0x1df03f0 .functor NOT 1, v0x1de7350_0, C4<0>, C4<0>, C4<0>;
L_0x1df0460 .functor OR 1, L_0x1df0270, L_0x1df03f0, C4<0>, C4<0>;
L_0x1df0640 .functor NOT 1, v0x1de7490_0, C4<0>, C4<0>, C4<0>;
L_0x1df06b0 .functor OR 1, L_0x1df0460, L_0x1df0640, C4<0>, C4<0>;
L_0x1df08a0 .functor AND 1, L_0x1df0040, L_0x1df06b0, C4<1>, C4<1>;
L_0x1df09b0 .functor NOT 1, v0x1de7210_0, C4<0>, C4<0>, C4<0>;
L_0x1df0b10 .functor OR 1, L_0x1df09b0, v0x1de72b0_0, C4<0>, C4<0>;
L_0x1df0bd0 .functor NOT 1, v0x1de7350_0, C4<0>, C4<0>, C4<0>;
L_0x1df0d40 .functor OR 1, L_0x1df0b10, L_0x1df0bd0, C4<0>, C4<0>;
L_0x1df0e50 .functor OR 1, L_0x1df0d40, v0x1de7490_0, C4<0>, C4<0>;
L_0x1df1020 .functor AND 1, L_0x1df08a0, L_0x1df0e50, C4<1>, C4<1>;
L_0x1df1130 .functor NOT 1, v0x1de7210_0, C4<0>, C4<0>, C4<0>;
L_0x1df12c0 .functor OR 1, L_0x1df1130, v0x1de72b0_0, C4<0>, C4<0>;
L_0x1df1380 .functor NOT 1, v0x1de7350_0, C4<0>, C4<0>, C4<0>;
L_0x1df1520 .functor OR 1, L_0x1df12c0, L_0x1df1380, C4<0>, C4<0>;
L_0x1df1630 .functor NOT 1, v0x1de7490_0, C4<0>, C4<0>, C4<0>;
L_0x1df13f0 .functor OR 1, L_0x1df1520, L_0x1df1630, C4<0>, C4<0>;
L_0x1df17e0 .functor AND 1, L_0x1df1020, L_0x1df13f0, C4<1>, C4<1>;
L_0x1df1a40 .functor NOT 1, v0x1de7210_0, C4<0>, C4<0>, C4<0>;
L_0x1df1ab0 .functor NOT 1, v0x1de72b0_0, C4<0>, C4<0>, C4<0>;
L_0x1df1c80 .functor OR 1, L_0x1df1a40, L_0x1df1ab0, C4<0>, C4<0>;
L_0x1df1d90 .functor OR 1, L_0x1df1c80, v0x1de7350_0, C4<0>, C4<0>;
L_0x1df1fc0 .functor NOT 1, v0x1de7490_0, C4<0>, C4<0>, C4<0>;
L_0x1df2030 .functor OR 1, L_0x1df1d90, L_0x1df1fc0, C4<0>, C4<0>;
L_0x1df22c0 .functor AND 1, L_0x1df17e0, L_0x1df2030, C4<1>, C4<1>;
L_0x1df23d0 .functor NOT 1, v0x1de72b0_0, C4<0>, C4<0>, C4<0>;
L_0x1df25d0 .functor OR 1, v0x1de7210_0, L_0x1df23d0, C4<0>, C4<0>;
L_0x1df2690 .functor OR 1, L_0x1df25d0, v0x1de7350_0, C4<0>, C4<0>;
L_0x1df2b00 .functor NOT 1, v0x1de7490_0, C4<0>, C4<0>, C4<0>;
L_0x1df2d80 .functor OR 1, L_0x1df2690, L_0x1df2b00, C4<0>, C4<0>;
L_0x1df3040 .functor AND 1, L_0x1df22c0, L_0x1df2d80, C4<1>, C4<1>;
L_0x1df3150 .functor NOT 1, v0x1de7210_0, C4<0>, C4<0>, C4<0>;
L_0x1df3590 .functor OR 1, L_0x1df3150, v0x1de72b0_0, C4<0>, C4<0>;
L_0x1df3650 .functor OR 1, L_0x1df3590, v0x1de7350_0, C4<0>, C4<0>;
L_0x1df38e0 .functor OR 1, L_0x1df3650, v0x1de7490_0, C4<0>, C4<0>;
L_0x1df39a0 .functor AND 1, L_0x1df3040, L_0x1df38e0, C4<1>, C4<1>;
L_0x1df3c90 .functor OR 1, v0x1de7210_0, v0x1de72b0_0, C4<0>, C4<0>;
L_0x1df3d00 .functor NOT 1, v0x1de7350_0, C4<0>, C4<0>, C4<0>;
L_0x1df3f60 .functor OR 1, L_0x1df3c90, L_0x1df3d00, C4<0>, C4<0>;
L_0x1df4070 .functor AND 1, L_0x1df39a0, L_0x1df3f60, C4<1>, C4<1>;
L_0x1df4380 .functor NOT 1, v0x1de72b0_0, C4<0>, C4<0>, C4<0>;
L_0x1df43f0 .functor OR 1, v0x1de7210_0, L_0x1df4380, C4<0>, C4<0>;
L_0x1df46c0 .functor NOT 1, v0x1de7350_0, C4<0>, C4<0>, C4<0>;
L_0x1df4730 .functor OR 1, L_0x1df43f0, L_0x1df46c0, C4<0>, C4<0>;
L_0x1df4a60 .functor OR 1, L_0x1df4730, v0x1de7490_0, C4<0>, C4<0>;
L_0x1df4b20 .functor AND 1, L_0x1df4070, L_0x1df4a60, C4<1>, C4<1>;
L_0x1df4e60 .functor NOT 1, v0x1de7210_0, C4<0>, C4<0>, C4<0>;
L_0x1df4ed0 .functor NOT 1, v0x1de72b0_0, C4<0>, C4<0>, C4<0>;
L_0x1df5180 .functor OR 1, L_0x1df4e60, L_0x1df4ed0, C4<0>, C4<0>;
L_0x1df5290 .functor NOT 1, v0x1de7350_0, C4<0>, C4<0>, C4<0>;
L_0x1df5550 .functor OR 1, L_0x1df5180, L_0x1df5290, C4<0>, C4<0>;
L_0x1df5660 .functor OR 1, L_0x1df5550, v0x1de7490_0, C4<0>, C4<0>;
L_0x1df5980 .functor AND 1, L_0x1df4b20, L_0x1df5660, C4<1>, C4<1>;
v0x1de7ba0_0 .net *"_ivl_0", 0 0, L_0x1deeba0;  1 drivers
v0x1de7c80_0 .net *"_ivl_10", 0 0, L_0x1def260;  1 drivers
v0x1de7d60_0 .net *"_ivl_100", 0 0, L_0x1df2b00;  1 drivers
v0x1de7e50_0 .net *"_ivl_102", 0 0, L_0x1df2d80;  1 drivers
v0x1de7f30_0 .net *"_ivl_104", 0 0, L_0x1df3040;  1 drivers
v0x1de8060_0 .net *"_ivl_106", 0 0, L_0x1df3150;  1 drivers
v0x1de8140_0 .net *"_ivl_108", 0 0, L_0x1df3590;  1 drivers
v0x1de8220_0 .net *"_ivl_110", 0 0, L_0x1df3650;  1 drivers
v0x1de8300_0 .net *"_ivl_112", 0 0, L_0x1df38e0;  1 drivers
v0x1de8470_0 .net *"_ivl_114", 0 0, L_0x1df39a0;  1 drivers
v0x1de8550_0 .net *"_ivl_116", 0 0, L_0x1df3c90;  1 drivers
v0x1de8630_0 .net *"_ivl_118", 0 0, L_0x1df3d00;  1 drivers
v0x1de8710_0 .net *"_ivl_12", 0 0, L_0x1def3b0;  1 drivers
v0x1de87f0_0 .net *"_ivl_120", 0 0, L_0x1df3f60;  1 drivers
v0x1de88d0_0 .net *"_ivl_122", 0 0, L_0x1df4070;  1 drivers
v0x1de89b0_0 .net *"_ivl_124", 0 0, L_0x1df4380;  1 drivers
v0x1de8a90_0 .net *"_ivl_126", 0 0, L_0x1df43f0;  1 drivers
v0x1de8c80_0 .net *"_ivl_128", 0 0, L_0x1df46c0;  1 drivers
v0x1de8d60_0 .net *"_ivl_130", 0 0, L_0x1df4730;  1 drivers
v0x1de8e40_0 .net *"_ivl_132", 0 0, L_0x1df4a60;  1 drivers
v0x1de8f20_0 .net *"_ivl_134", 0 0, L_0x1df4b20;  1 drivers
v0x1de9000_0 .net *"_ivl_136", 0 0, L_0x1df4e60;  1 drivers
v0x1de90e0_0 .net *"_ivl_138", 0 0, L_0x1df4ed0;  1 drivers
v0x1de91c0_0 .net *"_ivl_14", 0 0, L_0x1def530;  1 drivers
v0x1de92a0_0 .net *"_ivl_140", 0 0, L_0x1df5180;  1 drivers
v0x1de9380_0 .net *"_ivl_142", 0 0, L_0x1df5290;  1 drivers
v0x1de9460_0 .net *"_ivl_144", 0 0, L_0x1df5550;  1 drivers
v0x1de9540_0 .net *"_ivl_146", 0 0, L_0x1df5660;  1 drivers
v0x1de9620_0 .net *"_ivl_16", 0 0, L_0x1def640;  1 drivers
v0x1de9700_0 .net *"_ivl_18", 0 0, L_0x1def700;  1 drivers
v0x1de97e0_0 .net *"_ivl_2", 0 0, L_0x1deec30;  1 drivers
v0x1de98c0_0 .net *"_ivl_20", 0 0, L_0x1def820;  1 drivers
v0x1de99a0_0 .net *"_ivl_22", 0 0, L_0x1def8e0;  1 drivers
v0x1de9c90_0 .net *"_ivl_24", 0 0, L_0x1def9c0;  1 drivers
v0x1de9d70_0 .net *"_ivl_26", 0 0, L_0x1defa80;  1 drivers
v0x1de9e50_0 .net *"_ivl_30", 0 0, L_0x1defcb0;  1 drivers
v0x1de9f30_0 .net *"_ivl_32", 0 0, L_0x1defdb0;  1 drivers
v0x1dea010_0 .net *"_ivl_34", 0 0, L_0x1defe20;  1 drivers
v0x1dea0f0_0 .net *"_ivl_36", 0 0, L_0x1deffd0;  1 drivers
v0x1dea1d0_0 .net *"_ivl_38", 0 0, L_0x1df0040;  1 drivers
v0x1dea2b0_0 .net *"_ivl_4", 0 0, L_0x1deedd0;  1 drivers
v0x1dea390_0 .net *"_ivl_40", 0 0, L_0x1df0200;  1 drivers
v0x1dea470_0 .net *"_ivl_42", 0 0, L_0x1df0270;  1 drivers
v0x1dea550_0 .net *"_ivl_44", 0 0, L_0x1df03f0;  1 drivers
v0x1dea630_0 .net *"_ivl_46", 0 0, L_0x1df0460;  1 drivers
v0x1dea710_0 .net *"_ivl_48", 0 0, L_0x1df0640;  1 drivers
v0x1dea7f0_0 .net *"_ivl_50", 0 0, L_0x1df06b0;  1 drivers
v0x1dea8d0_0 .net *"_ivl_52", 0 0, L_0x1df08a0;  1 drivers
v0x1dea9b0_0 .net *"_ivl_54", 0 0, L_0x1df09b0;  1 drivers
v0x1deaa90_0 .net *"_ivl_56", 0 0, L_0x1df0b10;  1 drivers
v0x1deab70_0 .net *"_ivl_58", 0 0, L_0x1df0bd0;  1 drivers
v0x1deac50_0 .net *"_ivl_6", 0 0, L_0x1deeee0;  1 drivers
v0x1dead30_0 .net *"_ivl_60", 0 0, L_0x1df0d40;  1 drivers
v0x1deae10_0 .net *"_ivl_62", 0 0, L_0x1df0e50;  1 drivers
v0x1deaef0_0 .net *"_ivl_64", 0 0, L_0x1df1020;  1 drivers
v0x1deafd0_0 .net *"_ivl_66", 0 0, L_0x1df1130;  1 drivers
v0x1deb0b0_0 .net *"_ivl_68", 0 0, L_0x1df12c0;  1 drivers
v0x1deb190_0 .net *"_ivl_70", 0 0, L_0x1df1380;  1 drivers
v0x1deb270_0 .net *"_ivl_72", 0 0, L_0x1df1520;  1 drivers
v0x1deb350_0 .net *"_ivl_74", 0 0, L_0x1df1630;  1 drivers
v0x1deb430_0 .net *"_ivl_76", 0 0, L_0x1df13f0;  1 drivers
v0x1deb510_0 .net *"_ivl_78", 0 0, L_0x1df17e0;  1 drivers
v0x1deb5f0_0 .net *"_ivl_8", 0 0, L_0x1def0e0;  1 drivers
v0x1deb6d0_0 .net *"_ivl_80", 0 0, L_0x1df1a40;  1 drivers
v0x1deb7b0_0 .net *"_ivl_82", 0 0, L_0x1df1ab0;  1 drivers
v0x1debca0_0 .net *"_ivl_84", 0 0, L_0x1df1c80;  1 drivers
v0x1debd80_0 .net *"_ivl_86", 0 0, L_0x1df1d90;  1 drivers
v0x1debe60_0 .net *"_ivl_88", 0 0, L_0x1df1fc0;  1 drivers
v0x1debf40_0 .net *"_ivl_90", 0 0, L_0x1df2030;  1 drivers
v0x1dec020_0 .net *"_ivl_92", 0 0, L_0x1df22c0;  1 drivers
v0x1dec100_0 .net *"_ivl_94", 0 0, L_0x1df23d0;  1 drivers
v0x1dec1e0_0 .net *"_ivl_96", 0 0, L_0x1df25d0;  1 drivers
v0x1dec2c0_0 .net *"_ivl_98", 0 0, L_0x1df2690;  1 drivers
v0x1dec3a0_0 .net "a", 0 0, v0x1de7210_0;  alias, 1 drivers
v0x1dec440_0 .net "b", 0 0, v0x1de72b0_0;  alias, 1 drivers
v0x1dec530_0 .net "c", 0 0, v0x1de7350_0;  alias, 1 drivers
v0x1dec620_0 .net "d", 0 0, v0x1de7490_0;  alias, 1 drivers
v0x1dec710_0 .net "out_pos", 0 0, L_0x1df5980;  alias, 1 drivers
v0x1dec7d0_0 .net "out_sop", 0 0, L_0x1def950;  alias, 1 drivers
S_0x1dec950 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d96470;
 .timescale -12 -12;
E_0x1d7c9f0 .event anyedge, v0x1ded740_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ded740_0;
    %nor/r;
    %assign/vec4 v0x1ded740_0, 0;
    %wait E_0x1d7c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1de66e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de7580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de7620_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1de66e0;
T_4 ;
    %wait E_0x1d94c50;
    %load/vec4 v0x1de76c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de7580_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1de66e0;
T_5 ;
    %wait E_0x1d94af0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %wait E_0x1d94af0;
    %load/vec4 v0x1de7580_0;
    %store/vec4 v0x1de7620_0, 0, 1;
    %fork t_1, S_0x1de6a10;
    %jmp t_0;
    .scope S_0x1de6a10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1de6c50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1de6c50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d94af0;
    %load/vec4 v0x1de6c50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1de6c50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1de6c50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1de66e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d94c50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1de7490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de7350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1de72b0_0, 0;
    %assign/vec4 v0x1de7210_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1de7580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1de7620_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d96470;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ded2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ded740_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d96470;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ded2e0_0;
    %inv;
    %store/vec4 v0x1ded2e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d96470;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1de73f0_0, v0x1ded8b0_0, v0x1ded100_0, v0x1ded1a0_0, v0x1ded240_0, v0x1ded380_0, v0x1ded600_0, v0x1ded560_0, v0x1ded4c0_0, v0x1ded420_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d96470;
T_9 ;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d96470;
T_10 ;
    %wait E_0x1d94c50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ded6a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ded6a0_0, 4, 32;
    %load/vec4 v0x1ded7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ded6a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ded6a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ded6a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ded600_0;
    %load/vec4 v0x1ded600_0;
    %load/vec4 v0x1ded560_0;
    %xor;
    %load/vec4 v0x1ded600_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ded6a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ded6a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ded4c0_0;
    %load/vec4 v0x1ded4c0_0;
    %load/vec4 v0x1ded420_0;
    %xor;
    %load/vec4 v0x1ded4c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ded6a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ded6a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ded6a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter2/response1/top_module.sv";
