<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">

<enum name="adreno_pa_su_sc_draw">
	<value name="PC_DRAW_POINTS" value="0"/>
	<value name="PC_DRAW_LINES" value="1"/>
	<value name="PC_DRAW_TRIANGLES" value="2"/>
</enum>

<enum name="adreno_compare_func">
	<value name="FUNC_NEVER" value="0"/>
	<value name="FUNC_LESS" value="1"/>
	<value name="FUNC_EQUAL" value="2"/>
	<value name="FUNC_LEQUAL" value="3"/>
	<value name="FUNC_GREATER" value="4"/>
	<value name="FUNC_NOTEQUAL" value="5"/>
	<value name="FUNC_GEQUAL" value="6"/>
	<value name="FUNC_ALWAYS" value="7"/>
</enum>

<enum name="adreno_stencil_op">
	<value name="STENCIL_KEEP" value="0"/>
	<value name="STENCIL_ZERO" value="1"/>
	<value name="STENCIL_REPLACE" value="2"/>
	<value name="STENCIL_INCR_CLAMP" value="3"/>
	<value name="STENCIL_DECR_CLAMP" value="4"/>
	<value name="STENCIL_INVERT" value="5"/>
	<value name="STENCIL_INCR_WRAP" value="6"/>
	<value name="STENCIL_DECR_WRAP" value="7"/>
</enum>

<enum name="adreno_rb_blend_factor">
	<value name="FACTOR_ZERO" value="0"/>
	<value name="FACTOR_ONE" value="1"/>
	<value name="FACTOR_SRC_COLOR" value="4"/>
	<value name="FACTOR_ONE_MINUS_SRC_COLOR" value="5"/>
	<value name="FACTOR_SRC_ALPHA" value="6"/>
	<value name="FACTOR_ONE_MINUS_SRC_ALPHA" value="7"/>
	<value name="FACTOR_DST_COLOR" value="8"/>
	<value name="FACTOR_ONE_MINUS_DST_COLOR" value="9"/>
	<value name="FACTOR_DST_ALPHA" value="10"/>
	<value name="FACTOR_ONE_MINUS_DST_ALPHA" value="11"/>
	<value name="FACTOR_CONSTANT_COLOR" value="12"/>
	<value name="FACTOR_ONE_MINUS_CONSTANT_COLOR" value="13"/>
	<value name="FACTOR_CONSTANT_ALPHA" value="14"/>
	<value name="FACTOR_ONE_MINUS_CONSTANT_ALPHA" value="15"/>
	<value name="FACTOR_SRC_ALPHA_SATURATE" value="16"/>
</enum>

<enum name="adreno_rb_blend_opcode">
	<value name="BLEND_DST_PLUS_SRC" value="0"/>
	<value name="BLEND_SRC_MINUS_DST" value="1"/>
	<value name="BLEND_MIN_DST_SRC" value="2"/>
	<value name="BLEND_MAX_DST_SRC" value="3"/>
	<value name="BLEND_DST_MINUS_SRC" value="4"/>
	<value name="BLEND_DST_PLUS_SRC_BIAS" value="5"/>
</enum>

<bitset name="adreno_rb_stencilrefmask" inline="yes">
	<bitfield name="STENCILREF" low="0" high="7" type="hex"/>
	<bitfield name="STENCILMASK" low="8" high="15" type="hex"/>
	<bitfield name="STENCILWRITEMASK" low="16" high="23" type="hex"/>
</bitset>

<enum name="adreno_rb_surface_endian">
	<value name="ENDIAN_NONE" value="0"/>
	<value name="ENDIAN_8IN16" value="1"/>
	<value name="ENDIAN_8IN32" value="2"/>
	<value name="ENDIAN_16IN32" value="3"/>
	<value name="ENDIAN_8IN64" value="4"/>
	<value name="ENDIAN_8IN128" value="5"/>
</enum>

<enum name="adreno_rb_dither_mode">
	<value name="DITHER_DISABLE" value="0"/>
	<value name="DITHER_ALWAYS" value="1"/>
	<value name="DITHER_IF_ALPHA_OFF" value="2"/>
</enum>

<enum name="adreno_rb_depth_format">
	<value name="DEPTHX_16" value="0"/>
	<value name="DEPTHX_24_8" value="1"/>
</enum>

<domain name="AXXX" width="32">
	<brief>Registers in common between a2xx and a3xx</brief>

	<enum name="adreno_mmu_clnt_beh">
		<value name="BEH_NEVR" value="0"/>
		<value name="BEH_TRAN_RNG" value="1"/>
		<value name="BEH_TRAN_FLT" value="2"/>
	</enum>

	<reg32 offset="0x0040" name="MH_MMU_CONFIG">
		<bitfield name="MMU_ENABLE" pos="0" type="boolean"/>
		<bitfield name="SPLIT_MODE_ENABLE" pos="1" type="boolean"/>
		<bitfield name="RB_W_CLNT_BEHAVIOR" low="4" high="5" type="adreno_mmu_clnt_beh"/>
		<bitfield name="CP_W_CLNT_BEHAVIOR" low="6" high="7" type="adreno_mmu_clnt_beh"/>
		<bitfield name="CP_R0_CLNT_BEHAVIOR" low="8" high="9" type="adreno_mmu_clnt_beh"/>
		<bitfield name="CP_R1_CLNT_BEHAVIOR" low="10" high="11" type="adreno_mmu_clnt_beh"/>
		<bitfield name="CP_R2_CLNT_BEHAVIOR" low="12" high="13" type="adreno_mmu_clnt_beh"/>
		<bitfield name="CP_R3_CLNT_BEHAVIOR" low="14" high="15" type="adreno_mmu_clnt_beh"/>
		<bitfield name="CP_R4_CLNT_BEHAVIOR" low="16" high="17" type="adreno_mmu_clnt_beh"/>
		<bitfield name="VGT_R0_CLNT_BEHAVIOR" low="18" high="19" type="adreno_mmu_clnt_beh"/>
		<bitfield name="VGT_R1_CLNT_BEHAVIOR" low="20" high="21" type="adreno_mmu_clnt_beh"/>
		<bitfield name="TC_R_CLNT_BEHAVIOR" low="22" high="23" type="adreno_mmu_clnt_beh"/>
		<bitfield name="PA_W_CLNT_BEHAVIOR" low="24" high="25" type="adreno_mmu_clnt_beh"/>
	</reg32>
	<reg32 offset="0x0041" name="MH_MMU_VA_RANGE"/>
	<reg32 offset="0x0042" name="MH_MMU_PT_BASE"/>
	<reg32 offset="0x0043" name="MH_MMU_PAGE_FAULT"/>
	<reg32 offset="0x0044" name="MH_MMU_TRAN_ERROR"/>
	<reg32 offset="0x0045" name="MH_MMU_INVALIDATE"/>
	<reg32 offset="0x0046" name="MH_MMU_MPU_BASE"/>
	<reg32 offset="0x0047" name="MH_MMU_MPU_END"/>

	<reg32 offset="0x01c0" name="CP_RB_BASE"/>
	<reg32 offset="0x01c1" name="CP_RB_CNTL">
		<bitfield name="BUFSZ" low="0" high="5"/>
		<bitfield name="BLKSZ" low="8" high="13"/>
		<bitfield name="BUF_SWAP" low="16" high="17"/>
		<bitfield name="POLL_EN" pos="20" type="boolean"/>
		<bitfield name="NO_UPDATE" pos="27" type="boolean"/>
		<bitfield name="RPTR_WR_EN" pos="31" type="boolean"/>
	</reg32>
	<reg32 offset="0x01c3" name="CP_RB_RPTR_ADDR">
		<bitfield name="SWAP" low="0" high="1" type="uint"/>
		<bitfield name="ADDR" low="2" high="31" shr="2"/>
	</reg32>
	<reg32 offset="0x01c4" name="CP_RB_RPTR"/>
	<reg32 offset="0x01c5" name="CP_RB_WPTR"/>
	<reg32 offset="0x01c6" name="CP_RB_WPTR_DELAY"/>
	<reg32 offset="0x01c7" name="CP_RB_RPTR_WR"/>
	<reg32 offset="0x01c8" name="CP_RB_WPTR_BASE"/>
	<reg32 offset="0x01d5" name="CP_QUEUE_THRESHOLDS">
		<bitfield name="CSQ_IB1_START" low="0" high="3" type="uint"/>
		<bitfield name="CSQ_IB2_START" low="8" high="11" type="uint"/>
		<bitfield name="CSQ_ST_START" low="16" high="19" type="uint"/>
	</reg32>
	<reg32 offset="0x01dc" name="SCRATCH_UMSK">
		<bitfield name="UMSK" low="0" high="7" type="uint"/>
		<bitfield name="SWAP" low="16" high="17" type="uint"/>
	</reg32>
	<reg32 offset="0x01dd" name="SCRATCH_ADDR"/>
	<reg32 offset="0x01ec" name="CP_STATE_DEBUG_INDEX"/>
	<reg32 offset="0x01ed" name="CP_STATE_DEBUG_DATA"/>
	<reg32 offset="0x01f2" name="CP_INT_CNTL"/>
	<reg32 offset="0x01f3" name="CP_INT_STATUS"/>
	<reg32 offset="0x01f4" name="CP_INT_ACK"/>
	<reg32 offset="0x01f6" name="CP_ME_CNTL"/>
	<reg32 offset="0x01f7" name="CP_ME_STATUS"/>
	<reg32 offset="0x01f8" name="CP_ME_RAM_WADDR"/>
	<reg32 offset="0x01f9" name="CP_ME_RAM_RADDR"/>
	<reg32 offset="0x01fa" name="CP_ME_RAM_DATA"/>
	<reg32 offset="0x01fc" name="CP_DEBUG">
		<bitfield name="PREDICATE_DISABLE" pos="23" type="boolean"/>
		<bitfield name="PROG_END_PTR_ENABLE" pos="24" type="boolean"/>
		<bitfield name="MIU_128BIT_WRITE_ENABLE" pos="25" type="boolean"/>
		<bitfield name="PREFETCH_PASS_NOPS" pos="26" type="boolean"/>
		<bitfield name="DYNAMIC_CLK_DISABLE" pos="27" type="boolean"/>
		<bitfield name="PREFETCH_MATCH_DISABLE" pos="28" type="boolean"/>
		<bitfield name="SIMPLE_ME_FLOW_CONTROL" pos="30" type="boolean"/>
		<bitfield name="MIU_WRITE_PACK_DISABLE" pos="31" type="boolean"/>
	</reg32>
	<reg32 offset="0x01fd" name="CP_CSQ_RB_STAT">
		<bitfield name="RPTR" low="0" high="6" type="uint"/>
		<bitfield name="WPTR" low="16" high="22" type="uint"/>
	</reg32>
	<reg32 offset="0x01fe" name="CP_CSQ_IB1_STAT">
		<bitfield name="RPTR" low="0" high="6" type="uint"/>
		<bitfield name="WPTR" low="16" high="22" type="uint"/>
	</reg32>
	<reg32 offset="0x01ff" name="CP_CSQ_IB2_STAT">
		<bitfield name="RPTR" low="0" high="6" type="uint"/>
		<bitfield name="WPTR" low="16" high="22" type="uint"/>
	</reg32>

	<reg32 offset="0x0578" name="CP_SCRATCH_REG0"/>
	<reg32 offset="0x0579" name="CP_SCRATCH_REG1"/>
	<reg32 offset="0x057a" name="CP_SCRATCH_REG2"/>
	<reg32 offset="0x057b" name="CP_SCRATCH_REG3"/>
	<reg32 offset="0x057c" name="CP_SCRATCH_REG4"/>
	<reg32 offset="0x057d" name="CP_SCRATCH_REG5"/>
	<reg32 offset="0x057e" name="CP_SCRATCH_REG6"/>
	<reg32 offset="0x057f" name="CP_SCRATCH_REG7"/>
</domain>

</database>

