

================================================================
== Vitis HLS Report for 'open_dhcp_port'
================================================================
* Date:           Tue Jul 19 05:58:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dhcp_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %portOpen, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axis_open_port_status_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_open_port_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:36]   --->   Operation 10 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%openPortWaitTime_V_load = load i32 %openPortWaitTime_V"   --->   Operation 11 'load' 'openPortWaitTime_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln870 = icmp_eq  i32 %openPortWaitTime_V_load, i32 0"   --->   Operation 12 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln870, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:45]   --->   Operation 13 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%add_ln692 = add i32 %openPortWaitTime_V_load, i32 4294967295"   --->   Operation 14 'add' 'add_ln692' <Predicate = (!icmp_ln870)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln692 = store i32 %add_ln692, i32 %openPortWaitTime_V"   --->   Operation 15 'store' 'store_ln692' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %open_dhcp_port.exit"   --->   Operation 16 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%odp_listenDone_load = load i1 %odp_listenDone" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:46]   --->   Operation 17 'load' 'odp_listenDone_load' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%odp_waitListenStatus_load = load i1 %odp_waitListenStatus" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:46]   --->   Operation 18 'load' 'odp_waitListenStatus_load' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.12ns)   --->   "%or_ln46 = or i1 %odp_listenDone_load, i1 %odp_waitListenStatus_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:46]   --->   Operation 19 'or' 'or_ln46' <Predicate = (icmp_ln870)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %or_ln46, void, void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:46]   --->   Operation 20 'br' 'br_ln46' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%tmp_i = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i16P128A, i16 %m_axis_open_port_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 21 'nbwritereq' 'tmp_i' <Predicate = (icmp_ln870 & !or_ln46)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.24>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%tmp_i = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i16P128A, i16 %m_axis_open_port_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 22 'nbwritereq' 'tmp_i' <Predicate = (icmp_ln870 & !or_ln46)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:46]   --->   Operation 23 'br' 'br_ln46' <Predicate = (icmp_ln870 & !or_ln46)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_open_port_V, i16 68" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'write' 'write_ln174' <Predicate = (icmp_ln870 & !or_ln46 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln48 = store i1 1, i1 %odp_waitListenStatus" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:48]   --->   Operation 25 'store' 'store_ln48' <Predicate = (icmp_ln870 & !or_ln46 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_23 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_open_port_status_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 26 'nbreadreq' 'tmp_i_23' <Predicate = (icmp_ln870 & !tmp_i) | (icmp_ln870 & or_ln46)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.12ns)   --->   "%and_ln50 = and i1 %odp_waitListenStatus_load, i1 %tmp_i_23" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:50]   --->   Operation 27 'and' 'and_ln50' <Predicate = (icmp_ln870 & !tmp_i) | (icmp_ln870 & or_ln46)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %and_ln50, void %open_dhcp_port.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:50]   --->   Operation 28 'br' 'br_ln50' <Predicate = (icmp_ln870 & !tmp_i) | (icmp_ln870 & or_ln46)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%s_axis_open_port_status_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_open_port_status_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 's_axis_open_port_status_V_read' <Predicate = (icmp_ln870 & !tmp_i & and_ln50) | (icmp_ln870 & or_ln46 & and_ln50)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i8 %s_axis_open_port_status_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'trunc' 'trunc_ln145' <Predicate = (icmp_ln870 & !tmp_i & and_ln50) | (icmp_ln870 & or_ln46 & and_ln50)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %trunc_ln145, i1 %odp_listenDone" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'store' 'store_ln145' <Predicate = (icmp_ln870 & !tmp_i & and_ln50) | (icmp_ln870 & or_ln46 & and_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_open_port_V, i16 68" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'write' 'write_ln174' <Predicate = (icmp_ln870 & !or_ln46 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln49 = br void %open_dhcp_port.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:49]   --->   Operation 33 'br' 'br_ln49' <Predicate = (icmp_ln870 & !or_ln46 & tmp_i)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %portOpen, i1 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'write' 'write_ln174' <Predicate = (icmp_ln870 & !tmp_i & and_ln50) | (icmp_ln870 & or_ln46 & and_ln50)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln53 = br void %open_dhcp_port.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:53]   --->   Operation 35 'br' 'br_ln53' <Predicate = (icmp_ln870 & !tmp_i & and_ln50) | (icmp_ln870 & or_ln46 & and_ln50)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_open_port_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_open_port_status_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ openPortWaitTime_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ odp_listenDone]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ odp_waitListenStatus]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ portOpen]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specinterface_ln0              (specinterface) [ 0000]
specpipeline_ln36              (specpipeline ) [ 0000]
openPortWaitTime_V_load        (load         ) [ 0000]
icmp_ln870                     (icmp         ) [ 0111]
br_ln45                        (br           ) [ 0000]
add_ln692                      (add          ) [ 0000]
store_ln692                    (store        ) [ 0000]
br_ln0                         (br           ) [ 0000]
odp_listenDone_load            (load         ) [ 0000]
odp_waitListenStatus_load      (load         ) [ 0010]
or_ln46                        (or           ) [ 0111]
br_ln46                        (br           ) [ 0000]
tmp_i                          (nbwritereq   ) [ 0111]
br_ln46                        (br           ) [ 0000]
store_ln48                     (store        ) [ 0000]
tmp_i_23                       (nbreadreq    ) [ 0000]
and_ln50                       (and          ) [ 0111]
br_ln50                        (br           ) [ 0000]
s_axis_open_port_status_V_read (read         ) [ 0000]
trunc_ln145                    (trunc        ) [ 0000]
store_ln145                    (store        ) [ 0000]
write_ln174                    (write        ) [ 0000]
br_ln49                        (br           ) [ 0000]
write_ln174                    (write        ) [ 0000]
br_ln53                        (br           ) [ 0000]
ret_ln0                        (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_open_port_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_open_port_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_open_port_status_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_open_port_status_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="openPortWaitTime_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="openPortWaitTime_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="odp_listenDone">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="odp_listenDone"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="odp_waitListenStatus">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="odp_waitListenStatus"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="portOpen">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="portOpen"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.axis.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="grp_nbwritereq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="0" index="2" bw="8" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_i_23_nbreadreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_23/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="s_axis_open_port_status_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_open_port_status_V_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln174_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="openPortWaitTime_V_load_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="openPortWaitTime_V_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln870_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln692_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln692_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln692/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="odp_listenDone_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="odp_listenDone_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="odp_waitListenStatus_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="odp_waitListenStatus_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="or_ln46_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln48_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="and_ln50_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln145_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln145_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="icmp_ln870_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="143" class="1005" name="odp_waitListenStatus_load_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="odp_waitListenStatus_load "/>
</bind>
</comp>

<comp id="148" class="1005" name="or_ln46_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln46 "/>
</bind>
</comp>

<comp id="152" class="1005" name="tmp_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="156" class="1005" name="and_ln50_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="30" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="22" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="82" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="104" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="108" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="60" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="68" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="86" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="108" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="151"><net_src comp="112" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="44" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="124" pin="2"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_open_port_V | {1 2 3 }
	Port: openPortWaitTime_V | {1 }
	Port: odp_listenDone | {2 }
	Port: odp_waitListenStatus | {2 }
	Port: portOpen | {3 }
 - Input state : 
	Port: open_dhcp_port : s_axis_open_port_status_V | {2 }
	Port: open_dhcp_port : openPortWaitTime_V | {1 }
	Port: open_dhcp_port : odp_listenDone | {1 }
	Port: open_dhcp_port : odp_waitListenStatus | {1 }
  - Chain level:
	State 1
		icmp_ln870 : 1
		br_ln45 : 2
		add_ln692 : 1
		store_ln692 : 2
		or_ln46 : 1
		br_ln46 : 1
	State 2
		store_ln145 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|    add   |              add_ln692_fu_92              |    0    |    39   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |              icmp_ln870_fu_86             |    0    |    20   |
|----------|-------------------------------------------|---------|---------|
|    or    |               or_ln46_fu_112              |    0    |    2    |
|----------|-------------------------------------------|---------|---------|
|    and   |              and_ln50_fu_124              |    0    |    2    |
|----------|-------------------------------------------|---------|---------|
|nbwritereq|            grp_nbwritereq_fu_44           |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   write  |              grp_write_fu_52              |    0    |    0    |
|          |          write_ln174_write_fu_74          |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
| nbreadreq|          tmp_i_23_nbreadreq_fu_60         |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   read   | s_axis_open_port_status_V_read_read_fu_68 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   trunc  |             trunc_ln145_fu_129            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |    63   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         and_ln50_reg_156        |    1   |
|        icmp_ln870_reg_139       |    1   |
|odp_waitListenStatus_load_reg_143|    1   |
|         or_ln46_reg_148         |    1   |
|          tmp_i_reg_152          |    1   |
+---------------------------------+--------+
|              Total              |    5   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   63   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   63   |
+-----------+--------+--------+
