

================================================================
== Vitis HLS Report for 'remainder'
================================================================
* Date:           Wed May 11 12:58:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.556 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       14|  20.000 ns|  0.140 us|    2|   14|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     54|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     118|     53|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     151|    199|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |urem_9ns_6ns_9_13_seq_1_U10  |urem_9ns_6ns_9_13_seq_1  |        0|   0|  118|  53|    0|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+
    |Total                        |                         |        0|   0|  118|  53|    0|
    +-----------------------------+-------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |sub_ln657_fu_87_p2     |         -|   0|  0|  14|           1|           6|
    |empty_18_fu_39_p2      |      icmp|   0|  0|  11|           9|           1|
    |empty_fu_33_p2         |      icmp|   0|  0|  11|           9|           5|
    |empty_19_fu_45_p2      |        or|   0|  0|   2|           1|           1|
    |rem_V_3_fu_77_p3       |    select|   0|  0|   5|           1|           5|
    |select_ln175_fu_93_p3  |    select|   0|  0|   6|           1|           6|
    |rem_V_1_fu_72_p2       |       xor|   0|  0|   5|           5|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  54|          27|          26|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  65|         15|    1|         15|
    |ap_phi_mux_p_Val2_s_phi_fu_26_p4  |   9|          2|    6|         12|
    |ap_return                         |   9|          2|    6|         12|
    |p_Val2_s_reg_22                   |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  92|         21|   19|         51|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  14|   0|   14|          0|
    |ap_return_preg       |   6|   0|    6|          0|
    |empty_19_reg_106     |   1|   0|    1|          0|
    |p_Val2_s_reg_22      |   6|   0|    6|          0|
    |r_sig_V_reg_117      |   1|   0|    1|          0|
    |trunc_ln167_reg_110  |   5|   0|    5|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  33|   0|   33|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|     remainder|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|     remainder|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|     remainder|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|     remainder|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|     remainder|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|     remainder|  return value|
|ap_return  |  out|    6|  ap_ctrl_hs|     remainder|  return value|
|x          |   in|    9|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 14 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.22>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %x"   --->   Operation 15 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.66ns)   --->   "%empty = icmp_eq  i9 %x_read, i9 31"   --->   Operation 16 'icmp' 'empty' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "%empty_18 = icmp_eq  i9 %x_read, i9 0"   --->   Operation 17 'icmp' 'empty_18' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.97ns)   --->   "%empty_19 = or i1 %empty_18, i1 %empty"   --->   Operation 18 'or' 'empty_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %empty_19, void %_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %generic_remquo<33, 33>.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [13/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 20 'urem' 'rem_V' <Predicate = (!empty_19)> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 21 [12/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 21 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.44>
ST_3 : Operation 22 [11/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 22 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 23 [10/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 23 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 24 [9/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 24 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 25 [8/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 25 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 26 [7/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 26 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 27 [6/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 27 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 28 [5/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 28 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 29 [4/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 29 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.44>
ST_11 : Operation 30 [3/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 30 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.44>
ST_12 : Operation 31 [2/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 31 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.44>
ST_13 : Operation 32 [1/13] (3.44ns)   --->   "%rem_V = urem i9 %x_read, i9 31"   --->   Operation 32 'urem' 'rem_V' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i9 %rem_V"   --->   Operation 33 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 34 [1/1] (0.00ns)   --->   "%r_sig_V = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rem_V, i32 4"   --->   Operation 34 'bitselect' 'r_sig_V' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.55>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i5 %trunc_ln167" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:159->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 35 'zext' 'zext_ln159' <Predicate = (!empty_19 & !r_sig_V)> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657)   --->   "%rem_V_1 = xor i5 %trunc_ln167, i5 31"   --->   Operation 36 'xor' 'rem_V_1' <Predicate = (!empty_19 & r_sig_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657)   --->   "%rem_V_3 = select i1 %r_sig_V, i5 %rem_V_1, i5 %trunc_ln167" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:164->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 37 'select' 'rem_V_3' <Predicate = (!empty_19 & r_sig_V)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln657)   --->   "%zext_ln164 = zext i5 %rem_V_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:164->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 38 'zext' 'zext_ln164' <Predicate = (!empty_19 & r_sig_V)> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln657 = sub i6 0, i6 %zext_ln164"   --->   Operation 39 'sub' 'sub_ln657' <Predicate = (!empty_19 & r_sig_V)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 40 [1/1] (1.18ns)   --->   "%select_ln175 = select i1 %r_sig_V, i6 %sub_ln657, i6 %zext_ln159" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 40 'select' 'select_ln175' <Predicate = (!empty_19)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln175 = br void %generic_remquo<33, 33>.exit" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 41 'br' 'br_ln175' <Predicate = (!empty_19)> <Delay = 1.58>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i6 %select_ln175, void %_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, i6 0, void" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:175->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/hls_fmod_rem_quo_remainder_divide_apfixed.h:205]   --->   Operation 42 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln70 = ret i6 %p_Val2_s" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/remainderint.cpp:70]   --->   Operation 43 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read       (read     ) [ 001111111111110]
empty        (icmp     ) [ 000000000000000]
empty_18     (icmp     ) [ 000000000000000]
empty_19     (or       ) [ 011111111111111]
br_ln0       (br       ) [ 011111111111111]
rem_V        (urem     ) [ 000000000000000]
trunc_ln167  (trunc    ) [ 000000000000001]
r_sig_V      (bitselect) [ 000000000000001]
zext_ln159   (zext     ) [ 000000000000000]
rem_V_1      (xor      ) [ 000000000000000]
rem_V_3      (select   ) [ 000000000000000]
zext_ln164   (zext     ) [ 000000000000000]
sub_ln657    (sub      ) [ 000000000000000]
select_ln175 (select   ) [ 000000000000000]
br_ln175     (br       ) [ 000000000000000]
p_Val2_s     (phi      ) [ 000000000000001]
ret_ln70     (ret      ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="x_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="9" slack="0"/>
<pin id="18" dir="0" index="1" bw="9" slack="0"/>
<pin id="19" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="22" class="1005" name="p_Val2_s_reg_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="6" slack="13"/>
<pin id="24" dir="1" index="1" bw="6" slack="13"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="26" class="1004" name="p_Val2_s_phi_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="6" slack="0"/>
<pin id="28" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="29" dir="0" index="2" bw="1" slack="13"/>
<pin id="30" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="31" dir="1" index="4" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/14 "/>
</bind>
</comp>

<comp id="33" class="1004" name="empty_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="9" slack="0"/>
<pin id="35" dir="0" index="1" bw="9" slack="0"/>
<pin id="36" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="empty_18_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="9" slack="0"/>
<pin id="41" dir="0" index="1" bw="9" slack="0"/>
<pin id="42" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="empty_19_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="1" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_19/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="9" slack="0"/>
<pin id="53" dir="0" index="1" bw="6" slack="0"/>
<pin id="54" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem_V/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="trunc_ln167_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="6" slack="0"/>
<pin id="59" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/13 "/>
</bind>
</comp>

<comp id="61" class="1004" name="r_sig_V_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="6" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="0"/>
<pin id="65" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="r_sig_V/13 "/>
</bind>
</comp>

<comp id="69" class="1004" name="zext_ln159_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="1"/>
<pin id="71" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/14 "/>
</bind>
</comp>

<comp id="72" class="1004" name="rem_V_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="1"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rem_V_1/14 "/>
</bind>
</comp>

<comp id="77" class="1004" name="rem_V_3_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="5" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="1"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rem_V_3/14 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln164_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/14 "/>
</bind>
</comp>

<comp id="87" class="1004" name="sub_ln657_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="5" slack="0"/>
<pin id="90" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln657/14 "/>
</bind>
</comp>

<comp id="93" class="1004" name="select_ln175_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="6" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln175/14 "/>
</bind>
</comp>

<comp id="101" class="1005" name="x_read_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="1"/>
<pin id="103" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="106" class="1005" name="empty_19_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="13"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="110" class="1005" name="trunc_ln167_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln167 "/>
</bind>
</comp>

<comp id="117" class="1005" name="r_sig_V_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_sig_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="2" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="25"><net_src comp="14" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="32"><net_src comp="22" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="37"><net_src comp="16" pin="2"/><net_sink comp="33" pin=0"/></net>

<net id="38"><net_src comp="4" pin="0"/><net_sink comp="33" pin=1"/></net>

<net id="43"><net_src comp="16" pin="2"/><net_sink comp="39" pin=0"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="49"><net_src comp="39" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="33" pin="2"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="16" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="60"><net_src comp="51" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="51" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="72" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="77" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="83" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="69" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="26" pin=0"/></net>

<net id="104"><net_src comp="16" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="109"><net_src comp="45" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="57" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="120"><net_src comp="61" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: remainder : x | {1 }
  - Chain level:
	State 1
		empty_19 : 1
		br_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		trunc_ln167 : 1
		r_sig_V : 1
	State 14
		zext_ln164 : 1
		sub_ln657 : 2
		select_ln175 : 3
		p_Val2_s : 4
		ret_ln70 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   urem   |      grp_fu_51     |   118   |    53   |
|----------|--------------------|---------|---------|
|   icmp   |     empty_fu_33    |    0    |    11   |
|          |   empty_18_fu_39   |    0    |    11   |
|----------|--------------------|---------|---------|
|    sub   |   sub_ln657_fu_87  |    0    |    13   |
|----------|--------------------|---------|---------|
|  select  |    rem_V_3_fu_77   |    0    |    5    |
|          | select_ln175_fu_93 |    0    |    6    |
|----------|--------------------|---------|---------|
|    xor   |    rem_V_1_fu_72   |    0    |    5    |
|----------|--------------------|---------|---------|
|    or    |   empty_19_fu_45   |    0    |    2    |
|----------|--------------------|---------|---------|
|   read   |  x_read_read_fu_16 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln167_fu_57 |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|    r_sig_V_fu_61   |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln159_fu_69  |    0    |    0    |
|          |  zext_ln164_fu_83  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |   118   |   106   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  empty_19_reg_106 |    1   |
|  p_Val2_s_reg_22  |    6   |
|  r_sig_V_reg_117  |    1   |
|trunc_ln167_reg_110|    5   |
|   x_read_reg_101  |    9   |
+-------------------+--------+
|       Total       |   22   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_51 |  p0  |   2  |   9  |   18   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   18   ||  1.588  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   118  |   106  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   140  |   115  |
+-----------+--------+--------+--------+
