From ca4b2b8cb7e0cd0e07e1afa85607b84f6876e7f7 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Thu, 23 Feb 2017 18:14:34 -0800
Subject: [PATCH 1361/1566] clk: zynqmp: clkc: Enable CLK_SET_RATE_PARENT for
 more clocks

commit  0934f2c0e06d320fb9a43f3f7e1818baae3805a2 from
https://github.com/Xilinx/linux-xlnx.git

This enable the CLK_SET_RATE_PARENT flags for DP audio clock and
RPLL_TO_FPD. In this way, request for audio clock frequency will
propagate to the parent PLL clock.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Acked-by: Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/clk/zynqmp/clkc.c |    4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/clk/zynqmp/clkc.c b/drivers/clk/zynqmp/clkc.c
index 9055e99..f5cde2a 100644
--- a/drivers/clk/zynqmp/clkc.c
+++ b/drivers/clk/zynqmp/clkc.c
@@ -551,7 +551,7 @@ static void __init zynqmp_clk_setup(struct device_node *np)
 			8, 6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO);
 
 	clks[rpll_to_fpd] = zynqmp_clk_register_divider(NULL, "rpll_to_fpd",
-			clk_output_name[rpll], 0,
+			clk_output_name[rpll], CLK_SET_RATE_PARENT,
 			(resource_size_t *)CRL_APB_RPLL_TO_FPD_CTRL, 8,
 			6, CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO);
 
@@ -746,7 +746,7 @@ static void __init zynqmp_clk_setup(struct device_node *np)
 			CRF_APB_DP_VIDEO_REF_CTRL,
 			periph_parents[dp_video_ref], 1, 1, 24);
 
-	zynqmp_clk_register_periph_clk(0, dp_audio_ref,
+	zynqmp_clk_register_periph_clk(CLK_SET_RATE_PARENT, dp_audio_ref,
 			clk_output_name[dp_audio_ref],
 			CRF_APB_DP_AUDIO_REF_CTRL,
 			periph_parents[dp_audio_ref], 1, 1, 24);
-- 
1.7.5.4

