
---------- Begin Simulation Statistics ----------
final_tick                                28651196250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    292                       # Simulator instruction rate (inst/s)
host_mem_usage                               10424256                       # Number of bytes of host memory used
host_op_rate                                      299                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48720.53                       # Real time elapsed on the host
host_tick_rate                                 438423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14212826                       # Number of instructions simulated
sim_ops                                      14590002                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021360                       # Number of seconds simulated
sim_ticks                                 21360191250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.164917                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  423206                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               444708                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                832                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8027                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            445830                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6796                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7990                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1194                       # Number of indirect misses.
system.cpu.branchPred.lookups                  504167                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20988                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1155                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3032883                       # Number of instructions committed
system.cpu.committedOps                       3096235                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.145440                       # CPI: cycles per instruction
system.cpu.discardedOps                         20148                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1699935                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            158369                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           785678                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3170823                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317921                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      633                       # number of quiesce instructions executed
system.cpu.numCycles                          9539752                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       633                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2115757     68.33%     68.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2295      0.07%     68.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 164136      5.30%     73.71% # Class of committed instruction
system.cpu.op_class_0::MemWrite                814047     26.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3096235                       # Class of committed instruction
system.cpu.quiesceCycles                     24636554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6368929                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1422                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        722812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              263089                       # Transaction distribution
system.membus.trans_dist::ReadResp             269723                       # Transaction distribution
system.membus.trans_dist::WriteReq              98289                       # Transaction distribution
system.membus.trans_dist::WriteResp             98289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          623                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6099                       # Transaction distribution
system.membus.trans_dist::ReadExReq               269                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5882                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           753                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       354589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        354589                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        17463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        17463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       712189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       725825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       709178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       709178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1452466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       376384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       376384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14562                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125314                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22693356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22693356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23195054                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1077594                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001334                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036493                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1076157     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    1437      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1077594                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1699640979                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13918374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16956390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2715125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13299325                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1543207955                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           30468500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       218624                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       218624                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       564630                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       564630                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1445888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1566508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7634                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14562                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22740992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23134208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24903374                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2646263250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2203179941                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1221270000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3068137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2301103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3068137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8437378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3068137                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2301103                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5369240                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3068137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5369240                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5369240                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13806618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2301103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5369240                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7670343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2301103                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       791191                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3092294                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2301103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7670343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       791191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10762638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       262429                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       262429                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92160                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92160                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       698368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       709178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22347776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22693356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       412198                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       412198    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       412198                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    867611750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1404292000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1505439704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12272549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18408824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1536121078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30681373                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30728189                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61409563                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1536121078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43000739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18408824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1597530640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37879808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17170432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35127296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8122368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       536576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5025792                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27613236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1484978464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    260791672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1773383373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    840669626                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    803851979                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1644521605                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27613236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2325648091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1064643651                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3417904978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       376448                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       377984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       376448                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       376448                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5882                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5906                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17623812                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71909                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17695722                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17623812                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17623812                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17623812                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71909                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17695722                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16859052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5938240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       262144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              263428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92785                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        46816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    785443155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       791191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2993232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             789274394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1872642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12272549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    260791672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3068137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            278005001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1872642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12319365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1046234827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3068137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       791191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2993232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1067279395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    348916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467006250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              478268                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98358                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      263427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92785                       # Number of write requests accepted
system.mem_ctrls.readBursts                    263427                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92785                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5801                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8466525690                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1315795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15374449440                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32172.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58422.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       126                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   245312                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86101                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                263426                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92785                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  231727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    261                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.319491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.364827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.346798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          796      3.24%      3.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          755      3.08%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          437      1.78%      8.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          304      1.24%      9.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          377      1.54%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          333      1.36%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          446      1.82%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          348      1.42%     15.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20743     84.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24539                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1040.241107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1751.155123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           170     67.19%     67.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%     67.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      7.51%     75.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      1.98%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.40%     77.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.19%     78.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     11.07%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      1.58%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.77%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           10      3.95%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      1.98%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     366.778656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    100.469382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    464.741111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            139     54.94%     54.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      4.35%     59.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      2.37%     61.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      1.58%     63.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.40%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.79%     64.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.19%     65.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.79%     66.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.40%     66.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.40%     67.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.40%     67.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.58%     69.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           78     30.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16842176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5938880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16858988                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5938240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       788.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       278.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    789.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    278.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21359970625                       # Total gap between requests
system.mem_ctrls.avgGap                      59964.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16760064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5569600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 46816.060226052519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 784640165.616494655609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 791191.417820287519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2990235.398758426309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1947548.105403784662                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12272549.291898310184                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 260746729.035022079945                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3068137.322974577546                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1389180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15314625510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18588325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39846425                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  48229467750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  10647945125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 378167557875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3581019375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69459.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58420.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70144.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39926.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  77167148.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2599595.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4344755.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3497089.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15523550550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1155420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4681601700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1266                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           633                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     24325599.328594                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    147230146.515802                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          633    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       860375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             633                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13253091875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15398104375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1451347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1451347                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1451347                       # number of overall hits
system.cpu.icache.overall_hits::total         1451347                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5882                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5882                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5882                       # number of overall misses
system.cpu.icache.overall_misses::total          5882                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    256967500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    256967500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    256967500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    256967500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1457229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1457229                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1457229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1457229                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43687.096226                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43687.096226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43687.096226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43687.096226                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5882                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    248014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    248014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    248014000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    248014000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004036                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42164.909895                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42164.909895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42164.909895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42164.909895                       # average overall mshr miss latency
system.cpu.icache.replacements                   5700                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1451347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1451347                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5882                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5882                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    256967500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    256967500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1457229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1457229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43687.096226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43687.096226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    248014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    248014000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42164.909895                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42164.909895                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.388520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2359714                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            413.984912                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.388520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2920339                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2920339                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       264276                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           264276                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       264276                       # number of overall hits
system.cpu.dcache.overall_hits::total          264276                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1276                       # number of overall misses
system.cpu.dcache.overall_misses::total          1276                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     93094750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     93094750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     93094750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     93094750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       265552                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       265552                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       265552                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       265552                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004805                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004805                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004805                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72958.268025                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72958.268025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72958.268025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72958.268025                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          623                       # number of writebacks
system.cpu.dcache.writebacks::total               623                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73474125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73474125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73474125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73474125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14397500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14397500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003849                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71892.490215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71892.490215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71892.490215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71892.490215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2120.709972                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2120.709972                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1022                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       166587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          166587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       167340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       167340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74930.278884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74930.278884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          753                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          660                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          660                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55257875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55257875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14397500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14397500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73383.632138                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73383.632138                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21814.393939                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21814.393939                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        97689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          97689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36672250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36672250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        98212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        98212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70119.024857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70119.024857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          254                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18216250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18216250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67718.401487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67718.401487                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       354589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       354589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3681618625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3681618625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10382.777314                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10382.777314                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       101962                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       101962                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       252627                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       252627                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3585010979                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3585010979                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14190.925669                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14190.925669                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.448973                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               27599                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1024                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.952148                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.448973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3899943                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3899943                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28651196250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28651388750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    292                       # Simulator instruction rate (inst/s)
host_mem_usage                               10424256                       # Number of bytes of host memory used
host_op_rate                                      299                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48720.62                       # Real time elapsed on the host
host_tick_rate                                 438426                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14212835                       # Number of instructions simulated
sim_ops                                      14590017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021360                       # Number of seconds simulated
sim_ticks                                 21360383750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.164511                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  423208                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               444712                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                833                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8029                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            445830                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6796                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7990                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1194                       # Number of indirect misses.
system.cpu.branchPred.lookups                  504174                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20991                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1155                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3032892                       # Number of instructions committed
system.cpu.committedOps                       3096250                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.145532                       # CPI: cycles per instruction
system.cpu.discardedOps                         20155                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1699954                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            158369                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           785681                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3171071                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317911                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      633                       # number of quiesce instructions executed
system.cpu.numCycles                          9540060                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       633                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2115765     68.33%     68.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2295      0.07%     68.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 164142      5.30%     73.71% # Class of committed instruction
system.cpu.op_class_0::MemWrite                814047     26.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3096250                       # Class of committed instruction
system.cpu.quiesceCycles                     24636554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6368989                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1422                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        722817                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              263089                       # Transaction distribution
system.membus.trans_dist::ReadResp             269726                       # Transaction distribution
system.membus.trans_dist::WriteReq              98289                       # Transaction distribution
system.membus.trans_dist::WriteResp             98289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          625                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6100                       # Transaction distribution
system.membus.trans_dist::ReadExReq               269                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5882                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           755                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       354589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        354589                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        17465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        17465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       712195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       725831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       709178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       709178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1452474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       376448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       376448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14562                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125570                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22693356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22693356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23195374                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1077596                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001334                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036493                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1076159     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    1437      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1077596                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1699654604                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13918374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16958140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2715125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13310825                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1543207955                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           30473500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       218624                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       218624                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       564630                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       564630                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1445888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1566508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7634                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14562                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22740992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23134208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24903374                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2646263250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2203179941                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1221270000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3068110                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2301082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3068110                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8437302                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3068110                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2301082                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5369192                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3068110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5369192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5369192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13806494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2301082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5369192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7670274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2301082                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       791184                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3092267                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2301082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7670274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       791184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10762541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       262429                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       262429                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92160                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92160                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       698368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       709178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22347776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22693356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       412198                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       412198    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       412198                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    867611750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1404292000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1505426137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12272439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18408658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1536107234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30681097                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30727912                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61409009                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1536107234                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43000351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18408658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1597516243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37879808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17170432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35127296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8122368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       536576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5025792                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27612987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1484965082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    260789322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1773367391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    840662050                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    803844734                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1644506785                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27612987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2325627132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1064634056                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3417874176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       376448                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       377984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       376448                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       376448                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5882                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5906                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17623653                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71909                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17695562                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17623653                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17623653                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17623653                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71909                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17695562                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16859180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5938368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       262144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              263430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          627                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92787                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        46816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    785436076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       791184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2999197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             789273273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1878618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12272439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    260789322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3068110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            278008488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1878618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12319254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1046225398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3068110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       791184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2999197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1067281762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    348916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467006250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              478274                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98358                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      263429                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92787                       # Number of write requests accepted
system.mem_ctrls.readBursts                    263429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92787                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5801                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8466525690                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1315805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15374501940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32172.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58422.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       126                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   245314                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86101                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                263428                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92787                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  231727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    261                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.319491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.364827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.346798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          796      3.24%      3.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          755      3.08%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          437      1.78%      8.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          304      1.24%      9.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          377      1.54%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          333      1.36%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          446      1.82%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          348      1.42%     15.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20743     84.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24539                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1040.241107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1751.155123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           170     67.19%     67.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%     67.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      7.51%     75.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      1.98%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.40%     77.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.19%     78.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     11.07%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      1.58%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.77%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           10      3.95%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      1.98%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     366.778656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    100.469382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    464.741111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            139     54.94%     54.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      4.35%     59.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      2.37%     61.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      1.58%     63.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.40%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.79%     64.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.19%     65.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.79%     66.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.40%     66.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.40%     67.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.40%     67.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.58%     69.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           78     30.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16842304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5938880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16859116                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5938368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       788.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       278.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    789.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    278.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21360413125                       # Total gap between requests
system.mem_ctrls.avgGap                      59964.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16760064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5569600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 46815.638319231977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 784633094.431180357933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 791184.287595020374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2996200.852430846542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1947530.554080050206                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12272438.691556748003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 260744379.182794421911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3068109.672889187001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          627                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1389180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15314625510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18588325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39898925                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  48229467750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  10647945125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 378167557875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3581019375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69459.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58420.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70144.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39898.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  76921001.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2599595.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4344755.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3497089.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15523550550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1155420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4681794200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1266                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           633                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     24325599.328594                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    147230146.515802                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          633    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       860375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             633                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13253284375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15398104375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1451362                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1451362                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1451362                       # number of overall hits
system.cpu.icache.overall_hits::total         1451362                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5882                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5882                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5882                       # number of overall misses
system.cpu.icache.overall_misses::total          5882                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    257010000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    257010000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    257010000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    257010000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1457244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1457244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1457244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1457244                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43694.321659                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43694.321659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43694.321659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43694.321659                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5882                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    248055250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    248055250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    248055250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    248055250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004036                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42171.922815                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42171.922815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42171.922815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42171.922815                       # average overall mshr miss latency
system.cpu.icache.replacements                   5701                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1451362                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1451362                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5882                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5882                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    257010000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    257010000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1457244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1457244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43694.321659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43694.321659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    248055250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    248055250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42171.922815                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42171.922815                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.388526                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4647837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6143                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            756.607032                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.388526                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2920370                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2920370                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       264280                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           264280                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       264280                       # number of overall hits
system.cpu.dcache.overall_hits::total          264280                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1278                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1278                       # number of overall misses
system.cpu.dcache.overall_misses::total          1278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     93215375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     93215375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     93215375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     93215375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       265558                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       265558                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       265558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       265558                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004813                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004813                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004813                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004813                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72938.478091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72938.478091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72938.478091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72938.478091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          625                       # number of writebacks
system.cpu.dcache.writebacks::total               625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1024                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73591500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73591500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73591500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73591500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14397500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14397500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003856                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003856                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003856                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003856                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71866.699219                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71866.699219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71866.699219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71866.699219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2120.709972                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2120.709972                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1024                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       166591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          166591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56543125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56543125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       167346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       167346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74891.556291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74891.556291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          755                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          660                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          660                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55375250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55375250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14397500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14397500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73344.701987                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73344.701987                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21814.393939                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21814.393939                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        97689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          97689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36672250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36672250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        98212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        98212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70119.024857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70119.024857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          254                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18216250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18216250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67718.401487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67718.401487                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       354589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       354589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3681618625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3681618625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10382.777314                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10382.777314                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       101962                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       101962                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       252627                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       252627                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3585010979                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3585010979                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14190.925669                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14190.925669                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.448969                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              268550                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1537                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            174.723487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.448969                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3899969                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3899969                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28651388750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
