Start time: 11:02:11 on Aug 30,2025
qverilog OPERATORS.v 
-- Compiling module OPERATORS

Top level modules:
	OPERATORS
# vsim -lib work work.OPERATORS -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.OPERATORS(fast)
# run -all
# airthamatic operators-----------------------------------------------
# Addition a=10 b=8 y=18
# Subtraction a=10 b=8 y=2
# Multiplication a=10 b=8 y=80
# Division a=10 b=8 y=1
# Modulus a=10 b=8 y=2
# logical operators-------------------------------------------------
# Or a=1010 b=1000 y=1
# And a=1010 b=1000 y=1
# Not a=1010 b=1000 y=0
# Bitwise operators------------------------------------------------
# And a=1010 b=1000 y=1000
# OR a=1010 b=1000 y=1010
# Xor a=1010 b=1000 y=10
# logical shifting operators----------------------------------------
# a=1010 y=101
# b=1000 y=10000
# Airthamatic shift operators-------------------------------------------------
# a=1010 y=10
# b=1000 y=100000
# The ternary operator a=10 b=8 y=8
# The ternary operator a=10 b=8 y=10
# concatination----------------------------------------------------------
# a=1010 b=1000 y=10101000
#  quit -f
# End time: 11:02:14 on Aug 30,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
