-makelib ies_lib/xbip_utils_v3_0_9 \
  "../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/axi_utils_v2_0_5 \
  "../../../ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_pipe_v3_0_5 \
  "../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_addsub_v3_0_5 \
  "../../../ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_multadd_v3_0_5 \
  "../../../ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_bram18k_v3_0_5 \
  "../../../ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/mult_gen_v12_0_14 \
  "../../../ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/floating_point_v7_1_7 \
  "../../../ipstatic/hdl/floating_point_v7_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../ipstatic/hdl/verilog/DWT_data_in.v" \
  "../../../ipstatic/hdl/verilog/DWT_data_input.v" \
  "../../../ipstatic/hdl/verilog/DWT_data_output.v" \
  "../../../ipstatic/hdl/verilog/DWT_fadd_32ns_32nbkb.v" \
  "../../../ipstatic/hdl/verilog/DWT_filter_g.v" \
  "../../../ipstatic/hdl/verilog/DWT_filter_h.v" \
  "../../../ipstatic/hdl/verilog/DWT_fmul_32ns_32ncud.v" \
  "../../../ipstatic/hdl/verilog/DWT.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../ipstatic/hdl/ip/DWT_ap_fadd_2_full_dsp_32.vhd" \
  "../../../ipstatic/hdl/ip/DWT_ap_fmul_1_max_dsp_32.vhd" \
  "../../../../project_1.srcs/sources_1/ip/DWT_0/sim/DWT_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

