Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DigitalClock_behav xil_defaultlib.tb_DigitalClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:437]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:438]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:439]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:440]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:441]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:452]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'display_input' [C:/Users/salla/OneDrive/Desktop/Coding/Vivado/B22EE058-lab_02/Part_01/clock/clock.srcs/sources_1/new/clock.v:453]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
