/*
 * TCES 330 Spring 2025
 * Project Files Processor
 * @author Logan Black & Ahmed Aljewad
 * @version 30 MAY 2025
 * Top level module for the six instruction processor used on the DE2 board
 */
 
 `timescale 1 ps / 1 ps
module Processor(Clk, ResetN, IR_Out, PC_Out, State, NextState, ALU_A,
ALU_B, ALU_Out);
	input Clk; // processor clock
	input ResetN; // system reset
	output [15:0] IR_Out; // Instruction register	
	output [6:0] PC_Out; // Program counter
	output [3:0] State; // FSM current state
	output [3:0] NextState; // FSM next state
	output [15:0] ALU_A; // ALU A-Side Input
	output [15:0] ALU_B; // ALU B-Side Input
	output [15:0] ALU_Out; // ALU current output
	
	
    // Wires for submodules
	logic [7:0] D_Addr;
	logic D_Wr;
	logic RF_s;
	logic RF_W_en;
	logic [3:0] RF_Ra_Addr;
	logic [3:0] RF_Rb_Addr;
	logic [3:0] RF_W_Addr;
	logic [2:0] ALU_s0;
	logic [7:0] PC_out_extended;
	logic [6:0] PC_Out_reg;

	assign PC_out_extended = {0, PC_Out_reg};
	assign PC_Out = PC_Out_reg;

	// Control unit instantiation
	ControlUnit unit0 (
		.Clock(Clk),
		.ResetN(ResetN),         // Active-low reset for FSM
		.PC_out(PC_out_extended),
		.IR_out(IR_Out),
		.OutState(State),
		.NextState(NextState),
		.Dmem_addr(D_Addr),
		.D_wr_en(D_Wr),
		.RF_sel(RF_s),
		.RF_wr_en(RF_W_en),
		.RF_RA_addr(RF_Ra_Addr),
		.RF_RB_addr(RF_Rb_Addr),
		.RF_wr_addr(RF_W_Addr),
		.ALU_sel0(ALU_s0) 
		);
		
	// Datapath instantiation
	DataPath unit1(
		.Clock(Clk),
		.D_Addr(D_Addr),
		.D_W_en(D_Wr), 
		.RF_s(RF_s), 
		.RF_W_Addr(RF_W_Addr), 
		.RF_W_en(RF_W_en), 
		.RF_Ra_Addr(RF_Ra_Addr), 
		.RF_Rb_Addr(RF_Rb_Addr), 
		.ALU_s0(ALU_s0), 
		.ALU_inA(ALU_A), 
		.ALU_inB(ALU_B), 
		.ALU_out(ALU_Out)
		);

endmodule

// Testbench  for the programmable processor
`timescale 1 ns / 1 ps
module testProcessor;
 
  logic Clk;             // system clock
  logic ResetN;           // system ResetN
  logic [15:0] IR_Out;   // instruction register
  logic [6:0] PC_Out;    // program counter
  logic [3:0] State, NextState;        // state machine state, next state
  logic [15:0] ALU_A, ALU_B, ALU_Out;  // ALU inputs and output 
 
  Processor DUT( Clk, ResetN, IR_Out, PC_Out, State, NextState, ALU_A, ALU_B, ALU_Out );

  // generate 50 MHz clock
  always begin
    Clk = 0;
    #10;
    Clk = 1'b1;
    #10;
  end

initial	// Test stimulus
  begin
    $display( "\nBegin Simulation." );
    ResetN = 0;         // ResetN for one clock
    @ ( posedge Clk ) 
    #30  ResetN = 1; //or #21 ResetN = 1; just wait a little bit time to off the ridge 
    wait( IR_Out == 16'h5000 );  // halt instruction
    $display( "\nEnd of Simulation.\n" );
    $stop;
  end
  
initial begin
    $monitor( "Time is %0t : ResetN = %b   PC_Out = %h   IR_Out = %h  State = %h  ALU A = %h  ALU B = %h ALU Out = %h  RA Address = %b", $stime, ResetN, PC_Out, IR_Out, State, ALU_A, ALU_B, ALU_Out, DUT.RF_Ra_Addr);
   
end

endmodule    


