 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_output_and_latch.v	  common	  2.08	  vpr	  61.64 MiB	  	  -1	  -1	  0.11	  16584	  1	  0.10	  -1	  -1	  31848	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-11925-ga544f5fea-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2025-01-14T21:35:49	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/release/vtr-verilog-to-routing	  63124	  6	  1	  13	  14	  2	  8	  9	  4	  4	  16	  clb	  auto	  23.2 MiB	  0.01	  22	  27	  6	  15	  6	  61.6 MiB	  0.00	  0.00	  1.02737	  -3.61973	  -1.02737	  0.545	  0.01	  4.0075e-05	  2.932e-05	  0.00026592	  0.0002219	  -1	  -1	  -1	  -1	  20	  22	  8	  107788	  107788	  10441.3	  652.579	  0.01	  0.00240468	  0.00215628	  742	  1670	  -1	  21	  1	  6	  6	  146	  96	  1.40641	  0.545	  -4.38899	  -1.40641	  0	  0	  13748.8	  859.301	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00168822	  0.00161939	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_reader_writer.v	  common	  2.11	  vpr	  61.76 MiB	  	  -1	  -1	  0.14	  16908	  1	  0.09	  -1	  -1	  31852	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-11925-ga544f5fea-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2025-01-14T21:35:49	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/release/vtr-verilog-to-routing	  63240	  2	  -1	  16	  16	  1	  2	  3	  3	  3	  9	  -1	  auto	  23.3 MiB	  0.01	  3	  6	  4	  0	  2	  61.8 MiB	  0.01	  0.00	  0.545	  -3.815	  -0.545	  0.545	  0.01	  6.1203e-05	  5.2668e-05	  0.000507564	  0.000460754	  -1	  -1	  -1	  -1	  2	  1	  1	  53894	  53894	  1178.84	  130.982	  0.01	  0.00295561	  0.00280974	  283	  309	  -1	  1	  1	  1	  1	  8	  6	  0.551715	  0.551715	  -3.84186	  -0.551715	  0	  0	  1178.84	  130.982	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00212103	  0.00204508	 
