#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 21 13:50:30 2022
# Process ID: 11564
# Current directory: D:/data/logic_design_lab/final_project/flapga-mario_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4164 D:\data\logic_design_lab\final_project\flapga-mario_test\flapga-mario_test.xpr
# Log file: D:/data/logic_design_lab/final_project/flapga-mario_test/vivado.log
# Journal file: D:/data/logic_design_lab/final_project/flapga-mario_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/final_project/flapga-mario_test/flapga-mario_test.xpr
INFO: [Project 1-313] Project file moved from 'D:/flapga-mario_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 879.191 ; gain = 257.559
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.402 ; gain = 1228.684
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/flapga-mario_test/flapga-mario_test.runs/impl_1/flapga_mario.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/flapga-mario_test/flapga-mario_test.runs/impl_1/flapga_mario.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/final_project/flapga-mario_test/flapga-mario_test.runs/impl_1/flapga_mario.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 22 00:12:24 2022...
