

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Tue Mar 17 17:02:36 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      4.80|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2064613|  2064613|  2064613|  2064613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2064611|  2064611|         4|          1|          1|  2064609|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      88|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     84|
|Register         |        -|      -|     117|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     205|    195|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |indvar_flatten_next_fu_102_p2     |     +    |      0|  68|  26|          21|           1|
    |p_437_fu_193_p2                   |     +    |      0|   0|   8|           7|           7|
    |tmp1_fu_187_p2                    |     +    |      0|   0|   8|           7|           7|
    |tmp_fu_156_p2                     |     +    |      0|  20|  10|           5|           5|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|   0|   2|           1|           1|
    |start_write                       |    and   |      0|   0|   2|           1|           1|
    |exitcond_flatten_fu_96_p2         |   icmp   |      0|   0|  13|          21|          16|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0|  88|  79|          68|          45|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  21|          4|    1|          4|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                   |   9|          2|    1|          2|
    |indvar_flatten_reg_85                     |   9|          2|   21|         42|
    |p_mul_stencil_stream_V_value_V_blk_n      |   9|          2|    1|          2|
    |p_p2_mul1_stencil_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |real_start                                |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  84|         18|   28|         58|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |exitcond_flatten_reg_203  |   1|   0|    1|          0|
    |indvar_flatten_reg_85     |  21|   0|   21|          0|
    |p_437_reg_227             |   7|   0|    7|          0|
    |real_start_status_reg     |   1|   0|    1|          0|
    |start_control_reg         |   1|   0|    1|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_3_reg_212             |   4|   0|    4|          0|
    |tmp_4_reg_217             |   4|   0|    4|          0|
    |tmp_reg_222               |   5|   0|    5|          0|
    |exitcond_flatten_reg_203  |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 117|  32|   54|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                     |  in |    1| ap_ctrl_hs |             Loop_2_proc            | return value |
|ap_rst                                     |  in |    1| ap_ctrl_hs |             Loop_2_proc            | return value |
|ap_start                                   |  in |    1| ap_ctrl_hs |             Loop_2_proc            | return value |
|start_full_n                               |  in |    1| ap_ctrl_hs |             Loop_2_proc            | return value |
|ap_ready                                   | out |    1| ap_ctrl_hs |             Loop_2_proc            | return value |
|ap_done                                    | out |    1| ap_ctrl_hs |             Loop_2_proc            | return value |
|ap_continue                                |  in |    1| ap_ctrl_hs |             Loop_2_proc            | return value |
|ap_idle                                    | out |    1| ap_ctrl_hs |             Loop_2_proc            | return value |
|start_out                                  | out |    1| ap_ctrl_hs |             Loop_2_proc            | return value |
|start_write                                | out |    1| ap_ctrl_hs |             Loop_2_proc            | return value |
|p_mul_stencil_stream_V_value_V_dout        |  in |  128|   ap_fifo  |   p_mul_stencil_stream_V_value_V   |    pointer   |
|p_mul_stencil_stream_V_value_V_empty_n     |  in |    1|   ap_fifo  |   p_mul_stencil_stream_V_value_V   |    pointer   |
|p_mul_stencil_stream_V_value_V_read        | out |    1|   ap_fifo  |   p_mul_stencil_stream_V_value_V   |    pointer   |
|p_p2_mul1_stencil_stream_V_value_V_din     | out |   32|   ap_fifo  | p_p2_mul1_stencil_stream_V_value_V |    pointer   |
|p_p2_mul1_stencil_stream_V_value_V_full_n  |  in |    1|   ap_fifo  | p_p2_mul1_stencil_stream_V_value_V |    pointer   |
|p_p2_mul1_stencil_stream_V_value_V_write   | out |    1|   ap_fifo  | p_p2_mul1_stencil_stream_V_value_V |    pointer   |
+-------------------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (3)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_p2_mul1_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (4)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i128* %p_mul_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_p2_mul1_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i128* %p_mul_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (7)  [1/1] 1.59ns  loc: hls_target.cpp:178
newFuncRoot:4  br label %.preheader38


 <State 2>: 3.15ns
ST_2: indvar_flatten (9)  [1/1] 0.00ns
.preheader38:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader38.preheader ]

ST_2: exitcond_flatten (10)  [1/1] 3.15ns
.preheader38:1  %exitcond_flatten = icmp eq i21 %indvar_flatten, -32543

ST_2: indvar_flatten_next (11)  [1/1] 2.59ns
.preheader38:2  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_15 (12)  [1/1] 0.00ns
.preheader38:3  br i1 %exitcond_flatten, label %.preheader37.exitStub, label %.preheader38.preheader


 <State 3>: 4.80ns
ST_3: tmp_value_V (17)  [1/1] 2.45ns  loc: hls_target.cpp:186
.preheader38.preheader:3  %tmp_value_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %p_mul_stencil_stream_V_value_V)

ST_3: tmp_2 (18)  [1/1] 0.00ns  loc: hls_target.cpp:195
.preheader38.preheader:4  %tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_value_V, i32 4, i32 7)

ST_3: p_406_cast_cast (19)  [1/1] 0.00ns  loc: hls_target.cpp:195
.preheader38.preheader:5  %p_406_cast_cast = zext i4 %tmp_2 to i5

ST_3: tmp_3 (20)  [1/1] 0.00ns  loc: hls_target.cpp:186
.preheader38.preheader:6  %tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_value_V, i32 36, i32 39)

ST_3: tmp_4 (23)  [1/1] 0.00ns  loc: hls_target.cpp:186
.preheader38.preheader:9  %tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_value_V, i32 68, i32 71)

ST_3: tmp_5 (26)  [1/1] 0.00ns  loc: hls_target.cpp:234
.preheader38.preheader:12  %tmp_5 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_value_V, i32 100, i32 103)

ST_3: p_436_cast_cast (27)  [1/1] 0.00ns  loc: hls_target.cpp:234
.preheader38.preheader:13  %p_436_cast_cast = zext i4 %tmp_5 to i5

ST_3: tmp (28)  [1/1] 2.35ns  loc: hls_target.cpp:234
.preheader38.preheader:14  %tmp = add i5 %p_436_cast_cast, %p_406_cast_cast


 <State 4>: 3.58ns
ST_4: p_415 (21)  [1/1] 0.00ns  loc: hls_target.cpp:210
.preheader38.preheader:7  %p_415 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_3, i2 0)

ST_4: p_416_cast (22)  [1/1] 0.00ns  loc: hls_target.cpp:211
.preheader38.preheader:8  %p_416_cast = zext i6 %p_415 to i7

ST_4: p_425 (24)  [1/1] 0.00ns  loc: hls_target.cpp:221
.preheader38.preheader:10  %p_425 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_4, i1 false)

ST_4: p_426_cast (25)  [1/1] 0.00ns  loc: hls_target.cpp:222
.preheader38.preheader:11  %p_426_cast = zext i5 %p_425 to i7

ST_4: tmp_cast (29)  [1/1] 0.00ns  loc: hls_target.cpp:234
.preheader38.preheader:15  %tmp_cast = zext i5 %tmp to i7

ST_4: tmp1 (30)  [1/1] 1.79ns  loc: hls_target.cpp:234
.preheader38.preheader:16  %tmp1 = add i7 %p_426_cast, %p_416_cast

ST_4: p_437 (31)  [1/1] 1.79ns  loc: hls_target.cpp:234
.preheader38.preheader:17  %p_437 = add i7 %tmp_cast, %tmp1


 <State 5>: 2.45ns
ST_5: empty (14)  [1/1] 0.00ns
.preheader38.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2064609, i64 2064609, i64 2064609)

ST_5: tmp_1 (15)  [1/1] 0.00ns  loc: hls_target.cpp:181
.preheader38.preheader:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_5: StgValue_33 (16)  [1/1] 0.00ns  loc: hls_target.cpp:182
.preheader38.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_5: tmp_value_V_7 (32)  [1/1] 0.00ns  loc: hls_target.cpp:234
.preheader38.preheader:18  %tmp_value_V_7 = zext i7 %p_437 to i32

ST_5: StgValue_35 (33)  [1/1] 2.45ns  loc: hls_target.cpp:236
.preheader38.preheader:19  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %p_p2_mul1_stencil_stream_V_value_V, i32 %tmp_value_V_7)

ST_5: empty_113 (34)  [1/1] 0.00ns  loc: hls_target.cpp:238
.preheader38.preheader:20  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)

ST_5: StgValue_37 (35)  [1/1] 0.00ns  loc: hls_target.cpp:180
.preheader38.preheader:21  br label %.preheader38


 <State 6>: 0.00ns
ST_6: StgValue_38 (37)  [1/1] 0.00ns
.preheader37.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_mul_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_p2_mul1_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7          (specmemcore      ) [ 0000000]
StgValue_8          (specmemcore      ) [ 0000000]
StgValue_9          (specinterface    ) [ 0000000]
StgValue_10         (specinterface    ) [ 0000000]
StgValue_11         (br               ) [ 0111110]
indvar_flatten      (phi              ) [ 0010000]
exitcond_flatten    (icmp             ) [ 0011110]
indvar_flatten_next (add              ) [ 0111110]
StgValue_15         (br               ) [ 0000000]
tmp_value_V         (read             ) [ 0000000]
tmp_2               (partselect       ) [ 0000000]
p_406_cast_cast     (zext             ) [ 0000000]
tmp_3               (partselect       ) [ 0010100]
tmp_4               (partselect       ) [ 0010100]
tmp_5               (partselect       ) [ 0000000]
p_436_cast_cast     (zext             ) [ 0000000]
tmp                 (add              ) [ 0010100]
p_415               (bitconcatenate   ) [ 0000000]
p_416_cast          (zext             ) [ 0000000]
p_425               (bitconcatenate   ) [ 0000000]
p_426_cast          (zext             ) [ 0000000]
tmp_cast            (zext             ) [ 0000000]
tmp1                (add              ) [ 0000000]
p_437               (add              ) [ 0010010]
empty               (speclooptripcount) [ 0000000]
tmp_1               (specregionbegin  ) [ 0000000]
StgValue_33         (specpipeline     ) [ 0000000]
tmp_value_V_7       (zext             ) [ 0000000]
StgValue_35         (write            ) [ 0000000]
empty_113           (specregionend    ) [ 0000000]
StgValue_37         (br               ) [ 0111110]
StgValue_38         (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_mul_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mul_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_p2_mul1_stencil_stream_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_p2_mul1_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_value_V_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="0"/>
<pin id="74" dir="0" index="1" bw="128" slack="0"/>
<pin id="75" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_35_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/5 "/>
</bind>
</comp>

<comp id="85" class="1005" name="indvar_flatten_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="21" slack="1"/>
<pin id="87" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="indvar_flatten_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="21" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="exitcond_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="21" slack="0"/>
<pin id="98" dir="0" index="1" bw="21" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_next_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="21" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="4" slack="0"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_406_cast_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_406_cast_cast/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="0" index="3" bw="7" slack="0"/>
<pin id="127" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="0" index="3" bw="8" slack="0"/>
<pin id="137" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_5_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="128" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="0" index="3" bw="8" slack="0"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_436_cast_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_436_cast_cast/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_415_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="1"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_415/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_416_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_416_cast/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_425_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="1"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_425/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_426_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_426_cast/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="1"/>
<pin id="186" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_437_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_437/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_value_V_7_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_value_V_7/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="exitcond_flatten_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="207" class="1005" name="indvar_flatten_next_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="21" slack="0"/>
<pin id="209" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_3_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_4_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="227" class="1005" name="p_437_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="1"/>
<pin id="229" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_437 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="68" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="89" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="89" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="72" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="121"><net_src comp="108" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="72" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="72" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="72" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="118" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="180" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="169" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="206"><net_src comp="96" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="102" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="215"><net_src comp="122" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="220"><net_src comp="132" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="225"><net_src comp="156" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="230"><net_src comp="193" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_p2_mul1_stencil_stream_V_value_V | {5 }
 - Input state : 
	Port: Loop_2_proc : p_mul_stencil_stream_V_value_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_15 : 2
	State 3
		p_406_cast_cast : 1
		p_436_cast_cast : 1
		tmp : 2
	State 4
		p_416_cast : 1
		p_426_cast : 1
		tmp1 : 2
		p_437 : 3
	State 5
		StgValue_35 : 1
		empty_113 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_102 |    68   |    26   |
|    add   |         tmp_fu_156         |    17   |    9    |
|          |         tmp1_fu_187        |    0    |    8    |
|          |        p_437_fu_193        |    0    |    8    |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_96   |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   |   tmp_value_V_read_fu_72   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_35_write_fu_78  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_2_fu_108        |    0    |    0    |
|partselect|        tmp_3_fu_122        |    0    |    0    |
|          |        tmp_4_fu_132        |    0    |    0    |
|          |        tmp_5_fu_142        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   p_406_cast_cast_fu_118   |    0    |    0    |
|          |   p_436_cast_cast_fu_152   |    0    |    0    |
|   zext   |      p_416_cast_fu_169     |    0    |    0    |
|          |      p_426_cast_fu_180     |    0    |    0    |
|          |       tmp_cast_fu_184      |    0    |    0    |
|          |    tmp_value_V_7_fu_199    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        p_415_fu_162        |    0    |    0    |
|          |        p_425_fu_173        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    85   |    64   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_203 |    1   |
|indvar_flatten_next_reg_207|   21   |
|   indvar_flatten_reg_85   |   21   |
|       p_437_reg_227       |    7   |
|       tmp_3_reg_212       |    4   |
|       tmp_4_reg_217       |    4   |
|        tmp_reg_222        |    5   |
+---------------------------+--------+
|           Total           |   63   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   85   |   64   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   63   |    -   |
+-----------+--------+--------+
|   Total   |   148  |   64   |
+-----------+--------+--------+
