// Seed: 1642550377
module module_0;
  initial begin
    assume (1);
  end
  uwire id_1, id_2;
  assign id_1 = 1;
endmodule
module module_0 (
    input tri id_0,
    output logic id_1,
    input wand id_2,
    output logic id_3,
    input tri1 id_4,
    output logic id_5,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8,
    output supply0 id_9,
    output logic id_10,
    input logic id_11,
    input wor module_1,
    output supply0 id_13,
    output supply0 id_14,
    output wor id_15
);
  initial begin
    repeat (1) begin
      id_1 <= 'b0 == ("");
      #id_17
      if (id_17 - id_12) id_3 <= 1'd0;
      else id_5 <= 1;
      #1 begin
        id_10 <= id_11;
      end
      id_13 = id_8;
      id_14 = 1 == id_7;
      $display(1, id_6);
    end
  end
  assign id_3 = 1;
  module_0();
  always disable id_18;
endmodule
