# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../BE_Ethernet.srcs/sim_1/new/Test_Transmitter.vhd" \

# Do not sort compile order
nosort
