

# Velocity Saturation in MOSFETs & CMOS Inverter Voltage Transfer Characteristics (VTC)

> Understanding short-channel effects, NMOS/PMOS behavior, and CMOS inverter operation using SPICE simulations.

---

## ðŸ“˜ Table of Contents
- [Introduction](#introduction)
- [NMOS Operating Regions](#nmos-operating-regions)
- [Velocity Saturation Effect](#velocity-saturation-effect)
- [Long Channel vs Short Channel NMOS](#long-channel-vs-short-channel-nmos)
- [SPICE Simulation Overview](#spice-simulation-overview)
- [NMOS Iâ€“V Characteristics](#nmos-iâ€“v-characteristics)
- [CMOS Inverter Basics](#cmos-inverter-basics)
- [Voltage-Transfer Characteristics (VTC)](#voltage-transfer-characteristics-vtc)
- [Load Line Analysis](#load-line-analysis)
- [Key Observations & Insights](#key-observations--insights)
- [Conclusion](#conclusion)
- [References](#references)

---

## Introduction

This repository explores the **behavior of NMOS and PMOS transistors**, focusing on:

1. **Drain current characteristics** (Idâ€“Vds, Idâ€“Vgs) for long- and short-channel devices.  
2. **Velocity saturation** effects in short-channel MOSFETs.  
3. **CMOS inverter voltage-transfer characteristics (VTC)** and delay estimation.  
4. **SPICE simulations** using the Sky130 PDK to visualize transistor behavior.  

**Objective:**  
To understand how channel length scaling impacts transistor operation and inverter performance.

---

## NMOS Operating Regions

The NMOS transistor operates in three primary regions:

| Region | Condition | Behavior |
|--------|-----------|----------|
| Cutoff | Vgs < Vth | No conduction, Id â‰ˆ 0 |
| Linear (Resistive) | Vgs > Vth, Vds < (Vgs âˆ’ Vth) | Id increases linearly with Vds |
| Saturation | Vgs > Vth, Vds â‰¥ (Vgs âˆ’ Vth) | Id reaches a constant value, affected by channel length modulation |

> **Note:** The transition between linear and saturation regions occurs at \( Vds = Vgs - Vth \).

---

## Velocity Saturation Effect

From the graph, two distinct regions can be identified based on the condition \( V_{DS} = V_{GS} - V_T \).  

### Linear Region
- The drain current (Id) increases **linearly** with the drain-to-source voltage (Vds) when Vds is below the threshold.  
- Defined for: \( V_{DS} < V_{GS} - V_T \).  

### Saturation Region
- The drain current (Id) becomes largely **independent of Vds** and is influenced by **channel length modulation**.  
- Defined for: \( V_{DS} \ge V_{GS} - V_T \).  

![alt text](https://github.com/MOHANAPRIYANP16/Week-4-VSD-RISC-V-Tapeout-Program-/blob/main/Day2/Images/velocity_saturation_effect.png)



In **short-channel MOSFETs**, at high electric fields:

- Electrons reach **maximum drift velocity**, \(v_{sat}\).  
- Further increase in Vgs does **not increase current quadratically**.  
- The drain current **Id becomes linear** with Vgs at high gate voltages.

**Mechanism:**

1. Low electric field â†’ electron velocity âˆ electric field (linear).  
2. High electric field â†’ electron velocity saturates due to **scattering effects**.  

![alt text](https://github.com/MOHANAPRIYANP16/Week-4-VSD-RISC-V-Tapeout-Program-/blob/main/Day2/Images/short_channel.png)

**Critical Electric Field (Ec):**  
Used to determine when velocity saturation starts.

---

## Long Channel vs Short Channel NMOS

| Parameter | Long Channel | Short Channel |
|-----------|-------------|---------------|
| W/L | 1.8 Î¼m / 1.2 Î¼m | 0.375 Î¼m / 0.25 Î¼m |
| Drain Current (Id) | Quadratic w.r.t Vgs | Linear at high Vgs |
| Peak Current | Higher | Lower |
| Switching Speed | Moderate | Faster |
| Short-Channel Effects | Minimal | Significant (Voltage Saturation, DIBL) |

**Observation:**  
- Short-channel devices saturate earlier, limiting Id.  
- Long-channel devices follow ideal MOSFET quadratic Idâ€“Vgs behavior.

![alt text](https://github.com/MOHANAPRIYANP16/Week-4-VSD-RISC-V-Tapeout-Program-/blob/main/Day2/Images/long_channel.png)

---

## SPICE Simulation 


### 1. day2_nfet_idvds_L015_W039.spice

<details> <summary><strong>day2_nfet_idvds_L015_W039.spice </strong></summary>

```
*Model Description
.param temp=27


*Including sky130 library files
.lib "sky130_fd_pr/models/sky130.lib.spice" tt


*Netlist Description



XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15

R1 n1 in 55

Vdd vdd 0 1.8V
Vin in 0 1.8V

*simulation commands

.op
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2

.control

run
display
setplot dc1
.endc

.end
```

</details>

run this command inside the design of sky130CircuitDesignWorkshop to Simulate transistor Iâ€“V characteristics  :

```bash
   ngspice day2_nfet_idvds_L015_W039.spice
```
Then plot the waveforms in ngspice by running :

```bash
   plot -vdd#branch
```


![alt text](https://github.com/MOHANAPRIYANP16/Week-4-VSD-RISC-V-Tapeout-Program-/blob/main/Day2/Images/day2_vds.png)

![alt text](https://github.com/MOHANAPRIYANP16/Week-4-VSD-RISC-V-Tapeout-Program-/blob/main/Day2/Images/day2_vds_model_description.png)

---

### 2. day2_nfet_idvgs_L015_W039.spice

<details> <summary><strong>day2_nfet_idvgs_L015_W039.spice </strong></summary>

```
*Model Description
.param temp=27


*Including sky130 library files
.lib "sky130_fd_pr/models/sky130.lib.spice" tt


*Netlist Description

XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15

R1 n1 in 55

Vdd vdd 0 1.8V
Vin in 0 1.8V

*simulation commands

.op
.dc Vin 0 1.8 0.1 

.control

run
display
setplot dc1
.endc

.end
```

</details>

run this command inside the design of sky130CircuitDesignWorkshop to Simulate transistor Iâ€“V characteristics  :

```bash
   ngspice day2_nfet_idvgs_L015_W039.spice
```
Then plot the waveforms in ngspice by running :

```bash
   plot -vdd#branch
```

![alt text](https://github.com/MOHANAPRIYANP16/Week-4-VSD-RISC-V-Tapeout-Program-/blob/main/Day2/Images/day2_vgs.png)

![alt text](https://github.com/MOHANAPRIYANP16/Week-4-VSD-RISC-V-Tapeout-Program-/blob/main/Day2/Images/day2_vgs_model.png)

---

