# compile vhdl design source files
vhdl work  \
"../../../../lab_05.srcs/sources_1/new/8_BIT_SHIFT.vhd" \
"../../../../lab_05.srcs/sim_1/new/8_test.vhd" \

# Do not sort compile order
nosort
