|trabalhofinalfinal_
q <= q25.DB_MAX_OUTPUT_PORT_TYPE
clock => lpm_counter0:inst21.clock
address_down_reg_out[0] <= REG_1BYTE:ADDRESS_DOWN.out[0]
address_down_reg_out[1] <= REG_1BYTE:ADDRESS_DOWN.out[1]
address_down_reg_out[2] <= REG_1BYTE:ADDRESS_DOWN.out[2]
address_down_reg_out[3] <= REG_1BYTE:ADDRESS_DOWN.out[3]
address_down_reg_out[4] <= REG_1BYTE:ADDRESS_DOWN.out[4]
address_down_reg_out[5] <= REG_1BYTE:ADDRESS_DOWN.out[5]
address_down_reg_out[6] <= REG_1BYTE:ADDRESS_DOWN.out[6]
address_down_reg_out[7] <= REG_1BYTE:ADDRESS_DOWN.out[7]
sw9 => inst2.IN0
sw9 => inst1.IN0
sw8 => inst2.IN1
sw8 => inst1.IN1
address_up_reg_out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
address_up_reg_out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= REG_1BYTE:READ_REG.out[0]
data_out[1] <= REG_1BYTE:READ_REG.out[1]
data_out[2] <= REG_1BYTE:READ_REG.out[2]
data_out[3] <= REG_1BYTE:READ_REG.out[3]
data_out[4] <= REG_1BYTE:READ_REG.out[4]
data_out[5] <= REG_1BYTE:READ_REG.out[5]
data_out[6] <= REG_1BYTE:READ_REG.out[6]
data_out[7] <= REG_1BYTE:READ_REG.out[7]
data_reg_out[0] <= REG_1BYTE:DATA_USER.out[0]
data_reg_out[1] <= REG_1BYTE:DATA_USER.out[1]
data_reg_out[2] <= REG_1BYTE:DATA_USER.out[2]
data_reg_out[3] <= REG_1BYTE:DATA_USER.out[3]
data_reg_out[4] <= REG_1BYTE:DATA_USER.out[4]
data_reg_out[5] <= REG_1BYTE:DATA_USER.out[5]
data_reg_out[6] <= REG_1BYTE:DATA_USER.out[6]
data_reg_out[7] <= REG_1BYTE:DATA_USER.out[7]
clk => ~NO_FANOUT~
sw0 => ~NO_FANOUT~
sw1 => ~NO_FANOUT~
sw2 => ~NO_FANOUT~
sw3 => ~NO_FANOUT~
sw4 => ~NO_FANOUT~
sw5 => ~NO_FANOUT~
sw6 => ~NO_FANOUT~
sw7 => ~NO_FANOUT~


|trabalhofinalfinal_|lpm_counter0:inst21
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]
q[16] <= lpm_counter:LPM_COUNTER_component.q[16]
q[17] <= lpm_counter:LPM_COUNTER_component.q[17]
q[18] <= lpm_counter:LPM_COUNTER_component.q[18]
q[19] <= lpm_counter:LPM_COUNTER_component.q[19]
q[20] <= lpm_counter:LPM_COUNTER_component.q[20]
q[21] <= lpm_counter:LPM_COUNTER_component.q[21]
q[22] <= lpm_counter:LPM_COUNTER_component.q[22]
q[23] <= lpm_counter:LPM_COUNTER_component.q[23]
q[24] <= lpm_counter:LPM_COUNTER_component.q[24]
q[25] <= lpm_counter:LPM_COUNTER_component.q[25]


|trabalhofinalfinal_|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component
clock => cntr_lph:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_lph:auto_generated.q[0]
q[1] <= cntr_lph:auto_generated.q[1]
q[2] <= cntr_lph:auto_generated.q[2]
q[3] <= cntr_lph:auto_generated.q[3]
q[4] <= cntr_lph:auto_generated.q[4]
q[5] <= cntr_lph:auto_generated.q[5]
q[6] <= cntr_lph:auto_generated.q[6]
q[7] <= cntr_lph:auto_generated.q[7]
q[8] <= cntr_lph:auto_generated.q[8]
q[9] <= cntr_lph:auto_generated.q[9]
q[10] <= cntr_lph:auto_generated.q[10]
q[11] <= cntr_lph:auto_generated.q[11]
q[12] <= cntr_lph:auto_generated.q[12]
q[13] <= cntr_lph:auto_generated.q[13]
q[14] <= cntr_lph:auto_generated.q[14]
q[15] <= cntr_lph:auto_generated.q[15]
q[16] <= cntr_lph:auto_generated.q[16]
q[17] <= cntr_lph:auto_generated.q[17]
q[18] <= cntr_lph:auto_generated.q[18]
q[19] <= cntr_lph:auto_generated.q[19]
q[20] <= cntr_lph:auto_generated.q[20]
q[21] <= cntr_lph:auto_generated.q[21]
q[22] <= cntr_lph:auto_generated.q[22]
q[23] <= cntr_lph:auto_generated.q[23]
q[24] <= cntr_lph:auto_generated.q[24]
q[25] <= cntr_lph:auto_generated.q[25]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|trabalhofinalfinal_|lpm_counter0:inst21|lpm_counter:LPM_COUNTER_component|cntr_lph:auto_generated
clock => counter_reg_bit[25].CLK
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= counter_reg_bit[25].DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_DOWN|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|UC:inst22
S_mostraE <= MAQUINA_C:inst2.C_VISOR_MSG
clk => MAQUINA_C:inst2.clk
clk => MAQUINA_A:inst3.clk
clk => MAQUINA_B:inst4.clk
clk => inst1.CLK
clk => contador:inst.clk
confirmaDA => MAQUINA_C:inst2.confirmaDA
confirmaDA => MAQUINA_A:inst3.confirmaDA
confirmaDA => MAQUINA_B:inst4.confirmaDA
confirmaFuncao => MAQUINA_C:inst2.confirmaFuncao
confirmaFuncao => MAQUINA_A:inst3.confirmaFuncao
confirmaFuncao => MAQUINA_B:inst4.confirmaFuncao
count[0] <= contador:inst.count[0]
count[1] <= contador:inst.count[1]
trocaFuncao => inst10.IN0
trocaFuncao => inst11.IN0
B_mostraD <= MAQUINA_B:inst4.B_VISOR_MSG
msg_done <= inst7.DB_MAX_OUTPUT_PORT_TYPE
B_ESTADO8 <= MAQUINA_B:inst4.estado
B_done <= MAQUINA_B:inst4.B_VISOR_OK
write <= inst7or.DB_MAX_OUTPUT_PORT_TYPE
LOAD_READ <= MAQUINA_B:inst4.READ_MEM
B_LOAD_END <= MAQUINA_B:inst4.B_LOAD_REG
LOAD_SWAP_ADDRESS <= MAQUINA_C:inst2.LOAD_REG_SWAP_ADDRESS
LOAD_SWAP_DATA <= MAQUINA_C:inst2.LOAD_REG_SWAP_DATA
A_LOAD_REGS <= MAQUINA_A:inst3.LOAD_REG
A_mostraDA <= MAQUINA_A:inst3.A_MSG_D_A
A_ESTADO[0] <= MAQUINA_A:inst3.ESTADO[0]
A_ESTADO[1] <= MAQUINA_A:inst3.ESTADO[1]
C_ESTADO[0] <= MAQUINA_C:inst2.ESTADO[0]
C_ESTADO[1] <= MAQUINA_C:inst2.ESTADO[1]


|trabalhofinalfinal_|UC:inst22|MAQUINA_C:inst2
LOAD_REG_SWAP_ADDRESS <= inst17.DB_MAX_OUTPUT_PORT_TYPE
clk => inst.CLK
clk => inst25.CLK
clk => inst22.CLK
clk => inst1.CLK
confirmaFuncao => inst10.IN1
confirmaFuncao => inst28.IN0
confirmaFuncao => inst16.IN1
confirmaFuncao => inst31.IN0
confirmaDA => inst8.IN1
habilita => inst17.IN1
habilita => inst19.IN1
habilita => inst3.IN1
habilita => inst18.IN1
habilita => inst20.IN1
habilita => inst21.IN1
habilita => inst23.IN1
habilita => inst24.IN1
LOAD_REG_SWAP_DATA <= inst19.DB_MAX_OUTPUT_PORT_TYPE
habilita_counter <= inst3.DB_MAX_OUTPUT_PORT_TYPE
C_VISOR_MSG <= inst18.DB_MAX_OUTPUT_PORT_TYPE
WRITE_MEM <= inst20.DB_MAX_OUTPUT_PORT_TYPE
SWAP_BLZ <= inst21.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[0] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[1] <= inst23.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|UC:inst22|decod2x4:inst8
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|UC:inst22|contador:inst
count[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
habilita => inst2.IN0
button => inst2.IN1
clk => inst.CLK
clk => inst1.CLK


|trabalhofinalfinal_|UC:inst22|MAQUINA_A:inst3
habilita_count <= inst34.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[0] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[1] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
confirmaFuncao => inst25.IN1
confirmaFuncao => inst7.IN0
confirmaFuncao => inst32.IN1
clk => inst.CLK
clk => inst13.CLK
clk => inst14.CLK
habilita => inst33.IN1
habilita => inst34.IN1
habilita => inst35.IN1
habilita => inst36.IN1
habilita => inst37.IN1
A_MSG_D_A <= inst34.DB_MAX_OUTPUT_PORT_TYPE
LOAD_REG <= inst35.DB_MAX_OUTPUT_PORT_TYPE
confirmaDA => inst23.IN1
A_WRITE_IN_ADDRESS <= inst36.DB_MAX_OUTPUT_PORT_TYPE
A_VISOR_OK <= inst37.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|UC:inst22|MAQUINA_B:inst4
habilita_count <= inst12.DB_MAX_OUTPUT_PORT_TYPE
habilita => inst20.IN0
habilita => inst12.IN1
habilita => inst14.IN1
habilita => inst13.IN1
habilita => inst6.IN1
habilita => inst10.IN1
confirmaFuncao => inst5.IN1
confirmaFuncao => inst15.IN0
confirmaFuncao => inst3.IN1
confirmaFuncao => inst19.IN0
clk => inst7.CLK
clk => inst16.CLK
clk => inst1.CLK
B_VISOR_OK <= inst14.DB_MAX_OUTPUT_PORT_TYPE
B_VISOR_MSG <= inst13.DB_MAX_OUTPUT_PORT_TYPE
estado <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B_LOAD_REG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
confirmaDA => inst2.IN1
READ_MEM <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|decod2x4:inst38
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:ADDRESS_UP|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:READ_REG|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst
data_out_down[0] <= mux16busx1:inst5.data_out[0]
data_out_down[1] <= mux16busx1:inst5.data_out[1]
data_out_down[2] <= mux16busx1:inst5.data_out[2]
data_out_down[3] <= mux16busx1:inst5.data_out[3]
data_out_down[4] <= mux16busx1:inst5.data_out[4]
data_out_down[5] <= mux16busx1:inst5.data_out[5]
data_out_down[6] <= mux16busx1:inst5.data_out[6]
data_out_down[7] <= mux16busx1:inst5.data_out[7]
address_down0 => mux16busx1:inst5.address0
address_down0 => decod4x16:inst3.a0
address_down1 => mux16busx1:inst5.address1
address_down1 => decod4x16:inst3.a1
address_down2 => mux16busx1:inst5.address2
address_down2 => decod4x16:inst3.a2
address_down3 => mux16busx1:inst5.address3
address_down3 => decod4x16:inst3.a3
address_up3 => decod4x16:inst2.a3
address_up3 => mux16busx1:inst4.address3
address_up2 => decod4x16:inst2.a2
address_up2 => mux16busx1:inst4.address2
write_address_up => decod4x16:inst2.on
address_up1 => decod4x16:inst2.a1
address_up1 => mux16busx1:inst4.address1
address_up0 => decod4x16:inst2.a0
address_up0 => mux16busx1:inst4.address0
write_address_down => decod4x16:inst3.on
clk => REG_1BYTE_SWAP:inst19.clk
clk => REG_1BYTE_SWAP:inst18.clk
clk => REG_1BYTE_SWAP:inst17.clk
clk => REG_1BYTE_SWAP:inst16.clk
clk => REG_1BYTE_SWAP:inst15.clk
clk => REG_1BYTE_SWAP:inst14.clk
clk => REG_1BYTE_SWAP:inst13.clk
clk => REG_1BYTE_SWAP:inst12.clk
clk => REG_1BYTE_SWAP:inst11.clk
clk => REG_1BYTE_SWAP:inst10.clk
clk => REG_1BYTE_SWAP:inst9.clk
clk => REG_1BYTE_SWAP:inst8.clk
clk => REG_1BYTE_SWAP:inst7.clk
clk => REG_1BYTE_SWAP:inst6.clk
clk => REG_1BYTE_SWAP:inst1.clk
clk => REG_1BYTE_SWAP:inst.clk
data_down[0] => REG_1BYTE_SWAP:inst19.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst18.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst17.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst16.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst15.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst14.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst13.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst12.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst11.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst10.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst9.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst8.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst7.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst6.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst1.in_down[0]
data_down[0] => REG_1BYTE_SWAP:inst.in_down[0]
data_down[1] => REG_1BYTE_SWAP:inst19.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst18.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst17.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst16.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst15.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst14.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst13.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst12.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst11.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst10.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst9.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst8.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst7.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst6.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst1.in_down[1]
data_down[1] => REG_1BYTE_SWAP:inst.in_down[1]
data_down[2] => REG_1BYTE_SWAP:inst19.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst18.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst17.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst16.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst15.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst14.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst13.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst12.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst11.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst10.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst9.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst8.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst7.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst6.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst1.in_down[2]
data_down[2] => REG_1BYTE_SWAP:inst.in_down[2]
data_down[3] => REG_1BYTE_SWAP:inst19.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst18.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst17.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst16.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst15.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst14.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst13.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst12.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst11.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst10.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst9.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst8.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst7.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst6.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst1.in_down[3]
data_down[3] => REG_1BYTE_SWAP:inst.in_down[3]
data_down[4] => REG_1BYTE_SWAP:inst19.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst18.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst17.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst16.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst15.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst14.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst13.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst12.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst11.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst10.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst9.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst8.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst7.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst6.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst1.in_down[4]
data_down[4] => REG_1BYTE_SWAP:inst.in_down[4]
data_down[5] => REG_1BYTE_SWAP:inst19.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst18.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst17.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst16.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst15.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst14.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst13.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst12.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst11.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst10.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst9.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst8.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst7.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst6.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst1.in_down[5]
data_down[5] => REG_1BYTE_SWAP:inst.in_down[5]
data_down[6] => REG_1BYTE_SWAP:inst19.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst18.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst17.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst16.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst15.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst14.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst13.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst12.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst11.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst10.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst9.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst8.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst7.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst6.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst1.in_down[6]
data_down[6] => REG_1BYTE_SWAP:inst.in_down[6]
data_down[7] => REG_1BYTE_SWAP:inst19.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst18.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst17.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst16.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst15.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst14.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst13.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst12.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst11.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst10.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst9.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst8.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst7.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst6.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst1.in_down[7]
data_down[7] => REG_1BYTE_SWAP:inst.in_down[7]
data_up[0] => REG_1BYTE_SWAP:inst19.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst18.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst17.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst16.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst15.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst14.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst13.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst12.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst11.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst10.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst9.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst8.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst7.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst6.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst1.in_up[0]
data_up[0] => REG_1BYTE_SWAP:inst.in_up[0]
data_up[1] => REG_1BYTE_SWAP:inst19.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst18.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst17.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst16.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst15.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst14.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst13.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst12.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst11.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst10.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst9.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst8.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst7.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst6.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst1.in_up[1]
data_up[1] => REG_1BYTE_SWAP:inst.in_up[1]
data_up[2] => REG_1BYTE_SWAP:inst19.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst18.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst17.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst16.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst15.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst14.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst13.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst12.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst11.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst10.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst9.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst8.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst7.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst6.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst1.in_up[2]
data_up[2] => REG_1BYTE_SWAP:inst.in_up[2]
data_up[3] => REG_1BYTE_SWAP:inst19.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst18.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst17.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst16.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst15.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst14.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst13.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst12.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst11.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst10.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst9.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst8.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst7.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst6.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst1.in_up[3]
data_up[3] => REG_1BYTE_SWAP:inst.in_up[3]
data_up[4] => REG_1BYTE_SWAP:inst19.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst18.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst17.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst16.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst15.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst14.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst13.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst12.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst11.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst10.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst9.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst8.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst7.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst6.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst1.in_up[4]
data_up[4] => REG_1BYTE_SWAP:inst.in_up[4]
data_up[5] => REG_1BYTE_SWAP:inst19.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst18.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst17.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst16.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst15.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst14.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst13.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst12.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst11.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst10.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst9.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst8.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst7.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst6.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst1.in_up[5]
data_up[5] => REG_1BYTE_SWAP:inst.in_up[5]
data_up[6] => REG_1BYTE_SWAP:inst19.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst18.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst17.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst16.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst15.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst14.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst13.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst12.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst11.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst10.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst9.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst8.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst7.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst6.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst1.in_up[6]
data_up[6] => REG_1BYTE_SWAP:inst.in_up[6]
data_up[7] => REG_1BYTE_SWAP:inst19.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst18.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst17.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst16.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst15.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst14.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst13.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst12.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst11.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst10.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst9.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst8.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst7.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst6.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst1.in_up[7]
data_up[7] => REG_1BYTE_SWAP:inst.in_up[7]
data_out_up[0] <= mux16busx1:inst4.data_out[0]
data_out_up[1] <= mux16busx1:inst4.data_out[1]
data_out_up[2] <= mux16busx1:inst4.data_out[2]
data_out_up[3] <= mux16busx1:inst4.data_out[3]
data_out_up[4] <= mux16busx1:inst4.data_out[4]
data_out_up[5] <= mux16busx1:inst4.data_out[5]
data_out_up[6] <= mux16busx1:inst4.data_out[6]
data_out_up[7] <= mux16busx1:inst4.data_out[7]


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5
data_out[0] <= 161mux:inst4.OUT
data_out[1] <= 161mux:inst3.OUT
data_out[2] <= 161mux:inst2.OUT
data_out[3] <= 161mux:inst.OUT
data_out[4] <= 161mux:inst8.OUT
data_out[5] <= 161mux:inst7.OUT
data_out[6] <= 161mux:inst5.OUT
data_out[7] <= 161mux:inst6.OUT
address3 => 161mux:inst6.SEL3
address3 => 161mux:inst5.SEL3
address3 => 161mux:inst7.SEL3
address3 => 161mux:inst8.SEL3
address3 => 161mux:inst.SEL3
address3 => 161mux:inst2.SEL3
address3 => 161mux:inst3.SEL3
address3 => 161mux:inst4.SEL3
GN => 161mux:inst6.GN
GN => 161mux:inst5.GN
GN => 161mux:inst7.GN
GN => 161mux:inst8.GN
GN => 161mux:inst.GN
GN => 161mux:inst2.GN
GN => 161mux:inst3.GN
GN => 161mux:inst4.GN
mem0[0] => 161mux:inst4.IN0
mem0[1] => 161mux:inst3.IN0
mem0[2] => 161mux:inst2.IN0
mem0[3] => 161mux:inst.IN0
mem0[4] => 161mux:inst8.IN0
mem0[5] => 161mux:inst7.IN0
mem0[6] => 161mux:inst5.IN0
mem0[7] => 161mux:inst6.IN0
address0 => 161mux:inst6.SEL0
address0 => 161mux:inst5.SEL0
address0 => 161mux:inst7.SEL0
address0 => 161mux:inst8.SEL0
address0 => 161mux:inst.SEL0
address0 => 161mux:inst2.SEL0
address0 => 161mux:inst3.SEL0
address0 => 161mux:inst4.SEL0
address1 => 161mux:inst6.SEL1
address1 => 161mux:inst5.SEL1
address1 => 161mux:inst7.SEL1
address1 => 161mux:inst8.SEL1
address1 => 161mux:inst.SEL1
address1 => 161mux:inst2.SEL1
address1 => 161mux:inst3.SEL1
address1 => 161mux:inst4.SEL1
address2 => 161mux:inst6.SEL2
address2 => 161mux:inst5.SEL2
address2 => 161mux:inst7.SEL2
address2 => 161mux:inst8.SEL2
address2 => 161mux:inst.SEL2
address2 => 161mux:inst2.SEL2
address2 => 161mux:inst3.SEL2
address2 => 161mux:inst4.SEL2
mem3[0] => 161mux:inst4.IN3
mem3[1] => 161mux:inst3.IN3
mem3[2] => 161mux:inst2.IN3
mem3[3] => 161mux:inst.IN3
mem3[4] => 161mux:inst8.IN3
mem3[5] => 161mux:inst7.IN3
mem3[6] => 161mux:inst5.IN3
mem3[7] => 161mux:inst6.IN3
mem2[0] => 161mux:inst4.IN2
mem2[1] => 161mux:inst3.IN2
mem2[2] => 161mux:inst2.IN2
mem2[3] => 161mux:inst.IN2
mem2[4] => 161mux:inst8.IN2
mem2[5] => 161mux:inst7.IN2
mem2[6] => 161mux:inst5.IN2
mem2[7] => 161mux:inst6.IN2
mem1[0] => 161mux:inst4.IN1
mem1[1] => 161mux:inst3.IN1
mem1[2] => 161mux:inst2.IN1
mem1[3] => 161mux:inst.IN1
mem1[4] => 161mux:inst8.IN1
mem1[5] => 161mux:inst7.IN1
mem1[6] => 161mux:inst5.IN1
mem1[7] => 161mux:inst6.IN1
mem6[0] => 161mux:inst4.IN6
mem6[1] => 161mux:inst3.IN6
mem6[2] => 161mux:inst2.IN6
mem6[3] => 161mux:inst.IN6
mem6[4] => 161mux:inst8.IN6
mem6[5] => 161mux:inst7.IN6
mem6[6] => 161mux:inst5.IN6
mem6[7] => 161mux:inst6.IN6
mem5[0] => 161mux:inst4.IN5
mem5[1] => 161mux:inst3.IN5
mem5[2] => 161mux:inst2.IN5
mem5[3] => 161mux:inst.IN5
mem5[4] => 161mux:inst8.IN5
mem5[5] => 161mux:inst7.IN5
mem5[6] => 161mux:inst5.IN5
mem5[7] => 161mux:inst6.IN5
mem4[0] => 161mux:inst4.IN4
mem4[1] => 161mux:inst3.IN4
mem4[2] => 161mux:inst2.IN4
mem4[3] => 161mux:inst.IN4
mem4[4] => 161mux:inst8.IN4
mem4[5] => 161mux:inst7.IN4
mem4[6] => 161mux:inst5.IN4
mem4[7] => 161mux:inst6.IN4
mem9[0] => 161mux:inst4.IN9
mem9[1] => 161mux:inst3.IN9
mem9[2] => 161mux:inst2.IN9
mem9[3] => 161mux:inst.IN9
mem9[4] => 161mux:inst8.IN9
mem9[5] => 161mux:inst7.IN9
mem9[6] => 161mux:inst5.IN9
mem9[7] => 161mux:inst6.IN9
mem8[0] => 161mux:inst4.IN8
mem8[1] => 161mux:inst3.IN8
mem8[2] => 161mux:inst2.IN8
mem8[3] => 161mux:inst.IN8
mem8[4] => 161mux:inst8.IN8
mem8[5] => 161mux:inst7.IN8
mem8[6] => 161mux:inst5.IN8
mem8[7] => 161mux:inst6.IN8
mem7[0] => 161mux:inst4.IN7
mem7[1] => 161mux:inst3.IN7
mem7[2] => 161mux:inst2.IN7
mem7[3] => 161mux:inst.IN7
mem7[4] => 161mux:inst8.IN7
mem7[5] => 161mux:inst7.IN7
mem7[6] => 161mux:inst5.IN7
mem7[7] => 161mux:inst6.IN7
memB[0] => 161mux:inst4.IN11
memB[1] => 161mux:inst3.IN11
memB[2] => 161mux:inst2.IN11
memB[3] => 161mux:inst.IN11
memB[4] => 161mux:inst8.IN11
memB[5] => 161mux:inst7.IN11
memB[6] => 161mux:inst5.IN11
memB[7] => 161mux:inst6.IN11
memC[0] => 161mux:inst4.IN12
memC[1] => 161mux:inst3.IN12
memC[2] => 161mux:inst2.IN12
memC[3] => 161mux:inst.IN12
memC[4] => 161mux:inst8.IN12
memC[5] => 161mux:inst7.IN12
memC[6] => 161mux:inst5.IN12
memC[7] => 161mux:inst6.IN12
memA[0] => 161mux:inst4.IN10
memA[1] => 161mux:inst3.IN10
memA[2] => 161mux:inst2.IN10
memA[3] => 161mux:inst.IN10
memA[4] => 161mux:inst8.IN10
memA[5] => 161mux:inst7.IN10
memA[6] => 161mux:inst5.IN10
memA[7] => 161mux:inst6.IN10
memF[0] => 161mux:inst4.IN15
memF[1] => 161mux:inst3.IN15
memF[2] => 161mux:inst2.IN15
memF[3] => 161mux:inst.IN15
memF[4] => 161mux:inst8.IN15
memF[5] => 161mux:inst7.IN15
memF[6] => 161mux:inst5.IN15
memF[7] => 161mux:inst6.IN15
memE[0] => 161mux:inst4.IN14
memE[1] => 161mux:inst3.IN14
memE[2] => 161mux:inst2.IN14
memE[3] => 161mux:inst.IN14
memE[4] => 161mux:inst8.IN14
memE[5] => 161mux:inst7.IN14
memE[6] => 161mux:inst5.IN14
memE[7] => 161mux:inst6.IN14
memD[0] => 161mux:inst4.IN13
memD[1] => 161mux:inst3.IN13
memD[2] => 161mux:inst2.IN13
memD[3] => 161mux:inst.IN13
memD[4] => 161mux:inst8.IN13
memD[5] => 161mux:inst7.IN13
memD[6] => 161mux:inst5.IN13
memD[7] => 161mux:inst6.IN13


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst6
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst5
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst7
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst8
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst2
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst3
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst5|161mux:inst4
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst19|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2
d15 <= decod2x4:inst17.d3
a1 => decod2x4:inst17.a1
a1 => decod2x4:inst16.a1
a1 => decod2x4:inst15.a1
a1 => decod2x4:inst13.a1
a0 => decod2x4:inst17.a0
a0 => decod2x4:inst16.a0
a0 => decod2x4:inst15.a0
a0 => decod2x4:inst13.a0
a3 => decod2x4:inst12.a1
a2 => decod2x4:inst12.a0
on => decod2x4:inst12.stts
d14 <= decod2x4:inst17.d2
d13 <= decod2x4:inst17.d1
d12 <= decod2x4:inst17.d0
d11 <= decod2x4:inst16.d3
d10 <= decod2x4:inst16.d2
d9 <= decod2x4:inst16.d1
d8 <= decod2x4:inst16.d0
d7 <= decod2x4:inst15.d3
d6 <= decod2x4:inst15.d2
d5 <= decod2x4:inst15.d1
d4 <= decod2x4:inst15.d0
d3 <= decod2x4:inst13.d3
d2 <= decod2x4:inst13.d2
d1 <= decod2x4:inst13.d1
d0 <= decod2x4:inst13.d0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2|decod2x4:inst17
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2|decod2x4:inst12
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2|decod2x4:inst16
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2|decod2x4:inst15
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst2|decod2x4:inst13
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3
d15 <= decod2x4:inst17.d3
a1 => decod2x4:inst17.a1
a1 => decod2x4:inst16.a1
a1 => decod2x4:inst15.a1
a1 => decod2x4:inst13.a1
a0 => decod2x4:inst17.a0
a0 => decod2x4:inst16.a0
a0 => decod2x4:inst15.a0
a0 => decod2x4:inst13.a0
a3 => decod2x4:inst12.a1
a2 => decod2x4:inst12.a0
on => decod2x4:inst12.stts
d14 <= decod2x4:inst17.d2
d13 <= decod2x4:inst17.d1
d12 <= decod2x4:inst17.d0
d11 <= decod2x4:inst16.d3
d10 <= decod2x4:inst16.d2
d9 <= decod2x4:inst16.d1
d8 <= decod2x4:inst16.d0
d7 <= decod2x4:inst15.d3
d6 <= decod2x4:inst15.d2
d5 <= decod2x4:inst15.d1
d4 <= decod2x4:inst15.d0
d3 <= decod2x4:inst13.d3
d2 <= decod2x4:inst13.d2
d1 <= decod2x4:inst13.d1
d0 <= decod2x4:inst13.d0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3|decod2x4:inst17
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3|decod2x4:inst12
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3|decod2x4:inst16
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3|decod2x4:inst15
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|decod4x16:inst3|decod2x4:inst13
d3 <= inst.DB_MAX_OUTPUT_PORT_TYPE
stts => inst.IN0
stts => inst6.IN0
stts => inst7.IN0
stts => inst8.IN0
a1 => inst3.IN0
a1 => inst2.IN0
a1 => inst4.IN0
a0 => inst3.IN1
a0 => inst5.IN0
a0 => inst1.IN1
d2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
d1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
d0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst18|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst17|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst16|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst15|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst14|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst13|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst12|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst11|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst10|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst9|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst8|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst7|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst6|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst1|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst
out[0] <= REG_1BIT_SWAP:inst1.out
out[1] <= REG_1BIT_SWAP:inst2.out
out[2] <= REG_1BIT_SWAP:inst3.out
out[3] <= REG_1BIT_SWAP:inst4.out
out[4] <= REG_1BIT_SWAP:inst5.out
out[5] <= REG_1BIT_SWAP:inst6.out
out[6] <= REG_1BIT_SWAP:inst7.out
out[7] <= REG_1BIT_SWAP:inst8.out
write_up => REG_1BIT_SWAP:inst1.write_up
write_up => REG_1BIT_SWAP:inst2.write_up
write_up => REG_1BIT_SWAP:inst3.write_up
write_up => REG_1BIT_SWAP:inst4.write_up
write_up => REG_1BIT_SWAP:inst5.write_up
write_up => REG_1BIT_SWAP:inst6.write_up
write_up => REG_1BIT_SWAP:inst7.write_up
write_up => REG_1BIT_SWAP:inst8.write_up
in_up[0] => REG_1BIT_SWAP:inst1.in_up
in_up[1] => REG_1BIT_SWAP:inst2.in_up
in_up[2] => REG_1BIT_SWAP:inst3.in_up
in_up[3] => REG_1BIT_SWAP:inst4.in_up
in_up[4] => REG_1BIT_SWAP:inst5.in_up
in_up[5] => REG_1BIT_SWAP:inst6.in_up
in_up[6] => REG_1BIT_SWAP:inst7.in_up
in_up[7] => REG_1BIT_SWAP:inst8.in_up
write_down => REG_1BIT_SWAP:inst1.write_down
write_down => REG_1BIT_SWAP:inst2.write_down
write_down => REG_1BIT_SWAP:inst3.write_down
write_down => REG_1BIT_SWAP:inst4.write_down
write_down => REG_1BIT_SWAP:inst5.write_down
write_down => REG_1BIT_SWAP:inst6.write_down
write_down => REG_1BIT_SWAP:inst7.write_down
write_down => REG_1BIT_SWAP:inst8.write_down
in_down[0] => REG_1BIT_SWAP:inst1.in_down
in_down[1] => REG_1BIT_SWAP:inst2.in_down
in_down[2] => REG_1BIT_SWAP:inst3.in_down
in_down[3] => REG_1BIT_SWAP:inst4.in_down
in_down[4] => REG_1BIT_SWAP:inst5.in_down
in_down[5] => REG_1BIT_SWAP:inst6.in_down
in_down[6] => REG_1BIT_SWAP:inst7.in_down
in_down[7] => REG_1BIT_SWAP:inst8.in_down
clk => REG_1BIT_SWAP:inst1.clk
clk => REG_1BIT_SWAP:inst2.clk
clk => REG_1BIT_SWAP:inst3.clk
clk => REG_1BIT_SWAP:inst4.clk
clk => REG_1BIT_SWAP:inst5.clk
clk => REG_1BIT_SWAP:inst6.clk
clk => REG_1BIT_SWAP:inst7.clk
clk => REG_1BIT_SWAP:inst8.clk


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst1
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst2
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst3
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst4
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst5
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst6
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst7
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|REG_1BYTE_SWAP:inst|REG_1BIT_SWAP:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
in_down => inst8.IN0
write_down => inst8.IN1
write_down => inst12.IN0
write_up => inst11.IN0
write_up => inst9.IN1
in_up => inst9.IN2


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4
data_out[0] <= 161mux:inst4.OUT
data_out[1] <= 161mux:inst3.OUT
data_out[2] <= 161mux:inst2.OUT
data_out[3] <= 161mux:inst.OUT
data_out[4] <= 161mux:inst8.OUT
data_out[5] <= 161mux:inst7.OUT
data_out[6] <= 161mux:inst5.OUT
data_out[7] <= 161mux:inst6.OUT
address3 => 161mux:inst6.SEL3
address3 => 161mux:inst5.SEL3
address3 => 161mux:inst7.SEL3
address3 => 161mux:inst8.SEL3
address3 => 161mux:inst.SEL3
address3 => 161mux:inst2.SEL3
address3 => 161mux:inst3.SEL3
address3 => 161mux:inst4.SEL3
GN => 161mux:inst6.GN
GN => 161mux:inst5.GN
GN => 161mux:inst7.GN
GN => 161mux:inst8.GN
GN => 161mux:inst.GN
GN => 161mux:inst2.GN
GN => 161mux:inst3.GN
GN => 161mux:inst4.GN
mem0[0] => 161mux:inst4.IN0
mem0[1] => 161mux:inst3.IN0
mem0[2] => 161mux:inst2.IN0
mem0[3] => 161mux:inst.IN0
mem0[4] => 161mux:inst8.IN0
mem0[5] => 161mux:inst7.IN0
mem0[6] => 161mux:inst5.IN0
mem0[7] => 161mux:inst6.IN0
address0 => 161mux:inst6.SEL0
address0 => 161mux:inst5.SEL0
address0 => 161mux:inst7.SEL0
address0 => 161mux:inst8.SEL0
address0 => 161mux:inst.SEL0
address0 => 161mux:inst2.SEL0
address0 => 161mux:inst3.SEL0
address0 => 161mux:inst4.SEL0
address1 => 161mux:inst6.SEL1
address1 => 161mux:inst5.SEL1
address1 => 161mux:inst7.SEL1
address1 => 161mux:inst8.SEL1
address1 => 161mux:inst.SEL1
address1 => 161mux:inst2.SEL1
address1 => 161mux:inst3.SEL1
address1 => 161mux:inst4.SEL1
address2 => 161mux:inst6.SEL2
address2 => 161mux:inst5.SEL2
address2 => 161mux:inst7.SEL2
address2 => 161mux:inst8.SEL2
address2 => 161mux:inst.SEL2
address2 => 161mux:inst2.SEL2
address2 => 161mux:inst3.SEL2
address2 => 161mux:inst4.SEL2
mem3[0] => 161mux:inst4.IN3
mem3[1] => 161mux:inst3.IN3
mem3[2] => 161mux:inst2.IN3
mem3[3] => 161mux:inst.IN3
mem3[4] => 161mux:inst8.IN3
mem3[5] => 161mux:inst7.IN3
mem3[6] => 161mux:inst5.IN3
mem3[7] => 161mux:inst6.IN3
mem2[0] => 161mux:inst4.IN2
mem2[1] => 161mux:inst3.IN2
mem2[2] => 161mux:inst2.IN2
mem2[3] => 161mux:inst.IN2
mem2[4] => 161mux:inst8.IN2
mem2[5] => 161mux:inst7.IN2
mem2[6] => 161mux:inst5.IN2
mem2[7] => 161mux:inst6.IN2
mem1[0] => 161mux:inst4.IN1
mem1[1] => 161mux:inst3.IN1
mem1[2] => 161mux:inst2.IN1
mem1[3] => 161mux:inst.IN1
mem1[4] => 161mux:inst8.IN1
mem1[5] => 161mux:inst7.IN1
mem1[6] => 161mux:inst5.IN1
mem1[7] => 161mux:inst6.IN1
mem6[0] => 161mux:inst4.IN6
mem6[1] => 161mux:inst3.IN6
mem6[2] => 161mux:inst2.IN6
mem6[3] => 161mux:inst.IN6
mem6[4] => 161mux:inst8.IN6
mem6[5] => 161mux:inst7.IN6
mem6[6] => 161mux:inst5.IN6
mem6[7] => 161mux:inst6.IN6
mem5[0] => 161mux:inst4.IN5
mem5[1] => 161mux:inst3.IN5
mem5[2] => 161mux:inst2.IN5
mem5[3] => 161mux:inst.IN5
mem5[4] => 161mux:inst8.IN5
mem5[5] => 161mux:inst7.IN5
mem5[6] => 161mux:inst5.IN5
mem5[7] => 161mux:inst6.IN5
mem4[0] => 161mux:inst4.IN4
mem4[1] => 161mux:inst3.IN4
mem4[2] => 161mux:inst2.IN4
mem4[3] => 161mux:inst.IN4
mem4[4] => 161mux:inst8.IN4
mem4[5] => 161mux:inst7.IN4
mem4[6] => 161mux:inst5.IN4
mem4[7] => 161mux:inst6.IN4
mem9[0] => 161mux:inst4.IN9
mem9[1] => 161mux:inst3.IN9
mem9[2] => 161mux:inst2.IN9
mem9[3] => 161mux:inst.IN9
mem9[4] => 161mux:inst8.IN9
mem9[5] => 161mux:inst7.IN9
mem9[6] => 161mux:inst5.IN9
mem9[7] => 161mux:inst6.IN9
mem8[0] => 161mux:inst4.IN8
mem8[1] => 161mux:inst3.IN8
mem8[2] => 161mux:inst2.IN8
mem8[3] => 161mux:inst.IN8
mem8[4] => 161mux:inst8.IN8
mem8[5] => 161mux:inst7.IN8
mem8[6] => 161mux:inst5.IN8
mem8[7] => 161mux:inst6.IN8
mem7[0] => 161mux:inst4.IN7
mem7[1] => 161mux:inst3.IN7
mem7[2] => 161mux:inst2.IN7
mem7[3] => 161mux:inst.IN7
mem7[4] => 161mux:inst8.IN7
mem7[5] => 161mux:inst7.IN7
mem7[6] => 161mux:inst5.IN7
mem7[7] => 161mux:inst6.IN7
memB[0] => 161mux:inst4.IN11
memB[1] => 161mux:inst3.IN11
memB[2] => 161mux:inst2.IN11
memB[3] => 161mux:inst.IN11
memB[4] => 161mux:inst8.IN11
memB[5] => 161mux:inst7.IN11
memB[6] => 161mux:inst5.IN11
memB[7] => 161mux:inst6.IN11
memC[0] => 161mux:inst4.IN12
memC[1] => 161mux:inst3.IN12
memC[2] => 161mux:inst2.IN12
memC[3] => 161mux:inst.IN12
memC[4] => 161mux:inst8.IN12
memC[5] => 161mux:inst7.IN12
memC[6] => 161mux:inst5.IN12
memC[7] => 161mux:inst6.IN12
memA[0] => 161mux:inst4.IN10
memA[1] => 161mux:inst3.IN10
memA[2] => 161mux:inst2.IN10
memA[3] => 161mux:inst.IN10
memA[4] => 161mux:inst8.IN10
memA[5] => 161mux:inst7.IN10
memA[6] => 161mux:inst5.IN10
memA[7] => 161mux:inst6.IN10
memF[0] => 161mux:inst4.IN15
memF[1] => 161mux:inst3.IN15
memF[2] => 161mux:inst2.IN15
memF[3] => 161mux:inst.IN15
memF[4] => 161mux:inst8.IN15
memF[5] => 161mux:inst7.IN15
memF[6] => 161mux:inst5.IN15
memF[7] => 161mux:inst6.IN15
memE[0] => 161mux:inst4.IN14
memE[1] => 161mux:inst3.IN14
memE[2] => 161mux:inst2.IN14
memE[3] => 161mux:inst.IN14
memE[4] => 161mux:inst8.IN14
memE[5] => 161mux:inst7.IN14
memE[6] => 161mux:inst5.IN14
memE[7] => 161mux:inst6.IN14
memD[0] => 161mux:inst4.IN13
memD[1] => 161mux:inst3.IN13
memD[2] => 161mux:inst2.IN13
memD[3] => 161mux:inst.IN13
memD[4] => 161mux:inst8.IN13
memD[5] => 161mux:inst7.IN13
memD[6] => 161mux:inst5.IN13
memD[7] => 161mux:inst6.IN13


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst6
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst5
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst7
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst8
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst2
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst3
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|MEM_16ADD_SWAP:inst|mux16busx1:inst4|161mux:inst4
OUT <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN => 39.IN0
SEL3 => 37.IN0
SEL2 => 35.IN0
SEL1 => 5.IN0
SEL0 => 3.IN0
IN0 => 17.IN3
IN1 => 16.IN3
IN2 => 15.IN3
IN3 => 14.IN3
IN4 => 13.IN0
IN5 => 12.IN0
IN6 => 11.IN0
IN7 => 10.IN0
IN8 => 33.IN3
IN9 => 32.IN3
IN10 => 31.IN3
IN11 => 30.IN3
IN12 => 29.IN0
IN13 => 28.IN0
IN14 => 27.IN0
IN15 => 26.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_DOWN|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|2x8mux:inst24
Y[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 11.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 24.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 3.IN0
A[1] => 8.IN0
A[2] => 9.IN0
A[3] => 14.IN1
A[4] => 15.IN1
A[5] => 20.IN1
A[6] => 21.IN1
A[7] => 26.IN1
SEL => 3.IN1
SEL => 28.IN0
SEL => 8.IN1
SEL => 9.IN1
SEL => 14.IN0
SEL => 15.IN0
SEL => 20.IN0
SEL => 21.IN0
SEL => 26.IN0
B[0] => 4.IN0
B[1] => 7.IN0
B[2] => 10.IN0
B[3] => 13.IN0
B[4] => 16.IN0
B[5] => 19.IN0
B[6] => 22.IN0
B[7] => 25.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_USER|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP
out[0] <= REG_1BIT:inst.out
out[1] <= REG_1BIT:inst8.out
out[2] <= REG_1BIT:inst9.out
out[3] <= REG_1BIT:inst10.out
out[4] <= REG_1BIT:inst11.out
out[5] <= REG_1BIT:inst12.out
out[6] <= REG_1BIT:inst13.out
out[7] <= REG_1BIT:inst14.out
in[0] => REG_1BIT:inst.in
in[1] => REG_1BIT:inst8.in
in[2] => REG_1BIT:inst9.in
in[3] => REG_1BIT:inst10.in
in[4] => REG_1BIT:inst11.in
in[5] => REG_1BIT:inst12.in
in[6] => REG_1BIT:inst13.in
in[7] => REG_1BIT:inst14.in
write => REG_1BIT:inst.write
write => REG_1BIT:inst14.write
write => REG_1BIT:inst13.write
write => REG_1BIT:inst12.write
write => REG_1BIT:inst11.write
write => REG_1BIT:inst10.write
write => REG_1BIT:inst9.write
write => REG_1BIT:inst8.write
clk => REG_1BIT:inst.clk
clk => REG_1BIT:inst14.clk
clk => REG_1BIT:inst13.clk
clk => REG_1BIT:inst12.clk
clk => REG_1BIT:inst11.clk
clk => REG_1BIT:inst10.clk
clk => REG_1BIT:inst9.clk
clk => REG_1BIT:inst8.clk


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst14|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst13
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst13|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst12
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst12|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst11
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst11|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst10
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst10|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst9
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst9|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst8
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
write => 21mux:inst1.S
in => 21mux:inst1.A


|trabalhofinalfinal_|REG_1BYTE:DATA_UP|REG_1BIT:inst8|21mux:inst1
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|trabalhofinalfinal_|controlevisor:inst23
VISOR_REG[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
VISOR_REG[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
VISOR_REG[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
VISOR_REG[3] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
VISOR_REG[4] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
VISOR_REG[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
VISOR_REG[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
VISOR_REG[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
sw9 => inst5.IN0
sw9 => inst18.IN0
sw8 => inst5.IN1
sw8 => inst18.IN1
ADRESS_REG[0] => inst16.IN1
ADRESS_REG[1] => inst19.IN1
ADRESS_REG[2] => inst21.IN1
ADRESS_REG[3] => inst23.IN1
ADRESS_REG[4] => inst25.IN1
ADRESS_REG[5] => inst27.IN1
ADRESS_REG[6] => inst29.IN1
ADRESS_REG[7] => inst31.IN1
DATA_REG[0] => inst17.IN1
DATA_REG[1] => inst20.IN1
DATA_REG[2] => inst22.IN1
DATA_REG[3] => inst24.IN1
DATA_REG[4] => inst26.IN1
DATA_REG[5] => inst28.IN1
DATA_REG[6] => inst30.IN1
DATA_REG[7] => inst32.IN1
S_mostraE => ~NO_FANOUT~
B_mostra_D => ~NO_FANOUT~
B_done => ~NO_FANOUT~
A_mostra_DA => ~NO_FANOUT~
msg_done => ~NO_FANOUT~
count[0] => ~NO_FANOUT~
count[1] => ~NO_FANOUT~
count[2] => ~NO_FANOUT~


