t effici optim design space character methodolog a one primari advantag highlevel synthesi system abil explor design space paper present sever methodolog design space explor comput optim tradeoff point combin problem schedul clocklength determin modul select discuss methodolog take advantag structur within design space well structur of interact among three subproblem cad b introduct mani year one compel reason develop highlevel synthesi system gajski et al de mich desir quickli explor wide rang design behavior descript given set design two metric commonli use evalu qualiti area ideal total area often function unit area time the schedul length latenc find optim tradeoff curv two metric call design space explor design space explor gener consid difficult solv optim reason amount time problem usual limit comput either lower bound timmer et al estim chen jeng optim tradeoff curv set time resourc constraint moreov design space usual determin solv schedul function unit alloc subproblem design space explor methodolog describ goe beyond tradit design space explor sever way first optim tradeoff point comput design space complet character second optim tradeoff point repres optim solut timeconstrain schedul tc resourceconstrain schedul rc problem rather lower bound estim third tradeoff point comput manner support realist modul librari incorpor clock length determin modul select methodolog final tradeoff point materi base upon work support nation scienc foundat grant no mip address stephen a blyth depart comput scienc renssela polytechn institut troy ny robert a walker depart mathemat comput scienc kent state univers kent oh a blyth r a walker min area latenc fig exampl design space show pareto point shade region show two distinct cluster pareto point mani tradeoff curv exhibit comput effici manner care prune search space design cycl result methodolog also extend includ addit subproblem design space process explor design space view solv either timeconstrain schedul tc problem minim function unit area rang time constraint resourceconstrain schedul rc problem minim latenc rang resourc constraint although tradeoff latenc area tradeoff curv smooth due finit combin librari modul avail mcfarland consid design space shown figur curv describ set point ft ft g ft minimum area requir given time constraint ie optim solut tc problem ensur curv complet character one could exhaust solv tc problem optim everi time constraint min the critic path length tmax the time constraint correspond modul select alloc minimum area howev bruteforc approach effici fortun number point need fulli character optim tradeoff curv much smaller curv complet character set ft ft g optim tradeoff point shown black dot figur point design smaller latenc area design smaller area latenc point call pareto point de mich brayton spenc formal defin follow therefor design space explor problem solv effici effici optim design space character methodolog ffl find pareto point design space furthermor mani optim tradeoff curv contain two distinct cluster pareto point shown shade region figur one latenc small area larg anoth area small latenc larg paper explor sever approach find pareto point effici manner first section describ basic methodolog explor latenc axi find pareto point design space repeatedli appli tc methodolog section discuss extend problem incorpor clock length determin problem section discuss incorpor modul select section relat approach base solv rc problem repeatedli take advantag structur modul select problem discuss comparison made tc base method section examin advantag disadvantag combin two approach manner similar timmer bound methodolog timmer et al section describ techniqu pivot tc rcsbase methodolog take advantag pareto point cluster describ abov section result fairli complex modul librari present pivot method work well librari discuss lastli section give summari work suggest futur direct may take latencyaxi explor find pareto point either tc problem could solv repeatedli variou time constraint rc problem could solv repeatedli variou resourc constraint methodolog repeatedli solv tc problem lead two subproblem determin time constraint explor determin effici explor design space time constraint ideal want avoid exhaust search time constraint feasibl rang t min tmax modul set clock length specifi priori tc problem need solv time constraint multipl clock length sinc time constraint could replac smaller two time constraint would lie without increas area simpl exampl consid design space explor problem diffeq exampl paulin knight use librari tabl the trivial librari found timmer et al clock length minimum time constraint the length critic path maximum time constraint the latenc requir feasibl schedul mult alu time constraint must explor set f g given set time constraint voyag design space explor system chaudhuri et al effici character design space follow main loop see figur scan time constraint direct in note that although solv tc problem methodolog limit solv problem could extend includ regist alloc interconnect alloc control unit design etc a blyth r a walker design space explor areacur maxint comput tmin tmax comput candid time constraint tmin tmin tmax feasibl schedul els comput lower bound lb ft lb areacur pareto point nplb els comput upper bound ub ft els comput lprelax lower bound rlb ft rlb areacur pareto point nprlb els els calcul ip solut areacur els pareto point npilp fig voyag main design space explor loop creas latenc time constraint asap schedul first calcul determin feasibl schedul exist time constraint clock length so use heurist comput lower bound function unit area area larger previou area solut pareto point case time constraint figur howev lower bound smaller previou area potenti problem specifi far area never larger howev may larger clock length determin modul select problem incorpor methodolog describ section effici optim design space character methodolog ffl modul area delay ns oper mult fg alu f gamma g tabl librari timmer trivial librari area latenc optim paretobas curv optim solut lower bound fig result diffeq use librari pareto point methodolog comput upper bound area compar lower bound two equal point optim solut pareto point eg time constraint figur not result still inconclus eg time constraint use tighter but computationallyintens fu lowerbound method base lp relax tri procedur in exampl determin time constraint correspond pareto point method also fail solv carefullydevelop ilp formul chaudhuri et al determin optim solut use bound determin earlier reduc search space solut thu base methodolog quickli determin whether time constraint correspond pareto point care prune search space first comput small set time constraint explor increasingli tighter heurist use tri determin time constraint correspond pareto point heurist fail computationallyintens ilp formul use unfortun assum modul set clock length specifi priori unrealist complex modul librari accordingli section describ base methodolog extend includ clock length determin section describ incorpor modul select ad clock determin describ earlier base methodolog explor set time constraint determin whether solut tc problem pareto point problem simplifi assum clock length known priori wherea a blyth r a walker recent work shown determin system clock length difficult problem chen jeng chaiyakul et al narayan gajski corazao et al jha et al chaudhuri et al choic clock length signific impact result design therefor problem clock length determin must fold design space explor problem prior work describ chaudhuri et al clock determin problem usual ignor favor ad hoc decis estim exampl sever earli synthesi system use delay slowest function unit estim clock length choic favor use chain disallow multicycl heurist method find clock length given narayan gajski result may optim guarante optim clock length chosen schedul problem could solv repeatedli everi possibl clock length computationallyintens task fortun exhaust search necessari set candid clock length schedul reduc corazao et al one method reduc set given tighter method introduc chen jeng later proven correct jha et al chaudhuri et al method comput small set candid clock length one must optim clock length take ceil integr divisor function unit delay prune candid clock length even integraldivisor method lead set candid clock length larg becom timeconsum solv tc problem clock length time constraint fortun set candid clock length reduc even further describ below definit given clock length c slack k modul type k execut delay k given c theorem given clock length c exist clock length c c modul type k current modul select c replac c without lengthen schedul c modul k qualiti hold oper schedul use modul thu oper schedul use c could schedul least soon sooner schedul use c oper capabl execut faster or equal fast schedul use c thu chang clock length c improv schedul actual data path compon system clock length final clock length includ control interconnect delay well effici optim design space character methodolog ffl modul area delay ns oper alu f gamma g tabl librari b narayan librari clock length slack slack replac tabl slack valu found librari b demonstr use theorem consid librari b shown tabl the vdp librari narayan gajski augment area similar librari a assum technolog limit ns shortest clock length integr divisor method give set candid clock length correspond slack valu shown tabl consid clock length ns found de multipli schedul use clock length slack ns sever clock length whose slack multipli smaller slack correspond alu alway larger howev clock length ns slack multipli less slack alu therefor theorem say schedul use clock length ns shorten use clock length ns without increas number function unit theorem appli full set candid clock length set reduc ck g note two set slack valu equival shorter clock length drop sinc would tend result larger control explor candid clock length prune set ck candid clock length comput integr multipl clock length give time constraint explor then time constraint candid clock length methodolog outlin figur appli effici search time clock time constr design point nplb nprlb npilp plb p rlb pilp tabl statist solv diffeq use librari b a blyth r a walker area latenc optim paretobas curv optim solut lower bound fig result diffeq use librari b design space explor w clock determin areacur maxint comput prune set ck candid clock length comput tmin tmax c j ck comput candid time constraint tmin tmin tmax use c j ck induc determin t ft pareto point see figur fig voyag design space explor loop clock determin constraint improv observ time constraint deriv integr multipl one clock length induc clock length need explor time constraint result methodolog outlin figur use librari b diffeq exampl methodolog gener design space shown figur prune set ck candid clock length gener time constraint clock length pair explor note singl time constraint one candid clock length two correspond infeas schedul examin determin pareto point tabl show the head last six column correspond label figur vast major solut determin either pareto nonpareto point use bound heurist two solv use tighter lprelax lower bound method solut requir ilp note also sever case time constraint rang effici optim design space character methodolog ffl modul area delay ns oper mult fg alu f gamma g add fg alu f gamma g sub fg add fg tabl librari c timmer librari lower bound differ optim solut method base sole lowerbound would incorrectli character design space final figur also demonstr import systemat examin relev clock length design space time constraint induc clock length ns lead solut area wherea previou time constraint lower area although point optim respect time constraint fix clock length ns pareto point thu reject line label nplb figur ad modul select ad clock length determin base methodolog import step toward support complex librari methodolog must also extend cover librari offer number possibl modul set again would prefer avoid exhaust search possibl modul set yet must ensur miss combin time constraint clock length modul set correspond pareto point prior work year varieti method employ determin appropri modul set one method describ jain et al gener number modul set select best one anoth method present tim mer et al comput initi modul set milp formul determin valid schedul viabl schedul found set and alloc updat schedul process repeat previou work clock length determin use techniqu determin singl modul set and independ of schedul cannot guarante global optim solut instead tri find singl modul set method found chen jeng exhaust explor possibl modul set sinc method also exhaust explor integr divisor base clock length comput complex larg optim schedul estim comput explor differ modul set fortun exhaust search necessari mani possibl modul set elimin sinc incap implement method also incorpor type map problem milp formul someth methodolog yet handl see section a blyth r a walker area latenc optim paretobas curv optim solut lower bound fig result diffeq use librari c modul area delay ns oper mul add fg sub tabl librari artifici complex librari oper type found data flow graph exampl case diffeq modul set must capabl perform oper f gamma g modul set elimin moreov number modul set must explor time constraint reduc as number candid clock length observ time constraint deriv integr multipl clock length deriv one specif modul therefor modul set contain least one modul must explor time constraint use librari c shown tabl librari timmer et al diffeq exampl methodolog describ gener design space shown figur possibl modul set prune candid clock length ns time constraint result tc problem solv result infeas schedul ie solut possibl befor vast major solut determin either pareto nonpareto point use bound heurist librari clock time constr design point nplb nprlb npilp plb prlb pilp tabl statist solv diffeq use librari c effici optim design space character methodolog ffl area latenc optim paretobas curv optim solut lower bound fig result diffeq use librari anoth exampl consid librari d shown tabl an artifici librari slightli less complex librari c realist modul delay use librari diffeq exampl methodolog describ gener design space shown figur possibl modul set integraldivisor candid clock length time constraint almost combin even prune candid clock length prune candid clock length time constraint almost combin howev methodolog solv tc problem an averag clock length modul select time constraint infeas again vast major solut determin either pareto nonpareto point use bound heurist moreov entir procedur took hour wallclock time without care prune search space problem could solv optim reason amount time furthermor modul delay mani result design lie optim tradeoff curv although design optim solut particular clock length modul set pareto point import methodolog correctli explor design space exampl timmer et al present method begin time constraint tmax altern perform time area lowerbound find stairstep tradeoff curv even methodolog enhanc altern optim solv resourceconstrain timeconstrain schedul problem would find paretobas tradeoff curv absenc combin modul select clock length determin problem combin problem includ enhanc methodolog would fail find paretobas curv one point found timeconstrain schedul suboptim point lie optim paretobas curv point which would nonminim area would use resourceconstrain schedul find minim latenc nonminim area thu compound problem give erron design curv actual lie optim area curv base a blyth r a walker modul area delay oper mul add fg sub tabl artifici complex librari pareto point areaaxi explor view previou approach latencyaxi explor methodolog altern approach base area axi pareto point found determin set area constraint explor optim solv rc problem area constraint again necessari reduc number constraint explor search entir integr rang along area axi would prohibit expens given reduc set area constraint algorithm outlin figur modifi explor area axi instead start point smallest possibl area and largest latenc continu reach point largest possibl area and minim latenc solv rc problem minim schedul latenc area constraint variou solut determin either pareto nonpareto point use heurist exact techniqu togeth manner similar describ section much way one time constraint induc one clock length area constraint correspond one modul set resourc alloc enumer possibl alloc whose result area within amax modul set give initi set candid area resourc constraint could use areaaxi methodolog size initi set reduc note may contain overli loos resourc constraint exampl resourc constraint adder would loos behavior descript one addit oper gener reduc set candid resourc constraint upper bound number independ path dfg could requir resourc type could possibl execut parallel result upper bound would maxim number type resourc need alloc schedul use clock length although greatli depend modul librari dfg use appli even simpl heurist reduc number area constraint explor given basic areaaxi methodolog clock length determin modul select problem incorpor much basic latenc axi methodolog howev areaaxi methodolog easier solv modul select clock length determin area constraint candid modul select pronounc effect effici optim design space character methodolog ffl latenc axi area axi timmer base diff ar tabl result axisbas neighborhoodbas timmerlik explor use librari tabl latencyaxi vs areaaxi explor due effect induc clock length problem easier solv clock length determin problem solv modul select problem time constraint latencyaxi methodolog reflect fact often candid modul select candid clock length time constraint opposit true areaaxi method area constraint deriv modul select alloc without concern clock length determin problem frequent result singl modul select mani clock length candid point consid along area axi result latencyaxi areaaxi methodolog given middl two column tabl show result three differ benchmark diffeq arlattic ellipt wave filter cell tabl execut time given as minutessecond along total number point explor ie number tc rc problem solv note neither approach univers better other time faster use areaaxi explor ewf exampl sever rc problem quit timeconsum solv optim howev express problem tc problem tend significantli faster result faster latencyaxi explor furthermor simplic modul librari use tend lend give fewer area constraint signific factor speed either method thu unclear determin priori axi choos explor timmerlik explor axisbas method describ section explor design space reason effect manner neither univers effect furthermor method still fairli larg number tcsrc problem solv increas effici further one approach would combin two method use search methodolog similar one employ timmer et al describ paper timmer methodolog solv lower bound problem could easili adapt solv schedul problem in stead adapt manner timmer methodolog essenti altern solv tc rc problem shown figur first given clock length minim area resourc constraint rc problem would solv execut time base sun sparc run solari oper system a blyth r a walker timmer curv tc rc tc timmer pareto candid true optim curv true pareto point rc fig pitfal timmer method consid clock length modul set determi nation minim latenc resourc constraint result latenc would use time constraint correspond tc problem solv minim number resourc anoth rc problem would solv use minim number resourc etc sinc everi rc problem solv methodolog find pareto point number tcsrc problem solv reduc consider axisbas method present timmerlik methodolog consid clock length determin problem shown chaudhuri et al chen jeng clock length signific impact result design fact failur incorpor clock length determin result overlook pareto point complet optim design space timmer methodolog assum singl clock length result pareto point optim rel one clock length may fulli character design space sinc time constraint induc clock length frequent result smaller area tc solut situat depict figur pareto point c found timmer methodolog sinc correspond differ clock length one use pareto point also correspond differ clock length miss favor fals pareto point b howev clock length determin problem incorpor tim mer method consid neighborhood time constraint around timmer pareto candid follow candid clock length induc time constraint closest to without exceed pareto point time constraint found then instead solv singl tc problem singl time con straint minimum area result solv tc problem new time constraint found use area constraint next rc problem unfortun inform previou schedul longer use prune search space describ section put method distinct disadvantag axisbas method effect seen last column tabl execut time neighborhoodbas timmerlik methodolog exceed axisbas methodolog even though decreas number design point explor effici optim design space character methodolog ffl design space explor use simpl pivot input percentag time constraint explor perc gener candid time constraint rang tmin locat jtmin explor use latenc axi methodolog use correspond point t gener candid area constraint rang amin explor amin use area axi methodolog fig voyag simpl pivot methodolog explor ar tabl result simpl pivot pivot latencyaxi areaaxi explor anoth approach combin latencyaxi areaaxi explor consid structur tradeoff curv shown figur larg number pareto point cluster two region one latenc small area larg anoth area small latenc larg phenomenon also illustr figur here latencyaxi methodolog explor latenc axi direct increas latenc would find mani pareto point fairli quickli would wast consider amount time explor time constraint correspond pareto point highlat cluster pareto point reach use areaaxi methodolog explor area axi direct increas area similar shortcom howev shortcom overcom pivot two axi base method use latencyaxi methodolog explor higharea lowlat cluster use areaaxi methodolog explor highlat lowarea cluster process outlin figur explor latenc axi direct decreas latenc obviou method pivot simpli switch latencyaxi explor areaaxi explor explor certain percentag perc latenc axi note make switch areaaxi methodolog must still explor area axi direct increas area so inform previou schedul use prune search space describ section stop reach last pareto point found latencyaxi methodolog result perform pivot process variou percentag a blyth r a walker area latenc ar optim paretobas curv ewf optim paretobas curv fig ewf ar optim paretobas curv use librari tabl latenc axi present tabl note column correspond immedi pivot areaaxi explor column correspond use sole latencyaxi explor surprisingli tradeoff curv depict figur percentag result fastest execut time fairli low sinc lowlat cluster pareto point within first latenc axi unfortun howev consist percentag alway correspond best pivot point everi tradeoff curv regardless whether execut time number point explor quantiti minim thu better method decid pivot must found dynam pivot sinc best pivot point cannot determin priori must determin dynam explor process sinc tradeoff curv often exhibit two cluster pareto point describ earlier one approach would determin cluster left pivot explor next point member either cluster explor latenc axi pivot would occur curv begin flatten out roughli horizont line one simpl method implement dynam pivot outlin figur window w constant size w size kept window contain last n design point explor mani prune nonpareto point area first element window significantli larger area correspond current time constraint an point latencyaxi explor current point select pivot point word pareto point found recent curv flatten pivot latencyaxi explor areaaxi explor made again ewf exampl contain sever point comput expens solv rc problem thu dramat execut time increas despit decreas point explor effici optim design space character methodolog ffl design space explor use dynam window pivot input toler percentag tol time constraint window gener initi window explor window w use latenc axi methodolog use point remov w append next w calcul use tc method gener final window wa area constraint amin explor wa use area axi methodolog fig voyag dynam pivot methodolog time constraint window diff ar tabl result dynam windowbas pivot result appli dynam windowbas pivot given tabl determin signific chang area reach size current window compar chang area window percentag chang area smaller size window percentag total number time constraint pivot use area axi otherwis continu use latenc axi unfortun consist window size yield best result everi case gener window size time constraint gener seem give good result look tabl first exampl shown diffeq small enough time constraint statist insignific lead result domin areaaxi explor howev ewf result give strong argument use dynam pivot bad priori choic use latencyaxi explor areaaxi explor as shown tabl could lead significantli larger execut time dynam pivot result result far use librari present tabl librari number differ delay complic design space explor methodolog consid clock length determin howev two altern oper type lead fairli small number a blyth r a walker modul area delay oper mul fg mul fg sub fg sub fg add fg add fg tabl modul select intens librari latenc area timmer pivot ar tabl result use librari mani modul select area latenc ar optim paretobas curv ewf optim paretobas curv fig ewf ar optim paretobas curv use librari tabl effici optim design space character methodolog ffl modul select candid consid tabl opposit fewer uniqu function unit delay sever delay multipl other factor result fewer result candid clock length for exampl sever function unit candid clock length howev librari much larger number modul select candid result use librari present tabl compar result use previou librari latencyaxi methodolog use significantli time spent explor latenc axi sinc modul select problem much difficult latencyaxi explor get time save due structur clock length determin problem how ever areaaxi explor result gener faster reflect save due consid structur modul select problem again first librari ewf give sever rc problem time consum solv optim while correspond tc problem time consum ing thu dramat increas overal run time area axi note case number area constraint solv much higher thu save execut time must result fact structur constraint along area axi librari prior librari timmerlik explor even neighborhoodbas timmerlik explor fail produc faster run time li brari although case primari contribut factor clock length determin number possibl modul select candid gener time constraint ar ewf pivot method gave best execut time time also explor fewer point timmerlik method final note result design space two benchmark also much complex librari seen figur ad complex plot directli attribut complex modul select problem mani area constraint exist lead pareto point deriv correspond resourc constraint conclus futur work paper examin process design space explor reduc process one character optim latencyarea tradeoff curv find pareto point curv combin problem schedul clock length determin modul select present sever explor methodolog dedic latencyaxi areaaxi explor timmerlik explor method two method one static one dynam pivot two axisbas method methodolog take advantag structur found along latenc axe care prune larg number suboptim solut level design cycl make possibl use optim schedul techniqu rather bound estim furthermor diffeq benchmark give skew result size allow statist signific number pareto point incorpor within design window thu allow pivot method take full advantag structur result design space s a blyth r a walker discuss tradeoff curv domin two cluster pareto point structur along structur combin problem use effici find pareto point test use variou benchmark differ modul librari shown import consid clock length determin modul select problem conjunct schedul problem subproblem consid conjunct like often subproblem resolv prior independ schedul shown result accur reflect optim tradeoff curv mani case method consid combin problem entir miss global optim point although methodolog present solv design space explor problem optim could also use gener preliminari character replac optim schedul heurist schedul lower bound estim reduct number constraint explor would similar found optim case amount execut time would lower expens optim present although methodolog allow us handl realist modul librari previou methodolog sinc consid clock length determin modul select consid type map prob lem is assum oper given type map singl function unit type found modul select fulli take advantag modul librari thu complet character optim tradeoff curv methodolog in particular schedul portion must enhanc handl complet typemap problem find optim solut type map problem crucial find tight heurist bound techniqu type map problem axisbas method maintain effici prune method furthermor realist model result design must develop methodolog also incorpor regist interconnect issu control effect etc r toward practic methodolog complet character optim design space sensit optim time model high level synthesi exact methodolog schedul design space solut methodolog note bound methodolog describ would fulli character design space one describ analyz exploit structur constraint ilp approach schedul problem optim modul set clock cycl select dsp synthesi instruct set map perform optim synthesi optim digit circuit specif design embed system modul select pipelin synthesi reclock high level synthesi reevalu design space regist transfer hardwar synthesi system clock estim base clock slack min imiz forc direct schedul behavior synthesi asic fast systemlevel areadelay curv predict tr system clock estim base clock slack minim time model highlevel synthesi specif design embed system analyz exploit structur constraint ilp approach schedul problem comprehens estim techniqu highlevel synthesi reclock highlevel synthesi comput lower bound function unit schedul instruct set map perform optim modul select pipelin synthesi synthesi optim digit circuit toward practic methodolog complet character optim design space ctr zoran salcic georg coghil bruce maunder genet algorithm highlevel optim complex datapath dataflow digit system appli soft comput v n p june hyunuk jung kangnyoung lee soonhoi ha effici hardwar control synthesi synchron dataflow graph system level design ieee transact larg scale integr vlsi system v n p august yannick le moullec jeanphilipp diguet thierri gourdeaux jeanluc philipp designtrott systemlevel dynam estim task first step toward platform architectur select journal embed comput v n p decemb matthia gri method evalu cover design space earli design develop integr vlsi journal v n p decemb