--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<7>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc"; ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<6>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc"; ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<5>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc"; ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<4>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc"; ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<3>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc"; ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<2>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc"; ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<1>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc"; ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<0>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc"; ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txen
WARNING:Timing:3225 - Timing constraint COMP "e_txen" OFFSET = OUT 1 ns BEFORE 
   COMP "e_gtxc"; ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txer
WARNING:Timing:3225 - Timing constraint COMP "e_txer" OFFSET = OUT 1 ns BEFORE 
   COMP "e_gtxc"; ignored during timing analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X32Y102.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.784ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.749ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y108.AQ     Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y109.D6     net (fanout=2)        0.337   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y109.CMUX   Topdc                 0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X32Y97.C3      net (fanout=1)        1.566   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X32Y97.CMUX    Tilo                  0.403   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
    SLICE_X32Y102.A2     net (fanout=1)        1.194   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X32Y102.CLK    Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (1.652ns logic, 3.097ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X32Y110.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.822ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y108.AQ     Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y109.A4     net (fanout=2)        0.481   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y109.A      Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X32Y110.AX     net (fanout=1)        0.459   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X32Y110.CLK    Tdick                 0.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (0.847ns logic, 0.940ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X32Y109.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.363ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y108.AQ     Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y109.A4     net (fanout=2)        0.481   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y109.CLK    Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.847ns logic, 0.481ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X32Y109.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.595ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y108.AQ     Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y109.A4     net (fanout=2)        0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y109.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.427ns logic, 0.203ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X32Y110.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.789ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y108.AQ     Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y109.A4     net (fanout=2)        0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y109.A      Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X32Y110.AX     net (fanout=1)        0.194   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X32Y110.CLK    Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.427ns logic, 0.397ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X32Y102.A2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.410ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.445ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y108.AQ     Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y109.D6     net (fanout=2)        0.122   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y109.CMUX   Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X32Y97.C3      net (fanout=1)        0.813   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X32Y97.CMUX    Tilo                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
    SLICE_X32Y102.A2     net (fanout=1)        0.612   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X32Y102.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.898ns logic, 1.547ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y108.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     12.172ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.406ns (Levels of Logic = 0)
  Clock Path Skew:      -10.731ns (2.764 - 13.495)
  Source Clock:         e_gtxc_OBUF rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X32Y108.SR     net (fanout=12)       0.771   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X32Y108.CLK    Trck                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.635ns logic, 0.771ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y108.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.702ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.702ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y108.CQ     Tcko                  0.476   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X40Y108.B4     net (fanout=4)        0.897   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X40Y108.B      Tilo                  0.235   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y109.C2     net (fanout=10)       1.056   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y109.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y108.CLK    net (fanout=4)        0.779   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (0.970ns logic, 2.732ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.513ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.513ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.DQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X42Y109.D3     net (fanout=1)        0.550   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X42Y109.D      Tilo                  0.235   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y109.C6     net (fanout=10)       1.260   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y109.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y108.CLK    net (fanout=4)        0.779   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (0.924ns logic, 2.589ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.457ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.457ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y108.DQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X37Y108.C1     net (fanout=8)        1.022   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X37Y108.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X35Y109.C4     net (fanout=1)        0.708   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X35Y109.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y108.CLK    net (fanout=4)        0.779   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (0.948ns logic, 2.509ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y108.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      6.175ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.669ns (Levels of Logic = 0)
  Clock Path Skew:      -5.541ns (1.978 - 7.519)
  Source Clock:         e_gtxc_OBUF rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X32Y108.SR     net (fanout=12)       0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X32Y108.CLK    Tremck      (-Th)    -0.107   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.669ns (0.305ns logic, 0.364ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3867 paths analyzed, 1268 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.591ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X43Y108.B3), 122 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.u_msb_rd_addr/G_REG_BIT[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.556ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.u_msb_rd_addr/G_REG_BIT[0].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y87.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/rd_addr_msb<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.u_msb_rd_addr/G_REG_BIT[0].U_FDRE
    SLICE_X4Y110.D3      net (fanout=15)       4.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/rd_addr_msb<14>
    SLICE_X4Y110.D       Tilo                  0.235   demux_m0/vin_data_d0<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_RD_DATA_MUX/Mmux_BUS_O231
    SLICE_X30Y87.A2      net (fanout=1)        3.619   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<2>
    SLICE_X30Y87.A       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y87.D3      net (fanout=1)        0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y87.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X33Y97.C1      net (fanout=1)        1.508   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X33Y97.CMUX    Tilo                  0.337   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X43Y108.B3     net (fanout=1)        1.687   icon_control0<3>
    SLICE_X43Y108.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.556ns (2.085ns logic, 11.471ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.u_msb_rd_addr/G_REG_BIT[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.325ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.u_msb_rd_addr/G_REG_BIT[0].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y87.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/rd_addr_msb<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.u_msb_rd_addr/G_REG_BIT[0].U_FDRE
    SLICE_X4Y110.D3      net (fanout=15)       4.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/rd_addr_msb<14>
    SLICE_X4Y110.DMUX    Tilo                  0.298   demux_m0/vin_data_d0<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_RD_DATA_MUX/Mmux_BUS_O241
    SLICE_X30Y87.A5      net (fanout=1)        3.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<3>
    SLICE_X30Y87.A       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y87.D3      net (fanout=1)        0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y87.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X33Y97.C1      net (fanout=1)        1.508   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X33Y97.CMUX    Tilo                  0.337   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X43Y108.B3     net (fanout=1)        1.687   icon_control0<3>
    SLICE_X43Y108.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.325ns (2.148ns logic, 11.177ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.262ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y62.DOA0    Trcko_DOA             2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X4Y110.D2      net (fanout=1)        2.332   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/rd_data_1<2>
    SLICE_X4Y110.D       Tilo                  0.235   demux_m0/vin_data_d0<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_RD_DATA_MUX/Mmux_BUS_O231
    SLICE_X30Y87.A2      net (fanout=1)        3.619   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<2>
    SLICE_X30Y87.A       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y87.D3      net (fanout=1)        0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y87.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X33Y97.C1      net (fanout=1)        1.508   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X33Y97.CMUX    Tilo                  0.337   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X43Y108.B3     net (fanout=1)        1.687   icon_control0<3>
    SLICE_X43Y108.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.262ns (3.755ns logic, 9.507ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18 (RAMB16_X3Y22.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      11.331ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.DQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X42Y109.D3     net (fanout=1)        0.550   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X42Y109.D      Tilo                  0.235   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X33Y97.B5      net (fanout=10)       2.538   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X33Y97.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y22.ENA     net (fanout=66)       7.099   icon_control0<6>
    RAMB16_X3Y22.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     11.331ns (1.144ns logic, 10.187ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      10.965ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y108.AMUX   Tshcko                0.518   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X41Y108.A2     net (fanout=3)        0.561   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X41Y108.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X33Y97.B3      net (fanout=9)        2.049   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X33Y97.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y22.ENA     net (fanout=66)       7.099   icon_control0<6>
    RAMB16_X3Y22.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     10.965ns (1.256ns logic, 9.709ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      10.937ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y108.BQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X33Y97.D2      net (fanout=8)        2.127   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X33Y97.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X33Y97.B2      net (fanout=1)        0.543   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X33Y97.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y22.ENA     net (fanout=66)       7.099   icon_control0<6>
    RAMB16_X3Y22.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     10.937ns (1.168ns logic, 9.769ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18 (RAMB16_X3Y24.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      10.904ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y109.DQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X42Y109.D3     net (fanout=1)        0.550   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X42Y109.D      Tilo                  0.235   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X33Y97.B5      net (fanout=10)       2.538   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X33Y97.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y24.ENA     net (fanout=66)       6.672   icon_control0<6>
    RAMB16_X3Y24.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     10.904ns (1.144ns logic, 9.760ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      10.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y108.AMUX   Tshcko                0.518   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X41Y108.A2     net (fanout=3)        0.561   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X41Y108.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X33Y97.B3      net (fanout=9)        2.049   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X33Y97.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y24.ENA     net (fanout=66)       6.672   icon_control0<6>
    RAMB16_X3Y24.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     10.538ns (1.256ns logic, 9.282ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      10.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y108.BQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X33Y97.D2      net (fanout=8)        2.127   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X33Y97.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X33Y97.B2      net (fanout=1)        0.543   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X33Y97.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X3Y24.ENA     net (fanout=66)       6.672   icon_control0<6>
    RAMB16_X3Y24.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[28].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     10.510ns (1.168ns logic, 9.342ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (SLICE_X33Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y86.AQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE
    SLICE_X33Y86.AX      net (fanout=3)        0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<0>
    SLICE_X33Y86.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X41Y82.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y82.CQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X41Y82.DX      net (fanout=2)        0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X41Y82.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.257ns logic, 0.151ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE (SLICE_X33Y86.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y86.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE
    SLICE_X33Y86.CX      net (fanout=3)        0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<2>
    SLICE_X33Y86.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.259ns logic, 0.151ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y42.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y56.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.900ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X40Y108.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y110.C3     net (fanout=3)        0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y110.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X40Y108.CE     net (fanout=2)        1.487   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y108.CLK    Tceck                 0.314   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (1.003ns logic, 1.862ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X40Y108.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y110.C3     net (fanout=3)        0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y110.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X40Y108.CE     net (fanout=2)        1.487   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y108.CLK    Tceck                 0.291   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.980ns logic, 1.862ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X40Y108.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y110.C3     net (fanout=3)        0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y110.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X40Y108.CE     net (fanout=2)        1.487   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y108.CLK    Tceck                 0.289   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.978ns logic, 1.862ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X45Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y110.B1     net (fanout=3)        0.271   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y110.B      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X45Y109.SR     net (fanout=2)        0.428   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X45Y109.CLK    Tcksr       (-Th)     0.127   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.227ns logic, 0.699ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X44Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.071ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y110.B1     net (fanout=3)        0.271   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y110.B      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X44Y109.SR     net (fanout=2)        0.428   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X44Y109.CLK    Tcksr       (-Th)    -0.018   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.372ns logic, 0.699ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X44Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y110.B1     net (fanout=3)        0.271   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y110.B      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X44Y109.SR     net (fanout=2)        0.428   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X44Y109.CLK    Tcksr       (-Th)    -0.027   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.381ns logic, 0.699ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.998ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X53Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y110.A6     net (fanout=3)        0.160   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y110.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.803ns logic, 0.160ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X53Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y110.A6     net (fanout=3)        0.031   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X53Y110.CLK    Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 882 paths analyzed, 163 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0 (SLICE_X28Y109.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.383ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0 (FF)
  Data Path Delay:      7.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    e_gtxc_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y109.A      Treg                  1.459   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X28Y109.AX     net (fanout=1)        5.775   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<4>
    SLICE_X28Y109.CLK    Tdick                 0.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      7.348ns (1.573ns logic, 5.775ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0 (SLICE_X33Y109.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.689ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0 (FF)
  Data Path Delay:      6.654ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    e_gtxc_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y110.A      Treg                  1.459   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X33Y109.DX     net (fanout=1)        5.081   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<3>
    SLICE_X33Y109.CLK    Tdick                 0.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (1.573ns logic, 5.081ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0 (SLICE_X33Y109.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.543ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0 (FF)
  Data Path Delay:      6.508ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    e_gtxc_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y108.A      Treg                  1.459   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X33Y109.AX     net (fanout=1)        4.935   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<0>
    SLICE_X33Y109.CLK    Tdick                 0.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      6.508ns (1.573ns logic, 4.935ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X35Y108.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.409ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    e_gtxc_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y107.CQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X35Y108.AX     net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X35Y108.CLK    Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.257ns logic, 0.187ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X36Y109.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.407ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    e_gtxc_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.BQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X36Y109.BX     net (fanout=1)        0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X36Y109.CLK    Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.246ns logic, 0.196ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR (SLICE_X39Y83.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.624ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR (FF)
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    e_gtxc_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.DQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    SLICE_X39Y83.D4      net (fanout=2)        0.210   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
    SLICE_X39Y83.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.449ns logic, 0.210ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 271 paths analyzed, 251 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (SLICE_X35Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.038ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      7.003ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_gtxc_OBUF rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y108.AQ     Tcko                  0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X35Y109.B6     net (fanout=1)        5.543   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
    SLICE_X35Y109.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X35Y109.SR     net (fanout=3)        0.381   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X35Y109.CLK    Trck                  0.295   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (1.079ns logic, 5.924ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC (SLICE_X26Y105.C3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.778ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC (FF)
  Data Path Delay:      6.778ns (Levels of Logic = 0)
  Source Clock:         e_gtxc_OBUF rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.DQ     Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<28>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2
    SLICE_X26Y105.C3     net (fanout=1)        6.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<28>
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (0.430ns logic, 6.348ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (SLICE_X35Y107.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.410ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Data Path Delay:      6.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         e_gtxc_OBUF rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y108.AMUX   Tshcko                0.576   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD
    SLICE_X35Y107.D3     net (fanout=1)        4.866   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<1>
    SLICE_X35Y107.D      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X35Y107.SR     net (fanout=3)        0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X35Y107.CLK    Trck                  0.295   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (1.130ns logic, 5.245ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_IN_27M = PERIOD TIMEGRP "CLOCK_IN_27M" 27 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_IN_27M = PERIOD TIMEGRP "CLOCK_IN_27M" 27 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.734ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: pll_m0/dcm_sp_inst/CLKFX
  Logical resource: pll_m0/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: pll_m0/clkfx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll_m0/dcm_sp_inst/CLKIN
  Logical resource: pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll_m0/dcm_sp_inst/CLKIN
  Logical resource: pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_IN_50M = PERIOD TIMEGRP "CLOCK_IN_50M" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_IN_50M = PERIOD TIMEGRP "CLOCK_IN_50M" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CVBS_CLKP = PERIOD TIMEGRP "CVBS_CLKP" 9.295 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 101 paths analyzed, 69 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.253ns.
--------------------------------------------------------------------------------

Paths for end point demux_m0/data0_2 (SLICE_X5Y107.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               demux_m0/vin_cnt_d0_1 (FF)
  Destination:          demux_m0/data0_2 (FF)
  Requirement:          9.295ns
  Data Path Delay:      3.202ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         tw2867_108m rising at 0.000ns
  Destination Clock:    tw2867_108m rising at 9.295ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: demux_m0/vin_cnt_d0_1 to demux_m0/data0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.BMUX    Tshcko                0.535   demux_m0/vin_data_d0<7>
                                                       demux_m0/vin_cnt_d0_1
    SLICE_X7Y110.D3      net (fanout=2)        0.626   demux_m0/vin_cnt_d0<1>
    SLICE_X7Y110.D       Tilo                  0.259   demux_m0/data0<7>
                                                       demux_m0/_n0083<1>1
    SLICE_X5Y107.CE      net (fanout=2)        1.374   demux_m0/_n0083
    SLICE_X5Y107.CLK     Tceck                 0.408   demux_m0/data0<3>
                                                       demux_m0/data0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.202ns logic, 2.000ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               demux_m0/vin_cnt_d0_0 (FF)
  Destination:          demux_m0/data0_2 (FF)
  Requirement:          9.295ns
  Data Path Delay:      3.101ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         tw2867_108m rising at 0.000ns
  Destination Clock:    tw2867_108m rising at 9.295ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: demux_m0/vin_cnt_d0_0 to demux_m0/data0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.AMUX    Tshcko                0.535   demux_m0/vin_data_d0<7>
                                                       demux_m0/vin_cnt_d0_0
    SLICE_X7Y110.D4      net (fanout=2)        0.525   demux_m0/vin_cnt_d0<0>
    SLICE_X7Y110.D       Tilo                  0.259   demux_m0/data0<7>
                                                       demux_m0/_n0083<1>1
    SLICE_X5Y107.CE      net (fanout=2)        1.374   demux_m0/_n0083
    SLICE_X5Y107.CLK     Tceck                 0.408   demux_m0/data0<3>
                                                       demux_m0/data0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (1.202ns logic, 1.899ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point demux_m0/data2_0 (SLICE_X8Y107.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               demux_m0/vin_cnt_d0_1 (FF)
  Destination:          demux_m0/data2_0 (FF)
  Requirement:          9.295ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.290 - 0.313)
  Source Clock:         tw2867_108m rising at 0.000ns
  Destination Clock:    tw2867_108m rising at 9.295ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: demux_m0/vin_cnt_d0_1 to demux_m0/data2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.BMUX    Tshcko                0.535   demux_m0/vin_data_d0<7>
                                                       demux_m0/vin_cnt_d0_1
    SLICE_X7Y110.D3      net (fanout=2)        0.626   demux_m0/vin_cnt_d0<1>
    SLICE_X7Y110.DMUX    Tilo                  0.337   demux_m0/data0<7>
                                                       demux_m0/_n0086<1>1
    SLICE_X8Y107.CE      net (fanout=2)        1.372   demux_m0/_n0086
    SLICE_X8Y107.CLK     Tceck                 0.314   demux_m0/data2<3>
                                                       demux_m0/data2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.186ns logic, 1.998ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               demux_m0/vin_cnt_d0_0 (FF)
  Destination:          demux_m0/data2_0 (FF)
  Requirement:          9.295ns
  Data Path Delay:      3.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.290 - 0.313)
  Source Clock:         tw2867_108m rising at 0.000ns
  Destination Clock:    tw2867_108m rising at 9.295ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: demux_m0/vin_cnt_d0_0 to demux_m0/data2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.AMUX    Tshcko                0.535   demux_m0/vin_data_d0<7>
                                                       demux_m0/vin_cnt_d0_0
    SLICE_X7Y110.D4      net (fanout=2)        0.525   demux_m0/vin_cnt_d0<0>
    SLICE_X7Y110.DMUX    Tilo                  0.337   demux_m0/data0<7>
                                                       demux_m0/_n0086<1>1
    SLICE_X8Y107.CE      net (fanout=2)        1.372   demux_m0/_n0086
    SLICE_X8Y107.CLK     Tceck                 0.314   demux_m0/data2<3>
                                                       demux_m0/data2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (1.186ns logic, 1.897ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point demux_m0/data0_1 (SLICE_X5Y107.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               demux_m0/vin_cnt_d0_1 (FF)
  Destination:          demux_m0/data0_1 (FF)
  Requirement:          9.295ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         tw2867_108m rising at 0.000ns
  Destination Clock:    tw2867_108m rising at 9.295ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: demux_m0/vin_cnt_d0_1 to demux_m0/data0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.BMUX    Tshcko                0.535   demux_m0/vin_data_d0<7>
                                                       demux_m0/vin_cnt_d0_1
    SLICE_X7Y110.D3      net (fanout=2)        0.626   demux_m0/vin_cnt_d0<1>
    SLICE_X7Y110.D       Tilo                  0.259   demux_m0/data0<7>
                                                       demux_m0/_n0083<1>1
    SLICE_X5Y107.CE      net (fanout=2)        1.374   demux_m0/_n0083
    SLICE_X5Y107.CLK     Tceck                 0.390   demux_m0/data0<3>
                                                       demux_m0/data0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.184ns logic, 2.000ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               demux_m0/vin_cnt_d0_0 (FF)
  Destination:          demux_m0/data0_1 (FF)
  Requirement:          9.295ns
  Data Path Delay:      3.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         tw2867_108m rising at 0.000ns
  Destination Clock:    tw2867_108m rising at 9.295ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: demux_m0/vin_cnt_d0_0 to demux_m0/data0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.AMUX    Tshcko                0.535   demux_m0/vin_data_d0<7>
                                                       demux_m0/vin_cnt_d0_0
    SLICE_X7Y110.D4      net (fanout=2)        0.525   demux_m0/vin_cnt_d0<0>
    SLICE_X7Y110.D       Tilo                  0.259   demux_m0/data0<7>
                                                       demux_m0/_n0083<1>1
    SLICE_X5Y107.CE      net (fanout=2)        1.374   demux_m0/_n0083
    SLICE_X5Y107.CLK     Tceck                 0.390   demux_m0/data0<3>
                                                       demux_m0/data0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (1.184ns logic, 1.899ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CVBS_CLKP = PERIOD TIMEGRP "CVBS_CLKP" 9.295 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point demux_m0/data2_6 (SLICE_X5Y110.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               demux_m0/vin_data_d0_6 (FF)
  Destination:          demux_m0/data2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         tw2867_108m rising at 9.295ns
  Destination Clock:    tw2867_108m rising at 9.295ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: demux_m0/vin_data_d0_6 to demux_m0/data2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.CQ      Tcko                  0.200   demux_m0/vin_data_d0<7>
                                                       demux_m0/vin_data_d0_6
    SLICE_X5Y110.CX      net (fanout=4)        0.161   demux_m0/vin_data_d0<6>
    SLICE_X5Y110.CLK     Tckdi       (-Th)    -0.059   demux_m0/data2<7>
                                                       demux_m0/data2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.259ns logic, 0.161ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point demux_m0/data1_4 (SLICE_X5Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               demux_m0/vin_data_d0_4 (FF)
  Destination:          demux_m0/data1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         tw2867_108m rising at 9.295ns
  Destination Clock:    tw2867_108m rising at 9.295ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: demux_m0/vin_data_d0_4 to demux_m0/data1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.AQ      Tcko                  0.200   demux_m0/vin_data_d0<7>
                                                       demux_m0/vin_data_d0_4
    SLICE_X5Y109.AX      net (fanout=4)        0.200   demux_m0/vin_data_d0<4>
    SLICE_X5Y109.CLK     Tckdi       (-Th)    -0.059   demux_m0/data1<7>
                                                       demux_m0/data1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.259ns logic, 0.200ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point demux_m0/vin_cnt_0 (SLICE_X2Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               demux_m0/vin_cnt_0 (FF)
  Destination:          demux_m0/vin_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tw2867_108m rising at 9.295ns
  Destination Clock:    tw2867_108m rising at 9.295ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: demux_m0/vin_cnt_0 to demux_m0/vin_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y110.AQ      Tcko                  0.234   demux_m0/vin_cnt<1>
                                                       demux_m0/vin_cnt_0
    SLICE_X2Y110.A6      net (fanout=3)        0.032   demux_m0/vin_cnt<0>
    SLICE_X2Y110.CLK     Tah         (-Th)    -0.197   demux_m0/vin_cnt<1>
                                                       demux_m0/Mcount_vin_cnt_xor<0>11_INV_0
                                                       demux_m0/vin_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.431ns logic, 0.032ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CVBS_CLKP = PERIOD TIMEGRP "CVBS_CLKP" 9.295 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.629ns (period - min period limit)
  Period: 9.295ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_in_clkp_buf/BUFGP_INST/BUFG/I0
  Logical resource: clock_in_clkp_buf/BUFGP_INST/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clock_in_clkp_buf/BUFGP_INST/IBUFG
--------------------------------------------------------------------------------
Slack: 8.815ns (period - min period limit)
  Period: 9.295ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: demux_m0/vin_data_d0<3>/CLK
  Logical resource: demux_m0/vin_data_d0_0/CK
  Location pin: SLICE_X2Y109.CLK
  Clock network: tw2867_108m
--------------------------------------------------------------------------------
Slack: 8.815ns (period - min period limit)
  Period: 9.295ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: demux_m0/vin_data_d0<3>/CLK
  Logical resource: demux_m0/vin_data_d0_1/CK
  Location pin: SLICE_X2Y109.CLK
  Clock network: tw2867_108m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CVBS_CLKN = PERIOD TIMEGRP "CVBS_CLKN" TS_CVBS_CLKP * 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9957 paths analyzed, 2190 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.548ns.
--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/buffer_f/rdempty (SLICE_X36Y40.B4), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_2 (FF)
  Destination:          video_pro_m0/vin_pro_m0/buffer_f/rdempty (FF)
  Requirement:          37.180ns
  Data Path Delay:      8.496ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         tw2867_27m rising at 0.000ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_2 to video_pro_m0/vin_pro_m0/buffer_f/rdempty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.CQ      Tcko                  0.525   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                       video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_2
    SLICE_X38Y41.D2      net (fanout=3)        0.774   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<2>
    SLICE_X38Y41.D       Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B5      net (fanout=1)        0.395   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B       Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4_SW0
    SLICE_X38Y40.A3      net (fanout=1)        0.484   N415
    SLICE_X38Y40.A       Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B3      net (fanout=1)        0.605   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8_SW0
    SLICE_X37Y40.A5      net (fanout=2)        0.238   N417
    SLICE_X37Y40.A       Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8
    SLICE_X37Y40.D3      net (fanout=5)        0.414   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next
    SLICE_X37Y40.DMUX    Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                       video_pro_m0/vin_pro_m0/buffer_f/Result<4>21
    SLICE_X39Y40.B4      net (fanout=3)        0.571   video_pro_m0/vin_pro_m0/buffer_f/Result<4>2
    SLICE_X39Y40.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<7>
                                                       video_pro_m0/vin_pro_m0/buffer_f/Result<5>2
    SLICE_X39Y40.D2      net (fanout=2)        0.537   video_pro_m0/vin_pro_m0/buffer_f/Result<5>
    SLICE_X39Y40.DMUX    Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<7>
                                                       video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13
    SLICE_X36Y40.A1      net (fanout=1)        0.735   video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13
    SLICE_X36Y40.A       Tilo                  0.235   video_pro_m0/vin_pro_m0/buffer_f/rdempty
                                                       video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14
    SLICE_X36Y40.B4      net (fanout=1)        0.421   video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14
    SLICE_X36Y40.CLK     Tas                   0.349   video_pro_m0/vin_pro_m0/buffer_f/rdempty
                                                       video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o15
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdempty
    -------------------------------------------------  ---------------------------
    Total                                      8.496ns (3.322ns logic, 5.174ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_2 (FF)
  Destination:          video_pro_m0/vin_pro_m0/buffer_f/rdempty (FF)
  Requirement:          37.180ns
  Data Path Delay:      8.458ns (Levels of Logic = 10)
  Clock Path Skew:      -0.019ns (0.285 - 0.304)
  Source Clock:         tw2867_27m rising at 0.000ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_2 to video_pro_m0/vin_pro_m0/buffer_f/rdempty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y41.DQ      Tcko                  0.430   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<2>
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_2
    SLICE_X38Y41.D1      net (fanout=10)       0.831   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<2>
    SLICE_X38Y41.D       Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B5      net (fanout=1)        0.395   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B       Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4_SW0
    SLICE_X38Y40.A3      net (fanout=1)        0.484   N415
    SLICE_X38Y40.A       Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B3      net (fanout=1)        0.605   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8_SW0
    SLICE_X37Y40.A5      net (fanout=2)        0.238   N417
    SLICE_X37Y40.A       Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8
    SLICE_X37Y40.D3      net (fanout=5)        0.414   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next
    SLICE_X37Y40.DMUX    Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                       video_pro_m0/vin_pro_m0/buffer_f/Result<4>21
    SLICE_X39Y40.B4      net (fanout=3)        0.571   video_pro_m0/vin_pro_m0/buffer_f/Result<4>2
    SLICE_X39Y40.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<7>
                                                       video_pro_m0/vin_pro_m0/buffer_f/Result<5>2
    SLICE_X39Y40.D2      net (fanout=2)        0.537   video_pro_m0/vin_pro_m0/buffer_f/Result<5>
    SLICE_X39Y40.DMUX    Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<7>
                                                       video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13
    SLICE_X36Y40.A1      net (fanout=1)        0.735   video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13
    SLICE_X36Y40.A       Tilo                  0.235   video_pro_m0/vin_pro_m0/buffer_f/rdempty
                                                       video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14
    SLICE_X36Y40.B4      net (fanout=1)        0.421   video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14
    SLICE_X36Y40.CLK     Tas                   0.349   video_pro_m0/vin_pro_m0/buffer_f/rdempty
                                                       video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o15
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdempty
    -------------------------------------------------  ---------------------------
    Total                                      8.458ns (3.227ns logic, 5.231ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_4 (FF)
  Destination:          video_pro_m0/vin_pro_m0/buffer_f/rdempty (FF)
  Requirement:          37.180ns
  Data Path Delay:      8.423ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         tw2867_27m rising at 0.000ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_4 to video_pro_m0/vin_pro_m0/buffer_f/rdempty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.AQ      Tcko                  0.430   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<7>
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_4
    SLICE_X38Y41.D4      net (fanout=8)        0.796   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<4>
    SLICE_X38Y41.D       Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B5      net (fanout=1)        0.395   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B       Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4_SW0
    SLICE_X38Y40.A3      net (fanout=1)        0.484   N415
    SLICE_X38Y40.A       Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B3      net (fanout=1)        0.605   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8_SW0
    SLICE_X37Y40.A5      net (fanout=2)        0.238   N417
    SLICE_X37Y40.A       Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8
    SLICE_X37Y40.D3      net (fanout=5)        0.414   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next
    SLICE_X37Y40.DMUX    Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                       video_pro_m0/vin_pro_m0/buffer_f/Result<4>21
    SLICE_X39Y40.B4      net (fanout=3)        0.571   video_pro_m0/vin_pro_m0/buffer_f/Result<4>2
    SLICE_X39Y40.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<7>
                                                       video_pro_m0/vin_pro_m0/buffer_f/Result<5>2
    SLICE_X39Y40.D2      net (fanout=2)        0.537   video_pro_m0/vin_pro_m0/buffer_f/Result<5>
    SLICE_X39Y40.DMUX    Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<7>
                                                       video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13
    SLICE_X36Y40.A1      net (fanout=1)        0.735   video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o13
    SLICE_X36Y40.A       Tilo                  0.235   video_pro_m0/vin_pro_m0/buffer_f/rdempty
                                                       video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14
    SLICE_X36Y40.B4      net (fanout=1)        0.421   video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o14
    SLICE_X36Y40.CLK     Tas                   0.349   video_pro_m0/vin_pro_m0/buffer_f/rdempty
                                                       video_pro_m0/vin_pro_m0/buffer_f/Mmux_ra_held_PWR_18_o_MUX_134_o15
                                                       video_pro_m0/vin_pro_m0/buffer_f/rdempty
    -------------------------------------------------  ---------------------------
    Total                                      8.423ns (3.227ns logic, 5.196ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem (RAMB8_X2Y21.ADDRBRDADDR12), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_2 (FF)
  Destination:          video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem (RAM)
  Requirement:          37.180ns
  Data Path Delay:      7.904ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         tw2867_27m rising at 0.000ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_2 to video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X38Y40.CQ           Tcko                  0.525   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                            video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd_2
    SLICE_X38Y41.D2           net (fanout=3)        0.774   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<2>
    SLICE_X38Y41.D            Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B5           net (fanout=1)        0.395   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B            Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4_SW0
    SLICE_X38Y40.A3           net (fanout=1)        0.484   N415
    SLICE_X38Y40.A            Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B3           net (fanout=1)        0.605   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B            Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8_SW0
    SLICE_X37Y40.A5           net (fanout=2)        0.238   N417
    SLICE_X37Y40.A            Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8
    SLICE_X37Y40.D3           net (fanout=5)        0.414   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next
    SLICE_X37Y40.DMUX         Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/Result<4>21
    SLICE_X37Y40.C4           net (fanout=3)        0.329   video_pro_m0/vin_pro_m0/buffer_f/Result<4>2
    SLICE_X37Y40.C            Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd[9]_rdptr_b_rd_next[9]_equal_10_o711
    SLICE_X41Y40.B4           net (fanout=3)        0.773   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd[9]_rdptr_b_rd_next[9]_equal_10_o71
    SLICE_X41Y40.BMUX         Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<9>
                                                            video_pro_m0/vin_pro_m0/buffer_f/Result<8>2
    RAMB8_X2Y21.ADDRBRDADDR12 net (fanout=2)        0.754   video_pro_m0/vin_pro_m0/buffer_f/Result<8>
    RAMB8_X2Y21.CLKBRDCLK     Trcck_ADDRB           0.400   video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
                                                            video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    ------------------------------------------------------  ---------------------------
    Total                                           7.904ns (3.138ns logic, 4.766ns route)
                                                            (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_2 (FF)
  Destination:          video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem (RAM)
  Requirement:          37.180ns
  Data Path Delay:      7.866ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.290 - 0.304)
  Source Clock:         tw2867_27m rising at 0.000ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_2 to video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X39Y41.DQ           Tcko                  0.430   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<2>
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_2
    SLICE_X38Y41.D1           net (fanout=10)       0.831   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<2>
    SLICE_X38Y41.D            Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B5           net (fanout=1)        0.395   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B            Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4_SW0
    SLICE_X38Y40.A3           net (fanout=1)        0.484   N415
    SLICE_X38Y40.A            Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B3           net (fanout=1)        0.605   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B            Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8_SW0
    SLICE_X37Y40.A5           net (fanout=2)        0.238   N417
    SLICE_X37Y40.A            Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8
    SLICE_X37Y40.D3           net (fanout=5)        0.414   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next
    SLICE_X37Y40.DMUX         Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/Result<4>21
    SLICE_X37Y40.C4           net (fanout=3)        0.329   video_pro_m0/vin_pro_m0/buffer_f/Result<4>2
    SLICE_X37Y40.C            Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd[9]_rdptr_b_rd_next[9]_equal_10_o711
    SLICE_X41Y40.B4           net (fanout=3)        0.773   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd[9]_rdptr_b_rd_next[9]_equal_10_o71
    SLICE_X41Y40.BMUX         Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<9>
                                                            video_pro_m0/vin_pro_m0/buffer_f/Result<8>2
    RAMB8_X2Y21.ADDRBRDADDR12 net (fanout=2)        0.754   video_pro_m0/vin_pro_m0/buffer_f/Result<8>
    RAMB8_X2Y21.CLKBRDCLK     Trcck_ADDRB           0.400   video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
                                                            video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    ------------------------------------------------------  ---------------------------
    Total                                           7.866ns (3.043ns logic, 4.823ns route)
                                                            (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_4 (FF)
  Destination:          video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem (RAM)
  Requirement:          37.180ns
  Data Path Delay:      7.831ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         tw2867_27m rising at 0.000ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_4 to video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X39Y40.AQ           Tcko                  0.430   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<7>
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd_4
    SLICE_X38Y41.D4           net (fanout=8)        0.796   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<4>
    SLICE_X38Y41.D            Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B5           net (fanout=1)        0.395   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next2
    SLICE_X38Y40.B            Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4_SW0
    SLICE_X38Y40.A3           net (fanout=1)        0.484   N415
    SLICE_X38Y40.A            Tilo                  0.254   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd<3>
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B3           net (fanout=1)        0.605   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next4
    SLICE_X37Y40.B            Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8_SW0
    SLICE_X37Y40.A5           net (fanout=2)        0.238   N417
    SLICE_X37Y40.A            Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next8
    SLICE_X37Y40.D3           net (fanout=5)        0.414   video_pro_m0/vin_pro_m0/buffer_f/rdvalid_next
    SLICE_X37Y40.DMUX         Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/Result<4>21
    SLICE_X37Y40.C4           net (fanout=3)        0.329   video_pro_m0/vin_pro_m0/buffer_f/Result<4>2
    SLICE_X37Y40.C            Tilo                  0.259   video_pro_m0/vin_pro_m0/buffer_f/ra_held
                                                            video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd[9]_rdptr_b_rd_next[9]_equal_10_o711
    SLICE_X41Y40.B4           net (fanout=3)        0.773   video_pro_m0/vin_pro_m0/buffer_f/wrptr_b_rd[9]_rdptr_b_rd_next[9]_equal_10_o71
    SLICE_X41Y40.BMUX         Tilo                  0.337   video_pro_m0/vin_pro_m0/buffer_f/rdptr_b_rd<9>
                                                            video_pro_m0/vin_pro_m0/buffer_f/Result<8>2
    RAMB8_X2Y21.ADDRBRDADDR12 net (fanout=2)        0.754   video_pro_m0/vin_pro_m0/buffer_f/Result<8>
    RAMB8_X2Y21.CLKBRDCLK     Trcck_ADDRB           0.400   video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
                                                            video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    ------------------------------------------------------  ---------------------------
    Total                                           7.831ns (3.043ns logic, 4.788ns route)
                                                            (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1 (RAMB8_X0Y24.WEAWEL1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_2 (FF)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1 (RAM)
  Requirement:          37.180ns
  Data Path Delay:      7.882ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.638 - 0.639)
  Source Clock:         tw2867_27m rising at 0.000ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_2 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.DQ      Tcko                  0.430   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr<2>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_2
    SLICE_X17Y36.B3      net (fanout=13)       0.983   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr<2>
    SLICE_X17Y36.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow6
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow6
    SLICE_X16Y38.C4      net (fanout=1)        0.586   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow6
    SLICE_X16Y38.C       Tilo                  0.235   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr<8>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow7_SW0
    SLICE_X19Y37.B6      net (fanout=1)        0.770   N403
    SLICE_X19Y37.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr<2>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow7
    SLICE_X19Y42.D4      net (fanout=8)        0.760   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow7
    SLICE_X19Y42.D       Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_wr_req
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow8
    RAMB8_X0Y24.WEAWEL1  net (fanout=8)        3.011   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow
    RAMB8_X0Y24.CLKAWRCLKTrcck_WEA             0.330   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (1.772ns logic, 6.110ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_1 (FF)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1 (RAM)
  Requirement:          37.180ns
  Data Path Delay:      7.776ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.638 - 0.639)
  Source Clock:         tw2867_27m rising at 0.000ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_1 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.CQ      Tcko                  0.430   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr<2>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr_1
    SLICE_X17Y36.B5      net (fanout=14)       0.877   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr<1>
    SLICE_X17Y36.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow6
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow6
    SLICE_X16Y38.C4      net (fanout=1)        0.586   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow6
    SLICE_X16Y38.C       Tilo                  0.235   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr<8>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow7_SW0
    SLICE_X19Y37.B6      net (fanout=1)        0.770   N403
    SLICE_X19Y37.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr<2>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow7
    SLICE_X19Y42.D4      net (fanout=8)        0.760   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow7
    SLICE_X19Y42.D       Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_wr_req
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow8
    RAMB8_X0Y24.WEAWEL1  net (fanout=8)        3.011   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow
    RAMB8_X0Y24.CLKAWRCLKTrcck_WEA             0.330   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (1.772ns logic, 6.004ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_1 (FF)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1 (RAM)
  Requirement:          37.180ns
  Data Path Delay:      7.760ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         tw2867_27m rising at 0.000ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_1 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BMUX    Tshcko                0.535   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr_1
    SLICE_X17Y36.B2      net (fanout=3)        0.756   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr<1>
    SLICE_X17Y36.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow6
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow6
    SLICE_X16Y38.C4      net (fanout=1)        0.586   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow6
    SLICE_X16Y38.C       Tilo                  0.235   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_wr<8>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow7_SW0
    SLICE_X19Y37.B6      net (fanout=1)        0.770   N403
    SLICE_X19Y37.B       Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_wr<2>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow7
    SLICE_X19Y42.D4      net (fanout=8)        0.760   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow7
    SLICE_X19Y42.D       Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/fifo_wr_req
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow8
    RAMB8_X0Y24.WEAWEL1  net (fanout=8)        3.011   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrreq_allow
    RAMB8_X0Y24.CLKAWRCLKTrcck_WEA             0.330   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (1.877ns logic, 5.883ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CVBS_CLKN = PERIOD TIMEGRP "CVBS_CLKN" TS_CVBS_CLKP * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem (RAMB8_X2Y21.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_pro_m0/vin_pro_m0/buffer_f_data_1 (FF)
  Destination:          video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         tw2867_27m rising at 37.180ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: video_pro_m0/vin_pro_m0/buffer_f_data_1 to video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.BQ      Tcko                  0.198   video_pro_m0/vin_pro_m0/buffer_f_data<3>
                                                       video_pro_m0/vin_pro_m0/buffer_f_data_1
    RAMB8_X2Y21.DIADI1   net (fanout=1)        0.125   video_pro_m0/vin_pro_m0/buffer_f_data<1>
    RAMB8_X2Y21.CLKAWRCLKTrckd_DIA   (-Th)     0.053   video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
                                                       video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.145ns logic, 0.125ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem (RAMB8_X2Y21.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_pro_m0/vin_pro_m0/buffer_f_data_4 (FF)
  Destination:          video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         tw2867_27m rising at 37.180ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: video_pro_m0/vin_pro_m0/buffer_f_data_4 to video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.AMUX    Tshcko                0.244   video_pro_m0/vin_pro_m0/buffer_f_data<3>
                                                       video_pro_m0/vin_pro_m0/buffer_f_data_4
    RAMB8_X2Y21.DIADI4   net (fanout=1)        0.121   video_pro_m0/vin_pro_m0/buffer_f_data<4>
    RAMB8_X2Y21.CLKAWRCLKTrckd_DIA   (-Th)     0.053   video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
                                                       video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.191ns logic, 0.121ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem (RAMB8_X2Y21.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_pro_m0/vin_pro_m0/buffer_f_data_5 (FF)
  Destination:          video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         tw2867_27m rising at 37.180ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: video_pro_m0/vin_pro_m0/buffer_f_data_5 to video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.BMUX    Tshcko                0.244   video_pro_m0/vin_pro_m0/buffer_f_data<3>
                                                       video_pro_m0/vin_pro_m0/buffer_f_data_5
    RAMB8_X2Y21.DIADI5   net (fanout=1)        0.121   video_pro_m0/vin_pro_m0/buffer_f_data<5>
    RAMB8_X2Y21.CLKAWRCLKTrckd_DIA   (-Th)     0.053   video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
                                                       video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.191ns logic, 0.121ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CVBS_CLKN = PERIOD TIMEGRP "CVBS_CLKN" TS_CVBS_CLKP * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 33.610ns (period - min period limit)
  Period: 37.180ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKAWRCLK
  Logical resource: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKAWRCLK
  Location pin: RAMB8_X0Y24.CLKAWRCLK
  Clock network: tw2867_27m
--------------------------------------------------------------------------------
Slack: 33.610ns (period - min period limit)
  Period: 37.180ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem2/CLKAWRCLK
  Logical resource: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem2/CLKAWRCLK
  Location pin: RAMB8_X0Y23.CLKAWRCLK
  Clock network: tw2867_27m
--------------------------------------------------------------------------------
Slack: 33.610ns (period - min period limit)
  Period: 37.180ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem/CLKAWRCLK
  Logical resource: video_pro_m0/vin_pro_m0/buffer_f/fifo_ram/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X2Y21.CLKAWRCLK
  Clock network: tw2867_27m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Path_P_N = MAXDELAY FROM TIMEGRP "CVBS_CLKP" TO TIMEGRP 
"CVBS_CLKN" 3 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.507ns.
--------------------------------------------------------------------------------

Paths for end point demux_m0/data1_d0_7 (SLICE_X4Y109.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               demux_m0/data1_7 (FF)
  Destination:          demux_m0/data1_d0_7 (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tw2867_108m rising at 27.885ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: demux_m0/data1_7 to demux_m0/data1_d0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y109.DQ      Tcko                  0.430   demux_m0/data1<7>
                                                       demux_m0/data1_7
    SLICE_X4Y109.DX      net (fanout=1)        0.963   demux_m0/data1<7>
    SLICE_X4Y109.CLK     Tdick                 0.114   demux_m0/data1_d0<7>
                                                       demux_m0/data1_d0_7
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.544ns logic, 0.963ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point demux_m0/data1_d0_4 (SLICE_X4Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               demux_m0/data1_4 (FF)
  Destination:          demux_m0/data1_d0_4 (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tw2867_108m rising at 27.885ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: demux_m0/data1_4 to demux_m0/data1_d0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y109.AQ      Tcko                  0.430   demux_m0/data1<7>
                                                       demux_m0/data1_4
    SLICE_X4Y109.AX      net (fanout=1)        0.934   demux_m0/data1<4>
    SLICE_X4Y109.CLK     Tdick                 0.114   demux_m0/data1_d0<7>
                                                       demux_m0/data1_d0_4
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.544ns logic, 0.934ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point demux_m0/data3_d0_3 (SLICE_X6Y105.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               demux_m0/data3_3 (FF)
  Destination:          demux_m0/data3_d0_3 (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tw2867_108m rising at 27.885ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: demux_m0/data3_3 to demux_m0/data3_d0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y107.DQ      Tcko                  0.430   demux_m0/data3<3>
                                                       demux_m0/data3_3
    SLICE_X6Y105.D3      net (fanout=1)        0.763   demux_m0/data3<3>
    SLICE_X6Y105.CLK     Tas                   0.200   demux_m0/data0_d0<3>
                                                       demux_m0/data3<3>_rt
                                                       demux_m0/data3_d0_3
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.630ns logic, 0.763ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_Path_P_N = MAXDELAY FROM TIMEGRP "CVBS_CLKP" TO TIMEGRP "CVBS_CLKN" 3 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point demux_m0/data1_d0_6 (SLICE_X4Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               demux_m0/data1_6 (FF)
  Destination:          demux_m0/data1_d0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tw2867_108m rising at 37.180ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: demux_m0/data1_6 to demux_m0/data1_d0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y109.CQ      Tcko                  0.198   demux_m0/data1<7>
                                                       demux_m0/data1_6
    SLICE_X4Y109.CX      net (fanout=1)        0.137   demux_m0/data1<6>
    SLICE_X4Y109.CLK     Tckdi       (-Th)    -0.048   demux_m0/data1_d0<7>
                                                       demux_m0/data1_d0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.246ns logic, 0.137ns route)
                                                       (64.2% logic, 35.8% route)
--------------------------------------------------------------------------------

Paths for end point demux_m0/data3_d0_6 (SLICE_X8Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               demux_m0/data3_6 (FF)
  Destination:          demux_m0/data3_d0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tw2867_108m rising at 37.180ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: demux_m0/data3_6 to demux_m0/data3_d0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.CQ      Tcko                  0.198   demux_m0/data3<7>
                                                       demux_m0/data3_6
    SLICE_X8Y109.CX      net (fanout=1)        0.187   demux_m0/data3<6>
    SLICE_X8Y109.CLK     Tckdi       (-Th)    -0.048   demux_m0/data3_d0<7>
                                                       demux_m0/data3_d0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.246ns logic, 0.187ns route)
                                                       (56.8% logic, 43.2% route)
--------------------------------------------------------------------------------

Paths for end point demux_m0/data3_d0_7 (SLICE_X8Y109.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               demux_m0/data3_7 (FF)
  Destination:          demux_m0/data3_d0_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tw2867_108m rising at 37.180ns
  Destination Clock:    tw2867_27m rising at 37.180ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: demux_m0/data3_7 to demux_m0/data3_d0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.DQ      Tcko                  0.198   demux_m0/data3<7>
                                                       demux_m0/data3_7
    SLICE_X8Y109.DX      net (fanout=1)        0.187   demux_m0/data3<7>
    SLICE_X8Y109.CLK     Tckdi       (-Th)    -0.048   demux_m0/data3_d0<7>
                                                       demux_m0/data3_d0_7
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.246ns logic, 0.187ns route)
                                                       (56.8% logic, 43.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_grxc_clk_pin = PERIOD TIMEGRP "grxc_clk_pin" 8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15908 paths analyzed, 2838 endpoints analyzed, 51 failing endpoints
 51 timing errors detected. (51 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.507ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18 (RAMB16_X3Y22.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.702ns (Levels of Logic = 0)
  Clock Path Skew:      -4.770ns (2.128 - 6.898)
  Source Clock:         e_gtxc_OBUF rising at 0.000ns
  Destination Clock:    e_gtxc_OBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y96.AQ      Tcko                  0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<28>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF
    RAMB16_X3Y22.DIB0    net (fanout=2)        3.877   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<28>
    RAMB16_X3Y22.CLKB    Trdck_DIB             0.300   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[29].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (0.825ns logic, 3.877ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18 (RAMB16_X3Y32.WEB0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 1)
  Clock Path Skew:      -4.308ns (0.119 - 4.427)
  Source Clock:         e_gtxc_OBUF rising at 0.000ns
  Destination Clock:    e_gtxc_OBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y85.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    SLICE_X41Y84.D4      net (fanout=1)        0.762   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    SLICE_X41Y84.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_01
    RAMB16_X3Y32.WEB0    net (fanout=120)      2.551   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_0
    RAMB16_X3Y32.CLKB    Trcck_WEB             0.330   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.019ns logic, 3.313ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 1)
  Clock Path Skew:      -4.044ns (0.119 - 4.163)
  Source Clock:         e_gtxc_OBUF rising at 0.000ns
  Destination Clock:    e_gtxc_OBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y84.CMUX    Tshcko                0.518   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR
    SLICE_X41Y84.D3      net (fanout=1)        0.390   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<14>
    SLICE_X41Y84.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_01
    RAMB16_X3Y32.WEB0    net (fanout=120)      2.551   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_0
    RAMB16_X3Y32.CLKB    Trcck_WEB             0.330   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (1.107ns logic, 2.941ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18 (RAMB16_X3Y30.WEB1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      -4.066ns (0.945 - 5.011)
  Source Clock:         e_gtxc_OBUF rising at 0.000ns
  Destination Clock:    e_gtxc_OBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y85.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    SLICE_X41Y84.D4      net (fanout=1)        0.762   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    SLICE_X41Y84.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_01
    RAMB16_X3Y30.WEB1    net (fanout=120)      2.788   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_0
    RAMB16_X3Y30.CLKB    Trcck_WEB             0.330   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (1.019ns logic, 3.550ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 1)
  Clock Path Skew:      -3.802ns (0.945 - 4.747)
  Source Clock:         e_gtxc_OBUF rising at 0.000ns
  Destination Clock:    e_gtxc_OBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y84.CMUX    Tshcko                0.518   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR
    SLICE_X41Y84.D3      net (fanout=1)        0.390   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<14>
    SLICE_X41Y84.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_01
    RAMB16_X3Y30.WEB1    net (fanout=120)      2.788   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_0
    RAMB16_X3Y30.CLKB    Trcck_WEB             0.330   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (1.107ns logic, 3.178ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_grxc_clk_pin = PERIOD TIMEGRP "grxc_clk_pin" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAMB16_X1Y38.ADDRB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.237ns (Levels of Logic = 0)
  Clock Path Skew:      1.134ns (2.439 - 1.305)
  Source Clock:         e_gtxc_OBUF rising at 8.000ns
  Destination Clock:    e_gtxc_OBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y81.CMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR
    RAMB16_X1Y38.ADDRB2  net (fanout=60)       1.059   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<2>
    RAMB16_X1Y38.CLKB    Trckc_ADDRB (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      1.237ns (0.178ns logic, 1.059ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18 (RAMB16_X1Y40.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.244ns (Levels of Logic = 0)
  Clock Path Skew:      1.126ns (2.679 - 1.553)
  Source Clock:         e_gtxc_OBUF rising at 8.000ns
  Destination Clock:    e_gtxc_OBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y83.CMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR
    RAMB16_X1Y40.ADDRB10 net (fanout=60)       1.066   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<10>
    RAMB16_X1Y40.CLKB    Trckc_ADDRB (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.178ns logic, 1.066ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18 (RAMB16_X1Y46.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.052ns (Levels of Logic = 0)
  Clock Path Skew:      1.932ns (3.474 - 1.542)
  Source Clock:         e_gtxc_OBUF rising at 8.000ns
  Destination Clock:    e_gtxc_OBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y84.BMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[13].U_CAP_ADDR
    RAMB16_X1Y46.ADDRB13 net (fanout=60)       1.874   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<13>
    RAMB16_X1Y46.CLKB    Trckc_ADDRB (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.178ns logic, 1.874ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_grxc_clk_pin = PERIOD TIMEGRP "grxc_clk_pin" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y42.CLKB
  Clock network: e_gtxc_OBUF
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y56.CLKB
  Clock network: e_gtxc_OBUF
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: e_gtxc_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtxc_clk_pin = PERIOD TIMEGRP "gtxc_clk_pin" 8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_m0_clkfx = PERIOD TIMEGRP "pll_m0_clkfx" 
TS_CLOCK_IN_27M * 5.5 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19846 paths analyzed, 3425 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.320ns.
--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem (RAMB8_X1Y17.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/fifo_ram/Mram_mem (RAM)
  Destination:          video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem (RAM)
  Requirement:          6.734ns
  Data Path Delay:      6.102ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.611 - 0.626)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 6.734ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/fifo_ram/Mram_mem to video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y23.DOBDO4   Trcko_DOB_REG         1.700   video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/fifo_ram/Mram_mem
                                                       video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrl_fifo_256_16_m1/fifo_ram/Mram_mem
    RAMB8_X1Y17.DIADI4   net (fanout=4)        4.102   video_pro_m0/vout_pro_m0/vout_data<4>
    RAMB8_X1Y17.CLKAWRCLKTrdck_DIA             0.300   video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem
                                                       video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cr/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.102ns (2.000ns logic, 4.102ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_20 (SLICE_X11Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vout_pro_m0/scaler_m0/calu_V/data_en_out (FF)
  Destination:          video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_20 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.045ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.725 - 0.737)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 6.734ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vout_pro_m0/scaler_m0/calu_V/data_en_out to video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.AQ      Tcko                  0.525   video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out<5>
                                                       video_pro_m0/vout_pro_m0/scaler_m0/calu_V/data_en_out
    SLICE_X11Y68.CE      net (fanout=8)        5.112   video_pro_m0/vout_pro_m0/scaler_m0/calu_V/data_en_out
    SLICE_X11Y68.CLK     Tceck                 0.408   video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0<22>
                                                       video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_20
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (0.933ns logic, 5.112ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_23 (SLICE_X11Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_pro_m0/vout_pro_m0/scaler_m0/calu_V/data_en_out (FF)
  Destination:          video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_23 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.044ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.725 - 0.737)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 6.734ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: video_pro_m0/vout_pro_m0/scaler_m0/calu_V/data_en_out to video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.AQ      Tcko                  0.525   video_pro_m0/vout_pro_m0/scaler_m0/calu_V/a_coff_next_out<5>
                                                       video_pro_m0/vout_pro_m0/scaler_m0/calu_V/data_en_out
    SLICE_X11Y68.CE      net (fanout=8)        5.112   video_pro_m0/vout_pro_m0/scaler_m0/calu_V/data_en_out
    SLICE_X11Y68.CLK     Tceck                 0.407   video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0<22>
                                                       video_pro_m0/vout_pro_m0/scaler_m0/pixel_data0_23
    -------------------------------------------------  ---------------------------
    Total                                      6.044ns (0.932ns logic, 5.112ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_m0_clkfx = PERIOD TIMEGRP "pll_m0_clkfx" TS_CLOCK_IN_27M * 5.5 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem (RAMB8_X2Y22.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_4 (FF)
  Destination:          video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         video_clk rising at 6.734ns
  Destination Clock:    video_clk rising at 6.734ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_4 to video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y45.AQ          Tcko                  0.200   video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt<7>
                                                           video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_4
    RAMB8_X2Y22.ADDRAWRADDR6 net (fanout=8)        0.150   video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt<4>
    RAMB8_X2Y22.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem
                                                           video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.284ns (0.134ns logic, 0.150ns route)
                                                           (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem (RAMB8_X2Y22.ADDRAWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_5 (FF)
  Destination:          video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         video_clk rising at 6.734ns
  Destination Clock:    video_clk rising at 6.734ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_5 to video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y45.BQ          Tcko                  0.200   video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt<7>
                                                           video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_5
    RAMB8_X2Y22.ADDRAWRADDR7 net (fanout=8)        0.150   video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt<5>
    RAMB8_X2Y22.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem
                                                           video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.284ns (0.134ns logic, 0.150ns route)
                                                           (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem (RAMB8_X2Y22.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_6 (FF)
  Destination:          video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         video_clk rising at 6.734ns
  Destination Clock:    video_clk rising at 6.734ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_6 to video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y45.CQ          Tcko                  0.200   video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt<7>
                                                           video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt_6
    RAMB8_X2Y22.ADDRAWRADDR8 net (fanout=8)        0.152   video_pro_m0/vout_pro_m0/scaler_m0/wr_cnt<6>
    RAMB8_X2Y22.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem
                                                           video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_cb/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.286ns (0.134ns logic, 0.152ns route)
                                                           (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_m0_clkfx = PERIOD TIMEGRP "pll_m0_clkfx" TS_CLOCK_IN_27M * 5.5 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 3.164ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem/CLKAWRCLK
  Logical resource: video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X3Y21.CLKAWRCLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 3.164ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem/CLKBRDCLK
  Logical resource: video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m0/dp_ram_cb/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X3Y21.CLKBRDCLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 3.164ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_y/Mram_mem/CLKAWRCLK
  Logical resource: video_pro_m0/vout_pro_m0/scaler_m0/line_buf_scaler_m1/dp_ram_y/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y27.CLKAWRCLK
  Clock network: video_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD   
      TIMEGRP         
"mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_CLOCK_IN_50M * 1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24765 paths analyzed, 1622 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  50.352ns.
--------------------------------------------------------------------------------

Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          0.800ns
  Data Path Delay:      1.738ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.146ns (2.021 - 3.167)
  Source Clock:         mem_ctrl_m0/ddr3_m0/c3_sysclk_2x_180 rising at 12.000ns
  Destination Clock:    mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                           mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y80.AX           net (fanout=1)        0.624   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X1Y80.CLK          Tdick                 0.114   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
                                                           mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          1.738ns (1.114ns logic, 0.624ns route)
                                                           (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5 (SLICE_X24Y91.SR), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 (FF)
  Destination:          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.895ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y86.DQ      Tcko                  0.430   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X8Y76.C2       net (fanout=8)        2.214   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X8Y76.C        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o21
    SLICE_X8Y79.A1       net (fanout=4)        0.943   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o2
    SLICE_X8Y79.A        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011
    SLICE_X13Y86.C1      net (fanout=3)        1.230   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01
    SLICE_X13Y86.C       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B1      net (fanout=2)        0.947   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B       Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X13Y89.D2      net (fanout=14)       1.026   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X13Y89.D       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<3>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X24Y91.SR      net (fanout=2)        1.453   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X24Y91.CLK     Tsrck                 0.429   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    -------------------------------------------------  ---------------------------
    Total                                      9.895ns (2.082ns logic, 7.813ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41 (FF)
  Destination:          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41 to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y86.BQ      Tcko                  0.430   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41
    SLICE_X8Y76.C5       net (fanout=9)        1.613   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41
    SLICE_X8Y76.C        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o21
    SLICE_X8Y79.A1       net (fanout=4)        0.943   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o2
    SLICE_X8Y79.A        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011
    SLICE_X13Y86.C1      net (fanout=3)        1.230   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01
    SLICE_X13Y86.C       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B1      net (fanout=2)        0.947   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B       Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X13Y89.D2      net (fanout=14)       1.026   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X13Y89.D       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<3>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X24Y91.SR      net (fanout=2)        1.453   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X24Y91.CLK     Tsrck                 0.429   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (2.082ns logic, 7.212ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 (FF)
  Destination:          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.114ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.609 - 0.659)
  Source Clock:         mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.BMUX    Tshcko                0.535   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_62_o_wide_mux_250_OUT<5>4
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X8Y76.C3       net (fanout=4)        1.328   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X8Y76.C        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o21
    SLICE_X8Y79.A1       net (fanout=4)        0.943   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o2
    SLICE_X8Y79.A        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011
    SLICE_X13Y86.C1      net (fanout=3)        1.230   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01
    SLICE_X13Y86.C       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B1      net (fanout=2)        0.947   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B       Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X13Y89.D2      net (fanout=14)       1.026   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X13Y89.D       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<3>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X24Y91.SR      net (fanout=2)        1.453   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X24Y91.CLK     Tsrck                 0.429   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    -------------------------------------------------  ---------------------------
    Total                                      9.114ns (2.187ns logic, 6.927ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (SLICE_X24Y91.SR), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 (FF)
  Destination:          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.884ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y86.DQ      Tcko                  0.430   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X8Y76.C2       net (fanout=8)        2.214   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X8Y76.C        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o21
    SLICE_X8Y79.A1       net (fanout=4)        0.943   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o2
    SLICE_X8Y79.A        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011
    SLICE_X13Y86.C1      net (fanout=3)        1.230   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01
    SLICE_X13Y86.C       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B1      net (fanout=2)        0.947   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B       Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X13Y89.D2      net (fanout=14)       1.026   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X13Y89.D       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<3>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X24Y91.SR      net (fanout=2)        1.453   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X24Y91.CLK     Tsrck                 0.418   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      9.884ns (2.071ns logic, 7.813ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41 (FF)
  Destination:          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.283ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41 to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y86.BQ      Tcko                  0.430   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41
    SLICE_X8Y76.C5       net (fanout=9)        1.613   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41
    SLICE_X8Y76.C        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o21
    SLICE_X8Y79.A1       net (fanout=4)        0.943   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o2
    SLICE_X8Y79.A        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011
    SLICE_X13Y86.C1      net (fanout=3)        1.230   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01
    SLICE_X13Y86.C       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B1      net (fanout=2)        0.947   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B       Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X13Y89.D2      net (fanout=14)       1.026   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X13Y89.D       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<3>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X24Y91.SR      net (fanout=2)        1.453   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X24Y91.CLK     Tsrck                 0.418   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      9.283ns (2.071ns logic, 7.212ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 (FF)
  Destination:          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.103ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.609 - 0.659)
  Source Clock:         mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.BMUX    Tshcko                0.535   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_62_o_wide_mux_250_OUT<5>4
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X8Y76.C3       net (fanout=4)        1.328   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X8Y76.C        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o21
    SLICE_X8Y79.A1       net (fanout=4)        0.943   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_MCB_UIDRPUPDATE_Mux_273_o2
    SLICE_X8Y79.A        Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_011
    SLICE_X13Y86.C1      net (fanout=3)        1.230   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01
    SLICE_X13Y86.C       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B1      net (fanout=2)        0.947   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X12Y83.B       Tilo                  0.235   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N_1
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X13Y89.D2      net (fanout=14)       1.026   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X13Y89.D       Tilo                  0.259   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<3>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X24Y91.SR      net (fanout=2)        1.453   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X24Y91.CLK     Tsrck                 0.418   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      9.103ns (2.176ns logic, 6.927ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_CLOCK_IN_50M * 1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X17Y84.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 (FF)
  Destination:          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y84.CQ      Tcko                  0.198   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2
    SLICE_X17Y84.C5      net (fanout=1)        0.052   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
    SLICE_X17Y84.CLK     Tah         (-Th)    -0.155   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<3>11
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4 (SLICE_X4Y99.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4 (FF)
  Destination:          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4 to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y99.DQ       Tcko                  0.200   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
    SLICE_X4Y99.D6       net (fanout=18)       0.030   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
    SLICE_X4Y99.CLK      Tah         (-Th)    -0.190   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4-In2
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (SLICE_X12Y85.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Destination:          mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 to mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y85.AQ      Tcko                  0.200   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X12Y85.A6      net (fanout=9)        0.034   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X12Y85.CLK     Tah         (-Th)    -0.190   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16-In1
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_CLOCK_IN_50M * 1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: mem_ctrl_m0/ddr3_m0/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.320ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CK
  Location pin: SLICE_X14Y91.CLK
  Clock network: mem_ctrl_m0/ddr3_m0/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180 
= PERIOD TIMEGRP         
"mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180"         
TS_CLOCK_IN_50M * 12.5 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_180"
        TS_CLOCK_IN_50M * 12.5 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: mem_ctrl_m0/ddr3_m0/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0" 
        TS_CLOCK_IN_50M * 12.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk_2x_0"
        TS_CLOCK_IN_50M * 12.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: mem_ctrl_m0/ddr3_m0/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP  
       "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in"         
TS_CLOCK_IN_50M * 3.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8168 paths analyzed, 2193 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.470ns.
--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6 (SLICE_X5Y47.C3), 302 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.289ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.615 - 0.669)
  Source Clock:         phy_clk rising at 0.000ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y46.B6       net (fanout=6)        1.182   mem_ctrl_m0/wr_full
    SLICE_X5Y46.B        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       mem_ctrl_m0/mem_write_arbi_m0/Mmux_ch0_wr_burst_data_req11
    SLICE_X5Y46.C4       net (fanout=7)        0.356   ch0_wr_burst_data_req
    SLICE_X5Y46.CMUX     Tilo                  0.337   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next7_SW4
    SLICE_X4Y45.D5       net (fanout=1)        0.433   N340
    SLICE_X4Y45.COUT     Topcyd                0.290   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.003   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
    SLICE_X4Y46.CMUX     Tcinc                 0.289   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<7>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_xor<7>
    SLICE_X5Y47.C3       net (fanout=1)        0.566   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<6>
    SLICE_X5Y47.CLK      Tas                   0.264   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Mmux_wrptr_b_rd[8]_GND_21_o_mux_7_OUT71
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6
    -------------------------------------------------  ---------------------------
    Total                                      6.289ns (3.749ns logic, 2.540ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.268ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.615 - 0.669)
  Source Clock:         phy_clk rising at 0.000ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y46.B6       net (fanout=6)        1.182   mem_ctrl_m0/wr_full
    SLICE_X5Y46.B        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       mem_ctrl_m0/mem_write_arbi_m0/Mmux_ch0_wr_burst_data_req11
    SLICE_X5Y45.C6       net (fanout=7)        0.363   ch0_wr_burst_data_req
    SLICE_X5Y45.C        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdptr_b_rd<8>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next7
    SLICE_X4Y46.B5       net (fanout=7)        0.452   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next
    SLICE_X4Y46.CMUX     Topbc                 0.613   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<7>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<5>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_xor<7>
    SLICE_X5Y47.C3       net (fanout=1)        0.566   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<6>
    SLICE_X5Y47.CLK      Tas                   0.264   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Mmux_wrptr_b_rd[8]_GND_21_o_mux_7_OUT71
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6
    -------------------------------------------------  ---------------------------
    Total                                      6.268ns (3.705ns logic, 2.563ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.166ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.615 - 0.669)
  Source Clock:         phy_clk rising at 0.000ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y46.B6       net (fanout=6)        1.182   mem_ctrl_m0/wr_full
    SLICE_X5Y46.B        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       mem_ctrl_m0/mem_write_arbi_m0/Mmux_ch0_wr_burst_data_req11
    SLICE_X5Y47.A6       net (fanout=7)        0.363   ch0_wr_burst_data_req
    SLICE_X5Y47.A        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next7_SW5
    SLICE_X4Y46.A6       net (fanout=1)        0.327   N342
    SLICE_X4Y46.CMUX     Topac                 0.636   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<7>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<4>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_xor<7>
    SLICE_X5Y47.C3       net (fanout=1)        0.566   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<6>
    SLICE_X5Y47.CLK      Tas                   0.264   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Mmux_wrptr_b_rd[8]_GND_21_o_mux_7_OUT71
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_6
    -------------------------------------------------  ---------------------------
    Total                                      6.166ns (3.728ns logic, 2.438ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3 (SLICE_X5Y47.C4), 165 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.255ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.615 - 0.669)
  Source Clock:         phy_clk rising at 0.000ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y46.B6       net (fanout=6)        1.182   mem_ctrl_m0/wr_full
    SLICE_X5Y46.B        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       mem_ctrl_m0/mem_write_arbi_m0/Mmux_ch0_wr_burst_data_req11
    SLICE_X5Y46.C4       net (fanout=7)        0.356   ch0_wr_burst_data_req
    SLICE_X5Y46.CMUX     Tilo                  0.337   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next7_SW4
    SLICE_X4Y45.D5       net (fanout=1)        0.433   N340
    SLICE_X4Y45.DMUX     Topdd                 0.446   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
    SLICE_X5Y47.C4       net (fanout=1)        0.559   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<3>
    SLICE_X5Y47.CLK      Tas                   0.373   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Mmux_wrptr_b_rd[8]_GND_21_o_mux_7_OUT41
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3
    -------------------------------------------------  ---------------------------
    Total                                      6.255ns (3.725ns logic, 2.530ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.118ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.615 - 0.669)
  Source Clock:         phy_clk rising at 0.000ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y46.B6       net (fanout=6)        1.182   mem_ctrl_m0/wr_full
    SLICE_X5Y46.B        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       mem_ctrl_m0/mem_write_arbi_m0/Mmux_ch0_wr_burst_data_req11
    SLICE_X5Y46.C4       net (fanout=7)        0.356   ch0_wr_burst_data_req
    SLICE_X5Y46.C        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next7_SW3
    SLICE_X4Y45.C6       net (fanout=1)        0.327   N336
    SLICE_X4Y45.DMUX     Topcd                 0.493   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<2>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
    SLICE_X5Y47.C4       net (fanout=1)        0.559   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<3>
    SLICE_X5Y47.CLK      Tas                   0.373   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Mmux_wrptr_b_rd[8]_GND_21_o_mux_7_OUT41
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (3.694ns logic, 2.424ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.615 - 0.669)
  Source Clock:         phy_clk rising at 0.000ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y46.B6       net (fanout=6)        1.182   mem_ctrl_m0/wr_full
    SLICE_X5Y46.B        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       mem_ctrl_m0/mem_write_arbi_m0/Mmux_ch0_wr_burst_data_req11
    SLICE_X4Y45.B5       net (fanout=7)        0.460   ch0_wr_burst_data_req
    SLICE_X4Y45.DMUX     Topbd                 0.644   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<1>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
    SLICE_X5Y47.C4       net (fanout=1)        0.559   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<3>
    SLICE_X5Y47.CLK      Tas                   0.373   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Mmux_wrptr_b_rd[8]_GND_21_o_mux_7_OUT41
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_3
    -------------------------------------------------  ---------------------------
    Total                                      5.787ns (3.586ns logic, 2.201ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2 (SLICE_X4Y47.B5), 122 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.188ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.615 - 0.669)
  Source Clock:         phy_clk rising at 0.000ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y46.B6       net (fanout=6)        1.182   mem_ctrl_m0/wr_full
    SLICE_X5Y46.B        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       mem_ctrl_m0/mem_write_arbi_m0/Mmux_ch0_wr_burst_data_req11
    SLICE_X5Y46.C4       net (fanout=7)        0.356   ch0_wr_burst_data_req
    SLICE_X5Y46.C        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdvalid_next7_SW3
    SLICE_X4Y45.C6       net (fanout=1)        0.327   N336
    SLICE_X4Y45.CMUX     Topcc                 0.469   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<2>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
    SLICE_X4Y47.B5       net (fanout=1)        0.677   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<2>
    SLICE_X4Y47.CLK      Tas                   0.349   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw<4>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Mmux_wrptr_b_rd[8]_GND_21_o_mux_7_OUT31
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2
    -------------------------------------------------  ---------------------------
    Total                                      6.188ns (3.646ns logic, 2.542ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.615 - 0.669)
  Source Clock:         phy_clk rising at 0.000ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y46.B6       net (fanout=6)        1.182   mem_ctrl_m0/wr_full
    SLICE_X5Y46.B        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       mem_ctrl_m0/mem_write_arbi_m0/Mmux_ch0_wr_burst_data_req11
    SLICE_X4Y45.B5       net (fanout=7)        0.460   ch0_wr_burst_data_req
    SLICE_X4Y45.CMUX     Topbc                 0.613   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<1>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
    SLICE_X4Y47.B5       net (fanout=1)        0.677   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<2>
    SLICE_X4Y47.CLK      Tas                   0.349   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw<4>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Mmux_wrptr_b_rd[8]_GND_21_o_mux_7_OUT31
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (3.531ns logic, 2.319ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.836ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.615 - 0.669)
  Source Clock:         phy_clk rising at 0.000ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       mem_ctrl_m0/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y46.B6       net (fanout=6)        1.182   mem_ctrl_m0/wr_full
    SLICE_X5Y46.B        Tilo                  0.259   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/ra_held
                                                       mem_ctrl_m0/mem_write_arbi_m0/Mmux_ch0_wr_burst_data_req11
    SLICE_X4Y45.A5       net (fanout=7)        0.423   ch0_wr_burst_data_req
    SLICE_X4Y45.CMUX     Topac                 0.636   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_lut<0>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Msub_wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT_cy<3>
    SLICE_X4Y47.B5       net (fanout=1)        0.677   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_b_rd[8]_rdptr_b_rd_next[8]_sub_7_OUT<2>
    SLICE_X4Y47.CLK      Tas                   0.349   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw<4>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/Mmux_wrptr_b_rd[8]_GND_21_o_mux_7_OUT31
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/rdusedw_2
    -------------------------------------------------  ---------------------------
    Total                                      5.836ns (3.554ns logic, 2.282ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in"
        TS_CLOCK_IN_50M * 3.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X25Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         phy_clk rising at 6.400ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.AQ      Tcko                  0.200   video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X25Y60.AX      net (fanout=2)        0.141   video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X25Y60.CLK     Tckdi       (-Th)    -0.059   video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_2 (SLICE_X7Y39.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_2 (FF)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_clk rising at 6.400ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_2 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.CQ       Tcko                  0.198   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_2
    SLICE_X7Y39.C5       net (fanout=1)        0.052   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1<2>
    SLICE_X7Y39.CLK      Tah         (-Th)    -0.155   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1<3>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1<2>_rt
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_6 (SLICE_X9Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_6 (FF)
  Destination:          video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_clk rising at 6.400ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_6 to video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.CQ       Tcko                  0.198   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1<7>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1_6
    SLICE_X9Y42.C5       net (fanout=1)        0.052   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1<6>
    SLICE_X9Y42.CLK      Tah         (-Th)    -0.155   video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1<7>
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd1<6>_rt
                                                       video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/wrptr_g_rd2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "mem_ctrl_m0_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in"
        TS_CLOCK_IN_50M * 3.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKBRDCLK
  Logical resource: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem1/CLKBRDCLK
  Location pin: RAMB8_X0Y24.CLKBRDCLK
  Clock network: phy_clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem2/CLKBRDCLK
  Logical resource: video_pro_m0/vin_pro_m0/vin_frame_buffer_ctrl_m0/vin_frame_buffer_ctrl_fifo_m0/fifo_ram/Mram_mem2/CLKBRDCLK
  Location pin: RAMB8_X0Y23.CLKBRDCLK
  Clock network: phy_clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: video_pro_m0/vout_pro_m0/vout_frame_buffer_ctrl_m0/vout_frame_buffer_ctrlfifo_256_64i_16o_m0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: phy_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "e_txd<7>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "e_txd<6>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "e_txd<5>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "e_txd<4>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "e_txd<3>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "e_txd<2>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "e_txd<1>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "e_txd<0>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "e_txen" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "e_txer" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK_IN_27M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK_IN_27M                |     37.037ns|     16.000ns|     34.760ns|            0|            0|            0|        19846|
| TS_pll_m0_clkfx               |      6.734ns|      6.320ns|          N/A|            0|            0|        19846|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CLOCK_IN_50M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK_IN_50M                |     20.000ns|      5.000ns|     78.675ns|            0|            3|            0|        32933|
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|     12.800ns|     50.352ns|          N/A|            1|            0|        24765|            0|
| nfrastructure_inst_mcb_drp_clk|             |             |             |             |             |             |             |
| _bufg_in                      |             |             |             |             |             |             |             |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| nfrastructure_inst_clk_2x_180 |             |             |             |             |             |             |             |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| nfrastructure_inst_clk_2x_0   |             |             |             |             |             |             |             |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      6.400ns|      6.470ns|          N/A|            2|            0|         8168|            0|
| nfrastructure_inst_clk0_bufg_i|             |             |             |             |             |             |             |
| n                             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CVBS_CLKP
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CVBS_CLKP                   |      9.295ns|      3.253ns|      2.137ns|            0|            0|          101|         9957|
| TS_CVBS_CLKN                  |     37.180ns|      8.548ns|          N/A|            0|            0|         9957|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_27m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27m        |    6.320|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50m        |   10.049|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cvbs_in_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cvbs_in_clkn   |    8.548|         |         |         |
cvbs_in_clkp   |    1.507|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cvbs_in_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cvbs_in_clkp   |    3.253|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rxc          |    9.507|    3.894|    3.699|    7.545|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 54  Score: 20888  (Setup/Max: 20888, Hold: 0)

Constraints cover 83831 paths, 0 nets, and 16276 connections

Design statistics:
   Minimum period:  50.352ns{1}   (Maximum frequency:  19.860MHz)
   Maximum path delay from/to any node:   2.900ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 07 19:11:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 293 MB



