INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.sim/sim_1/synth/func/xsim/Adder_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
