{
  "design": {
    "design_info": {
      "boundary_crc": "0xEFF9FAA290CC0A9D",
      "device": "xc7z035ifbg676-2L",
      "name": "system",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "sys_ps7": "",
      "axi_iic_main": "",
      "sys_concat_intc": "",
      "sys_rstgen": "",
      "sys_logic_inv": "",
      "axi_sysid_0": "",
      "rom_sys_0": "",
      "GND_1": "",
      "axi_cpu_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {}
      },
      "axi_ad9361": "",
      "util_ad9361_tdd_sync": "",
      "util_ad9361_divclk_sel_concat": "",
      "util_ad9361_divclk_sel": "",
      "util_ad9361_divclk": "",
      "util_ad9361_divclk_reset": "",
      "util_ad9361_adc_fifo": "",
      "util_ad9361_adc_pack": "",
      "axi_ad9361_adc_dma": "",
      "axi_ad9361_dac_fifo": "",
      "util_ad9361_dac_upack": "",
      "axi_ad9361_dac_dma": "",
      "axi_hp1_interconnect": "",
      "axi_hp2_interconnect": "",
      "axi_pz_xcvrlb": "",
      "axi_gpreg": "",
      "angry_kitten": {
        "axi_ak_pdw_0": "",
        "axi_ak_config_rom_0": "",
        "axi_ak_ctrl_0": ""
      },
      "sys_ps7_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "rst_sys_ps7_200M_1": "",
      "axi_f9_uart": "",
      "axi_pltfm_uart": "",
      "axi_fipy_uart": ""
    },
    "interface_ports": {
      "ddr": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "iic_main": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "fixed_io": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "f9_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "pltfm_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "fipy_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "spi0_csn_2_o": {
        "direction": "O"
      },
      "spi0_csn_1_o": {
        "direction": "O"
      },
      "spi0_csn_0_o": {
        "direction": "O"
      },
      "spi0_csn_i": {
        "direction": "I"
      },
      "spi0_clk_i": {
        "direction": "I"
      },
      "spi0_clk_o": {
        "direction": "O"
      },
      "spi0_sdo_i": {
        "direction": "I"
      },
      "spi0_sdo_o": {
        "direction": "O"
      },
      "spi0_sdi_i": {
        "direction": "I"
      },
      "spi1_csn_2_o": {
        "direction": "O"
      },
      "spi1_csn_1_o": {
        "direction": "O"
      },
      "spi1_csn_0_o": {
        "direction": "O"
      },
      "spi1_csn_i": {
        "direction": "I"
      },
      "spi1_clk_i": {
        "direction": "I"
      },
      "spi1_clk_o": {
        "direction": "O"
      },
      "spi1_sdo_i": {
        "direction": "I"
      },
      "spi1_sdo_o": {
        "direction": "O"
      },
      "spi1_sdi_i": {
        "direction": "I"
      },
      "gpio_i": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "gpio_o": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "gpio_t": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "otg_vbusoc": {
        "direction": "I"
      },
      "enable": {
        "direction": "O"
      },
      "txnrx": {
        "direction": "O"
      },
      "up_enable": {
        "direction": "I"
      },
      "up_txnrx": {
        "direction": "I"
      },
      "tdd_sync_o": {
        "direction": "O"
      },
      "tdd_sync_i": {
        "direction": "I"
      },
      "tdd_sync_t": {
        "direction": "O"
      },
      "gps_pps": {
        "direction": "I"
      },
      "gt_ref_clk": {
        "direction": "I"
      },
      "gt_rx_p": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "gt_rx_n": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "gt_tx_p": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "gt_tx_n": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "gp_in_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gp_in_1": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gp_in_2": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gp_in_3": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gp_out_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gp_out_1": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gp_out_2": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gp_out_3": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "rx_clk_in_p": {
        "direction": "I"
      },
      "rx_clk_in_n": {
        "direction": "I"
      },
      "rx_frame_in_p": {
        "direction": "I"
      },
      "rx_frame_in_n": {
        "direction": "I"
      },
      "rx_data_in_p": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "rx_data_in_n": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "tx_clk_out_p": {
        "direction": "O"
      },
      "tx_clk_out_n": {
        "direction": "O"
      },
      "tx_frame_out_p": {
        "direction": "O"
      },
      "tx_frame_out_n": {
        "direction": "O"
      },
      "tx_data_out_p": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "tx_data_out_n": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "new_cmd": {
        "direction": "O"
      },
      "ppin_0": {
        "direction": "O"
      },
      "ppout_0": {
        "direction": "O"
      },
      "ext_ppin_vec_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "adc_blank_0": {
        "direction": "I"
      }
    },
    "components": {
      "sys_ps7": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "system_sys_ps7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "800"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 8"
          },
          "PCW_ENET1_BASEADDR": {
            "value": "0xE000C000"
          },
          "PCW_ENET1_ENET1_IO": {
            "value": "EMIO"
          },
          "PCW_ENET1_GRP_MDIO_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_HIGHADDR": {
            "value": "0xE000CFFF"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET1_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET1_RESET_IO": {
            "value": "MIO 51"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Separate reset pins"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "1"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "1"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "1"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "1"
          },
          "PCW_EN_RST2_PORT": {
            "value": "1"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "1"
          },
          "PCW_EN_SPI1": {
            "value": "1"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.0"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.0"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200.0"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "64"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "64"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "REVERSE"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#ENET Reset#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#GPIO#UART 1#UART 1#SD 0#ENET Reset#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#reset#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#tx#rx#cd#reset#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_ENET1_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_SPI0_INTR": {
            "value": "0"
          },
          "PCW_P2F_SPI1_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.121"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.130"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.131"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.141"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.039"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.017"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.018"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.004"
          },
          "PCW_PACKAGE_NAME": {
            "value": "fbg676"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 50"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_BASEADDR": {
            "value": "0xE0006000"
          },
          "PCW_SPI0_HIGHADDR": {
            "value": "0xE0006FFF"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI0_SPI0_IO": {
            "value": "EMIO"
          },
          "PCW_SPI1_BASEADDR": {
            "value": "0xE0007000"
          },
          "PCW_SPI1_HIGHADDR": {
            "value": "0xE0007FFF"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI1_SPI1_IO": {
            "value": "EMIO"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666666"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.264"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.265"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.330"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.330"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "137.1865"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "137.1865"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "137.1865"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "137.1865"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "97.9265"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "119.8725"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "119.076"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "140.8255"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.053"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.059"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.065"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.066"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "104.762"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "122.158"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "124.95"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "143.8565"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 7"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "1"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        }
      },
      "axi_iic_main": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "system_axi_iic_main_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "sys_concat_intc": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_sys_concat_intc_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        }
      },
      "sys_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_rstgen_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_logic_inv": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "system_sys_logic_inv_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_sysid_0": {
        "vlnv": "analog.com:user:axi_sysid:1.0",
        "xci_name": "system_axi_sysid_0_0",
        "parameters": {
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "rom_sys_0": {
        "vlnv": "analog.com:user:sysid_rom:1.0",
        "xci_name": "system_rom_sys_0_0",
        "parameters": {
          "PATH_TO_FILE": {
            "value": "/home/dc179/projects/SESU/fw/projects/adrv9361z7035_ccbob_lvds/mem_init_sys.txt"
          },
          "ROM_ADDR_BITS": {
            "value": "9"
          }
        }
      },
      "GND_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_cpu_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "system_axi_cpu_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "12"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "12"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m02_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "axi_cpu_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_cpu_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK"
            ]
          },
          "axi_cpu_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_ad9361": {
        "vlnv": "analog.com:user:axi_ad9361:1.0",
        "xci_name": "system_axi_ad9361_0",
        "parameters": {
          "ADC_DATAFORMAT_DISABLE": {
            "value": "0"
          },
          "ADC_DATAPATH_DISABLE": {
            "value": "0"
          },
          "ADC_DCFILTER_DISABLE": {
            "value": "0"
          },
          "ADC_INIT_DELAY": {
            "value": "29"
          },
          "ADC_IQCORRECTION_DISABLE": {
            "value": "0"
          },
          "ADC_USERPORTS_DISABLE": {
            "value": "0"
          },
          "CMOS_OR_LVDS_N": {
            "value": "0"
          },
          "DAC_DATAPATH_DISABLE": {
            "value": "0"
          },
          "DAC_DDS_DISABLE": {
            "value": "0"
          },
          "DAC_IODELAY_ENABLE": {
            "value": "1"
          },
          "DAC_IQCORRECTION_DISABLE": {
            "value": "0"
          },
          "DAC_USERPORTS_DISABLE": {
            "value": "0"
          },
          "ID": {
            "value": "0"
          },
          "MODE_1R1T": {
            "value": "0"
          },
          "TDD_DISABLE": {
            "value": "0"
          }
        }
      },
      "util_ad9361_tdd_sync": {
        "vlnv": "analog.com:user:util_tdd_sync:1.0",
        "xci_name": "system_util_ad9361_tdd_sync_0",
        "parameters": {
          "TDD_SYNC_PERIOD": {
            "value": "10000000"
          }
        }
      },
      "util_ad9361_divclk_sel_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_util_ad9361_divclk_sel_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "util_ad9361_divclk_sel": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "system_util_ad9361_divclk_sel_0",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_ad9361_divclk": {
        "vlnv": "analog.com:user:util_clkdiv:1.0",
        "xci_name": "system_util_ad9361_divclk_0"
      },
      "util_ad9361_divclk_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_util_ad9361_divclk_reset_0"
      },
      "util_ad9361_adc_fifo": {
        "vlnv": "analog.com:user:util_wfifo:1.0",
        "xci_name": "system_util_ad9361_adc_fifo_0",
        "parameters": {
          "DIN_ADDRESS_WIDTH": {
            "value": "4"
          },
          "DIN_DATA_WIDTH": {
            "value": "16"
          },
          "DOUT_DATA_WIDTH": {
            "value": "16"
          },
          "NUM_OF_CHANNELS": {
            "value": "4"
          }
        }
      },
      "util_ad9361_adc_pack": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "xci_name": "system_util_ad9361_adc_pack_0",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_ad9361_adc_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_ad9361_adc_dma_0",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "2"
          },
          "SYNC_TRANSFER_START": {
            "value": "true"
          }
        }
      },
      "axi_ad9361_dac_fifo": {
        "vlnv": "analog.com:user:util_rfifo:1.0",
        "xci_name": "system_axi_ad9361_dac_fifo_0",
        "parameters": {
          "DIN_ADDRESS_WIDTH": {
            "value": "4"
          },
          "DIN_DATA_WIDTH": {
            "value": "16"
          },
          "DOUT_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "util_ad9361_dac_upack": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "xci_name": "system_util_ad9361_dac_upack_0",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_ad9361_dac_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_ad9361_dac_dma_0",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "true"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          }
        }
      },
      "axi_hp1_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp1_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_hp2_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp2_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_pz_xcvrlb": {
        "vlnv": "analog.com:user:axi_xcvrlb:1.0",
        "xci_name": "system_axi_pz_xcvrlb_0",
        "parameters": {
          "NUM_OF_LANES": {
            "value": "4"
          }
        }
      },
      "axi_gpreg": {
        "vlnv": "analog.com:user:axi_gpreg:1.0",
        "xci_name": "system_axi_gpreg_0",
        "parameters": {
          "NUM_OF_CLK_MONS": {
            "value": "0"
          },
          "NUM_OF_IO": {
            "value": "4"
          }
        }
      },
      "angry_kitten": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S_AXI_ARESETN1": {
            "type": "rst",
            "direction": "I"
          },
          "ad9361clk": {
            "direction": "I"
          },
          "ad9361clk_rst": {
            "type": "rst",
            "direction": "I"
          },
          "adc_I": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "adc_Q": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "adc_blank": {
            "direction": "I"
          },
          "adc_valid": {
            "direction": "I"
          },
          "dac_I": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dac_Q": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dac_valid": {
            "direction": "I"
          },
          "ext_ppin_vec": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "new_cmd": {
            "direction": "O"
          },
          "ppin_0": {
            "direction": "O"
          },
          "ppout_0": {
            "direction": "O"
          },
          "sigclk": {
            "direction": "I"
          },
          "sigclk_nrst": {
            "direction": "I"
          },
          "sys_cpu_clk_out": {
            "type": "clk",
            "direction": "I"
          },
          "gps_1pps": {
            "direction": "I"
          }
        },
        "components": {
          "axi_ak_pdw_0": {
            "vlnv": "xilinx.com:module_ref:axi_ak_pdw:1.0",
            "xci_name": "system_axi_ak_pdw_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_ak_pdw",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "pdw": {
                "mode": "Slave",
                "vlnv": "analog.com:interface:fifo_rd_rtl:1.0",
                "port_maps": {
                  "DATA": {
                    "physical_name": "pdw_data",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_sys_ps7_0_FCLK_CLK2",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "2e+08",
                    "value_src": "user_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_THREADS": {
                    "value": "4",
                    "value_src": "const_prop"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "4",
                    "value_src": "const_prop"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_sys_ps7_0_FCLK_CLK2",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "2e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "pdw_rst": {
                "type": "rst",
                "direction": "O"
              },
              "sigclk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_util_ad9361_divclk_0_clk_out",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "pdw_ctrl": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "pdw_empty": {
                "direction": "I"
              },
              "pdw_full": {
                "direction": "I"
              },
              "pdw_level": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "pdw_ren": {
                "direction": "O"
              }
            }
          },
          "axi_ak_config_rom_0": {
            "vlnv": "xilinx.com:module_ref:axi_ak_config_rom:1.0",
            "xci_name": "system_axi_ak_config_rom_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_ak_config_rom",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_sys_ps7_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_sys_ps7_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "axi_ak_ctrl_0": {
            "vlnv": "xilinx.com:module_ref:axi_ak_ctrl:1.0",
            "xci_name": "system_axi_ak_ctrl_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_ak_ctrl",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "pdw": {
                "mode": "Slave",
                "vlnv": "analog.com:interface:fifo_wr_rtl:1.0",
                "port_maps": {
                  "DATA": {
                    "physical_name": "pdw_data",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  }
                }
              },
              "adc": {
                "mode": "Slave",
                "vlnv": "analog.com:interface:fifo_rd_rtl:1.0",
                "port_maps": {
                  "VALID": {
                    "physical_name": "adc_valid",
                    "direction": "I"
                  }
                }
              },
              "dac": {
                "mode": "Slave",
                "vlnv": "analog.com:interface:fifo_rd_rtl:1.0",
                "port_maps": {
                  "VALID": {
                    "physical_name": "dac_valid",
                    "direction": "I"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_sys_ps7_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_sys_ps7_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ad9361clk_rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "pdw_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_sys_ps7_0_FCLK_CLK2",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "2e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "ad9361clk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axi_ad9361_0_l_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "sigclk": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_util_ad9361_divclk_0_clk_out",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "sigclk_nrst": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "adc_I": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "adc_Q": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ext_ppin_vec": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "adc_blank": {
                "direction": "I"
              },
              "gps_1pps": {
                "direction": "I"
              },
              "bulk_range_delay": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "dac_I": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dac_Q": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ppin": {
                "direction": "O"
              },
              "ppout": {
                "direction": "O"
              },
              "new_cmd": {
                "direction": "O"
              },
              "pdw_ctrl": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "pdw_ren": {
                "direction": "I"
              },
              "pdw_level": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI1",
              "axi_ak_ctrl_0/S_AXI"
            ]
          },
          "axi_cpu_interconnect_M11_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_ak_config_rom_0/S_AXI"
            ]
          },
          "sys_ps7_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI2",
              "axi_ak_pdw_0/S_AXI"
            ]
          }
        },
        "nets": {
          "ad9361clk_1": {
            "ports": [
              "ad9361clk",
              "axi_ak_ctrl_0/ad9361clk"
            ]
          },
          "ad9361clk_rst_1": {
            "ports": [
              "ad9361clk_rst",
              "axi_ak_ctrl_0/ad9361clk_rst"
            ]
          },
          "adc_I_1": {
            "ports": [
              "adc_I",
              "axi_ak_ctrl_0/adc_I"
            ]
          },
          "adc_Q_1": {
            "ports": [
              "adc_Q",
              "axi_ak_ctrl_0/adc_Q"
            ]
          },
          "adc_blank_1": {
            "ports": [
              "adc_blank",
              "axi_ak_ctrl_0/adc_blank"
            ]
          },
          "adc_valid_1": {
            "ports": [
              "adc_valid",
              "axi_ak_ctrl_0/adc_valid"
            ]
          },
          "axi_ak_ctrl_0_dac_I": {
            "ports": [
              "axi_ak_ctrl_0/dac_I",
              "dac_I"
            ]
          },
          "axi_ak_ctrl_0_dac_Q": {
            "ports": [
              "axi_ak_ctrl_0/dac_Q",
              "dac_Q"
            ]
          },
          "axi_ak_ctrl_0_new_cmd": {
            "ports": [
              "axi_ak_ctrl_0/new_cmd",
              "new_cmd"
            ]
          },
          "axi_ak_ctrl_0_pdw_data": {
            "ports": [
              "axi_ak_ctrl_0/pdw_data",
              "axi_ak_pdw_0/pdw_data"
            ]
          },
          "axi_ak_ctrl_0_pdw_level": {
            "ports": [
              "axi_ak_ctrl_0/pdw_level",
              "axi_ak_pdw_0/pdw_level"
            ]
          },
          "axi_ak_ctrl_0_ppin": {
            "ports": [
              "axi_ak_ctrl_0/ppin",
              "ppin_0"
            ]
          },
          "axi_ak_ctrl_0_ppout": {
            "ports": [
              "axi_ak_ctrl_0/ppout",
              "ppout_0"
            ]
          },
          "axi_ak_pdw_0_pdw_ctrl": {
            "ports": [
              "axi_ak_pdw_0/pdw_ctrl",
              "axi_ak_ctrl_0/pdw_ctrl"
            ]
          },
          "axi_ak_pdw_0_pdw_ren": {
            "ports": [
              "axi_ak_pdw_0/pdw_ren",
              "axi_ak_ctrl_0/pdw_ren"
            ]
          },
          "dac_valid_1": {
            "ports": [
              "dac_valid",
              "axi_ak_ctrl_0/dac_valid"
            ]
          },
          "ext_ppin_vec_1": {
            "ports": [
              "ext_ppin_vec",
              "axi_ak_ctrl_0/ext_ppin_vec"
            ]
          },
          "sigclk_nrst_1": {
            "ports": [
              "sigclk_nrst",
              "axi_ak_ctrl_0/sigclk_nrst"
            ]
          },
          "sys_cpu_clk": {
            "ports": [
              "sys_cpu_clk_out",
              "axi_ak_config_rom_0/S_AXI_ACLK",
              "axi_ak_ctrl_0/S_AXI_ACLK"
            ]
          },
          "sys_cpu_resetn": {
            "ports": [
              "S_AXI_ARESETN",
              "axi_ak_config_rom_0/S_AXI_ARESETN",
              "axi_ak_ctrl_0/S_AXI_ARESETN"
            ]
          },
          "sys_ps7_FCLK_CLK2": {
            "ports": [
              "S_AXI_ACLK",
              "axi_ak_pdw_0/S_AXI_ACLK",
              "axi_ak_ctrl_0/pdw_clk"
            ]
          },
          "util_ad9361_divclk_clk_out": {
            "ports": [
              "sigclk",
              "axi_ak_pdw_0/sigclk",
              "axi_ak_ctrl_0/sigclk"
            ]
          },
          "S_AXI_ARESETN1_1": {
            "ports": [
              "S_AXI_ARESETN1",
              "axi_ak_pdw_0/S_AXI_ARESETN"
            ]
          },
          "gps_1pps_1": {
            "ports": [
              "gps_1pps",
              "axi_ak_ctrl_0/gps_1pps"
            ]
          }
        }
      },
      "sys_ps7_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "system_sys_ps7_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "sys_ps7_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_sys_ps7_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "sys_ps7_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "sys_ps7_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_sys_ps7_200M_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rst_sys_ps7_200M_1_0"
      },
      "axi_f9_uart": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "system_axi_f9_uart_0",
        "parameters": {
          "C_USE_MODEM_PORTS": {
            "value": "0"
          },
          "C_USE_USER_PORTS": {
            "value": "0"
          }
        }
      },
      "axi_pltfm_uart": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "system_axi_pltfm_uart_0",
        "parameters": {
          "C_USE_MODEM_PORTS": {
            "value": "0"
          },
          "C_USE_USER_PORTS": {
            "value": "0"
          }
        }
      },
      "axi_fipy_uart": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "system_axi_fipy_uart_0",
        "parameters": {
          "C_USE_MODEM_PORTS": {
            "value": "0"
          },
          "C_USE_USER_PORTS": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "sys_ps7_FIXED_IO": {
        "interface_ports": [
          "fixed_io",
          "sys_ps7/FIXED_IO"
        ]
      },
      "axi_hp2_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp2_interconnect/M00_AXI",
          "sys_ps7/S_AXI_HP2"
        ]
      },
      "axi_cpu_interconnect_M09_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M09_AXI",
          "axi_f9_uart/S_AXI"
        ]
      },
      "sys_ps7_axi_periph_M00_AXI": {
        "interface_ports": [
          "sys_ps7_axi_periph/M00_AXI",
          "angry_kitten/S_AXI2"
        ]
      },
      "axi_f9_uart_UART": {
        "interface_ports": [
          "f9_uart",
          "axi_f9_uart/UART"
        ]
      },
      "axi_cpu_interconnect_M07_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M07_AXI",
          "angry_kitten/S_AXI"
        ]
      },
      "sys_ps7_DDR": {
        "interface_ports": [
          "ddr",
          "sys_ps7/DDR"
        ]
      },
      "axi_pltfm_uart_UART": {
        "interface_ports": [
          "pltfm_uart",
          "axi_pltfm_uart/UART"
        ]
      },
      "util_ad9361_adc_pack_packed_fifo_wr": {
        "interface_ports": [
          "util_ad9361_adc_pack/packed_fifo_wr",
          "axi_ad9361_adc_dma/fifo_wr"
        ]
      },
      "sys_ps7_M_AXI_GP1": {
        "interface_ports": [
          "sys_ps7/M_AXI_GP1",
          "sys_ps7_axi_periph/S00_AXI"
        ]
      },
      "axi_iic_main_IIC": {
        "interface_ports": [
          "iic_main",
          "axi_iic_main/IIC"
        ]
      },
      "axi_cpu_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M02_AXI",
          "axi_ad9361/s_axi"
        ]
      },
      "axi_ad9361_dac_dma_m_src_axi": {
        "interface_ports": [
          "axi_hp2_interconnect/S00_AXI",
          "axi_ad9361_dac_dma/m_src_axi"
        ]
      },
      "axi_cpu_interconnect_M10_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M10_AXI",
          "axi_pltfm_uart/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M05_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M05_AXI",
          "axi_pz_xcvrlb/s_axi"
        ]
      },
      "axi_fipy_uart_UART": {
        "interface_ports": [
          "fipy_uart",
          "axi_fipy_uart/UART"
        ]
      },
      "axi_cpu_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M03_AXI",
          "axi_ad9361_adc_dma/s_axi"
        ]
      },
      "axi_ad9361_adc_dma_m_dest_axi": {
        "interface_ports": [
          "axi_hp1_interconnect/S00_AXI",
          "axi_ad9361_adc_dma/m_dest_axi"
        ]
      },
      "axi_cpu_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M06_AXI",
          "axi_gpreg/s_axi"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_cpu_interconnect/S00_AXI",
          "sys_ps7/M_AXI_GP0"
        ]
      },
      "axi_cpu_interconnect_M08_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M08_AXI",
          "angry_kitten/S_AXI1"
        ]
      },
      "axi_cpu_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M00_AXI",
          "axi_sysid_0/s_axi"
        ]
      },
      "axi_cpu_interconnect_M11_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M11_AXI",
          "axi_fipy_uart/S_AXI"
        ]
      },
      "axi_hp1_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp1_interconnect/M00_AXI",
          "sys_ps7/S_AXI_HP1"
        ]
      },
      "axi_ad9361_dac_dma_m_axis": {
        "interface_ports": [
          "axi_ad9361_dac_dma/m_axis",
          "util_ad9361_dac_upack/s_axis"
        ]
      },
      "axi_cpu_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M04_AXI",
          "axi_ad9361_dac_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M01_AXI",
          "axi_iic_main/S_AXI"
        ]
      }
    },
    "nets": {
      "sys_cpu_clk": {
        "ports": [
          "sys_ps7/FCLK_CLK0",
          "sys_rstgen/slowest_sync_clk",
          "rom_sys_0/clk",
          "sys_ps7/M_AXI_GP0_ACLK",
          "axi_cpu_interconnect/ACLK",
          "axi_cpu_interconnect/S00_ACLK",
          "axi_cpu_interconnect/M00_ACLK",
          "axi_sysid_0/s_axi_aclk",
          "axi_cpu_interconnect/M01_ACLK",
          "axi_iic_main/s_axi_aclk",
          "util_ad9361_tdd_sync/clk",
          "axi_cpu_interconnect/M02_ACLK",
          "axi_ad9361/s_axi_aclk",
          "axi_cpu_interconnect/M03_ACLK",
          "axi_ad9361_adc_dma/s_axi_aclk",
          "axi_cpu_interconnect/M04_ACLK",
          "axi_ad9361_dac_dma/s_axi_aclk",
          "axi_hp1_interconnect/aclk",
          "sys_ps7/S_AXI_HP1_ACLK",
          "axi_ad9361_adc_dma/m_dest_axi_aclk",
          "axi_hp2_interconnect/aclk",
          "sys_ps7/S_AXI_HP2_ACLK",
          "axi_ad9361_dac_dma/m_src_axi_aclk",
          "axi_cpu_interconnect/M05_ACLK",
          "axi_pz_xcvrlb/s_axi_aclk",
          "axi_cpu_interconnect/M06_ACLK",
          "axi_gpreg/s_axi_aclk",
          "angry_kitten/sys_cpu_clk_out",
          "axi_cpu_interconnect/M07_ACLK",
          "axi_cpu_interconnect/M08_ACLK",
          "axi_f9_uart/s_axi_aclk",
          "axi_cpu_interconnect/M09_ACLK",
          "axi_pltfm_uart/s_axi_aclk",
          "axi_cpu_interconnect/M10_ACLK",
          "axi_fipy_uart/s_axi_aclk",
          "axi_cpu_interconnect/M11_ACLK"
        ]
      },
      "sys_200m_clk": {
        "ports": [
          "sys_ps7/FCLK_CLK1",
          "axi_ad9361/delay_clk"
        ]
      },
      "sys_cpu_resetn": {
        "ports": [
          "sys_rstgen/peripheral_aresetn",
          "axi_cpu_interconnect/ARESETN",
          "axi_cpu_interconnect/S00_ARESETN",
          "axi_cpu_interconnect/M00_ARESETN",
          "axi_sysid_0/s_axi_aresetn",
          "axi_cpu_interconnect/M01_ARESETN",
          "axi_iic_main/s_axi_aresetn",
          "util_ad9361_tdd_sync/rstn",
          "util_ad9361_divclk_reset/ext_reset_in",
          "axi_ad9361_adc_dma/m_dest_axi_aresetn",
          "axi_ad9361_dac_dma/m_src_axi_aresetn",
          "axi_cpu_interconnect/M02_ARESETN",
          "axi_ad9361/s_axi_aresetn",
          "axi_cpu_interconnect/M03_ARESETN",
          "axi_ad9361_adc_dma/s_axi_aresetn",
          "axi_cpu_interconnect/M04_ARESETN",
          "axi_ad9361_dac_dma/s_axi_aresetn",
          "axi_hp1_interconnect/aresetn",
          "axi_hp2_interconnect/aresetn",
          "axi_cpu_interconnect/M05_ARESETN",
          "axi_pz_xcvrlb/s_axi_aresetn",
          "axi_cpu_interconnect/M06_ARESETN",
          "axi_gpreg/s_axi_aresetn",
          "angry_kitten/S_AXI_ARESETN",
          "axi_cpu_interconnect/M07_ARESETN",
          "axi_cpu_interconnect/M08_ARESETN",
          "axi_cpu_interconnect/M09_ARESETN",
          "axi_pltfm_uart/s_axi_aresetn",
          "axi_cpu_interconnect/M10_ARESETN",
          "axi_fipy_uart/s_axi_aresetn",
          "axi_cpu_interconnect/M11_ARESETN"
        ]
      },
      "sys_ps7_FCLK_RESET0_N": {
        "ports": [
          "sys_ps7/FCLK_RESET0_N",
          "sys_rstgen/ext_reset_in"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "sys_ps7/GPIO_I"
        ]
      },
      "sys_ps7_GPIO_O": {
        "ports": [
          "sys_ps7/GPIO_O",
          "gpio_o"
        ]
      },
      "sys_ps7_GPIO_T": {
        "ports": [
          "sys_ps7/GPIO_T",
          "gpio_t"
        ]
      },
      "sys_logic_inv_Res": {
        "ports": [
          "sys_logic_inv/Res",
          "sys_ps7/USB0_VBUS_PWRFAULT"
        ]
      },
      "otg_vbusoc_1": {
        "ports": [
          "otg_vbusoc",
          "sys_logic_inv/Op1"
        ]
      },
      "sys_ps7_SPI0_SS2_O": {
        "ports": [
          "sys_ps7/SPI0_SS2_O",
          "spi0_csn_2_o"
        ]
      },
      "sys_ps7_SPI0_SS1_O": {
        "ports": [
          "sys_ps7/SPI0_SS1_O",
          "spi0_csn_1_o"
        ]
      },
      "sys_ps7_SPI0_SS_O": {
        "ports": [
          "sys_ps7/SPI0_SS_O",
          "spi0_csn_0_o"
        ]
      },
      "spi0_csn_i_1": {
        "ports": [
          "spi0_csn_i",
          "sys_ps7/SPI0_SS_I"
        ]
      },
      "spi0_clk_i_1": {
        "ports": [
          "spi0_clk_i",
          "sys_ps7/SPI0_SCLK_I"
        ]
      },
      "sys_ps7_SPI0_SCLK_O": {
        "ports": [
          "sys_ps7/SPI0_SCLK_O",
          "spi0_clk_o"
        ]
      },
      "spi0_sdo_i_1": {
        "ports": [
          "spi0_sdo_i",
          "sys_ps7/SPI0_MOSI_I"
        ]
      },
      "sys_ps7_SPI0_MOSI_O": {
        "ports": [
          "sys_ps7/SPI0_MOSI_O",
          "spi0_sdo_o"
        ]
      },
      "spi0_sdi_i_1": {
        "ports": [
          "spi0_sdi_i",
          "sys_ps7/SPI0_MISO_I"
        ]
      },
      "sys_ps7_SPI1_SS2_O": {
        "ports": [
          "sys_ps7/SPI1_SS2_O",
          "spi1_csn_2_o"
        ]
      },
      "sys_ps7_SPI1_SS1_O": {
        "ports": [
          "sys_ps7/SPI1_SS1_O",
          "spi1_csn_1_o"
        ]
      },
      "sys_ps7_SPI1_SS_O": {
        "ports": [
          "sys_ps7/SPI1_SS_O",
          "spi1_csn_0_o"
        ]
      },
      "spi1_csn_i_1": {
        "ports": [
          "spi1_csn_i",
          "sys_ps7/SPI1_SS_I"
        ]
      },
      "spi1_clk_i_1": {
        "ports": [
          "spi1_clk_i",
          "sys_ps7/SPI1_SCLK_I"
        ]
      },
      "sys_ps7_SPI1_SCLK_O": {
        "ports": [
          "sys_ps7/SPI1_SCLK_O",
          "spi1_clk_o"
        ]
      },
      "spi1_sdo_i_1": {
        "ports": [
          "spi1_sdo_i",
          "sys_ps7/SPI1_MOSI_I"
        ]
      },
      "sys_ps7_SPI1_MOSI_O": {
        "ports": [
          "sys_ps7/SPI1_MOSI_O",
          "spi1_sdo_o"
        ]
      },
      "spi1_sdi_i_1": {
        "ports": [
          "spi1_sdi_i",
          "sys_ps7/SPI1_MISO_I"
        ]
      },
      "axi_sysid_0_rom_addr": {
        "ports": [
          "axi_sysid_0/rom_addr",
          "rom_sys_0/rom_addr"
        ]
      },
      "rom_sys_0_rom_data": {
        "ports": [
          "rom_sys_0/rom_data",
          "axi_sysid_0/sys_rom_data"
        ]
      },
      "sys_concat_intc_dout": {
        "ports": [
          "sys_concat_intc/dout",
          "sys_ps7/IRQ_F2P"
        ]
      },
      "GND_1_dout": {
        "ports": [
          "GND_1/dout",
          "sys_concat_intc/In15",
          "sys_concat_intc/In7",
          "sys_concat_intc/In3",
          "sys_concat_intc/In2",
          "sys_concat_intc/In1",
          "sys_concat_intc/In0",
          "sys_ps7/ENET1_GMII_RX_CLK",
          "sys_ps7/ENET1_GMII_TX_CLK",
          "sys_concat_intc/In8",
          "sys_concat_intc/In10",
          "sys_concat_intc/In9"
        ]
      },
      "axi_iic_main_iic2intc_irpt": {
        "ports": [
          "axi_iic_main/iic2intc_irpt",
          "sys_concat_intc/In14"
        ]
      },
      "axi_ad9361_l_clk": {
        "ports": [
          "axi_ad9361/l_clk",
          "axi_ad9361/clk",
          "util_ad9361_divclk/clk",
          "util_ad9361_adc_fifo/din_clk",
          "axi_ad9361_dac_fifo/dout_clk",
          "angry_kitten/ad9361clk"
        ]
      },
      "axi_ad9361_enable": {
        "ports": [
          "axi_ad9361/enable",
          "enable"
        ]
      },
      "axi_ad9361_txnrx": {
        "ports": [
          "axi_ad9361/txnrx",
          "txnrx"
        ]
      },
      "up_enable_1": {
        "ports": [
          "up_enable",
          "axi_ad9361/up_enable"
        ]
      },
      "up_txnrx_1": {
        "ports": [
          "up_txnrx",
          "axi_ad9361/up_txnrx"
        ]
      },
      "util_ad9361_tdd_sync_sync_out": {
        "ports": [
          "util_ad9361_tdd_sync/sync_out",
          "axi_ad9361/tdd_sync",
          "tdd_sync_o"
        ]
      },
      "axi_ad9361_tdd_sync_cntr": {
        "ports": [
          "axi_ad9361/tdd_sync_cntr",
          "util_ad9361_tdd_sync/sync_mode",
          "tdd_sync_t"
        ]
      },
      "tdd_sync_i_1": {
        "ports": [
          "tdd_sync_i",
          "util_ad9361_tdd_sync/sync_in"
        ]
      },
      "gps_pps_1": {
        "ports": [
          "gps_pps",
          "axi_ad9361/gps_pps",
          "angry_kitten/gps_1pps"
        ]
      },
      "axi_ad9361_adc_r1_mode": {
        "ports": [
          "axi_ad9361/adc_r1_mode",
          "util_ad9361_divclk_sel_concat/In0"
        ]
      },
      "axi_ad9361_dac_r1_mode": {
        "ports": [
          "axi_ad9361/dac_r1_mode",
          "util_ad9361_divclk_sel_concat/In1"
        ]
      },
      "util_ad9361_divclk_sel_concat_dout": {
        "ports": [
          "util_ad9361_divclk_sel_concat/dout",
          "util_ad9361_divclk_sel/Op1"
        ]
      },
      "util_ad9361_divclk_sel_Res": {
        "ports": [
          "util_ad9361_divclk_sel/Res",
          "util_ad9361_divclk/clk_sel"
        ]
      },
      "util_ad9361_divclk_clk_out": {
        "ports": [
          "util_ad9361_divclk/clk_out",
          "util_ad9361_divclk_reset/slowest_sync_clk",
          "util_ad9361_adc_fifo/dout_clk",
          "util_ad9361_adc_pack/clk",
          "axi_ad9361_adc_dma/fifo_wr_clk",
          "axi_ad9361_dac_fifo/din_clk",
          "util_ad9361_dac_upack/clk",
          "axi_ad9361_dac_dma/m_axis_aclk",
          "angry_kitten/sigclk"
        ]
      },
      "axi_ad9361_rst": {
        "ports": [
          "axi_ad9361/rst",
          "util_ad9361_adc_fifo/din_rst",
          "axi_ad9361_dac_fifo/dout_rst",
          "angry_kitten/ad9361clk_rst"
        ]
      },
      "util_ad9361_divclk_reset_peripheral_aresetn": {
        "ports": [
          "util_ad9361_divclk_reset/peripheral_aresetn",
          "util_ad9361_adc_fifo/dout_rstn",
          "axi_ad9361_dac_fifo/din_rstn",
          "angry_kitten/sigclk_nrst"
        ]
      },
      "axi_ad9361_adc_enable_i0": {
        "ports": [
          "axi_ad9361/adc_enable_i0",
          "util_ad9361_adc_fifo/din_enable_0"
        ]
      },
      "axi_ad9361_adc_valid_i0": {
        "ports": [
          "axi_ad9361/adc_valid_i0",
          "util_ad9361_adc_fifo/din_valid_0"
        ]
      },
      "axi_ad9361_adc_data_i0": {
        "ports": [
          "axi_ad9361/adc_data_i0",
          "util_ad9361_adc_fifo/din_data_0"
        ]
      },
      "axi_ad9361_adc_enable_q0": {
        "ports": [
          "axi_ad9361/adc_enable_q0",
          "util_ad9361_adc_fifo/din_enable_1"
        ]
      },
      "axi_ad9361_adc_valid_q0": {
        "ports": [
          "axi_ad9361/adc_valid_q0",
          "util_ad9361_adc_fifo/din_valid_1"
        ]
      },
      "axi_ad9361_adc_data_q0": {
        "ports": [
          "axi_ad9361/adc_data_q0",
          "util_ad9361_adc_fifo/din_data_1"
        ]
      },
      "axi_ad9361_adc_enable_i1": {
        "ports": [
          "axi_ad9361/adc_enable_i1",
          "util_ad9361_adc_fifo/din_enable_2"
        ]
      },
      "axi_ad9361_adc_valid_i1": {
        "ports": [
          "axi_ad9361/adc_valid_i1",
          "util_ad9361_adc_fifo/din_valid_2"
        ]
      },
      "axi_ad9361_adc_data_i1": {
        "ports": [
          "axi_ad9361/adc_data_i1",
          "util_ad9361_adc_fifo/din_data_2"
        ]
      },
      "axi_ad9361_adc_enable_q1": {
        "ports": [
          "axi_ad9361/adc_enable_q1",
          "util_ad9361_adc_fifo/din_enable_3"
        ]
      },
      "axi_ad9361_adc_valid_q1": {
        "ports": [
          "axi_ad9361/adc_valid_q1",
          "util_ad9361_adc_fifo/din_valid_3",
          "angry_kitten/adc_valid"
        ]
      },
      "axi_ad9361_adc_data_q1": {
        "ports": [
          "axi_ad9361/adc_data_q1",
          "util_ad9361_adc_fifo/din_data_3"
        ]
      },
      "util_ad9361_adc_fifo_din_ovf": {
        "ports": [
          "util_ad9361_adc_fifo/din_ovf",
          "axi_ad9361/adc_dovf"
        ]
      },
      "util_ad9361_divclk_reset_peripheral_reset": {
        "ports": [
          "util_ad9361_divclk_reset/peripheral_reset",
          "util_ad9361_adc_pack/reset",
          "util_ad9361_dac_upack/reset"
        ]
      },
      "util_ad9361_adc_fifo_dout_valid_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_valid_0",
          "util_ad9361_adc_pack/fifo_wr_en"
        ]
      },
      "util_ad9361_adc_pack_fifo_wr_overflow": {
        "ports": [
          "util_ad9361_adc_pack/fifo_wr_overflow",
          "util_ad9361_adc_fifo/dout_ovf"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_0",
          "util_ad9361_adc_pack/enable_0"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_0",
          "util_ad9361_adc_pack/fifo_wr_data_0",
          "angry_kitten/adc_I"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_1": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_1",
          "util_ad9361_adc_pack/enable_1"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_1": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_1",
          "util_ad9361_adc_pack/fifo_wr_data_1",
          "angry_kitten/adc_Q"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_2": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_2",
          "util_ad9361_adc_pack/enable_2"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_2": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_2",
          "util_ad9361_adc_pack/fifo_wr_data_2"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_3": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_3",
          "util_ad9361_adc_pack/enable_3"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_3": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_3",
          "util_ad9361_adc_pack/fifo_wr_data_3"
        ]
      },
      "axi_ad9361_dac_enable_i0": {
        "ports": [
          "axi_ad9361/dac_enable_i0",
          "axi_ad9361_dac_fifo/dout_enable_0"
        ]
      },
      "axi_ad9361_dac_valid_i0": {
        "ports": [
          "axi_ad9361/dac_valid_i0",
          "axi_ad9361_dac_fifo/dout_valid_0"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_0": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_0",
          "axi_ad9361/dac_data_i0"
        ]
      },
      "axi_ad9361_dac_enable_q0": {
        "ports": [
          "axi_ad9361/dac_enable_q0",
          "axi_ad9361_dac_fifo/dout_enable_1"
        ]
      },
      "axi_ad9361_dac_valid_q0": {
        "ports": [
          "axi_ad9361/dac_valid_q0",
          "axi_ad9361_dac_fifo/dout_valid_1"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_1": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_1",
          "axi_ad9361/dac_data_q0"
        ]
      },
      "axi_ad9361_dac_enable_i1": {
        "ports": [
          "axi_ad9361/dac_enable_i1",
          "axi_ad9361_dac_fifo/dout_enable_2"
        ]
      },
      "axi_ad9361_dac_valid_i1": {
        "ports": [
          "axi_ad9361/dac_valid_i1",
          "axi_ad9361_dac_fifo/dout_valid_2"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_2": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_2",
          "axi_ad9361/dac_data_i1"
        ]
      },
      "axi_ad9361_dac_enable_q1": {
        "ports": [
          "axi_ad9361/dac_enable_q1",
          "axi_ad9361_dac_fifo/dout_enable_3"
        ]
      },
      "axi_ad9361_dac_valid_q1": {
        "ports": [
          "axi_ad9361/dac_valid_q1",
          "axi_ad9361_dac_fifo/dout_valid_3"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_3": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_3",
          "axi_ad9361/dac_data_q1"
        ]
      },
      "axi_ad9361_dac_fifo_dout_unf": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_unf",
          "axi_ad9361/dac_dunf"
        ]
      },
      "axi_ad9361_dac_fifo_din_valid_0": {
        "ports": [
          "axi_ad9361_dac_fifo/din_valid_0",
          "util_ad9361_dac_upack/fifo_rd_en"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_underflow": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_underflow",
          "axi_ad9361_dac_fifo/din_unf"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_0": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_0",
          "util_ad9361_dac_upack/enable_0"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_valid": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_valid",
          "axi_ad9361_dac_fifo/din_valid_in_0",
          "axi_ad9361_dac_fifo/din_valid_in_1",
          "axi_ad9361_dac_fifo/din_valid_in_2",
          "axi_ad9361_dac_fifo/din_valid_in_3",
          "angry_kitten/dac_valid"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_1": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_1",
          "util_ad9361_dac_upack/enable_1"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_2": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_2",
          "util_ad9361_dac_upack/enable_2"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_3": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_3",
          "util_ad9361_dac_upack/enable_3"
        ]
      },
      "axi_ad9361_adc_dma_irq": {
        "ports": [
          "axi_ad9361_adc_dma/irq",
          "sys_concat_intc/In13"
        ]
      },
      "axi_ad9361_dac_dma_irq": {
        "ports": [
          "axi_ad9361_dac_dma/irq",
          "sys_concat_intc/In12"
        ]
      },
      "axi_ad9361_gps_pps_irq": {
        "ports": [
          "axi_ad9361/gps_pps_irq",
          "sys_concat_intc/In11"
        ]
      },
      "gt_ref_clk_1": {
        "ports": [
          "gt_ref_clk",
          "axi_pz_xcvrlb/ref_clk"
        ]
      },
      "gt_rx_p_1": {
        "ports": [
          "gt_rx_p",
          "axi_pz_xcvrlb/rx_p"
        ]
      },
      "gt_rx_n_1": {
        "ports": [
          "gt_rx_n",
          "axi_pz_xcvrlb/rx_n"
        ]
      },
      "axi_pz_xcvrlb_tx_p": {
        "ports": [
          "axi_pz_xcvrlb/tx_p",
          "gt_tx_p"
        ]
      },
      "axi_pz_xcvrlb_tx_n": {
        "ports": [
          "axi_pz_xcvrlb/tx_n",
          "gt_tx_n"
        ]
      },
      "gp_in_0_1": {
        "ports": [
          "gp_in_0",
          "axi_gpreg/up_gp_in_0"
        ]
      },
      "gp_in_1_1": {
        "ports": [
          "gp_in_1",
          "axi_gpreg/up_gp_in_1"
        ]
      },
      "gp_in_2_1": {
        "ports": [
          "gp_in_2",
          "axi_gpreg/up_gp_in_2"
        ]
      },
      "gp_in_3_1": {
        "ports": [
          "gp_in_3",
          "axi_gpreg/up_gp_in_3"
        ]
      },
      "axi_gpreg_up_gp_out_0": {
        "ports": [
          "axi_gpreg/up_gp_out_0",
          "gp_out_0"
        ]
      },
      "axi_gpreg_up_gp_out_1": {
        "ports": [
          "axi_gpreg/up_gp_out_1",
          "gp_out_1"
        ]
      },
      "axi_gpreg_up_gp_out_2": {
        "ports": [
          "axi_gpreg/up_gp_out_2",
          "gp_out_2"
        ]
      },
      "axi_gpreg_up_gp_out_3": {
        "ports": [
          "axi_gpreg/up_gp_out_3",
          "gp_out_3"
        ]
      },
      "rx_clk_in_p_1": {
        "ports": [
          "rx_clk_in_p",
          "axi_ad9361/rx_clk_in_p"
        ]
      },
      "rx_clk_in_n_1": {
        "ports": [
          "rx_clk_in_n",
          "axi_ad9361/rx_clk_in_n"
        ]
      },
      "rx_frame_in_p_1": {
        "ports": [
          "rx_frame_in_p",
          "axi_ad9361/rx_frame_in_p"
        ]
      },
      "rx_frame_in_n_1": {
        "ports": [
          "rx_frame_in_n",
          "axi_ad9361/rx_frame_in_n"
        ]
      },
      "rx_data_in_p_1": {
        "ports": [
          "rx_data_in_p",
          "axi_ad9361/rx_data_in_p"
        ]
      },
      "rx_data_in_n_1": {
        "ports": [
          "rx_data_in_n",
          "axi_ad9361/rx_data_in_n"
        ]
      },
      "axi_ad9361_tx_clk_out_p": {
        "ports": [
          "axi_ad9361/tx_clk_out_p",
          "tx_clk_out_p"
        ]
      },
      "axi_ad9361_tx_clk_out_n": {
        "ports": [
          "axi_ad9361/tx_clk_out_n",
          "tx_clk_out_n"
        ]
      },
      "axi_ad9361_tx_frame_out_p": {
        "ports": [
          "axi_ad9361/tx_frame_out_p",
          "tx_frame_out_p"
        ]
      },
      "axi_ad9361_tx_frame_out_n": {
        "ports": [
          "axi_ad9361/tx_frame_out_n",
          "tx_frame_out_n"
        ]
      },
      "axi_ad9361_tx_data_out_p": {
        "ports": [
          "axi_ad9361/tx_data_out_p",
          "tx_data_out_p"
        ]
      },
      "axi_ad9361_tx_data_out_n": {
        "ports": [
          "axi_ad9361/tx_data_out_n",
          "tx_data_out_n"
        ]
      },
      "angry_kitten_new_cmd": {
        "ports": [
          "angry_kitten/new_cmd",
          "new_cmd"
        ]
      },
      "angry_kitten_ppin_0": {
        "ports": [
          "angry_kitten/ppin_0",
          "ppin_0"
        ]
      },
      "angry_kitten_ppout_0": {
        "ports": [
          "angry_kitten/ppout_0",
          "ppout_0"
        ]
      },
      "ext_ppin_vec_0_1": {
        "ports": [
          "ext_ppin_vec_0",
          "angry_kitten/ext_ppin_vec"
        ]
      },
      "adc_blank_0_1": {
        "ports": [
          "adc_blank_0",
          "angry_kitten/adc_blank"
        ]
      },
      "sys_ps7_FCLK_CLK2": {
        "ports": [
          "sys_ps7/FCLK_CLK2",
          "sys_ps7_axi_periph/ACLK",
          "rst_sys_ps7_200M_1/slowest_sync_clk",
          "sys_ps7_axi_periph/S00_ACLK",
          "sys_ps7_axi_periph/M00_ACLK",
          "angry_kitten/S_AXI_ACLK",
          "sys_ps7/M_AXI_GP1_ACLK"
        ]
      },
      "sys_ps7_FCLK_RESET2_N": {
        "ports": [
          "sys_ps7/FCLK_RESET2_N",
          "rst_sys_ps7_200M_1/ext_reset_in"
        ]
      },
      "rst_sys_ps7_200M_1_peripheral_aresetn": {
        "ports": [
          "rst_sys_ps7_200M_1/peripheral_aresetn",
          "sys_ps7_axi_periph/ARESETN",
          "sys_ps7_axi_periph/S00_ARESETN",
          "sys_ps7_axi_periph/M00_ARESETN",
          "angry_kitten/S_AXI_ARESETN1"
        ]
      },
      "angry_kitten_dac_I": {
        "ports": [
          "angry_kitten/dac_I",
          "axi_ad9361_dac_fifo/din_data_0"
        ]
      },
      "angry_kitten_dac_Q": {
        "ports": [
          "angry_kitten/dac_Q",
          "axi_ad9361_dac_fifo/din_data_1"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_2": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_2",
          "axi_ad9361_dac_fifo/din_data_2"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_3": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_3",
          "axi_ad9361_dac_fifo/din_data_3"
        ]
      },
      "sys_rstgen_interconnect_aresetn": {
        "ports": [
          "sys_rstgen/interconnect_aresetn",
          "axi_f9_uart/s_axi_aresetn"
        ]
      },
      "axi_f9_uart_ip2intc_irpt": {
        "ports": [
          "axi_f9_uart/ip2intc_irpt",
          "sys_concat_intc/In6"
        ]
      },
      "axi_pltfm_uart_ip2intc_irpt": {
        "ports": [
          "axi_pltfm_uart/ip2intc_irpt",
          "sys_concat_intc/In5"
        ]
      },
      "axi_fipy_uart_ip2intc_irpt": {
        "ports": [
          "axi_fipy_uart/ip2intc_irpt",
          "sys_concat_intc/In4"
        ]
      }
    },
    "addressing": {
      "/sys_ps7": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ak_config_rom_0_reg0": {
                "address_block": "/angry_kitten/axi_ak_config_rom_0/S_AXI/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_ak_ctrl_0_reg0": {
                "address_block": "/angry_kitten/axi_ak_ctrl_0/S_AXI/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_axi_ak_pdw_0_reg0": {
                "address_block": "/angry_kitten/axi_ak_pdw_0/S_AXI/reg0",
                "offset": "0x83C00000",
                "range": "64K"
              },
              "SEG_axi_f9_uart_Reg": {
                "address_block": "/axi_f9_uart/S_AXI/Reg",
                "offset": "0x43C20000",
                "range": "8K"
              },
              "SEG_axi_fipy_uart_Reg": {
                "address_block": "/axi_fipy_uart/S_AXI/Reg",
                "offset": "0x43C22000",
                "range": "8K"
              },
              "SEG_axi_pltfm_uart_Reg": {
                "address_block": "/axi_pltfm_uart/S_AXI/Reg",
                "offset": "0x43C24000",
                "range": "8K"
              },
              "SEG_data_axi_ad9361": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x79020000",
                "range": "64K"
              },
              "SEG_data_axi_ad9361_adc_dma": {
                "address_block": "/axi_ad9361_adc_dma/s_axi/axi_lite",
                "offset": "0x7C400000",
                "range": "4K"
              },
              "SEG_data_axi_ad9361_dac_dma": {
                "address_block": "/axi_ad9361_dac_dma/s_axi/axi_lite",
                "offset": "0x7C420000",
                "range": "4K"
              },
              "SEG_data_axi_gpreg": {
                "address_block": "/axi_gpreg/s_axi/axi_lite",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_data_axi_iic_main": {
                "address_block": "/axi_iic_main/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "4K"
              },
              "SEG_data_axi_pz_xcvrlb": {
                "address_block": "/axi_pz_xcvrlb/s_axi/axi_lite",
                "offset": "0x44A60000",
                "range": "4K"
              },
              "SEG_data_axi_sysid_0": {
                "address_block": "/axi_sysid_0/s_axi/axi_lite",
                "offset": "0x45000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_ad9361_adc_dma": {
        "address_spaces": {
          "m_dest_axi": {
            "range": "1G",
            "width": "32",
            "segments": {
              "SEG_sys_ps7_HP1_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/axi_ad9361_dac_dma": {
        "address_spaces": {
          "m_src_axi": {
            "range": "1G",
            "width": "32",
            "segments": {
              "SEG_sys_ps7_HP2_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}