Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date              : Sat Apr 16 22:25:14 2016
| Host              : pcphese57 running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file vc707_gbt_example_design_clock_utilization_routed.rpt
| Design            : vc707_gbt_example_design
| Device            : 7vx485t-ffg1761
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0
9. Net wise resources used in clock region X0Y1
10. Net wise resources used in clock region X1Y1
11. Net wise resources used in clock region X0Y6
12. Net wise resources used in clock region X1Y6

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   10 |        32 |         0 |
| BUFH  |    1 |       168 |         0 |
| BUFIO |    0 |        56 |         0 |
| MMCM  |    1 |        14 |         0 |
| PLL   |    1 |        14 |         0 |
| BUFR  |    0 |        56 |         0 |
| BUFMR |    0 |        28 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                |                                                                                                                                                       |   Num Loads  |       |
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | BUFG Cell                                                                                                      | Net Name                                                                                                                                              | BELs | Sites | Fixed |
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update                                                                    | dbg_hub/inst/UPDATE_temp                                                                                                                              |    1 |     1 |    no |
|     2 | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf    | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkfbout_buf_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm |    1 |     1 |    no |
|     3 | txPll/inst/clkin1_bufg                                                                                         | txPll/inst/clk_in1_xlx_k7v7_tx_pll                                                                                                                    |    1 |     1 |    no |
|     4 | txPll/inst/clkf_buf                                                                                            | txPll/inst/clkfbout_buf_xlx_k7v7_tx_pll                                                                                                               |    1 |     1 |    no |
|     5 | fabricClk_from_userClockIbufgds_BUFG_inst                                                                      | fabricClk_from_userClockIbufgds_BUFG                                                                                                                  |   31 |    11 |    no |
|     6 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txWordClkBufg | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]                                                       |   82 |    38 |    no |
|     7 | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1                                           |  219 |    76 |    no |
|     8 | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon                                                                           | dbg_hub/inst/idrck                                                                                                                                    |  273 |    63 |    no |
|     9 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                       |  429 |   161 |    no |
|    10 | txPll/inst/clkout1_buf                                                                                         | txPll/inst/clk_out1                                                                                                                                   | 4404 |  1040 |    no |
+-------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                   |                                                                                                                                                          |   Num Loads  |       |
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | BUFH Cell                                                                                                         | Net Name                                                                                                                                                 | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf_en | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_en_clk |    8 |     1 |    no |
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


+-------+---------------------------+---------------------------+----------------------------------------+--------------+-------+
|       |                           |           BUFHCE          |                                        |   Num Loads  |       |
+-------+---------------------------+------------+--------------+----------------------------------------+------+-------+-------+
| Index | Src of Rt-thru BUFHCE     | Clk-Region | Site         | Net Name                               | BELs | Sites | Fixed |
+-------+---------------------------+------------+--------------+----------------------------------------+------+-------+-------+
|     1 | txPll/inst/plle2_adv_inst | X0Y1       | BUFHCE_X0Y14 | txPll/inst/clk_out1_xlx_k7v7_tx_pll    |    2 |     2 |    no |
|     2 | smaMgtRefClkIbufdsGtxe2   | X1Y0       | BUFHCE_X1Y3  | mgtRefClk_from_smaMgtRefClkIbufdsGtxe2 |  100 |    30 |   yes |
+-------+---------------------------+------------+--------------+----------------------------------------+------+-------+-------+


+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                  |                                                                                                                                                   |   Num Loads  |       |
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                                                                                        | Net Name                                                                                                                                          | BELs | Sites | Fixed |
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm |    1 |     1 |    no |
|     2 | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm |    2 |     2 |    no |
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


+-------+---------------------------+-------------------------------------+--------------+-------+
|       |                           |                                     |   Num Loads  |       |
+-------+---------------------------+-------------------------------------+------+-------+-------+
| Index | PLL Cell                  | Net Name                            | BELs | Sites | Fixed |
+-------+---------------------------+-------------------------------------+------+-------+-------+
|     1 | txPll/inst/plle2_adv_inst | txPll/inst/clkfbout_xlx_k7v7_tx_pll |    1 |     1 |    no |
|     2 | txPll/inst/plle2_adv_inst | txPll/inst/clk_out1_xlx_k7v7_tx_pll |    2 |     2 |    no |
+-------+---------------------------+-------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                           |                                                                                                           |   Num Loads  |       |
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                                                             | Net Name                                                                                                  | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxCommon | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/qpllOutClk_from_gtxCommon |    1 |     1 |    no |
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y0              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    2 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 3589 | 44800 |  488 | 10000 |    1 |   160 |    3 |    80 |    0 |   220 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 39200 |    0 |  8800 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 1191 | 44800 |  251 | 10000 |    1 |   160 |    3 |    80 |    0 |   220 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 38000 |    0 |  8600 |    0 |   130 |    0 |    65 |    0 |   180 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 43600 |    0 |  9800 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44800 |    0 | 10000 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 42800 |    0 |  8600 |    0 |   130 |    0 |    65 |    0 |   180 |
| X1Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 43600 |    0 |  9800 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y6              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44000 |    0 |  8800 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y6              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    8 | 44800 |    0 | 10000 |    0 |   160 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                                Clock Net Name                                               |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y9  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    1 |     0 |        0 | dbg_hub/inst/UPDATE_temp                                                                                    |
| BUFGCTRL    | BUFHCE_X1Y0  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   26 |     0 |        0 | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1 |
| BUFG        | BUFHCE_X1Y2  |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   29 |     1 |        0 | fabricClk_from_userClockIbufgds_BUFG                                                                        |
| BUFG        | BUFHCE_X1Y1  |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   79 |     0 |        0 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]             |
| BUFG        | BUFHCE_X1Y11 |   no  |         0 |        0 |       2 |         0 |       0 |       0 |  116 |     0 |        0 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]             |
| BUFG        | BUFHCE_X1Y8  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  249 |    24 |        0 | dbg_hub/inst/idrck                                                                                          |
| BUFG        | BUFHCE_X1Y10 |   no  |         0 |        0 |       0 |         8 |       0 |       0 | 2991 |   463 |        0 | txPll/inst/clk_out1                                                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------------------------+


9. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |              Clock Net Name             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------+
| BUFG        | BUFHCE_X0Y13 |   no  |         0 |        1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | txPll/inst/clk_in1_xlx_k7v7_tx_pll      |
| BUFG        | BUFHCE_X0Y12 |   no  |         0 |        1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | txPll/inst/clkfbout_buf_xlx_k7v7_tx_pll |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------+


10. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                Clock Net Name                                               |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------+
| BUFGCTRL    | BUFHCE_X1Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 191 |     0 |        0 | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1 |
| BUFG        | BUFHCE_X1Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 310 |     0 |        0 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]             |
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         8 |       0 |       0 | 690 |   251 |        0 | txPll/inst/clk_out1                                                                                         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------+


11. Net wise resources used in clock region X0Y6
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                     Clock Net Name                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X0Y73 |   no  |         2 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                       |
| BUFG        | BUFHCE_X0Y75 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkfbout_buf_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X1Y6
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                                                                      Clock Net Name                                                                      |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_en_clk |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y5 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update]
set_property LOC BUFGCTRL_X0Y4 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon]
set_property LOC BUFGCTRL_X0Y3 [get_cells fabricClk_from_userClockIbufgds_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg]
set_property LOC BUFGCTRL_X0Y2 [get_cells gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txWordClkBufg]
set_property LOC BUFGCTRL_X0Y16 [get_cells gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y7 [get_cells txPll/inst/clkin1_bufg]
set_property LOC BUFGCTRL_X0Y0 [get_cells txPll/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y6 [get_cells txPll/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y6 [get_cells gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X1Y72 [get_cells gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf_en]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X0Y1 [get_cells txPll/inst/plle2_adv_inst]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y322 [get_cells FMC1_HPC_LA05_P_OBUF_inst]
set_property LOC IOB_X0Y318 [get_cells FMC1_HPC_LA03_P_OBUF_inst]
set_property LOC IOB_X0Y336 [get_cells FMC1_HPC_LA04_P_OBUF_inst]
set_property LOC IOB_X0Y312 [get_cells FMC1_HPC_LA02_P_OBUF_inst]

# Location of clock ports
set_property LOC IPAD_X2Y11 [get_ports SMA_MGT_REFCLK_N]
set_property LOC IPAD_X2Y10 [get_ports SMA_MGT_REFCLK_P]
set_property LOC IOB_X0Y75 [get_ports USER_CLOCK_N]
set_property LOC IOB_X0Y76 [get_ports USER_CLOCK_P]

# Clock net "dbg_hub/inst/UPDATE_temp" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/UPDATE_temp}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/UPDATE_temp}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/UPDATE_temp"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/UPDATE_temp}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/idrck}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/idrck}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/idrck}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "fabricClk_from_userClockIbufgds_BUFG" driven by instance "fabricClk_from_userClockIbufgds_BUFG_inst" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_fabricClk_from_userClockIbufgds_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_fabricClk_from_userClockIbufgds_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="fabricClk_from_userClockIbufgds_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_fabricClk_from_userClockIbufgds_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]" driven by instance "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst && NAME!=FMC1_HPC_LA05_P_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]"}]]]
resize_pblock [get_pblocks {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]" driven by instance "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txWordClkBufg" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=FMC1_HPC_LA03_P_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]"}]]]
resize_pblock [get_pblocks {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/qpllOutClk_from_gtxCommon" driven by instance "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxCommon" located at site "GTXE2_COMMON_X1Y0"
#startgroup
create_pblock {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/qpllOutClk_from_gtxCommon}
add_cells_to_pblock [get_pblocks  {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/qpllOutClk_from_gtxCommon}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/qpllOutClk_from_gtxCommon"}]]]
resize_pblock [get_pblocks {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/qpllOutClk_from_gtxCommon}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1" driven by instance "gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=FMC1_HPC_LA04_P_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_en_clk" driven by instance "gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf_en" located at site "BUFHCE_X1Y72"
#startgroup
create_pblock {CLKAG_gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_en_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_en_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_en_clk"}]]]
resize_pblock [get_pblocks {CLKAG_gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_en_clk}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "mgtRefClk_from_smaMgtRefClkIbufdsGtxe2" driven by instance "smaMgtRefClkIbufdsGtxe2" located at site "IBUFDS_GTE2_X1Y1"
#startgroup
create_pblock {CLKAG_mgtRefClk_from_smaMgtRefClkIbufdsGtxe2}
add_cells_to_pblock [get_pblocks  {CLKAG_mgtRefClk_from_smaMgtRefClkIbufdsGtxe2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=txPll/inst/clkin1_bufg} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mgtRefClk_from_smaMgtRefClkIbufdsGtxe2"}]]]
resize_pblock [get_pblocks {CLKAG_mgtRefClk_from_smaMgtRefClkIbufdsGtxe2}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "txPll/inst/clk_out1" driven by instance "txPll/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_txPll/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_txPll/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=FMC1_HPC_LA02_P_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="txPll/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_txPll/inst/clk_out1}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "txPll/inst/clk_out1_xlx_k7v7_tx_pll" driven by instance "txPll/inst/plle2_adv_inst" located at site "PLLE2_ADV_X0Y1"
#startgroup
create_pblock {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}
add_cells_to_pblock [get_pblocks  {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=txPll/inst/clkout1_buf} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="txPll/inst/clk_out1_xlx_k7v7_tx_pll"}]]]
resize_pblock [get_pblocks {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "txPll/inst/clk_out1_xlx_k7v7_tx_pll" driven by instance "txPll/inst/plle2_adv_inst" located at site "PLLE2_ADV_X0Y1"
#startgroup
create_pblock {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}
add_cells_to_pblock [get_pblocks  {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=txPll/inst/clkout1_buf} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="txPll/inst/clk_out1_xlx_k7v7_tx_pll"}]]]
resize_pblock [get_pblocks {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
