On-chip traffic regulation to reduce coherence protocol cost on a microthreaded many-core architecture with distributed caches