digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@array" {
"1007354" [label="(Call,tcg_gen_xori_tl(cpu_T1, cpu_regs[reg], TARGET_LONG_BITS - 1))"];
"1007359" [label="(Call,TARGET_LONG_BITS - 1)"];
"1007362" [label="(Call,tcg_gen_clz_tl(cpu_T0, cpu_T0, cpu_T1))"];
"1007366" [label="(Call,tcg_gen_xori_tl(cpu_T0, cpu_T0, TARGET_LONG_BITS - 1))"];
"1007380" [label="(Call,gen_op_mov_reg_v(ot, reg, cpu_T0))"];
"1007374" [label="(Call,tcg_gen_ctz_tl(cpu_T0, cpu_T0, cpu_regs[reg]))"];
"1007321" [label="(Call,tcg_gen_subi_tl(cpu_T0, cpu_T0, TARGET_LONG_BITS - size))"];
"1007382" [label="(Identifier,reg)"];
"1007306" [label="(Call,8 << ot)"];
"1007341" [label="(Call,tcg_gen_mov_tl(cpu_cc_dst, cpu_T0))"];
"1007362" [label="(Call,tcg_gen_clz_tl(cpu_T0, cpu_T0, cpu_T1))"];
"1007369" [label="(Call,TARGET_LONG_BITS - 1)"];
"1007364" [label="(Identifier,cpu_T0)"];
"1001025" [label="(Block,)"];
"1007355" [label="(Identifier,cpu_T1)"];
"1007360" [label="(Identifier,TARGET_LONG_BITS)"];
"1007381" [label="(Identifier,ot)"];
"1007384" [label="(ControlStructure,break;)"];
"1007361" [label="(Literal,1)"];
"1007383" [label="(Identifier,cpu_T0)"];
"1007280" [label="(Call,gen_extu(ot, cpu_T0))"];
"1007353" [label="(Block,)"];
"1007367" [label="(Identifier,cpu_T0)"];
"1007354" [label="(Call,tcg_gen_xori_tl(cpu_T1, cpu_regs[reg], TARGET_LONG_BITS - 1))"];
"1007363" [label="(Identifier,cpu_T0)"];
"1007264" [label="(Call,reg = ((modrm >> 3) & 7) | rex_r)"];
"1007359" [label="(Call,TARGET_LONG_BITS - 1)"];
"1007356" [label="(Call,cpu_regs[reg])"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1007380" [label="(Call,gen_op_mov_reg_v(ot, reg, cpu_T0))"];
"1007329" [label="(Call,tcg_gen_ctzi_tl(cpu_T0, cpu_T0, size))"];
"1007366" [label="(Call,tcg_gen_xori_tl(cpu_T0, cpu_T0, TARGET_LONG_BITS - 1))"];
"1007368" [label="(Identifier,cpu_T0)"];
"1007365" [label="(Identifier,cpu_T1)"];
"1007354" -> "1007353"  [label="AST: "];
"1007354" -> "1007359"  [label="CFG: "];
"1007355" -> "1007354"  [label="AST: "];
"1007356" -> "1007354"  [label="AST: "];
"1007359" -> "1007354"  [label="AST: "];
"1007363" -> "1007354"  [label="CFG: "];
"1007354" -> "1011840"  [label="DDG: cpu_regs[reg]"];
"1007354" -> "1011840"  [label="DDG: tcg_gen_xori_tl(cpu_T1, cpu_regs[reg], TARGET_LONG_BITS - 1)"];
"1007359" -> "1007354"  [label="DDG: TARGET_LONG_BITS"];
"1007359" -> "1007354"  [label="DDG: 1"];
"1007354" -> "1007362"  [label="DDG: cpu_T1"];
"1007359" -> "1007361"  [label="CFG: "];
"1007360" -> "1007359"  [label="AST: "];
"1007361" -> "1007359"  [label="AST: "];
"1007359" -> "1007369"  [label="DDG: TARGET_LONG_BITS"];
"1007362" -> "1007353"  [label="AST: "];
"1007362" -> "1007365"  [label="CFG: "];
"1007363" -> "1007362"  [label="AST: "];
"1007364" -> "1007362"  [label="AST: "];
"1007365" -> "1007362"  [label="AST: "];
"1007367" -> "1007362"  [label="CFG: "];
"1007362" -> "1011840"  [label="DDG: cpu_T1"];
"1007362" -> "1011840"  [label="DDG: tcg_gen_clz_tl(cpu_T0, cpu_T0, cpu_T1)"];
"1007341" -> "1007362"  [label="DDG: cpu_T0"];
"1007362" -> "1007366"  [label="DDG: cpu_T0"];
"1007366" -> "1007353"  [label="AST: "];
"1007366" -> "1007369"  [label="CFG: "];
"1007367" -> "1007366"  [label="AST: "];
"1007368" -> "1007366"  [label="AST: "];
"1007369" -> "1007366"  [label="AST: "];
"1007381" -> "1007366"  [label="CFG: "];
"1007366" -> "1011840"  [label="DDG: TARGET_LONG_BITS - 1"];
"1007366" -> "1011840"  [label="DDG: tcg_gen_xori_tl(cpu_T0, cpu_T0, TARGET_LONG_BITS - 1)"];
"1007369" -> "1007366"  [label="DDG: TARGET_LONG_BITS"];
"1007369" -> "1007366"  [label="DDG: 1"];
"1007366" -> "1007380"  [label="DDG: cpu_T0"];
"1007380" -> "1001025"  [label="AST: "];
"1007380" -> "1007383"  [label="CFG: "];
"1007381" -> "1007380"  [label="AST: "];
"1007382" -> "1007380"  [label="AST: "];
"1007383" -> "1007380"  [label="AST: "];
"1007384" -> "1007380"  [label="CFG: "];
"1007380" -> "1011840"  [label="DDG: ot"];
"1007380" -> "1011840"  [label="DDG: reg"];
"1007380" -> "1011840"  [label="DDG: gen_op_mov_reg_v(ot, reg, cpu_T0)"];
"1007380" -> "1011840"  [label="DDG: cpu_T0"];
"1007306" -> "1007380"  [label="DDG: ot"];
"1007280" -> "1007380"  [label="DDG: ot"];
"1007264" -> "1007380"  [label="DDG: reg"];
"1007321" -> "1007380"  [label="DDG: cpu_T0"];
"1007374" -> "1007380"  [label="DDG: cpu_T0"];
"1007329" -> "1007380"  [label="DDG: cpu_T0"];
}
