// Seed: 2722589865
module module_0 ();
  wire id_1;
  integer [-1 : 'b0] id_2 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1
);
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign id_2 = id_3[1];
  assign id_6 = id_3;
  module_0 modCall_1 ();
endmodule
