ğŸ” Intrusion Detection System (IDS) on FPGA using Neural Networks
An Intrusion Detection System (IDS) is a cybersecurity mechanism designed to monitor, detect, and respond to malicious activity or policy violations within a network or system. The goal is to identify signs of unauthorized access, cyberattacks, or abnormal behavior that could compromise data integrity, availability, or confidentiality.

ğŸš€ Project Overview
This project presents a hardware-efficient Intrusion Detection System (IDS) implemented on an FPGA using a fully connected neural network (FCNN) trained on preprocessed network traffic features.

The trained model is quantized to int32 fixed-point.

Implemented using Vivado HLS.

Optimized for real-time detection on resource-constrained edge devices.

ğŸ§  Neural Network Details
Each input sample consists of 46 numerical features (e.g., duration, bytes sent, flags, protocol type).

ğŸ” Classification Output
The model outputs one of 35 predefined labels, such as:

âœ… Normal Traffic

ğŸ’¥ Denial of Service (DoS)

ğŸ•µï¸â€â™‚ï¸ Probe (Information Gathering)

ğŸ“© Remote-to-Local (R2L)

ğŸ§‘â€ğŸ’» User-to-Root (U2R)

ğŸ”» Specific attacks like smurf, teardrop, neptune, etc.

ğŸ“Š Workflow
ğŸ› ï¸ 1. Model Training
âš™ï¸ 1.1 Feature Preparation
Extracted 46 numerical features from the dataset.

Applied normalization to scale values between -1 and 1.

Labels were encoded as numeric values.

âœ‚ï¸ 1.2 Dataset Splitting
Training Set: For learning model weights.

Validation Set: To test generalization performance.

ğŸ§± 1.3 Neural Network Architecture
Layer	Neurons	Activation
Input Layer	46	â€”
Hidden Layer 1	128	ReLU
Hidden Layer 2	64	ReLU
Hidden Layer 3	32	ReLU
Output Layer	35	Argmax

ğŸ§® 2. Quantization
After training in float32, all weights and biases were quantized to int32 using a scaling factor (e.g., 1e6).

This enables fixed-point arithmetic on FPGA.

Output activations are scaled back using bit shifts (e.g., >> 20).

ğŸ§° 3. Vivado HLS Implementation
After training and quantization, the neural network was implemented in C++ using Vivado HLS, and deployed to FPGA as a hardware IP core.

ğŸ§¾ 3.1 Writing the C++ Inference Code
Written using fixed-point int32_t types.

Layers (FC + ReLU) were coded as functions with efficient loop pipelining.

Used int64_t for accumulations to prevent overflow.

ReLU and argmax functions implemented manually.

ğŸ—ƒï¸ 3.2 Exporting Model Parameters
Weights and biases saved as header files:

W1.h, b1.h, ..., W4.h, b4.h

Test inputs exported as test_sample.h

âš™ï¸ 3.3 C Simulation (csim)
Used neural_net_test.cpp for simulation.

Verified correct prediction of known test input.

ğŸ’¡ 3.4 C/RTL Synthesis (csynth)
HLS converted C++ code to Verilog/VHDL.

Timing and resource utilization analyzed.

ğŸ”Œ 3.5 Interface Setup
Implemented AXI4-Stream interface for:

X[46] input

predicted_class output

ğŸ“¦ 3.6 IP Export
Exported the synthesized module as a Vivado IP block.
