{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 20:10:45 2010 " "Info: Processing started: Thu Aug 12 20:10:45 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_less -c RABBIT_DDS_less --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 34 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[0\] register SDIO~reg0 83.42 MHz 11.988 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 83.42 MHz between source register \"N\[0\]\" and destination register \"SDIO~reg0\" (period= 11.988 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.752 ns + Longest register register " "Info: + Longest register to register delay is 11.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[0\] 1 REG LCFF_X47_Y17_N1 592 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y17_N1; Fanout = 592; REG Node = 'N\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[0] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.150 ns) 2.238 ns Mux0~287 2 COMB LCCOMB_X28_Y20_N6 1 " "Info: 2: + IC(2.088 ns) + CELL(0.150 ns) = 2.238 ns; Loc. = LCCOMB_X28_Y20_N6; Fanout = 1; COMB Node = 'Mux0~287'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.238 ns" { N[0] Mux0~287 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.637 ns Mux0~288 3 COMB LCCOMB_X28_Y20_N18 1 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 2.637 ns; Loc. = LCCOMB_X28_Y20_N18; Fanout = 1; COMB Node = 'Mux0~288'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Mux0~287 Mux0~288 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.150 ns) 4.298 ns Mux0~291 4 COMB LCCOMB_X57_Y24_N26 1 " "Info: 4: + IC(1.511 ns) + CELL(0.150 ns) = 4.298 ns; Loc. = LCCOMB_X57_Y24_N26; Fanout = 1; COMB Node = 'Mux0~291'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { Mux0~288 Mux0~291 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.271 ns) 5.361 ns Mux0~294 5 COMB LCCOMB_X57_Y21_N4 1 " "Info: 5: + IC(0.792 ns) + CELL(0.271 ns) = 5.361 ns; Loc. = LCCOMB_X57_Y21_N4; Fanout = 1; COMB Node = 'Mux0~294'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { Mux0~291 Mux0~294 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.271 ns) 5.884 ns Mux0~295 6 COMB LCCOMB_X57_Y21_N14 1 " "Info: 6: + IC(0.252 ns) + CELL(0.271 ns) = 5.884 ns; Loc. = LCCOMB_X57_Y21_N14; Fanout = 1; COMB Node = 'Mux0~295'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux0~294 Mux0~295 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.275 ns) 7.685 ns Mux0~296 7 COMB LCCOMB_X40_Y18_N14 1 " "Info: 7: + IC(1.526 ns) + CELL(0.275 ns) = 7.685 ns; Loc. = LCCOMB_X40_Y18_N14; Fanout = 1; COMB Node = 'Mux0~296'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { Mux0~295 Mux0~296 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.150 ns) 8.224 ns Mux0~339 8 COMB LCCOMB_X40_Y18_N8 1 " "Info: 8: + IC(0.389 ns) + CELL(0.150 ns) = 8.224 ns; Loc. = LCCOMB_X40_Y18_N8; Fanout = 1; COMB Node = 'Mux0~339'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Mux0~296 Mux0~339 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 8.747 ns Mux0~510 9 COMB LCCOMB_X40_Y18_N24 1 " "Info: 9: + IC(0.248 ns) + CELL(0.275 ns) = 8.747 ns; Loc. = LCCOMB_X40_Y18_N24; Fanout = 1; COMB Node = 'Mux0~510'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux0~339 Mux0~510 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 9.451 ns Mux0~681 10 COMB LCCOMB_X40_Y18_N22 1 " "Info: 10: + IC(0.266 ns) + CELL(0.438 ns) = 9.451 ns; Loc. = LCCOMB_X40_Y18_N22; Fanout = 1; COMB Node = 'Mux0~681'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Mux0~510 Mux0~681 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 10.744 ns Mux0~2729 11 COMB LCCOMB_X36_Y14_N10 1 " "Info: 11: + IC(1.018 ns) + CELL(0.275 ns) = 10.744 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 1; COMB Node = 'Mux0~2729'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { Mux0~681 Mux0~2729 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 11.135 ns SDIO~5 12 COMB LCCOMB_X36_Y14_N16 1 " "Info: 12: + IC(0.241 ns) + CELL(0.150 ns) = 11.135 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 1; COMB Node = 'SDIO~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Mux0~2729 SDIO~5 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 11.668 ns SDIO~7 13 COMB LCCOMB_X36_Y14_N8 1 " "Info: 13: + IC(0.258 ns) + CELL(0.275 ns) = 11.668 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 1; COMB Node = 'SDIO~7'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { SDIO~5 SDIO~7 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.752 ns SDIO~reg0 14 REG LCFF_X36_Y14_N9 3 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 11.752 ns; Loc. = LCFF_X36_Y14_N9; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~7 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.914 ns ( 24.80 % ) " "Info: Total cell delay = 2.914 ns ( 24.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.838 ns ( 75.20 % ) " "Info: Total interconnect delay = 8.838 ns ( 75.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.752 ns" { N[0] Mux0~287 Mux0~288 Mux0~291 Mux0~294 Mux0~295 Mux0~296 Mux0~339 Mux0~510 Mux0~681 Mux0~2729 SDIO~5 SDIO~7 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "11.752 ns" { N[0] {} Mux0~287 {} Mux0~288 {} Mux0~291 {} Mux0~294 {} Mux0~295 {} Mux0~296 {} Mux0~339 {} Mux0~510 {} Mux0~681 {} Mux0~2729 {} SDIO~5 {} SDIO~7 {} SDIO~reg0 {} } { 0.000ns 2.088ns 0.249ns 1.511ns 0.792ns 0.252ns 1.526ns 0.389ns 0.248ns 0.266ns 1.018ns 0.241ns 0.258ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.275ns 0.150ns 0.275ns 0.438ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.022 ns - Smallest " "Info: - Smallest clock skew is -0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.635 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.087 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 95 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.087 ns; Loc. = CLKCTRL_G7; Fanout = 95; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.635 ns SDIO~reg0 3 REG LCFF_X36_Y14_N9 3 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X36_Y14_N9; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 57.34 % ) " "Info: Total cell delay = 1.511 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} SDIO~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.657 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.087 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 95 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.087 ns; Loc. = CLKCTRL_G7; Fanout = 95; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.657 ns N\[0\] 3 REG LCFF_X47_Y17_N1 592 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X47_Y17_N1; Fanout = 592; REG Node = 'N\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { ten_MHz_ext~clkctrl N[0] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 56.87 % ) " "Info: Total cell delay = 1.511 ns ( 56.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 43.13 % ) " "Info: Total interconnect delay = 1.146 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} N[0] {} } { 0.000ns 0.000ns 0.113ns 1.033ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} SDIO~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} N[0] {} } { 0.000ns 0.000ns 0.113ns 1.033ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.752 ns" { N[0] Mux0~287 Mux0~288 Mux0~291 Mux0~294 Mux0~295 Mux0~296 Mux0~339 Mux0~510 Mux0~681 Mux0~2729 SDIO~5 SDIO~7 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "11.752 ns" { N[0] {} Mux0~287 {} Mux0~288 {} Mux0~291 {} Mux0~294 {} Mux0~295 {} Mux0~296 {} Mux0~339 {} Mux0~510 {} Mux0~681 {} Mux0~2729 {} SDIO~5 {} SDIO~7 {} SDIO~reg0 {} } { 0.000ns 2.088ns 0.249ns 1.511ns 0.792ns 0.252ns 1.526ns 0.389ns 0.248ns 0.266ns 1.018ns 0.241ns 0.258ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.275ns 0.150ns 0.275ns 0.438ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} SDIO~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} N[0] {} } { 0.000ns 0.000ns 0.113ns 1.033ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[10\] register memory_reg\[216\] 178.86 MHz 5.591 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 178.86 MHz between source register \"i\[10\]\" and destination register \"memory_reg\[216\]\" (period= 5.591 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.152 ns + Longest register register " "Info: + Longest register to register delay is 6.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[10\] 1 REG LCFF_X44_Y20_N23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y20_N23; Fanout = 15; REG Node = 'i\[10\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[10] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.150 ns) 1.353 ns Decoder2~10 2 COMB LCCOMB_X48_Y20_N14 32 " "Info: 2: + IC(1.203 ns) + CELL(0.150 ns) = 1.353 ns; Loc. = LCCOMB_X48_Y20_N14; Fanout = 32; COMB Node = 'Decoder2~10'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { i[10] Decoder2~10 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1064 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.275 ns) 3.218 ns memory_reg~167 3 COMB LCCOMB_X53_Y20_N24 11 " "Info: 3: + IC(1.590 ns) + CELL(0.275 ns) = 3.218 ns; Loc. = LCCOMB_X53_Y20_N24; Fanout = 11; COMB Node = 'memory_reg~167'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { Decoder2~10 memory_reg~167 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.575 ns) + CELL(0.275 ns) 6.068 ns memory_reg~3281 4 COMB LCCOMB_X36_Y19_N20 1 " "Info: 4: + IC(2.575 ns) + CELL(0.275 ns) = 6.068 ns; Loc. = LCCOMB_X36_Y19_N20; Fanout = 1; COMB Node = 'memory_reg~3281'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { memory_reg~167 memory_reg~3281 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.152 ns memory_reg\[216\] 5 REG LCFF_X36_Y19_N21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 6.152 ns; Loc. = LCFF_X36_Y19_N21; Fanout = 2; REG Node = 'memory_reg\[216\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~3281 memory_reg[216] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.784 ns ( 12.74 % ) " "Info: Total cell delay = 0.784 ns ( 12.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.368 ns ( 87.26 % ) " "Info: Total interconnect delay = 5.368 ns ( 87.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { i[10] Decoder2~10 memory_reg~167 memory_reg~3281 memory_reg[216] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.152 ns" { i[10] {} Decoder2~10 {} memory_reg~167 {} memory_reg~3281 {} memory_reg[216] {} } { 0.000ns 1.203ns 1.590ns 2.575ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.775 ns - Smallest " "Info: - Smallest clock skew is 0.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.718 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns SCLK_PE_3 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.389 ns) + CELL(0.537 ns) 3.718 ns memory_reg\[216\] 2 REG LCFF_X36_Y19_N21 2 " "Info: 2: + IC(2.389 ns) + CELL(0.537 ns) = 3.718 ns; Loc. = LCFF_X36_Y19_N21; Fanout = 2; REG Node = 'memory_reg\[216\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { SCLK_PE_3 memory_reg[216] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 35.75 % ) " "Info: Total cell delay = 1.329 ns ( 35.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.389 ns ( 64.25 % ) " "Info: Total interconnect delay = 2.389 ns ( 64.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { SCLK_PE_3 memory_reg[216] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.718 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[216] {} } { 0.000ns 0.000ns 2.389ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 2.943 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 2.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns SCLK_PE_3 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.537 ns) 2.943 ns i\[10\] 2 REG LCFF_X44_Y20_N23 15 " "Info: 2: + IC(1.614 ns) + CELL(0.537 ns) = 2.943 ns; Loc. = LCFF_X44_Y20_N23; Fanout = 15; REG Node = 'i\[10\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { SCLK_PE_3 i[10] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 45.16 % ) " "Info: Total cell delay = 1.329 ns ( 45.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.614 ns ( 54.84 % ) " "Info: Total interconnect delay = 1.614 ns ( 54.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { SCLK_PE_3 i[10] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} i[10] {} } { 0.000ns 0.000ns 1.614ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { SCLK_PE_3 memory_reg[216] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.718 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[216] {} } { 0.000ns 0.000ns 2.389ns } { 0.000ns 0.792ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { SCLK_PE_3 i[10] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} i[10] {} } { 0.000ns 0.000ns 1.614ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { i[10] Decoder2~10 memory_reg~167 memory_reg~3281 memory_reg[216] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.152 ns" { i[10] {} Decoder2~10 {} memory_reg~167 {} memory_reg~3281 {} memory_reg[216] {} } { 0.000ns 1.203ns 1.590ns 2.575ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { SCLK_PE_3 memory_reg[216] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.718 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[216] {} } { 0.000ns 0.000ns 2.389ns } { 0.000ns 0.792ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { SCLK_PE_3 i[10] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.943 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} i[10] {} } { 0.000ns 0.000ns 1.614ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[4329\] SDIO_PE_5 SCLK_PE_3 6.514 ns register " "Info: tsu for register \"memory_reg\[4329\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 6.514 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.344 ns + Longest pin register " "Info: + Longest pin to register delay is 10.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns SDIO_PE_5 1 PIN PIN_N24 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_N24; Fanout = 5520; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.010 ns) + CELL(0.438 ns) 10.260 ns memory_reg~9091 2 COMB LCCOMB_X31_Y9_N12 1 " "Info: 2: + IC(9.010 ns) + CELL(0.438 ns) = 10.260 ns; Loc. = LCCOMB_X31_Y9_N12; Fanout = 1; COMB Node = 'memory_reg~9091'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.448 ns" { SDIO_PE_5 memory_reg~9091 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.344 ns memory_reg\[4329\] 3 REG LCFF_X31_Y9_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 10.344 ns; Loc. = LCFF_X31_Y9_N13; Fanout = 2; REG Node = 'memory_reg\[4329\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~9091 memory_reg[4329] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 12.90 % ) " "Info: Total cell delay = 1.334 ns ( 12.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.010 ns ( 87.10 % ) " "Info: Total interconnect delay = 9.010 ns ( 87.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.344 ns" { SDIO_PE_5 memory_reg~9091 memory_reg[4329] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.344 ns" { SDIO_PE_5 {} SDIO_PE_5~combout {} memory_reg~9091 {} memory_reg[4329] {} } { 0.000ns 0.000ns 9.010ns 0.000ns } { 0.000ns 0.812ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.794 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns SCLK_PE_3 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(0.537 ns) 3.794 ns memory_reg\[4329\] 2 REG LCFF_X31_Y9_N13 2 " "Info: 2: + IC(2.465 ns) + CELL(0.537 ns) = 3.794 ns; Loc. = LCFF_X31_Y9_N13; Fanout = 2; REG Node = 'memory_reg\[4329\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.002 ns" { SCLK_PE_3 memory_reg[4329] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 35.03 % ) " "Info: Total cell delay = 1.329 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.465 ns ( 64.97 % ) " "Info: Total interconnect delay = 2.465 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.794 ns" { SCLK_PE_3 memory_reg[4329] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.794 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[4329] {} } { 0.000ns 0.000ns 2.465ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.344 ns" { SDIO_PE_5 memory_reg~9091 memory_reg[4329] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.344 ns" { SDIO_PE_5 {} SDIO_PE_5~combout {} memory_reg~9091 {} memory_reg[4329] {} } { 0.000ns 0.000ns 9.010ns 0.000ns } { 0.000ns 0.812ns 0.438ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.794 ns" { SCLK_PE_3 memory_reg[4329] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.794 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[4329] {} } { 0.000ns 0.000ns 2.465ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext dont_read_flag dont_read_flag~reg0 10.126 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"dont_read_flag\" through register \"dont_read_flag~reg0\" is 10.126 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.628 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.087 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 95 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.087 ns; Loc. = CLKCTRL_G7; Fanout = 95; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.628 ns dont_read_flag~reg0 3 REG LCFF_X28_Y25_N3 630 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X28_Y25_N3; Fanout = 630; REG Node = 'dont_read_flag~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 57.50 % ) " "Info: Total cell delay = 1.511 ns ( 57.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.50 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { ten_MHz_ext ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} dont_read_flag~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.248 ns + Longest register pin " "Info: + Longest register to pin delay is 7.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dont_read_flag~reg0 1 REG LCFF_X28_Y25_N3 630 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y25_N3; Fanout = 630; REG Node = 'dont_read_flag~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dont_read_flag~reg0 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.730 ns) + CELL(2.518 ns) 7.248 ns dont_read_flag 2 PIN PIN_AF23 0 " "Info: 2: + IC(4.730 ns) + CELL(2.518 ns) = 7.248 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'dont_read_flag'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 354 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 34.74 % ) " "Info: Total cell delay = 2.518 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.730 ns ( 65.26 % ) " "Info: Total interconnect delay = 4.730 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { dont_read_flag~reg0 {} dont_read_flag {} } { 0.000ns 4.730ns } { 0.000ns 2.518ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { ten_MHz_ext ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { ten_MHz_ext {} ten_MHz_ext~combout {} ten_MHz_ext~clkctrl {} dont_read_flag~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { dont_read_flag~reg0 {} dont_read_flag {} } { 0.000ns 4.730ns } { 0.000ns 2.518ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[5145\] SDIO_PE_5 SCLK_PE_3 -1.838 ns register " "Info: th for register \"memory_reg\[5145\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is -1.838 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.968 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 3.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns SCLK_PE_3 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.639 ns) + CELL(0.537 ns) 3.968 ns memory_reg\[5145\] 2 REG LCFF_X64_Y24_N25 2 " "Info: 2: + IC(2.639 ns) + CELL(0.537 ns) = 3.968 ns; Loc. = LCFF_X64_Y24_N25; Fanout = 2; REG Node = 'memory_reg\[5145\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { SCLK_PE_3 memory_reg[5145] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 33.49 % ) " "Info: Total cell delay = 1.329 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.639 ns ( 66.51 % ) " "Info: Total interconnect delay = 2.639 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { SCLK_PE_3 memory_reg[5145] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[5145] {} } { 0.000ns 0.000ns 2.639ns } { 0.000ns 0.792ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.072 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns SDIO_PE_5 1 PIN PIN_N24 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_N24; Fanout = 5520; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.026 ns) + CELL(0.150 ns) 5.988 ns memory_reg~10745 2 COMB LCCOMB_X64_Y24_N24 1 " "Info: 2: + IC(5.026 ns) + CELL(0.150 ns) = 5.988 ns; Loc. = LCCOMB_X64_Y24_N24; Fanout = 1; COMB Node = 'memory_reg~10745'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { SDIO_PE_5 memory_reg~10745 } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.072 ns memory_reg\[5145\] 3 REG LCFF_X64_Y24_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.072 ns; Loc. = LCFF_X64_Y24_N25; Fanout = 2; REG Node = 'memory_reg\[5145\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~10745 memory_reg[5145] } "NODE_NAME" } } { "RABBIT_DDS_less.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_less/RABBIT_DDS_less.v" 1052 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.046 ns ( 17.23 % ) " "Info: Total cell delay = 1.046 ns ( 17.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.026 ns ( 82.77 % ) " "Info: Total interconnect delay = 5.026 ns ( 82.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.072 ns" { SDIO_PE_5 memory_reg~10745 memory_reg[5145] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.072 ns" { SDIO_PE_5 {} SDIO_PE_5~combout {} memory_reg~10745 {} memory_reg[5145] {} } { 0.000ns 0.000ns 5.026ns 0.000ns } { 0.000ns 0.812ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { SCLK_PE_3 memory_reg[5145] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { SCLK_PE_3 {} SCLK_PE_3~combout {} memory_reg[5145] {} } { 0.000ns 0.000ns 2.639ns } { 0.000ns 0.792ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.072 ns" { SDIO_PE_5 memory_reg~10745 memory_reg[5145] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.072 ns" { SDIO_PE_5 {} SDIO_PE_5~combout {} memory_reg~10745 {} memory_reg[5145] {} } { 0.000ns 0.000ns 5.026ns 0.000ns } { 0.000ns 0.812ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 20:10:53 2010 " "Info: Processing ended: Thu Aug 12 20:10:53 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
