module counter (
    input clk,
    input rst,
    input en,
    input up,
    output reg [3:0] count
);

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            count <= 4'b0000;
        end else if (en) begin
            if (up) begin
                count <= count + 1;
            end else begin
                count <= count - 1;
            end
        end
    end

endmodule