<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ABGABE LN: HAL_Driver/Inc/stm32f0xx_ll_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ABGABE LN
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f0xx__ll__tim_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f0xx_ll_tim.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f0xx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F0xx_LL_TIM_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F0xx_LL_TIM_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f0xx_8h.html">stm32f0xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM14) || defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM6) || defined (TIM7)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t OFFSET_TAB_CCMRx[] =</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  0x04U    <span class="comment">/* 6: TIMx_CH4  */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;};</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OCxx[] =</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  0U,            <span class="comment">/* 1: - NA */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  0U,            <span class="comment">/* 3: - NA */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  0U,            <span class="comment">/* 5: - NA */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  8U             <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;};</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_ICxx[] =</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  0U,            <span class="comment">/* 1: - NA */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  0U,            <span class="comment">/* 3: - NA */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  0U,            <span class="comment">/* 5: - NA */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  8U             <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;};</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_CCxP[] =</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  0U,            <span class="comment">/* 0: CC1P */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  2U,            <span class="comment">/* 1: CC1NP */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  4U,            <span class="comment">/* 2: CC2P */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  6U,            <span class="comment">/* 3: CC2NP */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  8U,            <span class="comment">/* 4: CC3P */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  10U,           <span class="comment">/* 5: CC3NP */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  12U            <span class="comment">/* 6: CC4P */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;};</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OISx[] =</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  0U,            <span class="comment">/* 0: OIS1 */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  1U,            <span class="comment">/* 1: OIS1N */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  2U,            <span class="comment">/* 2: OIS2 */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  3U,            <span class="comment">/* 3: OIS2N */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  4U,            <span class="comment">/* 4: OIS3 */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  5U,            <span class="comment">/* 5: OIS3N */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  6U             <span class="comment">/* 6: OIS4 */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;};</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define TIMx_OR_RMP_SHIFT  ((uint32_t)16U)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define TIMx_OR_RMP_MASK   ((uint32_t)0x0000FFFFU)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define TIM14_OR_RMP_MASK  ((uint32_t)(TIM14_OR_TI1_RMP &lt;&lt; TIMx_OR_RMP_SHIFT))</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7FU)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3FU)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1FU)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1FU)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00U)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80U)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0U)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0U)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">(((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">    (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">     ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">     ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  uint16_t Prescaler;         </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  uint32_t CounterMode;       </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  uint32_t Autoreload;       </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  uint32_t ClockDivision;     </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  uint8_t RepetitionCounter;  </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;} LL_TIM_InitTypeDef;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  uint32_t OCMode;        </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  uint32_t OCState;       </div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  uint32_t OCNState;      </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  uint32_t CompareValue;  </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  uint32_t OCPolarity;    </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  uint32_t OCNPolarity;   </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  uint32_t OCIdleState;   </div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  uint32_t OCNIdleState;  </div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;} LL_TIM_OC_InitTypeDef;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;{</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  uint32_t ICPolarity;    </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  uint32_t ICActiveInput; </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  uint32_t ICPrescaler;   </div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  uint32_t ICFilter;      </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;} LL_TIM_IC_InitTypeDef;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  uint32_t EncoderMode;     </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  uint32_t IC1Polarity;     </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  uint32_t IC1ActiveInput;  </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  uint32_t IC1Prescaler;    </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  uint32_t IC1Filter;       </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  uint32_t IC2Polarity;      </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  uint32_t IC2ActiveInput;  </div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  uint32_t IC2Prescaler;    </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  uint32_t IC2Filter;       </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;} LL_TIM_ENCODER_InitTypeDef;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  uint32_t IC1Polarity;        </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  uint32_t IC1Prescaler;       </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  uint32_t IC1Filter;          </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  uint32_t CommutationDelay;   </div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;} LL_TIM_HALLSENSOR_InitTypeDef;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS            </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM            </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR             </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_0           </span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_1           </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS             </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0           </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1           </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR             </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS            </span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS            </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0         </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1         </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK           </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   ((uint32_t)0x00000000U)                                  </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          (TIM_CCMR1_OC1M_2)                                       </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 ((uint32_t)0x00000000U)     </span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (uint32_t)(TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (uint32_t)(TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (uint32_t)(TIM_CCMR1_CC1S &lt;&lt; 16U)   </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (uint32_t)(TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (uint32_t)(TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (uint32_t)(TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 ((uint32_t)0x00000000U)                                         </span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (uint32_t)(TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (uint32_t)(TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              (uint32_t)((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (uint32_t)(TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              (uint32_t)((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              (uint32_t)((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              (uint32_t)((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (uint32_t)(TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              (uint32_t)((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             (uint32_t)((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             (uint32_t)((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             (uint32_t)((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             (uint32_t)((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             (uint32_t)((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (uint32_t)(TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              ((uint32_t)0x00000000U)          </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            ((uint32_t)0x00000000U)                              </span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0 ) </span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1              TIM_SMCR_SMS_0                    </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2              TIM_SMCR_SMS_1                    </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12             (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_RESET                      ((uint32_t)0x00000000U)                         </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              ((uint32_t)0x00000000U)             </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR0                         ((uint32_t)0x00000000U)                          </span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                    </span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                    </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                  </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                    </span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                  </span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                  </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0) </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                ((uint32_t)0x00000000U)                              </span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 )                   </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 )                   </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 )                   </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2  | TIM_SMCR_ETF_0)  </span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2  | TIM_SMCR_ETF_1)  </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              ((uint32_t)0x00000000U)   </span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           ((uint32_t)0x00000000U)                                          </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       ((uint32_t)0x00000000U)                                         </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define LL_TIM_TIM14_TI1_RMP_GPIO     ((uint32_t)0x00000000U | TIM14_OR_RMP_MASK)                              </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define LL_TIM_TIM14_TI1_RMP_RTC_CLK  (TIM14_OR_TI1_RMP_0  | TIM14_OR_RMP_MASK)                                </span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define LL_TIM_TIM14_TI1_RMP_HSE      (TIM14_OR_TI1_RMP_1  | TIM14_OR_RMP_MASK)                                </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define LL_TIM_TIM14_TI1_RMP_MCO      (TIM14_OR_TI1_RMP_0  | TIM14_OR_TI1_RMP_1  | TIM14_OR_RMP_MASK)          </span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_OCREF_CLR     ((uint32_t)0x00000000U ) </span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_ETR           TIM_SMCR_OCCS            </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">    ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))           ? (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :                                               \</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">      (((uint64_t)((__DT__)*1000U)) &lt; (64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  ? (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64U) &amp; DT_DELAY_2)) :\</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">      (((uint64_t)((__DT__)*1000U)) &lt; (32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  ? (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32U) &amp; DT_DELAY_3)) :\</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">      (((uint64_t)((__DT__)*1000U)) &lt; (32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))) ? (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32U) &amp; DT_DELAY_4)) :\</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">       0U)</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">   ((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)((__TIMCLK__)/(__CNTCLK__) - 1U) : 0U</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">     (((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? ((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U)) - 1U) : 0U</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">          / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"> ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">           + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">   ((uint32_t)((uint32_t)0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableCounter(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;{</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;}</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableCounter(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;{</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;}</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;{</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>));</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;}</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableUpdateEvent(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;{</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;}</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableUpdateEvent(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;{</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;}</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;{</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>));</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;}</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetUpdateSource(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t UpdateSource)</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;{</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>, UpdateSource);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;}</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;{</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>));</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;}</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOnePulseMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OnePulseMode)</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;{</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>, OnePulseMode);</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;}</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;{</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>));</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;}</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCounterMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CounterMode)</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;{</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>, CounterMode);</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;}</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;{</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;}</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableARRPreload(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;{</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;}</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableARRPreload(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;{</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;}</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;{</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>));</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;}</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetClockDivision(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockDivision)</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;{</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>, ClockDivision);</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;}</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;{</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>));</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;}</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCounter(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Counter)</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;{</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>, Counter);</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;}</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetCounter(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;{</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>));</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;}</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetDirection(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;{</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;}</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetPrescaler(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Prescaler)</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;{</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>, Prescaler);</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;}</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;{</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>));</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;}</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetAutoReload(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t AutoReload)</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;{</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>, AutoReload);</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;}</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;{</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>));</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;}</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetRepetitionCounter(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t RepetitionCounter)</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;{</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>, RepetitionCounter);</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;}</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;{</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>));</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;}</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_EnablePreload(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;{</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;}</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_DisablePreload(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;{</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;}</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetUpdate(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CCUpdateSource)</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;{</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>, CCUpdateSource);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;}</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetDMAReqTrigger(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMAReqTrigger)</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;{</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>, DMAReqTrigger);</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;}</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;{</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>));</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;}</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetLockLevel(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t LockLevel)</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;{</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>, LockLevel);</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;}</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_EnableChannel(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;{</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, Channels);</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;}</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_DisableChannel(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;{</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, Channels);</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;}</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;{</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, Channels) == (Channels));</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;}</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_ConfigOutput(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;{</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  CLEAR_BIT(*pReg, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;             (Configuration &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;             (Configuration &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>) &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;}</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Mode)</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;{</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  MODIFY_REG(*pReg, ((<a class="code" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel]),  Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;}</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;{</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(*pReg, ((<a class="code" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;}</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPolarity(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Polarity)</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;{</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;}</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;{</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;}</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetIdleState(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t IdleState)</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;{</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;}</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;{</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;}</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnableFast(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;{</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  SET_BIT(*pReg, (<a class="code" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;}</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisableFast(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;{</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  CLEAR_BIT(*pReg, (<a class="code" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;}</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;{</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <span class="keyword">register</span> uint32_t bitfield = <a class="code" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(*pReg, bitfield) == bitfield);</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;}</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnablePreload(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;{</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;  SET_BIT(*pReg, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;}</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisablePreload(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;{</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  CLEAR_BIT(*pReg, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;}</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;{</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <span class="keyword">register</span> uint32_t bitfield = <a class="code" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(*pReg, bitfield) == bitfield);</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;}</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnableClear(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;{</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  SET_BIT(*pReg, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;}</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisableClear(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;{</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  CLEAR_BIT(*pReg, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;}</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;{</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  <span class="keyword">register</span> uint32_t bitfield = <a class="code" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(*pReg, bitfield) == bitfield);</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;}</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetDeadTime(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;{</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>, DeadTime);</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;}</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;{</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>, CompareValue);</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;}</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;{</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>, CompareValue);</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;}</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;{</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>, CompareValue);</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;}</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;{</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>, CompareValue);</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;}</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;{</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>));</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;}</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;{</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>));</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;}</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;{</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>));</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;}</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;{</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>));</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;}</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_Config(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;{</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;  MODIFY_REG(*pReg, ((<a class="code" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;             ((Configuration &gt;&gt; 16U) &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>))  &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, ((<a class="code" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;             (Configuration &amp; (<a class="code" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;}</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetActiveInput(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;{</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  MODIFY_REG(*pReg, ((<a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;}</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;{</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;}</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetPrescaler(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;{</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;  MODIFY_REG(*pReg, ((<a class="code" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;}</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;{</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;}</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetFilter(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICFilter)</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;{</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  MODIFY_REG(*pReg, ((<a class="code" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;}</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;{</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;}</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetPolarity(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPolarity)</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;{</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, ((<a class="code" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;             ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;}</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;{</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>, ((<a class="code" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;          SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;}</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_EnableXORCombination(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;{</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;}</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_DisableXORCombination(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;{</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;}</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;{</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>));</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;}</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;{</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>));</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;}</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;{</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>));</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;}</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;{</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>));</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;}</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;{</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>));</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;}</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableExternalClock(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;{</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;}</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableExternalClock(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;{</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;}</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;{</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>));</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;}</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetClockSource(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockSource)</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;{</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>, ClockSource);</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;}</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetEncoderMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t EncoderMode)</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;{</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, EncoderMode);</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;}</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TimerSynchronization)</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;{</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>, TimerSynchronization);</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;}</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetSlaveMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t SlaveMode)</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;{</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, SlaveMode);</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;}</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerInput(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TriggerInput)</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;{</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>, TriggerInput);</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;}</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableMasterSlaveMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;{</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;}</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableMasterSlaveMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;{</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;}</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;{</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>));</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;}</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigETR(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;                                      uint32_t ETRFilter)</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;{</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>, ETRPolarity | ETRPrescaler | ETRFilter);</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;}</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBRK(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;{</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;}</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBRK(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;{</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;}</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigBRK(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakPolarity)</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;{</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>, BreakPolarity);</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;}</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOffStates(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;{</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>, OffStateIdle | OffStateRun);</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;}</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAutomaticOutput(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;{</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;}</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAutomaticOutput(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;{</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;}</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;{</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>));</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;}</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAllOutputs(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;{</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;}</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAllOutputs(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;{</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;}</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;{</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>));</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;}</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigDMABurst(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;{</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>, DMABurstBaseAddress | DMABurstLength);</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;}</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetRemap(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Remap)</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;{</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a>, (Remap &gt;&gt; TIMx_OR_RMP_SHIFT), (Remap &amp; TIMx_OR_RMP_MASK));</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;}</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOCRefClearInputSource(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OCRefClearInputSource)</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;{</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>, OCRefClearInputSource);</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;}</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_UPDATE(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;{</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;}</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;{</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;}</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;{</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;}</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;{</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;}</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;{</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;}</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;{</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;}</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;{</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;}</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;{</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;}</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;{</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;}</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;{</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;}</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_COM(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;{</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;}</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;{</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;}</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_TRIG(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;{</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;}</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;{</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;}</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;{</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;}</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;{</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;}</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1OVR(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;{</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;}</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;{</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;}</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2OVR(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;{</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;}</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;{</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;}</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3OVR(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;{</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;}</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;{</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;}</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4OVR(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;{</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;}</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;{</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;}</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_UPDATE(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;{</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;}</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_UPDATE(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;{</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;}</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;{</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>));</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;}</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;{</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;}</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;{</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;}</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;{</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>));</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;}</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;{</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;}</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;{</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;}</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;{</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>));</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;}</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;{</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;}</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;{</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;}</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;{</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>));</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;}</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;{</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;}</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;{</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;}</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;{</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>));</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;}</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_COM(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;{</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;}</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_COM(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;{</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;}</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;{</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>));</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;}</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_TRIG(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;{</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;}</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_TRIG(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;{</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;}</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;{</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>));</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;}</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_BRK(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;{</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;}</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_BRK(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;{</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;}</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;{</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>));</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;}</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_UPDATE(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;{</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;}</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_UPDATE(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;{</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;}</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;{</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>));</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;}</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;{</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;}</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;{</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;}</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;{</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>));</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;}</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;{</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;}</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;{</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;}</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;{</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>));</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;}</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;{</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;}</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;{</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;}</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;{</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>));</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;}</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;{</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;}</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;{</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;}</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;{</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>));</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;}</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_COM(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;{</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;}</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_COM(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;{</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;}</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;{</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>));</div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;}</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_TRIG(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;{</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;}</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_TRIG(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;{</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;}</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;{</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>));</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;}</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_UPDATE(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;{</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>);</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;}</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC1(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;{</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>);</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;}</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC2(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;{</div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>);</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;}</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC3(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;{</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>);</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;}</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC4(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;{</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>);</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;}</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_COM(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;{</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>);</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;}</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_TRIG(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;{</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>);</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;}</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;{</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>);</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;}</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;ErrorStatus LL_TIM_DeInit(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx);</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="keywordtype">void</span> LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;ErrorStatus LL_TIM_Init(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct);</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="keywordtype">void</span> LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;ErrorStatus LL_TIM_OC_Init(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="keywordtype">void</span> LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;ErrorStatus LL_TIM_IC_Init(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="keywordtype">void</span> LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;ErrorStatus LL_TIM_ENCODER_Init(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="keywordtype">void</span> LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;ErrorStatus LL_TIM_HALLSENSOR_Init(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3  || TIM14 || TIM15 || TIM16 || TIM17 || TIM6 || TIM7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;}</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F0xx_LL_TIM_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4187</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1c4e5555dd3be8ab1e631d1053f4a305"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a></div><div class="ttdeci">#define TIM_EGR_CC4G</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4365</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4435</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4353</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4174</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4648</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:396</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4392</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a></div><div class="ttdeci">#define TIM_DIER_UIE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4268</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2eabface433d6adaa2dee3df49852585"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a></div><div class="ttdeci">#define TIM_EGR_TG</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4371</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7c8b16f3ced6ec03e9001276b134846e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a></div><div class="ttdeci">#define TIM_SR_TIF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4333</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae181bb16ec916aba8ba86f58f745fdfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a></div><div class="ttdeci">#define TIM_DIER_CC1DE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4295</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab9e197a78484567d4c6093c28265f3eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a></div><div class="ttdeci">#define TIM_DCR_DBL</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4671</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4636</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4624</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabf9051ecac123cd89f9d2a835e4cde2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a></div><div class="ttdeci">#define TIM_DCR_DBA</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4662</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga819c4b27f8fa99b537c4407521f9780c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a></div><div class="ttdeci">#define TIM_SR_CC1OF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4339</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:397</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5a752d4295f100708df9b8be5a7f439d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a></div><div class="ttdeci">#define TIM_DIER_TDE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4310</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga757c59b690770adebf33e20d3d9dec15"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a></div><div class="ttdeci">#define TIM_DIER_CC2IE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4274</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacade8a06303bf216bfb03140c7e16cac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a></div><div class="ttdeci">#define TIM_SR_CC4IF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4327</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:395</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad3cf234a1059c0a04799e88382cdc0f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a></div><div class="ttdeci">#define TIM_SR_CC3IF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4324</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4546</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga985edf03adbe9e706c4d8cf3b311c5e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a></div><div class="ttdeci">#define TIM_SMCR_OCCS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4231</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:400</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4170</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4651</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4385</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:386</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga81ba979e8309b66808e06e4de34bc740"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a></div><div class="ttdeci">#define TIM_SR_CC4OF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4348</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4254</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga58f97064991095b28c91028ca3cca28e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a></div><div class="ttdeci">#define TIM_DIER_CC2DE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4298</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a476bae602205d6a49c7e71e2bda28c0a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:401</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf7a2d4c831eb641ba082156e41d03358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a></div><div class="ttdeci">#define TIM_SR_CC3OF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4345</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaaba034412c54fa07024e516492748614"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a></div><div class="ttdeci">#define TIM_DIER_CC4DE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4304</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4235</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:393</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4260</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4164</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4181</div></div>
<div class="ttc" id="stm32f0xx_8h_html"><div class="ttname"><a href="stm32f0xx_8h.html">stm32f0xx.h</a></div><div class="ttdoc">CMSIS STM32F0xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4148</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:385</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:388</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:390</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac8c03fabc10654d2a3f76ea40fcdbde6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a></div><div class="ttdeci">#define TIM_SR_UIF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4315</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga064d2030abccc099ded418fd81d6aa07"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a></div><div class="ttdeci">#define TIM_EGR_CC3G</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4362</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4654</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4157</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:392</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga25a48bf099467169aa50464fbf462bd8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a></div><div class="ttdeci">#define TIM_SR_CC2IF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4321</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6d52cd5a57c9a26b0d993c93d9875097"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a></div><div class="ttdeci">#define TIM_SR_BIF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4336</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:382</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4201</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga91775c029171c4585e9cca6ebf1cd57a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a></div><div class="ttdeci">#define TIM_SR_COMIF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4330</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4399</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4246</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4263</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a></div><div class="ttdeci">#define TIM_DIER_CC1IE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4271</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4184</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4642</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:399</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4154</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:384</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4198</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga449a61344a97608d85384c29f003c0e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a></div><div class="ttdeci">#define TIM_SR_CC1IF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4318</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:394</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a></div><div class="ttdeci">#define TIM_DIER_CC3DE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4301</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0a1318609761df5de5213e9e75b5aa6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a></div><div class="ttdeci">#define TIM_EGR_CC1G</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4356</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga08c5635a0ac0ce5618485319a4fa0f18"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a></div><div class="ttdeci">#define TIM_EGR_BG</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4374</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4242</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadb06f8bb364307695c7d6a028391de7b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a></div><div class="ttdeci">#define TIM_EGR_COMG</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4368</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:398</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4224</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1fcb0d6d9fb7486a5901032fd81aef6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a></div><div class="ttdeci">#define TIM_DIER_BIE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4289</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3b7798da5863d559ea9a642af6658050"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a></div><div class="ttdeci">#define TIM_SR_CC2OF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4342</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a07fccbd85b91e6dca03ce333c1457fcb"><div class="ttname"><a href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:387</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa755fef2c4e96c63f2ea1cd9a32f956a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a></div><div class="ttdeci">#define TIM_DIER_TIE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4286</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab9f47792b1c2f123464a2955f445c811"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a></div><div class="ttdeci">#define TIM_DIER_UDE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4292</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4379</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4160</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gade8a374e04740aac1ece248b868522fe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a></div><div class="ttdeci">#define TIM_DIER_COMIE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4283</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6ad0f562a014572793b49fe87184338b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a></div><div class="ttdeci">#define TIM_DIER_CC4IE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4280</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4151</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:404</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4388</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5423de00e86aeb8a4657a509af485055"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a></div><div class="ttdeci">#define TIM_EGR_CC2G</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4359</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4429</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4191</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:402</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga79c3fab9d33de953a0a7f7d6516c73bc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a></div><div class="ttdeci">#define TIM_DIER_COMDE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4307</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:389</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4645</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4657</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4540</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4edf003f04bcf250bddf5ed284201c2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a></div><div class="ttdeci">#define TIM_DIER_CC3IE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:4277</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_8cfaa5a6f8648a8e57f51340ac35165a.html">HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_b3e30d010ba20f828eb6ada1cb6aefb8.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f0xx__ll__tim_8h.html">stm32f0xx_ll_tim.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
