{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642907590306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642907590321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 22 22:13:10 2022 " "Processing started: Sat Jan 22 22:13:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642907590321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907590321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ROM_test -c ROM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ROM_test -c ROM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907590321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642907591134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642907591134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/rom/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/rom/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_128x8_sync_arch " "Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch" {  } { { "../ROM/rom_128x8_sync.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ROM/rom_128x8_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642907606059 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../ROM/rom_128x8_sync.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ROM/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642907606059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907606059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/7segmentos/seven_segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/7segmentos/seven_segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segments-seven_segment_arch " "Found design unit 1: seven_segments-seven_segment_arch" {  } { { "../7segmentos/seven_segments.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/7segmentos/seven_segments.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642907606083 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "../7segmentos/seven_segments.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/7segmentos/seven_segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642907606083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907606083 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting \"\]\", or an identifier, or a string literal, or \"return\" ROM_test.vhd(32) " "VHDL syntax error at ROM_test.vhd(32) near text \"1\";  expecting \"\]\", or an identifier, or a string literal, or \"return\"" {  } { { "ROM_test.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/prueba_ROM_7SEG/ROM_test.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907606138 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"\]\", or an identifier, or a string literal, or \"return\" ROM_test.vhd(32) " "VHDL syntax error at ROM_test.vhd(32) near text \"0\";  expecting \"\]\", or an identifier, or a string literal, or \"return\"" {  } { { "ROM_test.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/prueba_ROM_7SEG/ROM_test.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907606141 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"5\";  expecting \"\]\", or an identifier, or a string literal, or \"return\" ROM_test.vhd(34) " "VHDL syntax error at ROM_test.vhd(34) near text \"5\";  expecting \"\]\", or an identifier, or a string literal, or \"return\"" {  } { { "ROM_test.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/prueba_ROM_7SEG/ROM_test.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907606141 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"4\";  expecting \"\]\", or an identifier, or a string literal, or \"return\" ROM_test.vhd(34) " "VHDL syntax error at ROM_test.vhd(34) near text \"4\";  expecting \"\]\", or an identifier, or a string literal, or \"return\"" {  } { { "ROM_test.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/prueba_ROM_7SEG/ROM_test.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907606141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_test.vhd 0 0 " "Found 0 design units, including 0 entities, in source file rom_test.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907606144 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642907606800 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 22 22:13:26 2022 " "Processing ended: Sat Jan 22 22:13:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642907606800 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642907606800 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642907606800 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907606800 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642907607701 ""}
