# Tenstorrent: Build, Develop, Scale.
Welcome to the Tenstorrent AI ULC GitHub Page! Tenstorrent builds computers for AI. We bring together experts in the fields of computer architecture, ASIC design, advanced systems, and neural network compilers to build the next generation of computing. Here you will find repositories with in-depth information on TT hardware and software. Find the repository that best suits your needs!
<div align="left">

![](https://github.com/bbeggsTT/.github/blob/patch-2/images/GitHub_Landing_SWStack.png)

</div>

## RISC-V and IP

### RISC-V
- [Riescue - Directed Test Framework and Library, RISC-V Compliance Test Generator](https://github.com/tenstorrent/riescue)
- [RISCV Arch tests](https://github.com/tenstorrent/riscv_arch_tests)
- [RISC-V References Model (Instruction Set Simulator) - Whisper](https://github.com/tenstorrent/whisper)

### System IP
- [GCC](https://gcc.gnu.org/git/?p=gcc.git;a=commit;h=4aa01ecc5c1389d1cdf5721b936993ba17b96178)
- [LLVM](https://github.com/llvm/llvm-project/commit/e934a39e01b9eedd8091cc1505be3a4ad5cad12b)
- [QEMU](https://github.com/qemu/qemu/commit/997570359ecd11347ecadf309b485f7ce7bd018e)

### Tensix AI IP
- [Open Tenstorrent ISA Spec](https://github.com/tenstorrent/tt-isa-documentation/tree/main)
- [Open High-level Simulator](https://github.com/tenstorrent/polaris)
