#--  Synopsys, Inc.
#--  Version J-2015.03M-SP1-2
#--  Project file C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\run_options.txt
#--  Written on Sun Jun 18 10:51:36 2017


#project files
add_file -vhdl -lib work "C:/Users/rozen/Gitrepos/CU_Droptest/hdl/CUTTER_PWM.vhd"
add_file -vhdl -lib work "C:/Users/rozen/Gitrepos/CU_Droptest/hdl/System_clock.vhd"
add_file -vhdl -lib COREUART_LIB "C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/Clock_gen.vhd"
add_file -vhdl -lib COREUART_LIB "C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/Rx_async.vhd"
add_file -vhdl -lib COREUART_LIB "C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/Tx_async.vhd"
add_file -vhdl -lib COREUART_LIB "C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/fifo_256x8_pa3.vhd"
add_file -vhdl -lib COREUART_LIB "C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/coreuart_pkg.vhd"
add_file -vhdl -lib COREUART_LIB "C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/CoreUART.vhd"
add_file -vhdl -lib work "C:/Users/rozen/Gitrepos/CU_Droptest/hdl/WOLF_CONTROLLER.vhd"
add_file -vhdl -lib COREUART_LIB "C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib work "C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/CU_TOP.vhd"



#implementation: "synthesis"
impl -add synthesis -type fpga

#device options
set_option -technology ProASIC3
set_option -part A3P250
set_option -package VQFP100
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.CU_TOP"

# mapper_options
set_option -frequency 100.000
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -rw_check_on_ram 0

# Microsemi 500K
set_option -run_prop_extract 1
set_option -maxfan 24
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -report_path 4000
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0

# Microsemi 500K
set_option -globalthreshold 50

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./CU_TOP.edn"
impl -active "synthesis"
