$date
	Thu Aug 28 16:13:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module muxx16to1_tb $end
$var wire 1 ! y $end
$var reg 16 " d [15:0] $end
$var reg 4 # sel [3:0] $end
$scope module uut $end
$var wire 16 $ d [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 1 & y_low $end
$var wire 1 ' y_high $end
$var wire 1 ! y $end
$scope module mux_final $end
$var wire 1 ( sel $end
$var wire 1 ' b $end
$var wire 1 & a $end
$var reg 1 ! y $end
$upscope $end
$scope module mux_high $end
$var wire 8 ) d [7:0] $end
$var wire 3 * sel [2:0] $end
$var reg 1 ' y $end
$upscope $end
$scope module mux_low $end
$var wire 8 + d [7:0] $end
$var wire 3 , sel [2:0] $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b1 +
b0 *
b0 )
0(
0'
1&
b0 %
b1 $
b0 #
b1 "
1!
$end
#10000
b1000 +
b11 ,
b11 *
b1000 "
b1000 $
b11 #
b11 %
#20000
b10000000 +
b111 ,
b111 *
b10000000 "
b10000000 $
b111 #
b111 %
#30000
0&
1'
1!
b0 +
b1 )
b0 ,
b0 *
1(
b100000000 "
b100000000 $
b1000 #
b1000 %
#40000
b10000 )
b100 ,
b100 *
b1000000000000 "
b1000000000000 $
b1100 #
b1100 %
#50000
b10000000 )
b111 ,
b111 *
b1000000000000000 "
b1000000000000000 $
b1111 #
b1111 %
#60000
