$date
	Thu Oct 11 16:16:40 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module frequencydiv $end
$var wire 1 ! out_clk $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module freq1 $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 & out_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
0"
x!
$end
#10
0&
0!
1"
1$
#20
0"
0$
1#
1%
#30
1&
1!
1"
1$
#40
0"
0$
#50
0&
0!
1"
1$
#60
0"
0$
#70
1&
1!
1"
1$
#80
0"
0$
#90
0&
0!
1"
1$
#100
0"
0$
#110
1&
1!
1"
1$
#120
0"
0$
