{
  "main": {
    "id": "954a96b2c103c5c5",
    "type": "split",
    "children": [
      {
        "id": "c68022702e445f05",
        "type": "tabs",
        "children": [
          {
            "id": "0ae74d31ad1b1e8b",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "FPGA/Buffer/FIFO.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "FIFO"
            }
          },
          {
            "id": "be13c32bbd0737b2",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "FPGA/encoding/johnson code.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "johnson code"
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "0da2675289d8c748",
    "type": "split",
    "children": [
      {
        "id": "503a27c1b589e654",
        "type": "tabs",
        "children": [
          {
            "id": "35673f571d6f2eae",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical",
                "autoReveal": false
              },
              "icon": "lucide-folder-closed",
              "title": "Files"
            }
          },
          {
            "id": "592ac87e2e76c383",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-search",
              "title": "Search"
            }
          },
          {
            "id": "66e7f883febab277",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {},
              "icon": "lucide-bookmark",
              "title": "Bookmarks"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "right": {
    "id": "6dd6586be2093e5d",
    "type": "split",
    "children": [
      {
        "id": "92e5a75775f914d3",
        "type": "tabs",
        "children": [
          {
            "id": "70ed2d8e8bed1539",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "EE foundation/Parallel and series Resistance(TODO).md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-coming-in",
              "title": "Backlinks for Parallel and series Resistance(TODO)"
            }
          },
          {
            "id": "530e48f4f9c4da15",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "EE foundation/Parallel and series Resistance(TODO).md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-going-out",
              "title": "Outgoing links from Parallel and series Resistance(TODO)"
            }
          },
          {
            "id": "67cd3c93fb1986cd",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true,
                "showSearch": false,
                "searchQuery": ""
              },
              "icon": "lucide-tags",
              "title": "Tags"
            }
          },
          {
            "id": "cfcb4f5907007ecb",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "EE foundation/Parallel and series Resistance(TODO).md",
                "followCursor": false,
                "showSearch": false,
                "searchQuery": ""
              },
              "icon": "lucide-list",
              "title": "Outline of Parallel and series Resistance(TODO)"
            }
          },
          {
            "id": "a03f84f6d2f6444f",
            "type": "leaf",
            "state": {
              "type": "git-view",
              "state": {},
              "icon": "git-pull-request",
              "title": "Source Control"
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "left-ribbon": {
    "hiddenItems": {
      "bases:Create new base": false,
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "obsidian-git:Open Git source control": false
    }
  },
  "active": "be13c32bbd0737b2",
  "lastOpenFiles": [
    "FPGA/photos/gray code.png",
    "FPGA/encoding/johnson code.md",
    "FPGA/encoding/gray code.md",
    "Pasted image 20260205220809.png",
    "FPGA/Buffer/FIFO.md",
    "FPGA/encoding",
    "FPGA/basics",
    "FPGA/Finite State Machine(FSM).md",
    "FPGA/Buffer/LIFO.md",
    "FPGA/Buffer",
    "FPGA/photos/FIFO 1.png",
    "FPGA/Buffer/buffer.md",
    "FPGA/photos/FIFO.png",
    "FPGA/basics/black box.md",
    "FPGA/basics/LUT.md",
    "FPGA/basics/HDL.md",
    "FPGA/basics/FPGA VS ASIC VS microcontrollers.md",
    "FPGA/basics/Flip-Flop.md",
    "Untitled.base",
    "unorganized stuff/Questions.md",
    "unorganized stuff/answers.md",
    "unorganized stuff/Priority encoder truth table(need a folder to store image).png",
    "unorganized stuff/output code TODO.md",
    "unorganized stuff/Flyback diode on dc motor.png",
    "unorganized stuff/flyback diode.md",
    "Untitled 1.base",
    "Untitled.canvas",
    "FPGA/photos/Finite State Machine.png",
    "FPGA/photos/Timing Diagram.png",
    "FPGA/Untitled.canvas",
    "FPGA/photos/Black box.png",
    "FPGA/photos",
    "FPGA/photos/LUT.png",
    "FPGA",
    "unorganized stuff/Untitled.base",
    "unorganized stuff",
    "EE foundation/transistors/CMOS/transconductance.md",
    "EE foundation/transistors/CMOS/MOSFET regions.md",
    "EE foundation/transistors/CMOS/overdrive voltage.md",
    "EE foundation/transistors/BJT(TODO).md",
    "EE foundation/transistors/CMOS/source.md",
    "EE foundation/transistors/CMOS/Threshold voltage.md",
    "EE foundation/transistors/CMOS/MOSFET structure.md",
    "EE foundation/differential input.md",
    "EE foundation/transistors/CMOS/aspect ratio.md",
    "analog hardware engineer/Data Converters/Nyquist theorem and Anti-aliasing filters (TODO).md",
    "Untitled 2.base"
  ]
}