{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709449757513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709449757513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 15:09:17 2024 " "Processing started: Sun Mar 03 15:09:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709449757513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709449757513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7_stageMonitor -c 7_stageMonitor " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7_stageMonitor -c 7_stageMonitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709449757513 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709449757810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_stage_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_stage_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_stage_monitor " "Found entity 1: seven_stage_monitor" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709449757846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(8) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(8): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 8 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(10) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(10): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(12) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(12): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(14) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(14): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(16) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(16): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(18) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(18): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(20) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(20): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(22) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(22): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(24) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(24): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(26) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(26): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(28) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(28): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(30) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(30): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757846 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(32) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(32): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(34) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(34): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(36) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(36): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757847 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out seven_stage_monitor.v(38) " "Verilog HDL Procedural Assignment error at seven_stage_monitor.v(38): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "seven_stage_monitor.v" "" { Text "C:/altera/13.1/7_stageMonitor/seven_stage_monitor.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1709449757847 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709449757906 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 03 15:09:17 2024 " "Processing ended: Sun Mar 03 15:09:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709449757906 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709449757906 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709449757906 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709449757906 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus II Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709449758517 ""}
