m255
K3
13
cModel Technology
Z0 dD:\Electrical_course\T6\FPGA\Project\Phase1\verilog\tx
T_opt
V[o:Q]49NV5URF][^P;L;D0
04 5 4 work tx_tb fast 0
=1-0862661f051d-60c342bc-230-8eac
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
OL;O;10.1c;51
vscrambler
V?Wn3Yj3YDC2<3GZIFTE=W1
r1
31
IQOS9R`d`G^4`mb[>mNaGd0
Z1 dD:\Electrical_course\T6\FPGA\Project\Phase1\verilog\tx
w1622869331
8D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/scrambler.v
FD:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/scrambler.v
L0 21
Z2 OL;L;10.1c;51
Z3 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s85 0
!s100 ZEWOLIh>R=hEGVM;KYUJR0
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/scrambler.v|
!s108 1623402539.051000
!s107 D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/scrambler.v|
!i10b 1
vtx
VOEeB0m@6?YY;X7GWFYPF31
r1
31
IbhnlQmGXm<M<=Co]cjE?U3
R1
w1623401998
8D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx.v
FD:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx.v
L0 21
R2
R3
!s85 0
!s100 `WgHakWU=:l]?MPhhCXJS0
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx.v|
!s108 1623402539.177000
!s107 D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx.v|
!i10b 1
vtx_tb
V80BEi<7<T@S?f3gIT6Bg80
r1
31
IXzl<kd?ol<KI2JGkR9oVW3
R1
w1623402293
8D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx_tb.v
FD:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx_tb.v
L0 21
R2
R3
!s85 0
!s100 _jQ1:ZMlAn4hRD<S:A:en3
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx_tb.v|
!i10b 1
!s108 1623402539.409000
!s107 D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx_tb.v|
