// unnamed.v

// Generated using ACDS version 22.1 915

`timescale 1 ps / 1 ps
module unnamed (
		input  wire        csr_clk_clk,          //         csr_clk.clk
		input  wire [2:0]  csr_slave_address,    //       csr_slave.address
		input  wire        csr_slave_write,      //                .write
		input  wire        csr_slave_read,       //                .read
		input  wire [3:0]  csr_slave_byteenable, //                .byteenable
		input  wire [31:0] csr_slave_writedata,  //                .writedata
		output wire [31:0] csr_slave_readdata,   //                .readdata
		output wire        aso_valid,            //     pattern_out.valid
		input  wire        aso_ready,            //                .ready
		output wire [39:0] aso_data,             //                .data
		input  wire        pattern_out_clk_clk,  // pattern_out_clk.clk
		input  wire        reset_reset           //           reset.reset
	);

	unnamed_data_pattern_generator_0 #(
		.ST_DATA_W            (40),
		.BYPASS_ENABLED       (0),
		.AVALON_ENABLED       (1),
		.CROSS_CLK_SYNC_DEPTH (2)
	) data_pattern_generator_0 (
		.csr_clk_clk          (csr_clk_clk),          //         csr_clk.clk
		.reset_reset          (reset_reset),          //           reset.reset
		.csr_slave_address    (csr_slave_address),    //       csr_slave.address
		.csr_slave_write      (csr_slave_write),      //                .write
		.csr_slave_read       (csr_slave_read),       //                .read
		.csr_slave_byteenable (csr_slave_byteenable), //                .byteenable
		.csr_slave_writedata  (csr_slave_writedata),  //                .writedata
		.csr_slave_readdata   (csr_slave_readdata),   //                .readdata
		.pattern_out_clk_clk  (pattern_out_clk_clk),  // pattern_out_clk.clk
		.aso_valid            (aso_valid),            //     pattern_out.valid
		.aso_ready            (aso_ready),            //                .ready
		.aso_data             (aso_data)              //                .data
	);

endmodule
