#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b57d69a210 .scope module, "top_module" "top_module" 2 30;
 .timescale 0 0;
L_0x55b57d6dd0d0 .functor NOT 1, v0x55b57d6dacd0_0, C4<0>, C4<0>, C4<0>;
L_0x55b57d6dd220 .functor NOT 1, v0x55b57d6db420_0, C4<0>, C4<0>, C4<0>;
v0x55b57d6dc180_0 .var "clk", 0 0;
v0x55b57d6dc240_0 .net "out", 0 0, L_0x55b57d6dcf90;  1 drivers
v0x55b57d6dc2e0_0 .net "q1", 0 0, v0x55b57d6d9f40_0;  1 drivers
v0x55b57d6dc380_0 .net "q1_bar", 0 0, L_0x55b57d6dcaa0;  1 drivers
v0x55b57d6dc470_0 .net "q2", 0 0, v0x55b57d6da5b0_0;  1 drivers
v0x55b57d6dc560_0 .net "q2_bar", 0 0, L_0x55b57d6dcba0;  1 drivers
v0x55b57d6dc650_0 .net "q3", 0 0, v0x55b57d6dacd0_0;  1 drivers
v0x55b57d6dc740_0 .net "q3_bar", 0 0, L_0x55b57d6dcca0;  1 drivers
v0x55b57d6dc830_0 .net "q4", 0 0, v0x55b57d6db420_0;  1 drivers
v0x55b57d6dc8d0_0 .net "q4_bar", 0 0, L_0x55b57d6dcd50;  1 drivers
v0x55b57d6dc970_0 .var "rst_n", 0 0;
S_0x55b57d688030 .scope module, "dff1" "d_flip_flop" 2 41, 2 2 0, S_0x55b57d69a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_bar"
L_0x55b57d6dcaa0 .functor NOT 1, v0x55b57d6d9f40_0, C4<0>, C4<0>, C4<0>;
v0x55b57d6881b0_0 .net "clk", 0 0, v0x55b57d6dc180_0;  1 drivers
v0x55b57d6d9e80_0 .net "d", 0 0, L_0x55b57d6dcaa0;  alias, 1 drivers
v0x55b57d6d9f40_0 .var "q", 0 0;
v0x55b57d6d9fe0_0 .net "q_bar", 0 0, L_0x55b57d6dcaa0;  alias, 1 drivers
v0x55b57d6da080_0 .net "rst_n", 0 0, v0x55b57d6dc970_0;  1 drivers
E_0x55b57d6bf1e0/0 .event negedge, v0x55b57d6da080_0;
E_0x55b57d6bf1e0/1 .event posedge, v0x55b57d6881b0_0;
E_0x55b57d6bf1e0 .event/or E_0x55b57d6bf1e0/0, E_0x55b57d6bf1e0/1;
S_0x55b57d6da1c0 .scope module, "dff2" "d_flip_flop" 2 50, 2 2 0, S_0x55b57d69a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_bar"
L_0x55b57d6dcba0 .functor NOT 1, v0x55b57d6da5b0_0, C4<0>, C4<0>, C4<0>;
v0x55b57d6da450_0 .net "clk", 0 0, v0x55b57d6d9f40_0;  alias, 1 drivers
v0x55b57d6da510_0 .net "d", 0 0, L_0x55b57d6dcba0;  alias, 1 drivers
v0x55b57d6da5b0_0 .var "q", 0 0;
v0x55b57d6da650_0 .net "q_bar", 0 0, L_0x55b57d6dcba0;  alias, 1 drivers
v0x55b57d6da720_0 .net "rst_n", 0 0, v0x55b57d6dc970_0;  alias, 1 drivers
E_0x55b57d6bf3e0/0 .event negedge, v0x55b57d6da080_0;
E_0x55b57d6bf3e0/1 .event posedge, v0x55b57d6d9f40_0;
E_0x55b57d6bf3e0 .event/or E_0x55b57d6bf3e0/0, E_0x55b57d6bf3e0/1;
S_0x55b57d6da8a0 .scope module, "dff3" "d_flip_flop" 2 59, 2 2 0, S_0x55b57d69a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_bar"
L_0x55b57d6dcca0 .functor NOT 1, v0x55b57d6dacd0_0, C4<0>, C4<0>, C4<0>;
v0x55b57d6dab40_0 .net "clk", 0 0, v0x55b57d6da5b0_0;  alias, 1 drivers
v0x55b57d6dac30_0 .net "d", 0 0, L_0x55b57d6dcca0;  alias, 1 drivers
v0x55b57d6dacd0_0 .var "q", 0 0;
v0x55b57d6dada0_0 .net "q_bar", 0 0, L_0x55b57d6dcca0;  alias, 1 drivers
v0x55b57d6dae70_0 .net "rst_n", 0 0, v0x55b57d6dc970_0;  alias, 1 drivers
E_0x55b57d6bf5f0/0 .event negedge, v0x55b57d6da080_0;
E_0x55b57d6bf5f0/1 .event posedge, v0x55b57d6da5b0_0;
E_0x55b57d6bf5f0 .event/or E_0x55b57d6bf5f0/0, E_0x55b57d6bf5f0/1;
S_0x55b57d6db030 .scope module, "dff4" "d_flip_flop" 2 68, 2 2 0, S_0x55b57d69a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_bar"
L_0x55b57d6dcd50 .functor NOT 1, v0x55b57d6db420_0, C4<0>, C4<0>, C4<0>;
v0x55b57d6db2c0_0 .net "clk", 0 0, v0x55b57d6dacd0_0;  alias, 1 drivers
v0x55b57d6db380_0 .net "d", 0 0, L_0x55b57d6dcd50;  alias, 1 drivers
v0x55b57d6db420_0 .var "q", 0 0;
v0x55b57d6db4f0_0 .net "q_bar", 0 0, L_0x55b57d6dcd50;  alias, 1 drivers
v0x55b57d6db5c0_0 .net "rst_n", 0 0, v0x55b57d6dc970_0;  alias, 1 drivers
E_0x55b57d6bf7f0/0 .event negedge, v0x55b57d6da080_0;
E_0x55b57d6bf7f0/1 .event posedge, v0x55b57d6dacd0_0;
E_0x55b57d6bf7f0 .event/or E_0x55b57d6bf7f0/0, E_0x55b57d6bf7f0/1;
S_0x55b57d6db730 .scope module, "my_nand_gate" "NAND_gate" 2 77, 2 22 0, S_0x55b57d69a210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Y"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
L_0x55b57d6dce00 .functor AND 1, v0x55b57d6d9f40_0, v0x55b57d6da5b0_0, C4<1>, C4<1>;
L_0x55b57d6dce90 .functor AND 1, L_0x55b57d6dce00, L_0x55b57d6dd0d0, C4<1>, C4<1>;
L_0x55b57d6dcf20 .functor AND 1, L_0x55b57d6dce90, L_0x55b57d6dd220, C4<1>, C4<1>;
L_0x55b57d6dcf90 .functor NOT 1, L_0x55b57d6dcf20, C4<0>, C4<0>, C4<0>;
v0x55b57d6db9d0_0 .net "A", 0 0, v0x55b57d6d9f40_0;  alias, 1 drivers
v0x55b57d6dbae0_0 .net "B", 0 0, v0x55b57d6da5b0_0;  alias, 1 drivers
v0x55b57d6dbbf0_0 .net "C", 0 0, L_0x55b57d6dd0d0;  1 drivers
v0x55b57d6dbc90_0 .net "D", 0 0, L_0x55b57d6dd220;  1 drivers
v0x55b57d6dbd30_0 .net "Y", 0 0, L_0x55b57d6dcf90;  alias, 1 drivers
v0x55b57d6dbe40_0 .net *"_s0", 0 0, L_0x55b57d6dce00;  1 drivers
v0x55b57d6dbf20_0 .net *"_s2", 0 0, L_0x55b57d6dce90;  1 drivers
v0x55b57d6dc000_0 .net *"_s4", 0 0, L_0x55b57d6dcf20;  1 drivers
    .scope S_0x55b57d688030;
T_0 ;
    %wait E_0x55b57d6bf1e0;
    %load/vec4 v0x55b57d6da080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b57d6d9f40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b57d6d9e80_0;
    %assign/vec4 v0x55b57d6d9f40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b57d6da1c0;
T_1 ;
    %wait E_0x55b57d6bf3e0;
    %load/vec4 v0x55b57d6da720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b57d6da5b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b57d6da510_0;
    %assign/vec4 v0x55b57d6da5b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b57d6da8a0;
T_2 ;
    %wait E_0x55b57d6bf5f0;
    %load/vec4 v0x55b57d6dae70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b57d6dacd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55b57d6dac30_0;
    %assign/vec4 v0x55b57d6dacd0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b57d6db030;
T_3 ;
    %wait E_0x55b57d6bf7f0;
    %load/vec4 v0x55b57d6db5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b57d6db420_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55b57d6db380_0;
    %assign/vec4 v0x55b57d6db420_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b57d69a210;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b57d6dc180_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x55b57d6dc180_0;
    %inv;
    %store/vec4 v0x55b57d6dc180_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x55b57d69a210;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b57d6dc970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b57d6dc970_0, 0, 1;
    %release/reg v0x55b57d6dc970_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55b57d69a210;
T_6 ;
    %vpi_call 2 105 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 106 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b57d69a210 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "dff.v";
