# 0 compiles, 7 failed with no errors.
# Errors: 0, Warnings: 0
# Compile of comparator.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of decoder.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of display_divider.vhd was successful.
# Errors: 3, Warnings: 0
# Errors: 0, Warnings: 0
# Compile of divider_const.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of divider_tb.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of leddcd.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of comparator_tb.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of divider.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of display_divider.vhd was successful.
# Compile of divider_const.vhd was successful.
# Compile of divider_tb.vhd was successful.
# Compile of leddcd.vhd was successful.
# Compile of comparator_tb.vhd was successful.
# Compile of divider.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.divider_tb
# vsim -gui work.divider_tb 
# Start time: 15:06:53 on Oct 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.divider_const(body)
# Loading work.divider_tb(behavior)
# Loading work.divider(structural_combinational)
# Loading work.comparator(behavioral)
# ** Fatal: (vsim-3348) Port length (5) does not match actual length (16) for port "/divider_tb/uut/comparator_gen(0)/firstslice/comp_first/DINL".
#    Time: 0 ps  Iteration: 0  Instance: /divider_tb/uut/comparator_gen(0)/firstslice/comp_first File: C:/Users/antb2/Desktop/School/CE 355/Lab 3 Combinational Division/lab3-ce355/simulation/comparator.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 15:06:54 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 15
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of display_divider.vhd was successful.
# Compile of divider_const.vhd was successful.
# Compile of divider_tb.vhd was successful.
# Compile of leddcd.vhd was successful.
# Compile of comparator_tb.vhd was successful.
# Compile of divider.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.divider_tb
# vsim -gui work.divider_tb 
# Start time: 15:09:39 on Oct 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.divider_const(body)
# Loading work.divider_tb(behavior)
# Loading work.divider(structural_combinational)
# Loading work.comparator(behavioral)
# ** Fatal: (vsim-3348) Port length (5) does not match actual length (16) for port "/divider_tb/uut/comparator_gen(0)/firstslice/comp_first/DINL".
#    Time: 0 ps  Iteration: 0  Instance: /divider_tb/uut/comparator_gen(0)/firstslice/comp_first File: C:/Users/antb2/Desktop/School/CE 355/Lab 3 Combinational Division/lab3-ce355/simulation/comparator.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 15:09:40 on Oct 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
