strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd1f15f1250>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd1f15fd610>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd1f15e6650>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1f15e6e90>",
		fillcolor=firebrick,
		label="19:NS
r_reg <= 2'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1f15e6e90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "19:NS"	[cond="['reset']",
		label=reset,
		lineno=18];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1f15e6450>",
		fillcolor=firebrick,
		label="21:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1f15e6450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "21:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=18];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fd1f158ee90>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="16:AS
feedback_value = ~r_reg[4] | r_reg[2] & ~r_reg[3];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg', 'r_reg']"];
	"26:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fd1f18a0450>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="26:AS
r_next = { r_reg[3:1], r_reg[0] ^ feedback_value };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg', 'feedback_value']"];
	"16:AS" -> "26:AS";
	"Leaf_17:AL"	[def_var="['r_reg']",
		label="Leaf_17:AL"];
	"19:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"26:AS" -> "17:AL";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fd1f1596750>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="15:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_17:AL" -> "16:AS";
	"Leaf_17:AL" -> "26:AS";
	"Leaf_17:AL" -> "15:AS";
	"21:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
}
