P "CDS_LMAN_SYM_OUTLINE" "-550,600,550,-600" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
L -550 600 -550 -600 -1 0
L -550 600 550 600 -1 0
L 550 600 550 -600 -1 0
L -550 -600 550 -600 -1 0
T -525 500 0 0 29 0 0 0 0 19 0
6/10
P "$LOCATION" "?" -531 628 0 0 29 0 0 0 0 0 1 0 0
P "PATH" "?" 0 0 0 0 29 0 0 0 0 0 0 0 0
P "VALUE" "MPC8313ECVRAFF" -525 550 0 0 29 0 0 0 0 0 1 0 0
L 600 400 550 400 -1 0
C 600 400 "TSEC1_COL/USBDR_TXDRXD0" 625 400 0 1 29 0 L
X "PIN_TEXT" "TSEC1_COL/USBDR_TXDRXD0" 540 400 0 0 29 0 0 2 0 0 1 0 0
L 600 350 550 350 -1 0
C 600 350 "TSEC1_CRS/USBDR_TXDRXD1" 625 350 0 1 29 0 L
X "PIN_TEXT" "TSEC1_CRS/USBDR_TXDRXD1" 540 350 0 0 29 0 0 2 0 0 1 0 0
L 600 300 550 300 -1 0
C 600 300 "TSEC1_GTX_CLK/USBDR_TXDRXD2" 625 300 0 1 29 0 L
X "PIN_TEXT" "TSEC1_GTX_CLK/USBDR_TXDRXD2" 540 300 0 0 29 0 0 2 0 0 1 0 0
L 600 250 550 250 -1 0
C 600 250 "TSEC1_RX_CLK/USBDR_TXDRXD3" 625 250 0 1 29 0 L
X "PIN_TEXT" "TSEC1_RX_CLK/USBDR_TXDRXD3" 540 250 0 0 29 0 0 2 0 0 1 0 0
L 600 200 550 200 -1 0
C 600 200 "TSEC1_RX_DV/USBDR_TXDRXD4" 625 200 0 1 29 0 L
X "PIN_TEXT" "TSEC1_RX_DV/USBDR_TXDRXD4" 540 200 0 0 29 0 0 2 0 0 1 0 0
L 600 150 550 150 -1 0
C 600 150 "TSEC1_RXD3/USBDR_TXDRXD5" 625 150 0 1 29 0 L
X "PIN_TEXT" "TSEC1_RXD3/USBDR_TXDRXD5" 540 150 0 0 29 0 0 2 0 0 1 0 0
L 600 100 550 100 -1 0
C 600 100 "TSEC1_RXD2/USBDR_TXDRXD6" 625 100 0 1 29 0 L
X "PIN_TEXT" "TSEC1_RXD2/USBDR_TXDRXD6" 540 100 0 0 29 0 0 2 0 0 1 0 0
L 600 50 550 50 -1 0
C 600 50 "TSEC1_RXD1/USBDR_TXDRXD7" 625 50 0 1 29 0 L
X "PIN_TEXT" "TSEC1_RXD1/USBDR_TXDRXD7" 540 50 0 0 29 0 0 2 0 0 1 0 0
L 600 0 550 0 -1 0
C 600 0 "TSEC1_RXD0/USBDR_NXT/TSEC_1588_TRIG1" 625 0 0 1 29 0 L
X "PIN_TEXT" "TSEC1_RXD0/USBDR_NXT/TSEC_1588_TRIG1" 540 0 0 0 29 0 0 2 0 0 1 0 0
L 600 -50 550 -50 -1 0
C 600 -50 "TSEC1_RX_ER/USBDR_DIR/TSEC_1588_TRIG2" 625 -50 0 1 29 0 L
X "PIN_TEXT" "TSEC1_RX_ER/USBDR_DIR/TSEC_1588_TRIG2" 540 -50 0 0 29 0 0 2 0 0 1 0 0
L 600 -100 550 -100 -1 0
C 600 -100 "TSEC1_TX_CLK/USBDR_CLK/TSEC_1588_CLK" 625 -100 0 1 29 0 L
X "PIN_TEXT" "TSEC1_TX_CLK/USBDR_CLK/TSEC_1588_CLK" 540 -100 0 0 29 0 0 2 0 0 1 0 0
L 600 -150 550 -150 -1 0
C 600 -150 "TSEC1_TXD3/TSEC_1588_GCLK" 625 -150 0 1 29 0 L
X "PIN_TEXT" "TSEC1_TXD3/TSEC_1588_GCLK" 540 -150 0 0 29 0 0 2 0 0 1 0 0
L 600 -200 550 -200 -1 0
C 600 -200 "TSEC1_TXD2/TSEC_1588_PP1" 625 -200 0 1 29 0 L
X "PIN_TEXT" "TSEC1_TXD2/TSEC_1588_PP1" 540 -200 0 0 29 0 0 2 0 0 1 0 0
L 600 -250 550 -250 -1 0
C 600 -250 "TSEC1_TXD1/TSEC_1588_PP2" 625 -250 0 1 29 0 L
X "PIN_TEXT" "TSEC1_TXD1/TSEC_1588_PP2" 540 -250 0 0 29 0 0 2 0 0 1 0 0
L 600 -300 550 -300 -1 0
C 600 -300 "TSEC1_TXD0/USBDR_STP/TSEC_1588_PP3" 625 -300 0 1 29 0 L
X "PIN_TEXT" "TSEC1_TXD0/USBDR_STP/TSEC_1588_PP3" 540 -300 0 0 29 0 0 2 0 0 1 0 0
L 600 -350 550 -350 -1 0
C 600 -350 "TSEC1_TX_EN/TSEC_1588_ALARM1" 625 -350 0 1 29 0 L
X "PIN_TEXT" "TSEC1_TX_EN/TSEC_1588_ALARM1" 540 -350 0 0 29 0 0 2 0 0 1 0 0
L 600 -400 550 -400 -1 0
C 600 -400 "TSEC1_TX_ER/TSEC_1588_ALARM2" 625 -400 0 1 29 0 L
X "PIN_TEXT" "TSEC1_TX_ER/TSEC_1588_ALARM2" 540 -400 0 0 29 0 0 2 0 0 1 0 0
L 600 -450 550 -450 -1 0
C 600 -450 "TSEC1_GTX_CLK125" 625 -450 0 1 29 0 L
X "PIN_TEXT" "TSEC1_GTX_CLK125" 540 -450 0 0 29 0 0 2 0 0 1 0 0
L 600 -500 550 -500 -1 0
C 600 -500 "TSEC1_MDC/LB_POR_CFG_BOOT_ECC_DIS" 625 -500 0 1 29 0 L
X "PIN_TEXT" "TSEC1_MDC/LB_POR_CFG_BOOT_ECC_DIS" 540 -500 0 0 29 0 0 2 0 0 1 0 0
L 600 -550 550 -550 -1 0
C 600 -550 "TSEC1_MDIO" 625 -550 0 1 29 0 L
X "PIN_TEXT" "TSEC1_MDIO" 540 -550 0 0 29 0 0 2 0 0 1 0 0


