m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch/simulation/modelsim
vsr_nor_latch
Z1 !s110 1697887875
!i10b 1
!s100 mLJ>L9dm77z1h?anc^Cl>3
I]?Ubjlb;h:djfl`1mj5ZD2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1697887048
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch/sr_nor_latch.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch/sr_nor_latch.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1697887875.000000
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch/sr_nor_latch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch/sr_nor_latch.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch}
Z7 tCvgOpt 0
vsr_nor_latch_test
R1
!i10b 1
!s100 oL6;b7Mjz?M13;k8Nf18j1
IX;`AkIY:a;z5[@o`PJJlZ3
R2
R0
w1697887858
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch/sr_nor_latch_test.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch/sr_nor_latch_test.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch/sr_nor_latch_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/Latches/sr_nor_latch/sr_nor_latch_test.v|
!i113 1
R5
R6
R7
