// Seed: 1519888014
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  assign id_4 = 1;
  wire id_10;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    output wire id_2,
    input wor id_3,
    output wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    output wand id_7,
    input uwire id_8,
    output tri0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    output wor id_12,
    output wire id_13,
    inout wand id_14,
    input wand id_15,
    input tri id_16
);
  always id_14 = id_16;
  wand id_18;
  wire id_19;
  assign id_13 = id_18;
  wire id_20;
  always begin : LABEL_0
    id_2 = 1;
  end
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19
  );
endmodule
