// Seed: 411253487
module module_0 #(
    parameter id_2 = 32'd97,
    parameter id_3 = 32'd54,
    parameter id_5 = 32'd43
);
  reg id_1;
  assign id_1 = 1;
  wire _id_2;
  assign module_1.id_6 = 0;
  assign id_1 = id_2;
  wor _id_3 = -1;
  always_comb @(-1 ^ 1 or negedge 1) id_1 <= id_3;
  wire id_4;
  wire [id_3 : id_3] _id_5;
  wire [-1 : id_2] id_6;
  final $unsigned(40);
  ;
  id_7 :
  assert property (@(negedge id_4) -1)
  else $clog2(38);
  ;
  wire id_8;
  wire [id_2 : id_5] \id_9 ;
  logic id_10;
endmodule
module module_1 #(
    parameter id_2 = 32'd49
);
  logic [7:0] id_1 = id_1;
  supply1 [1 : -1  +  1 'b0] _id_2 = 1;
  assign id_1 = ~id_1[{id_2, -1}];
  wor id_3 = (-1);
  localparam id_4 = 1;
  parameter id_5 = id_4;
  module_0 modCall_1 ();
  wand id_6 = 1;
endmodule
