-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Sun Jun  4 17:26:31 2023
-- Host        : gpu31 running 64-bit CentOS Linux release 7.9.2009 (Core)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_krnl_vadd_rtl_1_0_sim_netlist.vhdl
-- Design      : ulp_krnl_vadd_rtl_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcu280-fsvh2892-2L-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_adder is
  port (
    acc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_adder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_adder is
  signal inst_wr_xpm_fifo_sync_i_10_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_11_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_12_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_13_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_14_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_15_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_16_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_17_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_18_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_19_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_20_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_21_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_22_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_23_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_24_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_25_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_26_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_27_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_28_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_29_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_2_n_1 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_2_n_2 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_2_n_3 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_2_n_4 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_2_n_5 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_2_n_6 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_2_n_7 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_30_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_31_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_32_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_33_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_34_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_35_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_36_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_37_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_3_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_3_n_1 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_3_n_2 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_3_n_3 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_3_n_4 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_3_n_5 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_3_n_6 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_3_n_7 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_4_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_4_n_1 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_4_n_2 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_4_n_3 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_4_n_4 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_4_n_5 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_4_n_6 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_4_n_7 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_5_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_5_n_1 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_5_n_2 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_5_n_3 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_5_n_4 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_5_n_5 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_5_n_6 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_5_n_7 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_6_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_7_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_8_n_0 : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_9_n_0 : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of inst_wr_xpm_fifo_sync_i_2 : label is 35;
  attribute ADDER_THRESHOLD of inst_wr_xpm_fifo_sync_i_3 : label is 35;
  attribute ADDER_THRESHOLD of inst_wr_xpm_fifo_sync_i_4 : label is 35;
  attribute ADDER_THRESHOLD of inst_wr_xpm_fifo_sync_i_5 : label is 35;
begin
inst_wr_xpm_fifo_sync_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(27),
      I1 => dout(59),
      O => inst_wr_xpm_fifo_sync_i_10_n_0
    );
inst_wr_xpm_fifo_sync_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(26),
      I1 => dout(58),
      O => inst_wr_xpm_fifo_sync_i_11_n_0
    );
inst_wr_xpm_fifo_sync_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(25),
      I1 => dout(57),
      O => inst_wr_xpm_fifo_sync_i_12_n_0
    );
inst_wr_xpm_fifo_sync_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(24),
      I1 => dout(56),
      O => inst_wr_xpm_fifo_sync_i_13_n_0
    );
inst_wr_xpm_fifo_sync_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(23),
      I1 => dout(55),
      O => inst_wr_xpm_fifo_sync_i_14_n_0
    );
inst_wr_xpm_fifo_sync_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(22),
      I1 => dout(54),
      O => inst_wr_xpm_fifo_sync_i_15_n_0
    );
inst_wr_xpm_fifo_sync_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(21),
      I1 => dout(53),
      O => inst_wr_xpm_fifo_sync_i_16_n_0
    );
inst_wr_xpm_fifo_sync_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(20),
      I1 => dout(52),
      O => inst_wr_xpm_fifo_sync_i_17_n_0
    );
inst_wr_xpm_fifo_sync_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(19),
      I1 => dout(51),
      O => inst_wr_xpm_fifo_sync_i_18_n_0
    );
inst_wr_xpm_fifo_sync_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(18),
      I1 => dout(50),
      O => inst_wr_xpm_fifo_sync_i_19_n_0
    );
inst_wr_xpm_fifo_sync_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => inst_wr_xpm_fifo_sync_i_3_n_0,
      CI_TOP => '0',
      CO(7) => NLW_inst_wr_xpm_fifo_sync_i_2_CO_UNCONNECTED(7),
      CO(6) => inst_wr_xpm_fifo_sync_i_2_n_1,
      CO(5) => inst_wr_xpm_fifo_sync_i_2_n_2,
      CO(4) => inst_wr_xpm_fifo_sync_i_2_n_3,
      CO(3) => inst_wr_xpm_fifo_sync_i_2_n_4,
      CO(2) => inst_wr_xpm_fifo_sync_i_2_n_5,
      CO(1) => inst_wr_xpm_fifo_sync_i_2_n_6,
      CO(0) => inst_wr_xpm_fifo_sync_i_2_n_7,
      DI(7) => '0',
      DI(6 downto 0) => dout(30 downto 24),
      O(7 downto 0) => acc(31 downto 24),
      S(7) => inst_wr_xpm_fifo_sync_i_6_n_0,
      S(6) => inst_wr_xpm_fifo_sync_i_7_n_0,
      S(5) => inst_wr_xpm_fifo_sync_i_8_n_0,
      S(4) => inst_wr_xpm_fifo_sync_i_9_n_0,
      S(3) => inst_wr_xpm_fifo_sync_i_10_n_0,
      S(2) => inst_wr_xpm_fifo_sync_i_11_n_0,
      S(1) => inst_wr_xpm_fifo_sync_i_12_n_0,
      S(0) => inst_wr_xpm_fifo_sync_i_13_n_0
    );
inst_wr_xpm_fifo_sync_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(17),
      I1 => dout(49),
      O => inst_wr_xpm_fifo_sync_i_20_n_0
    );
inst_wr_xpm_fifo_sync_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(16),
      I1 => dout(48),
      O => inst_wr_xpm_fifo_sync_i_21_n_0
    );
inst_wr_xpm_fifo_sync_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(15),
      I1 => dout(47),
      O => inst_wr_xpm_fifo_sync_i_22_n_0
    );
inst_wr_xpm_fifo_sync_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(14),
      I1 => dout(46),
      O => inst_wr_xpm_fifo_sync_i_23_n_0
    );
inst_wr_xpm_fifo_sync_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(13),
      I1 => dout(45),
      O => inst_wr_xpm_fifo_sync_i_24_n_0
    );
inst_wr_xpm_fifo_sync_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(12),
      I1 => dout(44),
      O => inst_wr_xpm_fifo_sync_i_25_n_0
    );
inst_wr_xpm_fifo_sync_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(11),
      I1 => dout(43),
      O => inst_wr_xpm_fifo_sync_i_26_n_0
    );
inst_wr_xpm_fifo_sync_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(10),
      I1 => dout(42),
      O => inst_wr_xpm_fifo_sync_i_27_n_0
    );
inst_wr_xpm_fifo_sync_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(9),
      I1 => dout(41),
      O => inst_wr_xpm_fifo_sync_i_28_n_0
    );
inst_wr_xpm_fifo_sync_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(8),
      I1 => dout(40),
      O => inst_wr_xpm_fifo_sync_i_29_n_0
    );
inst_wr_xpm_fifo_sync_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => inst_wr_xpm_fifo_sync_i_4_n_0,
      CI_TOP => '0',
      CO(7) => inst_wr_xpm_fifo_sync_i_3_n_0,
      CO(6) => inst_wr_xpm_fifo_sync_i_3_n_1,
      CO(5) => inst_wr_xpm_fifo_sync_i_3_n_2,
      CO(4) => inst_wr_xpm_fifo_sync_i_3_n_3,
      CO(3) => inst_wr_xpm_fifo_sync_i_3_n_4,
      CO(2) => inst_wr_xpm_fifo_sync_i_3_n_5,
      CO(1) => inst_wr_xpm_fifo_sync_i_3_n_6,
      CO(0) => inst_wr_xpm_fifo_sync_i_3_n_7,
      DI(7 downto 0) => dout(23 downto 16),
      O(7 downto 0) => acc(23 downto 16),
      S(7) => inst_wr_xpm_fifo_sync_i_14_n_0,
      S(6) => inst_wr_xpm_fifo_sync_i_15_n_0,
      S(5) => inst_wr_xpm_fifo_sync_i_16_n_0,
      S(4) => inst_wr_xpm_fifo_sync_i_17_n_0,
      S(3) => inst_wr_xpm_fifo_sync_i_18_n_0,
      S(2) => inst_wr_xpm_fifo_sync_i_19_n_0,
      S(1) => inst_wr_xpm_fifo_sync_i_20_n_0,
      S(0) => inst_wr_xpm_fifo_sync_i_21_n_0
    );
inst_wr_xpm_fifo_sync_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(7),
      I1 => dout(39),
      O => inst_wr_xpm_fifo_sync_i_30_n_0
    );
inst_wr_xpm_fifo_sync_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(6),
      I1 => dout(38),
      O => inst_wr_xpm_fifo_sync_i_31_n_0
    );
inst_wr_xpm_fifo_sync_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(5),
      I1 => dout(37),
      O => inst_wr_xpm_fifo_sync_i_32_n_0
    );
inst_wr_xpm_fifo_sync_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(4),
      I1 => dout(36),
      O => inst_wr_xpm_fifo_sync_i_33_n_0
    );
inst_wr_xpm_fifo_sync_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(3),
      I1 => dout(35),
      O => inst_wr_xpm_fifo_sync_i_34_n_0
    );
inst_wr_xpm_fifo_sync_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(2),
      I1 => dout(34),
      O => inst_wr_xpm_fifo_sync_i_35_n_0
    );
inst_wr_xpm_fifo_sync_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(1),
      I1 => dout(33),
      O => inst_wr_xpm_fifo_sync_i_36_n_0
    );
inst_wr_xpm_fifo_sync_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(0),
      I1 => dout(32),
      O => inst_wr_xpm_fifo_sync_i_37_n_0
    );
inst_wr_xpm_fifo_sync_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => inst_wr_xpm_fifo_sync_i_5_n_0,
      CI_TOP => '0',
      CO(7) => inst_wr_xpm_fifo_sync_i_4_n_0,
      CO(6) => inst_wr_xpm_fifo_sync_i_4_n_1,
      CO(5) => inst_wr_xpm_fifo_sync_i_4_n_2,
      CO(4) => inst_wr_xpm_fifo_sync_i_4_n_3,
      CO(3) => inst_wr_xpm_fifo_sync_i_4_n_4,
      CO(2) => inst_wr_xpm_fifo_sync_i_4_n_5,
      CO(1) => inst_wr_xpm_fifo_sync_i_4_n_6,
      CO(0) => inst_wr_xpm_fifo_sync_i_4_n_7,
      DI(7 downto 0) => dout(15 downto 8),
      O(7 downto 0) => acc(15 downto 8),
      S(7) => inst_wr_xpm_fifo_sync_i_22_n_0,
      S(6) => inst_wr_xpm_fifo_sync_i_23_n_0,
      S(5) => inst_wr_xpm_fifo_sync_i_24_n_0,
      S(4) => inst_wr_xpm_fifo_sync_i_25_n_0,
      S(3) => inst_wr_xpm_fifo_sync_i_26_n_0,
      S(2) => inst_wr_xpm_fifo_sync_i_27_n_0,
      S(1) => inst_wr_xpm_fifo_sync_i_28_n_0,
      S(0) => inst_wr_xpm_fifo_sync_i_29_n_0
    );
inst_wr_xpm_fifo_sync_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => inst_wr_xpm_fifo_sync_i_5_n_0,
      CO(6) => inst_wr_xpm_fifo_sync_i_5_n_1,
      CO(5) => inst_wr_xpm_fifo_sync_i_5_n_2,
      CO(4) => inst_wr_xpm_fifo_sync_i_5_n_3,
      CO(3) => inst_wr_xpm_fifo_sync_i_5_n_4,
      CO(2) => inst_wr_xpm_fifo_sync_i_5_n_5,
      CO(1) => inst_wr_xpm_fifo_sync_i_5_n_6,
      CO(0) => inst_wr_xpm_fifo_sync_i_5_n_7,
      DI(7 downto 0) => dout(7 downto 0),
      O(7 downto 0) => acc(7 downto 0),
      S(7) => inst_wr_xpm_fifo_sync_i_30_n_0,
      S(6) => inst_wr_xpm_fifo_sync_i_31_n_0,
      S(5) => inst_wr_xpm_fifo_sync_i_32_n_0,
      S(4) => inst_wr_xpm_fifo_sync_i_33_n_0,
      S(3) => inst_wr_xpm_fifo_sync_i_34_n_0,
      S(2) => inst_wr_xpm_fifo_sync_i_35_n_0,
      S(1) => inst_wr_xpm_fifo_sync_i_36_n_0,
      S(0) => inst_wr_xpm_fifo_sync_i_37_n_0
    );
inst_wr_xpm_fifo_sync_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(31),
      I1 => dout(63),
      O => inst_wr_xpm_fifo_sync_i_6_n_0
    );
inst_wr_xpm_fifo_sync_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(30),
      I1 => dout(62),
      O => inst_wr_xpm_fifo_sync_i_7_n_0
    );
inst_wr_xpm_fifo_sync_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(29),
      I1 => dout(61),
      O => inst_wr_xpm_fifo_sync_i_8_n_0
    );
inst_wr_xpm_fifo_sync_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout(28),
      I1 => dout(60),
      O => inst_wr_xpm_fifo_sync_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_control_s_axi is
  port (
    FSM_sequential_rstate_reg_0 : out STD_LOGIC;
    int_auto_restart_reg_0 : out STD_LOGIC;
    int_gie_reg_0 : out STD_LOGIC;
    \int_ap_done__0\ : out STD_LOGIC;
    \int_length_r_reg[1]_0\ : out STD_LOGIC;
    \int_length_r_reg[2]_0\ : out STD_LOGIC;
    \int_length_r_reg[3]_0\ : out STD_LOGIC;
    \int_length_r_reg[4]_0\ : out STD_LOGIC;
    \int_length_r_reg[6]_0\ : out STD_LOGIC;
    \int_length_r_reg[6]_1\ : out STD_LOGIC;
    \int_length_r_reg[0]_0\ : out STD_LOGIC;
    \ap_start_r_reg_rep__0\ : out STD_LOGIC;
    \int_ap_start_reg_rep__1_0\ : out STD_LOGIC;
    \ap_start_r_reg_rep__0_0\ : out STD_LOGIC;
    \ap_start_r_reg_rep__0_1\ : out STD_LOGIC;
    \ap_start_r_reg_rep__0_2\ : out STD_LOGIC;
    \ap_start_r_reg_rep__0_3\ : out STD_LOGIC;
    \ap_start_r_reg_rep__0_4\ : out STD_LOGIC;
    \ap_start_r_reg_rep__0_5\ : out STD_LOGIC;
    \ap_start_r_reg_rep__0_6\ : out STD_LOGIC;
    \ap_start_r_reg_rep__0_7\ : out STD_LOGIC;
    ap_start_r_reg_rep : out STD_LOGIC;
    \int_ap_start_reg_rep__0_0\ : out STD_LOGIC;
    ap_start_r_reg_rep_0 : out STD_LOGIC;
    ap_start_r_reg_rep_1 : out STD_LOGIC;
    ap_start_r_reg_rep_2 : out STD_LOGIC;
    ap_start_r_reg_rep_3 : out STD_LOGIC;
    ap_start_r_reg_rep_4 : out STD_LOGIC;
    ap_start_r_reg_rep_5 : out STD_LOGIC;
    ap_start_r_reg_rep_6 : out STD_LOGIC;
    ap_start_r_reg_rep_7 : out STD_LOGIC;
    ap_start_r_reg : out STD_LOGIC;
    ap_start_r_reg_0 : out STD_LOGIC;
    ap_start_r_reg_1 : out STD_LOGIC;
    ap_start_r_reg_2 : out STD_LOGIC;
    ap_start_r_reg_3 : out STD_LOGIC;
    ap_start_r_reg_4 : out STD_LOGIC;
    ap_start_r_reg_5 : out STD_LOGIC;
    ap_start_r_reg_6 : out STD_LOGIC;
    ap_start_r_reg_7 : out STD_LOGIC;
    ap_start_r_reg_8 : out STD_LOGIC;
    ap_start_r_reg_9 : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_control_WVALID_0 : out STD_LOGIC;
    \waddr_reg[4]_0\ : out STD_LOGIC;
    \waddr_reg[3]_0\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    ap_start_pulse : out STD_LOGIC;
    final_burst_len0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \int_length_r_reg[30]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_start_r_reg_rep__0_8\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_start_r_reg_rep__0_9\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_start_r_reg_rep__0_10\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_start_r_reg_rep__0_11\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_start_r_reg_rep__0_12\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_start_r_reg_rep__0_13\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_start_r_reg_rep__0_14\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_start_r_reg_rep_8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_rep_9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_rep_10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_rep_11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_rep_12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_rep_13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_rep_14 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_14 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start_r_reg_15 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    int_auto_restart_reg_1 : in STD_LOGIC;
    int_gie_reg_1 : in STD_LOGIC;
    int_ap_done_reg_0 : in STD_LOGIC;
    \addr_reg[0][0]\ : in STD_LOGIC;
    \addr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \addr_reg[1][0]\ : in STD_LOGIC;
    \addr_reg[1]_2\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_start_r : in STD_LOGIC;
    \addr_reg[63]\ : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_idle : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    \int_ap_start_reg_rep__1_1\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_ready : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_control_s_axi is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_0_[0]\ : STD_LOGIC;
  signal \^fsm_sequential_rstate_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal a : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \addr[0][17]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_9_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_9_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_9_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_9_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_9_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_10_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_9_n_0\ : STD_LOGIC;
  signal \addr[16]_i_10_n_0\ : STD_LOGIC;
  signal \addr[16]_i_2_n_0\ : STD_LOGIC;
  signal \addr[16]_i_3_n_0\ : STD_LOGIC;
  signal \addr[16]_i_4_n_0\ : STD_LOGIC;
  signal \addr[16]_i_5_n_0\ : STD_LOGIC;
  signal \addr[16]_i_6_n_0\ : STD_LOGIC;
  signal \addr[16]_i_7_n_0\ : STD_LOGIC;
  signal \addr[16]_i_8_n_0\ : STD_LOGIC;
  signal \addr[16]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_10_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_9_n_0\ : STD_LOGIC;
  signal \addr[24]_i_2_n_0\ : STD_LOGIC;
  signal \addr[24]_i_3_n_0\ : STD_LOGIC;
  signal \addr[24]_i_4_n_0\ : STD_LOGIC;
  signal \addr[24]_i_5_n_0\ : STD_LOGIC;
  signal \addr[24]_i_6_n_0\ : STD_LOGIC;
  signal \addr[24]_i_7_n_0\ : STD_LOGIC;
  signal \addr[24]_i_8_n_0\ : STD_LOGIC;
  signal \addr[24]_i_9_n_0\ : STD_LOGIC;
  signal \addr[32]_i_2_n_0\ : STD_LOGIC;
  signal \addr[32]_i_3_n_0\ : STD_LOGIC;
  signal \addr[32]_i_4_n_0\ : STD_LOGIC;
  signal \addr[32]_i_5_n_0\ : STD_LOGIC;
  signal \addr[32]_i_6_n_0\ : STD_LOGIC;
  signal \addr[32]_i_7_n_0\ : STD_LOGIC;
  signal \addr[32]_i_8_n_0\ : STD_LOGIC;
  signal \addr[32]_i_9_n_0\ : STD_LOGIC;
  signal \addr[40]_i_2_n_0\ : STD_LOGIC;
  signal \addr[40]_i_3_n_0\ : STD_LOGIC;
  signal \addr[40]_i_4_n_0\ : STD_LOGIC;
  signal \addr[40]_i_5_n_0\ : STD_LOGIC;
  signal \addr[40]_i_6_n_0\ : STD_LOGIC;
  signal \addr[40]_i_7_n_0\ : STD_LOGIC;
  signal \addr[40]_i_8_n_0\ : STD_LOGIC;
  signal \addr[40]_i_9_n_0\ : STD_LOGIC;
  signal \addr[48]_i_2_n_0\ : STD_LOGIC;
  signal \addr[48]_i_3_n_0\ : STD_LOGIC;
  signal \addr[48]_i_4_n_0\ : STD_LOGIC;
  signal \addr[48]_i_5_n_0\ : STD_LOGIC;
  signal \addr[48]_i_6_n_0\ : STD_LOGIC;
  signal \addr[48]_i_7_n_0\ : STD_LOGIC;
  signal \addr[48]_i_8_n_0\ : STD_LOGIC;
  signal \addr[48]_i_9_n_0\ : STD_LOGIC;
  signal \addr[56]_i_2_n_0\ : STD_LOGIC;
  signal \addr[56]_i_3_n_0\ : STD_LOGIC;
  signal \addr[56]_i_4_n_0\ : STD_LOGIC;
  signal \addr[56]_i_5_n_0\ : STD_LOGIC;
  signal \addr[56]_i_6_n_0\ : STD_LOGIC;
  signal \addr[56]_i_7_n_0\ : STD_LOGIC;
  signal \addr[56]_i_8_n_0\ : STD_LOGIC;
  signal \addr[56]_i_9_n_0\ : STD_LOGIC;
  signal \addr[63]_i_3_n_0\ : STD_LOGIC;
  signal \addr[63]_i_4_n_0\ : STD_LOGIC;
  signal \addr[63]_i_5_n_0\ : STD_LOGIC;
  signal \addr[63]_i_6_n_0\ : STD_LOGIC;
  signal \addr[63]_i_7_n_0\ : STD_LOGIC;
  signal \addr[63]_i_8_n_0\ : STD_LOGIC;
  signal \addr[63]_i_9_n_0\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \addr_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \addr_reg[63]_i_2_n_4\ : STD_LOGIC;
  signal \addr_reg[63]_i_2_n_5\ : STD_LOGIC;
  signal \addr_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \addr_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal b : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal c : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \int_a[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_a[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_a[63]_i_1_n_0\ : STD_LOGIC;
  signal int_a_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_a_reg06_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^int_ap_done__0\ : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal \^int_ap_start_reg_rep__0_0\ : STD_LOGIC;
  signal \^int_ap_start_reg_rep__1_0\ : STD_LOGIC;
  signal int_ap_start_reg_rep_n_0 : STD_LOGIC;
  signal \int_ap_start_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__1_n_0\ : STD_LOGIC;
  signal int_ap_start_rep_i_1_n_0 : STD_LOGIC;
  signal \^int_auto_restart_reg_0\ : STD_LOGIC;
  signal \int_b[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_b[63]_i_1_n_0\ : STD_LOGIC;
  signal int_b_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_b_reg03_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_c[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_c[63]_i_1_n_0\ : STD_LOGIC;
  signal int_c_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_c_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^int_gie_reg_0\ : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_length_r0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_length_r[31]_i_1_n_0\ : STD_LOGIC;
  signal length_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \num_transactions[0]_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_3_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_4_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_5_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_6_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_7_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_8_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_9_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_3_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_4_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_5_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_6_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_7_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_8_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_9_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_3_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_4_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_5_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_6_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_7_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_8_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_9_n_0\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal rnext : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_wvalid_0\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \^waddr_reg[4]_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \NLW_addr_reg[0][57]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addr_reg[0][57]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_addr_reg[1][57]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addr_reg[1][57]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_addr_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addr_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_num_transactions_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_num_transactions_reg[23]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_num_transactions_reg[7]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_wstate[1]_i_1\ : label is "soft_lutpair83";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRDATA:010,WRRESP:100,WRIDLE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:010,WRRESP:100,WRIDLE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:010,WRRESP:100,WRIDLE:001";
  attribute SOFT_HLUTNM of FSM_sequential_rstate_i_1 : label is "soft_lutpair86";
  attribute FSM_ENCODED_STATES of FSM_sequential_rstate_reg : label is "RDIDLE:0,RDDATA:1";
  attribute SOFT_HLUTNM of \addr[63]_i_1\ : label is "soft_lutpair81";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \addr_reg[0][17]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][25]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][33]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][41]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][49]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][57]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][9]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][17]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][25]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][33]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][41]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][49]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][57]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][9]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[63]_i_2\ : label is 16;
  attribute SOFT_HLUTNM of \final_burst_len[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \final_burst_len[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \final_burst_len[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \final_burst_len[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \final_burst_len[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \final_burst_len[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_a[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_a[10]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_a[11]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_a[12]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_a[13]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_a[14]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_a[15]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_a[16]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_a[17]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_a[18]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_a[19]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_a[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_a[20]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_a[21]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_a[22]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_a[23]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_a[24]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_a[25]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_a[26]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_a[27]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_a[28]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_a[29]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_a[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_a[30]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_a[31]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_a[31]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_a[32]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_a[33]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_a[34]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_a[35]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_a[36]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_a[37]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_a[38]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_a[39]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_a[3]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_a[40]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_a[41]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_a[42]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_a[43]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_a[44]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_a[45]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_a[46]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_a[47]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_a[48]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_a[49]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_a[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_a[50]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_a[51]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_a[52]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_a[53]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_a[54]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_a[55]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_a[56]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_a[57]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_a[58]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_a[59]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_a[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_a[60]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_a[61]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_a[62]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_a[63]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_a[6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_a[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_a[8]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_a[9]_i_1\ : label is "soft_lutpair172";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of int_ap_start_reg : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of int_ap_start_reg_rep : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__0\ : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__1\ : label is "int_ap_start_reg";
  attribute SOFT_HLUTNM of \int_b[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_b[10]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_b[11]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_b[12]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_b[13]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_b[14]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_b[15]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_b[16]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_b[17]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_b[18]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_b[19]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_b[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_b[20]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_b[21]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_b[22]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_b[23]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_b[24]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_b[25]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_b[26]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_b[27]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_b[28]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_b[29]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_b[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_b[30]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_b[31]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_b[32]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_b[33]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_b[34]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_b[35]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_b[36]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_b[37]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_b[38]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_b[39]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_b[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_b[40]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_b[41]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_b[42]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_b[43]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_b[44]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_b[45]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_b[46]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_b[47]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_b[48]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_b[49]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_b[4]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_b[50]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_b[51]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_b[52]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_b[53]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_b[54]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_b[55]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_b[56]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_b[57]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_b[58]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_b[59]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_b[5]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_b[60]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_b[61]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_b[62]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_b[63]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_b[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_b[7]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_b[8]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_b[9]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_c[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_c[10]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_c[11]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_c[12]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_c[13]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_c[14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_c[15]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_c[16]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_c[17]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_c[18]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_c[19]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_c[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_c[20]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_c[21]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_c[22]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_c[23]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_c[24]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_c[25]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_c[26]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_c[27]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_c[28]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_c[29]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_c[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_c[30]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_c[31]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_c[32]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_c[33]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_c[34]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_c[35]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_c[36]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_c[37]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_c[38]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_c[39]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_c[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_c[40]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_c[41]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_c[42]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_c[43]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_c[44]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_c[45]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_c[46]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_c[47]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_c[48]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_c[49]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_c[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_c[50]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_c[51]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_c[52]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_c[53]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_c[54]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_c[55]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_c[56]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_c[57]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_c[58]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_c[59]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_c[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_c[60]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_c[61]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_c[62]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_c[63]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_c[63]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_c[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_c[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_c[8]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_c[9]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_length_r[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_length_r[10]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_length_r[11]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_length_r[12]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_length_r[13]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_length_r[14]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_length_r[15]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_length_r[16]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_length_r[17]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_length_r[18]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_length_r[19]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_length_r[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_length_r[20]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_length_r[21]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_length_r[22]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_length_r[23]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_length_r[24]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_length_r[25]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_length_r[26]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_length_r[27]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_length_r[28]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_length_r[29]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_length_r[2]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_length_r[30]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_length_r[31]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_length_r[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_length_r[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_length_r[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_length_r[6]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_length_r[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_length_r[8]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_length_r[9]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of interrupt_INST_0 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \num_transactions[0]_i_1\ : label is "soft_lutpair84";
  attribute ADDER_THRESHOLD of \num_transactions_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \num_transactions_reg[15]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \num_transactions_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \num_transactions_reg[23]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \num_transactions_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \num_transactions_reg[7]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \rdata[0]_i_6\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rdata[0]_i_7\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rdata[1]_i_5\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rdata[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of s_axi_control_ARREADY_INST_0 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of s_axi_control_AWREADY_INST_0 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of start_i_1 : label is "soft_lutpair81";
begin
  E(0) <= \^e\(0);
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  FSM_sequential_rstate_reg_0 <= \^fsm_sequential_rstate_reg_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  ap_start <= \^ap_start\;
  \int_ap_done__0\ <= \^int_ap_done__0\;
  \int_ap_start_reg_rep__0_0\ <= \^int_ap_start_reg_rep__0_0\;
  \int_ap_start_reg_rep__1_0\ <= \^int_ap_start_reg_rep__1_0\;
  int_auto_restart_reg_0 <= \^int_auto_restart_reg_0\;
  int_gie_reg_0 <= \^int_gie_reg_0\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_WVALID_0 <= \^s_axi_control_wvalid_0\;
  \waddr_reg[4]_0\ <= \^waddr_reg[4]_0\;
\FSM_onehot_wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \FSM_onehot_wstate_reg_n_0_[0]\,
      I2 => \^s_axi_control_bvalid\,
      I3 => s_axi_control_BREADY,
      O => \FSM_onehot_wstate[0]_i_1_n_0\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_0_[0]\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[0]_i_1_n_0\,
      Q => \FSM_onehot_wstate_reg_n_0_[0]\,
      S => areset
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => areset
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => areset
    );
FSM_sequential_rstate_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_sequential_rstate_reg_0\,
      I2 => s_axi_control_RREADY,
      O => rnext
    );
FSM_sequential_rstate_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext,
      Q => \^fsm_sequential_rstate_reg_0\,
      R => areset
    );
\addr[0][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(0),
      I3 => a(0),
      O => \ap_start_r_reg_rep__0\
    );
\addr[0][17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(24),
      I3 => a(24),
      O => \addr[0][17]_i_2_n_0\
    );
\addr[0][17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(23),
      I3 => a(23),
      O => \addr[0][17]_i_3_n_0\
    );
\addr[0][17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(22),
      I3 => a(22),
      O => \addr[0][17]_i_4_n_0\
    );
\addr[0][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(21),
      I3 => a(21),
      O => \addr[0][17]_i_5_n_0\
    );
\addr[0][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(20),
      I3 => a(20),
      O => \addr[0][17]_i_6_n_0\
    );
\addr[0][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(19),
      I3 => a(19),
      O => \addr[0][17]_i_7_n_0\
    );
\addr[0][17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(18),
      I3 => a(18),
      O => \addr[0][17]_i_8_n_0\
    );
\addr[0][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(17),
      I3 => a(17),
      O => \addr[0][17]_i_9_n_0\
    );
\addr[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(1),
      I3 => a(1),
      O => \ap_start_r_reg_rep__0_0\
    );
\addr[0][25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(32),
      I3 => a(32),
      O => \addr[0][25]_i_2_n_0\
    );
\addr[0][25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(31),
      I3 => a(31),
      O => \addr[0][25]_i_3_n_0\
    );
\addr[0][25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(30),
      I3 => a(30),
      O => \addr[0][25]_i_4_n_0\
    );
\addr[0][25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(29),
      I3 => a(29),
      O => \addr[0][25]_i_5_n_0\
    );
\addr[0][25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(28),
      I3 => a(28),
      O => \addr[0][25]_i_6_n_0\
    );
\addr[0][25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(27),
      I3 => a(27),
      O => \addr[0][25]_i_7_n_0\
    );
\addr[0][25]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(26),
      I3 => a(26),
      O => \addr[0][25]_i_8_n_0\
    );
\addr[0][25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(25),
      I3 => a(25),
      O => \addr[0][25]_i_9_n_0\
    );
\addr[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(2),
      I3 => a(2),
      O => \ap_start_r_reg_rep__0_1\
    );
\addr[0][33]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(40),
      I3 => a(40),
      O => \addr[0][33]_i_2_n_0\
    );
\addr[0][33]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(39),
      I3 => a(39),
      O => \addr[0][33]_i_3_n_0\
    );
\addr[0][33]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(38),
      I3 => a(38),
      O => \addr[0][33]_i_4_n_0\
    );
\addr[0][33]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(37),
      I3 => a(37),
      O => \addr[0][33]_i_5_n_0\
    );
\addr[0][33]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(36),
      I3 => a(36),
      O => \addr[0][33]_i_6_n_0\
    );
\addr[0][33]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(35),
      I3 => a(35),
      O => \addr[0][33]_i_7_n_0\
    );
\addr[0][33]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(34),
      I3 => a(34),
      O => \addr[0][33]_i_8_n_0\
    );
\addr[0][33]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(33),
      I3 => a(33),
      O => \addr[0][33]_i_9_n_0\
    );
\addr[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(3),
      I3 => a(3),
      O => \ap_start_r_reg_rep__0_2\
    );
\addr[0][41]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(48),
      I3 => a(48),
      O => \addr[0][41]_i_2_n_0\
    );
\addr[0][41]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(47),
      I3 => a(47),
      O => \addr[0][41]_i_3_n_0\
    );
\addr[0][41]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(46),
      I3 => a(46),
      O => \addr[0][41]_i_4_n_0\
    );
\addr[0][41]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(45),
      I3 => a(45),
      O => \addr[0][41]_i_5_n_0\
    );
\addr[0][41]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(44),
      I3 => a(44),
      O => \addr[0][41]_i_6_n_0\
    );
\addr[0][41]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(43),
      I3 => a(43),
      O => \addr[0][41]_i_7_n_0\
    );
\addr[0][41]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(42),
      I3 => a(42),
      O => \addr[0][41]_i_8_n_0\
    );
\addr[0][41]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(41),
      I3 => a(41),
      O => \addr[0][41]_i_9_n_0\
    );
\addr[0][49]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(56),
      I3 => a(56),
      O => \addr[0][49]_i_2_n_0\
    );
\addr[0][49]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(55),
      I3 => a(55),
      O => \addr[0][49]_i_3_n_0\
    );
\addr[0][49]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(54),
      I3 => a(54),
      O => \addr[0][49]_i_4_n_0\
    );
\addr[0][49]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(53),
      I3 => a(53),
      O => \addr[0][49]_i_5_n_0\
    );
\addr[0][49]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(52),
      I3 => a(52),
      O => \addr[0][49]_i_6_n_0\
    );
\addr[0][49]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(51),
      I3 => a(51),
      O => \addr[0][49]_i_7_n_0\
    );
\addr[0][49]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(50),
      I3 => a(50),
      O => \addr[0][49]_i_8_n_0\
    );
\addr[0][49]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(49),
      I3 => a(49),
      O => \addr[0][49]_i_9_n_0\
    );
\addr[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(4),
      I3 => a(4),
      O => \ap_start_r_reg_rep__0_3\
    );
\addr[0][57]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(63),
      I3 => a(63),
      O => \addr[0][57]_i_2_n_0\
    );
\addr[0][57]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(62),
      I3 => a(62),
      O => \addr[0][57]_i_3_n_0\
    );
\addr[0][57]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(61),
      I3 => a(61),
      O => \addr[0][57]_i_4_n_0\
    );
\addr[0][57]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(60),
      I3 => a(60),
      O => \addr[0][57]_i_5_n_0\
    );
\addr[0][57]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(59),
      I3 => a(59),
      O => \addr[0][57]_i_6_n_0\
    );
\addr[0][57]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(58),
      I3 => a(58),
      O => \addr[0][57]_i_7_n_0\
    );
\addr[0][57]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(57),
      I3 => a(57),
      O => \addr[0][57]_i_8_n_0\
    );
\addr[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(5),
      I3 => a(5),
      O => \ap_start_r_reg_rep__0_4\
    );
\addr[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(6),
      I3 => a(6),
      O => \ap_start_r_reg_rep__0_5\
    );
\addr[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(7),
      I3 => a(7),
      O => \ap_start_r_reg_rep__0_6\
    );
\addr[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(8),
      I3 => a(8),
      O => \ap_start_r_reg_rep__0_7\
    );
\addr[0][9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(9),
      I3 => a(9),
      O => \addr[0][9]_i_10_n_0\
    );
\addr[0][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      O => \addr[0][9]_i_2_n_0\
    );
\addr[0][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(16),
      I3 => a(16),
      O => \addr[0][9]_i_3_n_0\
    );
\addr[0][9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(15),
      I3 => a(15),
      O => \addr[0][9]_i_4_n_0\
    );
\addr[0][9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(14),
      I3 => a(14),
      O => \addr[0][9]_i_5_n_0\
    );
\addr[0][9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(13),
      I3 => a(13),
      O => \addr[0][9]_i_6_n_0\
    );
\addr[0][9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(12),
      I3 => a(12),
      O => \addr[0][9]_i_7_n_0\
    );
\addr[0][9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => \addr_reg[0]_1\(11),
      I3 => a(11),
      O => \addr[0][9]_i_8_n_0\
    );
\addr[0][9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FB"
    )
        port map (
      I0 => \addr_reg[0][0]\,
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => a(10),
      I3 => \addr_reg[0]_1\(10),
      O => \addr[0][9]_i_9_n_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(0),
      I3 => c(0),
      O => ap_start_r_reg_0
    );
\addr[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(9),
      I3 => c(9),
      O => \addr[16]_i_10_n_0\
    );
\addr[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      O => \addr[16]_i_2_n_0\
    );
\addr[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(16),
      I3 => c(16),
      O => \addr[16]_i_3_n_0\
    );
\addr[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(15),
      I3 => c(15),
      O => \addr[16]_i_4_n_0\
    );
\addr[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(14),
      I3 => c(14),
      O => \addr[16]_i_5_n_0\
    );
\addr[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(13),
      I3 => c(13),
      O => \addr[16]_i_6_n_0\
    );
\addr[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(12),
      I3 => c(12),
      O => \addr[16]_i_7_n_0\
    );
\addr[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(11),
      I3 => c(11),
      O => \addr[16]_i_8_n_0\
    );
\addr[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FB"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => c(10),
      I3 => m_axi_gmem_AWADDR(10),
      O => \addr[16]_i_9_n_0\
    );
\addr[1][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(0),
      I3 => b(0),
      O => ap_start_r_reg_rep
    );
\addr[1][17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(24),
      I3 => b(24),
      O => \addr[1][17]_i_2_n_0\
    );
\addr[1][17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(23),
      I3 => b(23),
      O => \addr[1][17]_i_3_n_0\
    );
\addr[1][17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(22),
      I3 => b(22),
      O => \addr[1][17]_i_4_n_0\
    );
\addr[1][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(21),
      I3 => b(21),
      O => \addr[1][17]_i_5_n_0\
    );
\addr[1][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(20),
      I3 => b(20),
      O => \addr[1][17]_i_6_n_0\
    );
\addr[1][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(19),
      I3 => b(19),
      O => \addr[1][17]_i_7_n_0\
    );
\addr[1][17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(18),
      I3 => b(18),
      O => \addr[1][17]_i_8_n_0\
    );
\addr[1][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(17),
      I3 => b(17),
      O => \addr[1][17]_i_9_n_0\
    );
\addr[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(1),
      I3 => b(1),
      O => ap_start_r_reg_rep_0
    );
\addr[1][25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(32),
      I3 => b(32),
      O => \addr[1][25]_i_2_n_0\
    );
\addr[1][25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(31),
      I3 => b(31),
      O => \addr[1][25]_i_3_n_0\
    );
\addr[1][25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(30),
      I3 => b(30),
      O => \addr[1][25]_i_4_n_0\
    );
\addr[1][25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(29),
      I3 => b(29),
      O => \addr[1][25]_i_5_n_0\
    );
\addr[1][25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(28),
      I3 => b(28),
      O => \addr[1][25]_i_6_n_0\
    );
\addr[1][25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(27),
      I3 => b(27),
      O => \addr[1][25]_i_7_n_0\
    );
\addr[1][25]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(26),
      I3 => b(26),
      O => \addr[1][25]_i_8_n_0\
    );
\addr[1][25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(25),
      I3 => b(25),
      O => \addr[1][25]_i_9_n_0\
    );
\addr[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(2),
      I3 => b(2),
      O => ap_start_r_reg_rep_1
    );
\addr[1][33]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(40),
      I3 => b(40),
      O => \addr[1][33]_i_2_n_0\
    );
\addr[1][33]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(39),
      I3 => b(39),
      O => \addr[1][33]_i_3_n_0\
    );
\addr[1][33]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(38),
      I3 => b(38),
      O => \addr[1][33]_i_4_n_0\
    );
\addr[1][33]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(37),
      I3 => b(37),
      O => \addr[1][33]_i_5_n_0\
    );
\addr[1][33]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(36),
      I3 => b(36),
      O => \addr[1][33]_i_6_n_0\
    );
\addr[1][33]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(35),
      I3 => b(35),
      O => \addr[1][33]_i_7_n_0\
    );
\addr[1][33]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(34),
      I3 => b(34),
      O => \addr[1][33]_i_8_n_0\
    );
\addr[1][33]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(33),
      I3 => b(33),
      O => \addr[1][33]_i_9_n_0\
    );
\addr[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(3),
      I3 => b(3),
      O => ap_start_r_reg_rep_2
    );
\addr[1][41]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(48),
      I3 => b(48),
      O => \addr[1][41]_i_2_n_0\
    );
\addr[1][41]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(47),
      I3 => b(47),
      O => \addr[1][41]_i_3_n_0\
    );
\addr[1][41]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(46),
      I3 => b(46),
      O => \addr[1][41]_i_4_n_0\
    );
\addr[1][41]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(45),
      I3 => b(45),
      O => \addr[1][41]_i_5_n_0\
    );
\addr[1][41]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(44),
      I3 => b(44),
      O => \addr[1][41]_i_6_n_0\
    );
\addr[1][41]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(43),
      I3 => b(43),
      O => \addr[1][41]_i_7_n_0\
    );
\addr[1][41]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(42),
      I3 => b(42),
      O => \addr[1][41]_i_8_n_0\
    );
\addr[1][41]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(41),
      I3 => b(41),
      O => \addr[1][41]_i_9_n_0\
    );
\addr[1][49]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(56),
      I3 => b(56),
      O => \addr[1][49]_i_2_n_0\
    );
\addr[1][49]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(55),
      I3 => b(55),
      O => \addr[1][49]_i_3_n_0\
    );
\addr[1][49]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(54),
      I3 => b(54),
      O => \addr[1][49]_i_4_n_0\
    );
\addr[1][49]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(53),
      I3 => b(53),
      O => \addr[1][49]_i_5_n_0\
    );
\addr[1][49]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(52),
      I3 => b(52),
      O => \addr[1][49]_i_6_n_0\
    );
\addr[1][49]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(51),
      I3 => b(51),
      O => \addr[1][49]_i_7_n_0\
    );
\addr[1][49]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(50),
      I3 => b(50),
      O => \addr[1][49]_i_8_n_0\
    );
\addr[1][49]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(49),
      I3 => b(49),
      O => \addr[1][49]_i_9_n_0\
    );
\addr[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(4),
      I3 => b(4),
      O => ap_start_r_reg_rep_3
    );
\addr[1][57]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(63),
      I3 => b(63),
      O => \addr[1][57]_i_2_n_0\
    );
\addr[1][57]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(62),
      I3 => b(62),
      O => \addr[1][57]_i_3_n_0\
    );
\addr[1][57]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(61),
      I3 => b(61),
      O => \addr[1][57]_i_4_n_0\
    );
\addr[1][57]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(60),
      I3 => b(60),
      O => \addr[1][57]_i_5_n_0\
    );
\addr[1][57]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(59),
      I3 => b(59),
      O => \addr[1][57]_i_6_n_0\
    );
\addr[1][57]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(58),
      I3 => b(58),
      O => \addr[1][57]_i_7_n_0\
    );
\addr[1][57]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(57),
      I3 => b(57),
      O => \addr[1][57]_i_8_n_0\
    );
\addr[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(5),
      I3 => b(5),
      O => ap_start_r_reg_rep_4
    );
\addr[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(6),
      I3 => b(6),
      O => ap_start_r_reg_rep_5
    );
\addr[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(7),
      I3 => b(7),
      O => ap_start_r_reg_rep_6
    );
\addr[1][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(8),
      I3 => b(8),
      O => ap_start_r_reg_rep_7
    );
\addr[1][9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(9),
      I3 => b(9),
      O => \addr[1][9]_i_10_n_0\
    );
\addr[1][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      O => \addr[1][9]_i_2_n_0\
    );
\addr[1][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(16),
      I3 => b(16),
      O => \addr[1][9]_i_3_n_0\
    );
\addr[1][9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(15),
      I3 => b(15),
      O => \addr[1][9]_i_4_n_0\
    );
\addr[1][9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(14),
      I3 => b(14),
      O => \addr[1][9]_i_5_n_0\
    );
\addr[1][9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(13),
      I3 => b(13),
      O => \addr[1][9]_i_6_n_0\
    );
\addr[1][9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(12),
      I3 => b(12),
      O => \addr[1][9]_i_7_n_0\
    );
\addr[1][9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => \addr_reg[1]_2\(11),
      I3 => b(11),
      O => \addr[1][9]_i_8_n_0\
    );
\addr[1][9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FB"
    )
        port map (
      I0 => \addr_reg[1][0]\,
      I1 => \^int_ap_start_reg_rep__0_0\,
      I2 => b(10),
      I3 => \addr_reg[1]_2\(10),
      O => \addr[1][9]_i_9_n_0\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(1),
      I3 => c(1),
      O => ap_start_r_reg_1
    );
\addr[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(24),
      I3 => c(24),
      O => \addr[24]_i_2_n_0\
    );
\addr[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(23),
      I3 => c(23),
      O => \addr[24]_i_3_n_0\
    );
\addr[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(22),
      I3 => c(22),
      O => \addr[24]_i_4_n_0\
    );
\addr[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(21),
      I3 => c(21),
      O => \addr[24]_i_5_n_0\
    );
\addr[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(20),
      I3 => c(20),
      O => \addr[24]_i_6_n_0\
    );
\addr[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(19),
      I3 => c(19),
      O => \addr[24]_i_7_n_0\
    );
\addr[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(18),
      I3 => c(18),
      O => \addr[24]_i_8_n_0\
    );
\addr[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(17),
      I3 => c(17),
      O => \addr[24]_i_9_n_0\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(2),
      I3 => c(2),
      O => ap_start_r_reg_2
    );
\addr[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(32),
      I3 => c(32),
      O => \addr[32]_i_2_n_0\
    );
\addr[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(31),
      I3 => c(31),
      O => \addr[32]_i_3_n_0\
    );
\addr[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(30),
      I3 => c(30),
      O => \addr[32]_i_4_n_0\
    );
\addr[32]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(29),
      I3 => c(29),
      O => \addr[32]_i_5_n_0\
    );
\addr[32]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(28),
      I3 => c(28),
      O => \addr[32]_i_6_n_0\
    );
\addr[32]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(27),
      I3 => c(27),
      O => \addr[32]_i_7_n_0\
    );
\addr[32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(26),
      I3 => c(26),
      O => \addr[32]_i_8_n_0\
    );
\addr[32]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(25),
      I3 => c(25),
      O => \addr[32]_i_9_n_0\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(3),
      I3 => c(3),
      O => ap_start_r_reg_3
    );
\addr[40]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(40),
      I3 => c(40),
      O => \addr[40]_i_2_n_0\
    );
\addr[40]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(39),
      I3 => c(39),
      O => \addr[40]_i_3_n_0\
    );
\addr[40]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(38),
      I3 => c(38),
      O => \addr[40]_i_4_n_0\
    );
\addr[40]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(37),
      I3 => c(37),
      O => \addr[40]_i_5_n_0\
    );
\addr[40]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(36),
      I3 => c(36),
      O => \addr[40]_i_6_n_0\
    );
\addr[40]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(35),
      I3 => c(35),
      O => \addr[40]_i_7_n_0\
    );
\addr[40]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(34),
      I3 => c(34),
      O => \addr[40]_i_8_n_0\
    );
\addr[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(33),
      I3 => c(33),
      O => \addr[40]_i_9_n_0\
    );
\addr[48]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(48),
      I3 => c(48),
      O => \addr[48]_i_2_n_0\
    );
\addr[48]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(47),
      I3 => c(47),
      O => \addr[48]_i_3_n_0\
    );
\addr[48]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(46),
      I3 => c(46),
      O => \addr[48]_i_4_n_0\
    );
\addr[48]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(45),
      I3 => c(45),
      O => \addr[48]_i_5_n_0\
    );
\addr[48]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(44),
      I3 => c(44),
      O => \addr[48]_i_6_n_0\
    );
\addr[48]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(43),
      I3 => c(43),
      O => \addr[48]_i_7_n_0\
    );
\addr[48]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(42),
      I3 => c(42),
      O => \addr[48]_i_8_n_0\
    );
\addr[48]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(41),
      I3 => c(41),
      O => \addr[48]_i_9_n_0\
    );
\addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(4),
      I3 => c(4),
      O => ap_start_r_reg_4
    );
\addr[56]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(56),
      I3 => c(56),
      O => \addr[56]_i_2_n_0\
    );
\addr[56]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(55),
      I3 => c(55),
      O => \addr[56]_i_3_n_0\
    );
\addr[56]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(54),
      I3 => c(54),
      O => \addr[56]_i_4_n_0\
    );
\addr[56]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(53),
      I3 => c(53),
      O => \addr[56]_i_5_n_0\
    );
\addr[56]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(52),
      I3 => c(52),
      O => \addr[56]_i_6_n_0\
    );
\addr[56]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(51),
      I3 => c(51),
      O => \addr[56]_i_7_n_0\
    );
\addr[56]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(50),
      I3 => c(50),
      O => \addr[56]_i_8_n_0\
    );
\addr[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(49),
      I3 => c(49),
      O => \addr[56]_i_9_n_0\
    );
\addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(5),
      I3 => c(5),
      O => ap_start_r_reg_5
    );
\addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => \addr_reg[63]\,
      I3 => m_axi_gmem_AWREADY,
      O => ap_start_r_reg
    );
\addr[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(63),
      I3 => c(63),
      O => \addr[63]_i_3_n_0\
    );
\addr[63]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(62),
      I3 => c(62),
      O => \addr[63]_i_4_n_0\
    );
\addr[63]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(61),
      I3 => c(61),
      O => \addr[63]_i_5_n_0\
    );
\addr[63]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(60),
      I3 => c(60),
      O => \addr[63]_i_6_n_0\
    );
\addr[63]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(59),
      I3 => c(59),
      O => \addr[63]_i_7_n_0\
    );
\addr[63]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(58),
      I3 => c(58),
      O => \addr[63]_i_8_n_0\
    );
\addr[63]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(57),
      I3 => c(57),
      O => \addr[63]_i_9_n_0\
    );
\addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(6),
      I3 => c(6),
      O => ap_start_r_reg_6
    );
\addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(7),
      I3 => c(7),
      O => ap_start_r_reg_7
    );
\addr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => ap_start_r,
      I1 => int_ap_start_reg_rep_n_0,
      I2 => m_axi_gmem_AWADDR(8),
      I3 => c(8),
      O => ap_start_r_reg_8
    );
\addr_reg[0][17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[0][17]_i_1_n_0\,
      CO(6) => \addr_reg[0][17]_i_1_n_1\,
      CO(5) => \addr_reg[0][17]_i_1_n_2\,
      CO(4) => \addr_reg[0][17]_i_1_n_3\,
      CO(3) => \addr_reg[0][17]_i_1_n_4\,
      CO(2) => \addr_reg[0][17]_i_1_n_5\,
      CO(1) => \addr_reg[0][17]_i_1_n_6\,
      CO(0) => \addr_reg[0][17]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ap_start_r_reg_rep__0_9\(7 downto 0),
      S(7) => \addr[0][17]_i_2_n_0\,
      S(6) => \addr[0][17]_i_3_n_0\,
      S(5) => \addr[0][17]_i_4_n_0\,
      S(4) => \addr[0][17]_i_5_n_0\,
      S(3) => \addr[0][17]_i_6_n_0\,
      S(2) => \addr[0][17]_i_7_n_0\,
      S(1) => \addr[0][17]_i_8_n_0\,
      S(0) => \addr[0][17]_i_9_n_0\
    );
\addr_reg[0][25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][17]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[0][25]_i_1_n_0\,
      CO(6) => \addr_reg[0][25]_i_1_n_1\,
      CO(5) => \addr_reg[0][25]_i_1_n_2\,
      CO(4) => \addr_reg[0][25]_i_1_n_3\,
      CO(3) => \addr_reg[0][25]_i_1_n_4\,
      CO(2) => \addr_reg[0][25]_i_1_n_5\,
      CO(1) => \addr_reg[0][25]_i_1_n_6\,
      CO(0) => \addr_reg[0][25]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ap_start_r_reg_rep__0_10\(7 downto 0),
      S(7) => \addr[0][25]_i_2_n_0\,
      S(6) => \addr[0][25]_i_3_n_0\,
      S(5) => \addr[0][25]_i_4_n_0\,
      S(4) => \addr[0][25]_i_5_n_0\,
      S(3) => \addr[0][25]_i_6_n_0\,
      S(2) => \addr[0][25]_i_7_n_0\,
      S(1) => \addr[0][25]_i_8_n_0\,
      S(0) => \addr[0][25]_i_9_n_0\
    );
\addr_reg[0][33]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][25]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[0][33]_i_1_n_0\,
      CO(6) => \addr_reg[0][33]_i_1_n_1\,
      CO(5) => \addr_reg[0][33]_i_1_n_2\,
      CO(4) => \addr_reg[0][33]_i_1_n_3\,
      CO(3) => \addr_reg[0][33]_i_1_n_4\,
      CO(2) => \addr_reg[0][33]_i_1_n_5\,
      CO(1) => \addr_reg[0][33]_i_1_n_6\,
      CO(0) => \addr_reg[0][33]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ap_start_r_reg_rep__0_11\(7 downto 0),
      S(7) => \addr[0][33]_i_2_n_0\,
      S(6) => \addr[0][33]_i_3_n_0\,
      S(5) => \addr[0][33]_i_4_n_0\,
      S(4) => \addr[0][33]_i_5_n_0\,
      S(3) => \addr[0][33]_i_6_n_0\,
      S(2) => \addr[0][33]_i_7_n_0\,
      S(1) => \addr[0][33]_i_8_n_0\,
      S(0) => \addr[0][33]_i_9_n_0\
    );
\addr_reg[0][41]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][33]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[0][41]_i_1_n_0\,
      CO(6) => \addr_reg[0][41]_i_1_n_1\,
      CO(5) => \addr_reg[0][41]_i_1_n_2\,
      CO(4) => \addr_reg[0][41]_i_1_n_3\,
      CO(3) => \addr_reg[0][41]_i_1_n_4\,
      CO(2) => \addr_reg[0][41]_i_1_n_5\,
      CO(1) => \addr_reg[0][41]_i_1_n_6\,
      CO(0) => \addr_reg[0][41]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ap_start_r_reg_rep__0_12\(7 downto 0),
      S(7) => \addr[0][41]_i_2_n_0\,
      S(6) => \addr[0][41]_i_3_n_0\,
      S(5) => \addr[0][41]_i_4_n_0\,
      S(4) => \addr[0][41]_i_5_n_0\,
      S(3) => \addr[0][41]_i_6_n_0\,
      S(2) => \addr[0][41]_i_7_n_0\,
      S(1) => \addr[0][41]_i_8_n_0\,
      S(0) => \addr[0][41]_i_9_n_0\
    );
\addr_reg[0][49]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][41]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[0][49]_i_1_n_0\,
      CO(6) => \addr_reg[0][49]_i_1_n_1\,
      CO(5) => \addr_reg[0][49]_i_1_n_2\,
      CO(4) => \addr_reg[0][49]_i_1_n_3\,
      CO(3) => \addr_reg[0][49]_i_1_n_4\,
      CO(2) => \addr_reg[0][49]_i_1_n_5\,
      CO(1) => \addr_reg[0][49]_i_1_n_6\,
      CO(0) => \addr_reg[0][49]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ap_start_r_reg_rep__0_13\(7 downto 0),
      S(7) => \addr[0][49]_i_2_n_0\,
      S(6) => \addr[0][49]_i_3_n_0\,
      S(5) => \addr[0][49]_i_4_n_0\,
      S(4) => \addr[0][49]_i_5_n_0\,
      S(3) => \addr[0][49]_i_6_n_0\,
      S(2) => \addr[0][49]_i_7_n_0\,
      S(1) => \addr[0][49]_i_8_n_0\,
      S(0) => \addr[0][49]_i_9_n_0\
    );
\addr_reg[0][57]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][49]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_addr_reg[0][57]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \addr_reg[0][57]_i_1_n_2\,
      CO(4) => \addr_reg[0][57]_i_1_n_3\,
      CO(3) => \addr_reg[0][57]_i_1_n_4\,
      CO(2) => \addr_reg[0][57]_i_1_n_5\,
      CO(1) => \addr_reg[0][57]_i_1_n_6\,
      CO(0) => \addr_reg[0][57]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_addr_reg[0][57]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \ap_start_r_reg_rep__0_14\(6 downto 0),
      S(7) => '0',
      S(6) => \addr[0][57]_i_2_n_0\,
      S(5) => \addr[0][57]_i_3_n_0\,
      S(4) => \addr[0][57]_i_4_n_0\,
      S(3) => \addr[0][57]_i_5_n_0\,
      S(2) => \addr[0][57]_i_6_n_0\,
      S(1) => \addr[0][57]_i_7_n_0\,
      S(0) => \addr[0][57]_i_8_n_0\
    );
\addr_reg[0][9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \addr_reg[0][9]_i_1_n_0\,
      CO(6) => \addr_reg[0][9]_i_1_n_1\,
      CO(5) => \addr_reg[0][9]_i_1_n_2\,
      CO(4) => \addr_reg[0][9]_i_1_n_3\,
      CO(3) => \addr_reg[0][9]_i_1_n_4\,
      CO(2) => \addr_reg[0][9]_i_1_n_5\,
      CO(1) => \addr_reg[0][9]_i_1_n_6\,
      CO(0) => \addr_reg[0][9]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \addr[0][9]_i_2_n_0\,
      DI(0) => '0',
      O(7 downto 0) => \ap_start_r_reg_rep__0_8\(7 downto 0),
      S(7) => \addr[0][9]_i_3_n_0\,
      S(6) => \addr[0][9]_i_4_n_0\,
      S(5) => \addr[0][9]_i_5_n_0\,
      S(4) => \addr[0][9]_i_6_n_0\,
      S(3) => \addr[0][9]_i_7_n_0\,
      S(2) => \addr[0][9]_i_8_n_0\,
      S(1) => \addr[0][9]_i_9_n_0\,
      S(0) => \addr[0][9]_i_10_n_0\
    );
\addr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \addr_reg[16]_i_1_n_0\,
      CO(6) => \addr_reg[16]_i_1_n_1\,
      CO(5) => \addr_reg[16]_i_1_n_2\,
      CO(4) => \addr_reg[16]_i_1_n_3\,
      CO(3) => \addr_reg[16]_i_1_n_4\,
      CO(2) => \addr_reg[16]_i_1_n_5\,
      CO(1) => \addr_reg[16]_i_1_n_6\,
      CO(0) => \addr_reg[16]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \addr[16]_i_2_n_0\,
      DI(0) => '0',
      O(7 downto 0) => O(7 downto 0),
      S(7) => \addr[16]_i_3_n_0\,
      S(6) => \addr[16]_i_4_n_0\,
      S(5) => \addr[16]_i_5_n_0\,
      S(4) => \addr[16]_i_6_n_0\,
      S(3) => \addr[16]_i_7_n_0\,
      S(2) => \addr[16]_i_8_n_0\,
      S(1) => \addr[16]_i_9_n_0\,
      S(0) => \addr[16]_i_10_n_0\
    );
\addr_reg[1][17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[1][17]_i_1_n_0\,
      CO(6) => \addr_reg[1][17]_i_1_n_1\,
      CO(5) => \addr_reg[1][17]_i_1_n_2\,
      CO(4) => \addr_reg[1][17]_i_1_n_3\,
      CO(3) => \addr_reg[1][17]_i_1_n_4\,
      CO(2) => \addr_reg[1][17]_i_1_n_5\,
      CO(1) => \addr_reg[1][17]_i_1_n_6\,
      CO(0) => \addr_reg[1][17]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ap_start_r_reg_rep_9(7 downto 0),
      S(7) => \addr[1][17]_i_2_n_0\,
      S(6) => \addr[1][17]_i_3_n_0\,
      S(5) => \addr[1][17]_i_4_n_0\,
      S(4) => \addr[1][17]_i_5_n_0\,
      S(3) => \addr[1][17]_i_6_n_0\,
      S(2) => \addr[1][17]_i_7_n_0\,
      S(1) => \addr[1][17]_i_8_n_0\,
      S(0) => \addr[1][17]_i_9_n_0\
    );
\addr_reg[1][25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][17]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[1][25]_i_1_n_0\,
      CO(6) => \addr_reg[1][25]_i_1_n_1\,
      CO(5) => \addr_reg[1][25]_i_1_n_2\,
      CO(4) => \addr_reg[1][25]_i_1_n_3\,
      CO(3) => \addr_reg[1][25]_i_1_n_4\,
      CO(2) => \addr_reg[1][25]_i_1_n_5\,
      CO(1) => \addr_reg[1][25]_i_1_n_6\,
      CO(0) => \addr_reg[1][25]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ap_start_r_reg_rep_10(7 downto 0),
      S(7) => \addr[1][25]_i_2_n_0\,
      S(6) => \addr[1][25]_i_3_n_0\,
      S(5) => \addr[1][25]_i_4_n_0\,
      S(4) => \addr[1][25]_i_5_n_0\,
      S(3) => \addr[1][25]_i_6_n_0\,
      S(2) => \addr[1][25]_i_7_n_0\,
      S(1) => \addr[1][25]_i_8_n_0\,
      S(0) => \addr[1][25]_i_9_n_0\
    );
\addr_reg[1][33]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][25]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[1][33]_i_1_n_0\,
      CO(6) => \addr_reg[1][33]_i_1_n_1\,
      CO(5) => \addr_reg[1][33]_i_1_n_2\,
      CO(4) => \addr_reg[1][33]_i_1_n_3\,
      CO(3) => \addr_reg[1][33]_i_1_n_4\,
      CO(2) => \addr_reg[1][33]_i_1_n_5\,
      CO(1) => \addr_reg[1][33]_i_1_n_6\,
      CO(0) => \addr_reg[1][33]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ap_start_r_reg_rep_11(7 downto 0),
      S(7) => \addr[1][33]_i_2_n_0\,
      S(6) => \addr[1][33]_i_3_n_0\,
      S(5) => \addr[1][33]_i_4_n_0\,
      S(4) => \addr[1][33]_i_5_n_0\,
      S(3) => \addr[1][33]_i_6_n_0\,
      S(2) => \addr[1][33]_i_7_n_0\,
      S(1) => \addr[1][33]_i_8_n_0\,
      S(0) => \addr[1][33]_i_9_n_0\
    );
\addr_reg[1][41]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][33]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[1][41]_i_1_n_0\,
      CO(6) => \addr_reg[1][41]_i_1_n_1\,
      CO(5) => \addr_reg[1][41]_i_1_n_2\,
      CO(4) => \addr_reg[1][41]_i_1_n_3\,
      CO(3) => \addr_reg[1][41]_i_1_n_4\,
      CO(2) => \addr_reg[1][41]_i_1_n_5\,
      CO(1) => \addr_reg[1][41]_i_1_n_6\,
      CO(0) => \addr_reg[1][41]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ap_start_r_reg_rep_12(7 downto 0),
      S(7) => \addr[1][41]_i_2_n_0\,
      S(6) => \addr[1][41]_i_3_n_0\,
      S(5) => \addr[1][41]_i_4_n_0\,
      S(4) => \addr[1][41]_i_5_n_0\,
      S(3) => \addr[1][41]_i_6_n_0\,
      S(2) => \addr[1][41]_i_7_n_0\,
      S(1) => \addr[1][41]_i_8_n_0\,
      S(0) => \addr[1][41]_i_9_n_0\
    );
\addr_reg[1][49]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][41]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[1][49]_i_1_n_0\,
      CO(6) => \addr_reg[1][49]_i_1_n_1\,
      CO(5) => \addr_reg[1][49]_i_1_n_2\,
      CO(4) => \addr_reg[1][49]_i_1_n_3\,
      CO(3) => \addr_reg[1][49]_i_1_n_4\,
      CO(2) => \addr_reg[1][49]_i_1_n_5\,
      CO(1) => \addr_reg[1][49]_i_1_n_6\,
      CO(0) => \addr_reg[1][49]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ap_start_r_reg_rep_13(7 downto 0),
      S(7) => \addr[1][49]_i_2_n_0\,
      S(6) => \addr[1][49]_i_3_n_0\,
      S(5) => \addr[1][49]_i_4_n_0\,
      S(4) => \addr[1][49]_i_5_n_0\,
      S(3) => \addr[1][49]_i_6_n_0\,
      S(2) => \addr[1][49]_i_7_n_0\,
      S(1) => \addr[1][49]_i_8_n_0\,
      S(0) => \addr[1][49]_i_9_n_0\
    );
\addr_reg[1][57]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][49]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_addr_reg[1][57]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \addr_reg[1][57]_i_1_n_2\,
      CO(4) => \addr_reg[1][57]_i_1_n_3\,
      CO(3) => \addr_reg[1][57]_i_1_n_4\,
      CO(2) => \addr_reg[1][57]_i_1_n_5\,
      CO(1) => \addr_reg[1][57]_i_1_n_6\,
      CO(0) => \addr_reg[1][57]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_addr_reg[1][57]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => ap_start_r_reg_rep_14(6 downto 0),
      S(7) => '0',
      S(6) => \addr[1][57]_i_2_n_0\,
      S(5) => \addr[1][57]_i_3_n_0\,
      S(4) => \addr[1][57]_i_4_n_0\,
      S(3) => \addr[1][57]_i_5_n_0\,
      S(2) => \addr[1][57]_i_6_n_0\,
      S(1) => \addr[1][57]_i_7_n_0\,
      S(0) => \addr[1][57]_i_8_n_0\
    );
\addr_reg[1][9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \addr_reg[1][9]_i_1_n_0\,
      CO(6) => \addr_reg[1][9]_i_1_n_1\,
      CO(5) => \addr_reg[1][9]_i_1_n_2\,
      CO(4) => \addr_reg[1][9]_i_1_n_3\,
      CO(3) => \addr_reg[1][9]_i_1_n_4\,
      CO(2) => \addr_reg[1][9]_i_1_n_5\,
      CO(1) => \addr_reg[1][9]_i_1_n_6\,
      CO(0) => \addr_reg[1][9]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \addr[1][9]_i_2_n_0\,
      DI(0) => '0',
      O(7 downto 0) => ap_start_r_reg_rep_8(7 downto 0),
      S(7) => \addr[1][9]_i_3_n_0\,
      S(6) => \addr[1][9]_i_4_n_0\,
      S(5) => \addr[1][9]_i_5_n_0\,
      S(4) => \addr[1][9]_i_6_n_0\,
      S(3) => \addr[1][9]_i_7_n_0\,
      S(2) => \addr[1][9]_i_8_n_0\,
      S(1) => \addr[1][9]_i_9_n_0\,
      S(0) => \addr[1][9]_i_10_n_0\
    );
\addr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[24]_i_1_n_0\,
      CO(6) => \addr_reg[24]_i_1_n_1\,
      CO(5) => \addr_reg[24]_i_1_n_2\,
      CO(4) => \addr_reg[24]_i_1_n_3\,
      CO(3) => \addr_reg[24]_i_1_n_4\,
      CO(2) => \addr_reg[24]_i_1_n_5\,
      CO(1) => \addr_reg[24]_i_1_n_6\,
      CO(0) => \addr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ap_start_r_reg_10(7 downto 0),
      S(7) => \addr[24]_i_2_n_0\,
      S(6) => \addr[24]_i_3_n_0\,
      S(5) => \addr[24]_i_4_n_0\,
      S(4) => \addr[24]_i_5_n_0\,
      S(3) => \addr[24]_i_6_n_0\,
      S(2) => \addr[24]_i_7_n_0\,
      S(1) => \addr[24]_i_8_n_0\,
      S(0) => \addr[24]_i_9_n_0\
    );
\addr_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[24]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[32]_i_1_n_0\,
      CO(6) => \addr_reg[32]_i_1_n_1\,
      CO(5) => \addr_reg[32]_i_1_n_2\,
      CO(4) => \addr_reg[32]_i_1_n_3\,
      CO(3) => \addr_reg[32]_i_1_n_4\,
      CO(2) => \addr_reg[32]_i_1_n_5\,
      CO(1) => \addr_reg[32]_i_1_n_6\,
      CO(0) => \addr_reg[32]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ap_start_r_reg_11(7 downto 0),
      S(7) => \addr[32]_i_2_n_0\,
      S(6) => \addr[32]_i_3_n_0\,
      S(5) => \addr[32]_i_4_n_0\,
      S(4) => \addr[32]_i_5_n_0\,
      S(3) => \addr[32]_i_6_n_0\,
      S(2) => \addr[32]_i_7_n_0\,
      S(1) => \addr[32]_i_8_n_0\,
      S(0) => \addr[32]_i_9_n_0\
    );
\addr_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[32]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[40]_i_1_n_0\,
      CO(6) => \addr_reg[40]_i_1_n_1\,
      CO(5) => \addr_reg[40]_i_1_n_2\,
      CO(4) => \addr_reg[40]_i_1_n_3\,
      CO(3) => \addr_reg[40]_i_1_n_4\,
      CO(2) => \addr_reg[40]_i_1_n_5\,
      CO(1) => \addr_reg[40]_i_1_n_6\,
      CO(0) => \addr_reg[40]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ap_start_r_reg_12(7 downto 0),
      S(7) => \addr[40]_i_2_n_0\,
      S(6) => \addr[40]_i_3_n_0\,
      S(5) => \addr[40]_i_4_n_0\,
      S(4) => \addr[40]_i_5_n_0\,
      S(3) => \addr[40]_i_6_n_0\,
      S(2) => \addr[40]_i_7_n_0\,
      S(1) => \addr[40]_i_8_n_0\,
      S(0) => \addr[40]_i_9_n_0\
    );
\addr_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[40]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[48]_i_1_n_0\,
      CO(6) => \addr_reg[48]_i_1_n_1\,
      CO(5) => \addr_reg[48]_i_1_n_2\,
      CO(4) => \addr_reg[48]_i_1_n_3\,
      CO(3) => \addr_reg[48]_i_1_n_4\,
      CO(2) => \addr_reg[48]_i_1_n_5\,
      CO(1) => \addr_reg[48]_i_1_n_6\,
      CO(0) => \addr_reg[48]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ap_start_r_reg_13(7 downto 0),
      S(7) => \addr[48]_i_2_n_0\,
      S(6) => \addr[48]_i_3_n_0\,
      S(5) => \addr[48]_i_4_n_0\,
      S(4) => \addr[48]_i_5_n_0\,
      S(3) => \addr[48]_i_6_n_0\,
      S(2) => \addr[48]_i_7_n_0\,
      S(1) => \addr[48]_i_8_n_0\,
      S(0) => \addr[48]_i_9_n_0\
    );
\addr_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[48]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[56]_i_1_n_0\,
      CO(6) => \addr_reg[56]_i_1_n_1\,
      CO(5) => \addr_reg[56]_i_1_n_2\,
      CO(4) => \addr_reg[56]_i_1_n_3\,
      CO(3) => \addr_reg[56]_i_1_n_4\,
      CO(2) => \addr_reg[56]_i_1_n_5\,
      CO(1) => \addr_reg[56]_i_1_n_6\,
      CO(0) => \addr_reg[56]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => ap_start_r_reg_14(7 downto 0),
      S(7) => \addr[56]_i_2_n_0\,
      S(6) => \addr[56]_i_3_n_0\,
      S(5) => \addr[56]_i_4_n_0\,
      S(4) => \addr[56]_i_5_n_0\,
      S(3) => \addr[56]_i_6_n_0\,
      S(2) => \addr[56]_i_7_n_0\,
      S(1) => \addr[56]_i_8_n_0\,
      S(0) => \addr[56]_i_9_n_0\
    );
\addr_reg[63]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[56]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_addr_reg[63]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \addr_reg[63]_i_2_n_2\,
      CO(4) => \addr_reg[63]_i_2_n_3\,
      CO(3) => \addr_reg[63]_i_2_n_4\,
      CO(2) => \addr_reg[63]_i_2_n_5\,
      CO(1) => \addr_reg[63]_i_2_n_6\,
      CO(0) => \addr_reg[63]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_addr_reg[63]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => ap_start_r_reg_15(6 downto 0),
      S(7) => '0',
      S(6) => \addr[63]_i_3_n_0\,
      S(5) => \addr[63]_i_4_n_0\,
      S(4) => \addr[63]_i_5_n_0\,
      S(3) => \addr[63]_i_6_n_0\,
      S(2) => \addr[63]_i_7_n_0\,
      S(1) => \addr[63]_i_8_n_0\,
      S(0) => \addr[63]_i_9_n_0\
    );
ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBF0FBF0FBF0"
    )
        port map (
      I0 => ap_start_r,
      I1 => \^ap_start\,
      I2 => areset,
      I3 => ap_idle,
      I4 => m_axi_gmem_BVALID,
      I5 => \int_ap_start_reg_rep__1_1\,
      O => ap_start_r_reg_9
    );
\final_burst_len[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(0),
      O => final_burst_len0(0)
    );
\final_burst_len[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => length_r(0),
      I1 => length_r(1),
      O => \int_length_r_reg[0]_0\
    );
\final_burst_len[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => length_r(1),
      I1 => length_r(0),
      I2 => length_r(2),
      O => \int_length_r_reg[1]_0\
    );
\final_burst_len[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => length_r(2),
      I1 => length_r(0),
      I2 => length_r(1),
      I3 => length_r(3),
      O => \int_length_r_reg[2]_0\
    );
\final_burst_len[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => length_r(3),
      I1 => length_r(1),
      I2 => length_r(0),
      I3 => length_r(2),
      I4 => length_r(4),
      O => \int_length_r_reg[3]_0\
    );
\final_burst_len[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => length_r(4),
      I1 => length_r(2),
      I2 => length_r(0),
      I3 => length_r(1),
      I4 => length_r(3),
      I5 => length_r(5),
      O => \int_length_r_reg[4]_0\
    );
\final_burst_len[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \num_transactions[0]_i_2_n_0\,
      I1 => length_r(6),
      O => \int_length_r_reg[6]_0\
    );
\final_burst_len[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => length_r(6),
      I1 => \num_transactions[0]_i_2_n_0\,
      I2 => length_r(7),
      O => \int_length_r_reg[6]_1\
    );
\int_a[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_a_reg06_out(0)
    );
\int_a[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_a_reg06_out(10)
    );
\int_a[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_a_reg06_out(11)
    );
\int_a[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_a_reg06_out(12)
    );
\int_a[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_a_reg06_out(13)
    );
\int_a[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_a_reg06_out(14)
    );
\int_a[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_a_reg06_out(15)
    );
\int_a[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_a_reg06_out(16)
    );
\int_a[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_a_reg06_out(17)
    );
\int_a[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_a_reg06_out(18)
    );
\int_a[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_a_reg06_out(19)
    );
\int_a[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_a_reg06_out(1)
    );
\int_a[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_a_reg06_out(20)
    );
\int_a[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_a_reg06_out(21)
    );
\int_a[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_a_reg06_out(22)
    );
\int_a[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_a_reg06_out(23)
    );
\int_a[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_a_reg06_out(24)
    );
\int_a[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_a_reg06_out(25)
    );
\int_a[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_a_reg06_out(26)
    );
\int_a[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_a_reg06_out(27)
    );
\int_a[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_a_reg06_out(28)
    );
\int_a[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_a_reg06_out(29)
    );
\int_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_a_reg06_out(2)
    );
\int_a[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_a_reg06_out(30)
    );
\int_a[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \int_a[31]_i_3_n_0\,
      O => \int_a[31]_i_1_n_0\
    );
\int_a[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_a_reg06_out(31)
    );
\int_a[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_a[31]_i_3_n_0\
    );
\int_a[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(32),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_a_reg0(0)
    );
\int_a[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(33),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_a_reg0(1)
    );
\int_a[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(34),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_a_reg0(2)
    );
\int_a[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(35),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_a_reg0(3)
    );
\int_a[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(36),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_a_reg0(4)
    );
\int_a[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(37),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_a_reg0(5)
    );
\int_a[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(38),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_a_reg0(6)
    );
\int_a[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(39),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_a_reg0(7)
    );
\int_a[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_a_reg06_out(3)
    );
\int_a[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(40),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_a_reg0(8)
    );
\int_a[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(41),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_a_reg0(9)
    );
\int_a[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(42),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_a_reg0(10)
    );
\int_a[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(43),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_a_reg0(11)
    );
\int_a[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(44),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_a_reg0(12)
    );
\int_a[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(45),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_a_reg0(13)
    );
\int_a[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(46),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_a_reg0(14)
    );
\int_a[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(47),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_a_reg0(15)
    );
\int_a[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(48),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_a_reg0(16)
    );
\int_a[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(49),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_a_reg0(17)
    );
\int_a[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_a_reg06_out(4)
    );
\int_a[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(50),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_a_reg0(18)
    );
\int_a[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(51),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_a_reg0(19)
    );
\int_a[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(52),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_a_reg0(20)
    );
\int_a[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(53),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_a_reg0(21)
    );
\int_a[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(54),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_a_reg0(22)
    );
\int_a[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(55),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_a_reg0(23)
    );
\int_a[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(56),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_a_reg0(24)
    );
\int_a[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(57),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_a_reg0(25)
    );
\int_a[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(58),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_a_reg0(26)
    );
\int_a[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(59),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_a_reg0(27)
    );
\int_a[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_a_reg06_out(5)
    );
\int_a[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(60),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_a_reg0(28)
    );
\int_a[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(61),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_a_reg0(29)
    );
\int_a[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(62),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_a_reg0(30)
    );
\int_a[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \int_a[31]_i_3_n_0\,
      O => \int_a[63]_i_1_n_0\
    );
\int_a[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(63),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_a_reg0(31)
    );
\int_a[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_a_reg06_out(6)
    );
\int_a[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_a_reg06_out(7)
    );
\int_a[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_a_reg06_out(8)
    );
\int_a[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => a(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_a_reg06_out(9)
    );
\int_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(0),
      Q => a(0),
      R => areset
    );
\int_a_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(10),
      Q => a(10),
      R => areset
    );
\int_a_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(11),
      Q => a(11),
      R => areset
    );
\int_a_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(12),
      Q => a(12),
      R => areset
    );
\int_a_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(13),
      Q => a(13),
      R => areset
    );
\int_a_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(14),
      Q => a(14),
      R => areset
    );
\int_a_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(15),
      Q => a(15),
      R => areset
    );
\int_a_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(16),
      Q => a(16),
      R => areset
    );
\int_a_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(17),
      Q => a(17),
      R => areset
    );
\int_a_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(18),
      Q => a(18),
      R => areset
    );
\int_a_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(19),
      Q => a(19),
      R => areset
    );
\int_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(1),
      Q => a(1),
      R => areset
    );
\int_a_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(20),
      Q => a(20),
      R => areset
    );
\int_a_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(21),
      Q => a(21),
      R => areset
    );
\int_a_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(22),
      Q => a(22),
      R => areset
    );
\int_a_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(23),
      Q => a(23),
      R => areset
    );
\int_a_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(24),
      Q => a(24),
      R => areset
    );
\int_a_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(25),
      Q => a(25),
      R => areset
    );
\int_a_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(26),
      Q => a(26),
      R => areset
    );
\int_a_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(27),
      Q => a(27),
      R => areset
    );
\int_a_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(28),
      Q => a(28),
      R => areset
    );
\int_a_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(29),
      Q => a(29),
      R => areset
    );
\int_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(2),
      Q => a(2),
      R => areset
    );
\int_a_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(30),
      Q => a(30),
      R => areset
    );
\int_a_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(31),
      Q => a(31),
      R => areset
    );
\int_a_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(0),
      Q => a(32),
      R => areset
    );
\int_a_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(1),
      Q => a(33),
      R => areset
    );
\int_a_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(2),
      Q => a(34),
      R => areset
    );
\int_a_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(3),
      Q => a(35),
      R => areset
    );
\int_a_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(4),
      Q => a(36),
      R => areset
    );
\int_a_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(5),
      Q => a(37),
      R => areset
    );
\int_a_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(6),
      Q => a(38),
      R => areset
    );
\int_a_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(7),
      Q => a(39),
      R => areset
    );
\int_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(3),
      Q => a(3),
      R => areset
    );
\int_a_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(8),
      Q => a(40),
      R => areset
    );
\int_a_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(9),
      Q => a(41),
      R => areset
    );
\int_a_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(10),
      Q => a(42),
      R => areset
    );
\int_a_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(11),
      Q => a(43),
      R => areset
    );
\int_a_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(12),
      Q => a(44),
      R => areset
    );
\int_a_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(13),
      Q => a(45),
      R => areset
    );
\int_a_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(14),
      Q => a(46),
      R => areset
    );
\int_a_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(15),
      Q => a(47),
      R => areset
    );
\int_a_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(16),
      Q => a(48),
      R => areset
    );
\int_a_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(17),
      Q => a(49),
      R => areset
    );
\int_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(4),
      Q => a(4),
      R => areset
    );
\int_a_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(18),
      Q => a(50),
      R => areset
    );
\int_a_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(19),
      Q => a(51),
      R => areset
    );
\int_a_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(20),
      Q => a(52),
      R => areset
    );
\int_a_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(21),
      Q => a(53),
      R => areset
    );
\int_a_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(22),
      Q => a(54),
      R => areset
    );
\int_a_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(23),
      Q => a(55),
      R => areset
    );
\int_a_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(24),
      Q => a(56),
      R => areset
    );
\int_a_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(25),
      Q => a(57),
      R => areset
    );
\int_a_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(26),
      Q => a(58),
      R => areset
    );
\int_a_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(27),
      Q => a(59),
      R => areset
    );
\int_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(5),
      Q => a(5),
      R => areset
    );
\int_a_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(28),
      Q => a(60),
      R => areset
    );
\int_a_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(29),
      Q => a(61),
      R => areset
    );
\int_a_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(30),
      Q => a(62),
      R => areset
    );
\int_a_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(31),
      Q => a(63),
      R => areset
    );
\int_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(6),
      Q => a(6),
      R => areset
    );
\int_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(7),
      Q => a(7),
      R => areset
    );
\int_a_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(8),
      Q => a(8),
      R => areset
    );
\int_a_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg06_out(9),
      Q => a(9),
      R => areset
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_reg_0,
      Q => \^int_ap_done__0\,
      R => areset
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \^int_auto_restart_reg_0\,
      I1 => m_axi_gmem_BVALID,
      I2 => \int_ap_start_reg_rep__1_1\,
      I3 => int_ap_start3_out,
      I4 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => s_axi_control_WDATA(0),
      I3 => s_axi_control_WSTRB(0),
      I4 => \^waddr_reg[4]_0\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => areset
    );
int_ap_start_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_rep_i_1_n_0,
      Q => int_ap_start_reg_rep_n_0,
      R => areset
    );
\int_ap_start_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__0_n_0\,
      Q => \^int_ap_start_reg_rep__0_0\,
      R => areset
    );
\int_ap_start_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__1_n_0\,
      Q => \^int_ap_start_reg_rep__1_0\,
      R => areset
    );
int_ap_start_rep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \^int_auto_restart_reg_0\,
      I1 => m_axi_gmem_BVALID,
      I2 => \int_ap_start_reg_rep__1_1\,
      I3 => int_ap_start3_out,
      I4 => \^ap_start\,
      O => int_ap_start_rep_i_1_n_0
    );
\int_ap_start_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \^int_auto_restart_reg_0\,
      I1 => m_axi_gmem_BVALID,
      I2 => \int_ap_start_reg_rep__1_1\,
      I3 => int_ap_start3_out,
      I4 => \^ap_start\,
      O => \int_ap_start_rep_i_1__0_n_0\
    );
\int_ap_start_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \^int_auto_restart_reg_0\,
      I1 => m_axi_gmem_BVALID,
      I2 => \int_ap_start_reg_rep__1_1\,
      I3 => int_ap_start3_out,
      I4 => \^ap_start\,
      O => \int_ap_start_rep_i_1__1_n_0\
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_reg_1,
      Q => \^int_auto_restart_reg_0\,
      R => areset
    );
\int_b[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_b_reg03_out(0)
    );
\int_b[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_b_reg03_out(10)
    );
\int_b[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_b_reg03_out(11)
    );
\int_b[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_b_reg03_out(12)
    );
\int_b[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_b_reg03_out(13)
    );
\int_b[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_b_reg03_out(14)
    );
\int_b[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_b_reg03_out(15)
    );
\int_b[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_b_reg03_out(16)
    );
\int_b[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_b_reg03_out(17)
    );
\int_b[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_b_reg03_out(18)
    );
\int_b[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_b_reg03_out(19)
    );
\int_b[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_b_reg03_out(1)
    );
\int_b[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_b_reg03_out(20)
    );
\int_b[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_b_reg03_out(21)
    );
\int_b[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_b_reg03_out(22)
    );
\int_b[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_b_reg03_out(23)
    );
\int_b[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_b_reg03_out(24)
    );
\int_b[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_b_reg03_out(25)
    );
\int_b[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_b_reg03_out(26)
    );
\int_b[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_b_reg03_out(27)
    );
\int_b[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_b_reg03_out(28)
    );
\int_b[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_b_reg03_out(29)
    );
\int_b[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_b_reg03_out(2)
    );
\int_b[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_b_reg03_out(30)
    );
\int_b[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \int_a[31]_i_3_n_0\,
      O => \int_b[31]_i_1_n_0\
    );
\int_b[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_b_reg03_out(31)
    );
\int_b[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(32),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_b_reg0(0)
    );
\int_b[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(33),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_b_reg0(1)
    );
\int_b[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(34),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_b_reg0(2)
    );
\int_b[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(35),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_b_reg0(3)
    );
\int_b[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(36),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_b_reg0(4)
    );
\int_b[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(37),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_b_reg0(5)
    );
\int_b[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(38),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_b_reg0(6)
    );
\int_b[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(39),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_b_reg0(7)
    );
\int_b[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_b_reg03_out(3)
    );
\int_b[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(40),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_b_reg0(8)
    );
\int_b[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(41),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_b_reg0(9)
    );
\int_b[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(42),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_b_reg0(10)
    );
\int_b[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(43),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_b_reg0(11)
    );
\int_b[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(44),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_b_reg0(12)
    );
\int_b[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(45),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_b_reg0(13)
    );
\int_b[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(46),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_b_reg0(14)
    );
\int_b[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(47),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_b_reg0(15)
    );
\int_b[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(48),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_b_reg0(16)
    );
\int_b[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(49),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_b_reg0(17)
    );
\int_b[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_b_reg03_out(4)
    );
\int_b[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(50),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_b_reg0(18)
    );
\int_b[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(51),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_b_reg0(19)
    );
\int_b[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(52),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_b_reg0(20)
    );
\int_b[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(53),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_b_reg0(21)
    );
\int_b[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(54),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_b_reg0(22)
    );
\int_b[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(55),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_b_reg0(23)
    );
\int_b[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(56),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_b_reg0(24)
    );
\int_b[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(57),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_b_reg0(25)
    );
\int_b[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(58),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_b_reg0(26)
    );
\int_b[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(59),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_b_reg0(27)
    );
\int_b[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_b_reg03_out(5)
    );
\int_b[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(60),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_b_reg0(28)
    );
\int_b[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(61),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_b_reg0(29)
    );
\int_b[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(62),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_b_reg0(30)
    );
\int_b[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^waddr_reg[4]_0\,
      O => \int_b[63]_i_1_n_0\
    );
\int_b[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(63),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_b_reg0(31)
    );
\int_b[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_b_reg03_out(6)
    );
\int_b[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_b_reg03_out(7)
    );
\int_b[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_b_reg03_out(8)
    );
\int_b[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => b(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_b_reg03_out(9)
    );
\int_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(0),
      Q => b(0),
      R => areset
    );
\int_b_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(10),
      Q => b(10),
      R => areset
    );
\int_b_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(11),
      Q => b(11),
      R => areset
    );
\int_b_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(12),
      Q => b(12),
      R => areset
    );
\int_b_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(13),
      Q => b(13),
      R => areset
    );
\int_b_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(14),
      Q => b(14),
      R => areset
    );
\int_b_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(15),
      Q => b(15),
      R => areset
    );
\int_b_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(16),
      Q => b(16),
      R => areset
    );
\int_b_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(17),
      Q => b(17),
      R => areset
    );
\int_b_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(18),
      Q => b(18),
      R => areset
    );
\int_b_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(19),
      Q => b(19),
      R => areset
    );
\int_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(1),
      Q => b(1),
      R => areset
    );
\int_b_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(20),
      Q => b(20),
      R => areset
    );
\int_b_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(21),
      Q => b(21),
      R => areset
    );
\int_b_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(22),
      Q => b(22),
      R => areset
    );
\int_b_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(23),
      Q => b(23),
      R => areset
    );
\int_b_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(24),
      Q => b(24),
      R => areset
    );
\int_b_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(25),
      Q => b(25),
      R => areset
    );
\int_b_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(26),
      Q => b(26),
      R => areset
    );
\int_b_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(27),
      Q => b(27),
      R => areset
    );
\int_b_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(28),
      Q => b(28),
      R => areset
    );
\int_b_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(29),
      Q => b(29),
      R => areset
    );
\int_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(2),
      Q => b(2),
      R => areset
    );
\int_b_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(30),
      Q => b(30),
      R => areset
    );
\int_b_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(31),
      Q => b(31),
      R => areset
    );
\int_b_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(0),
      Q => b(32),
      R => areset
    );
\int_b_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(1),
      Q => b(33),
      R => areset
    );
\int_b_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(2),
      Q => b(34),
      R => areset
    );
\int_b_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(3),
      Q => b(35),
      R => areset
    );
\int_b_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(4),
      Q => b(36),
      R => areset
    );
\int_b_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(5),
      Q => b(37),
      R => areset
    );
\int_b_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(6),
      Q => b(38),
      R => areset
    );
\int_b_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(7),
      Q => b(39),
      R => areset
    );
\int_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(3),
      Q => b(3),
      R => areset
    );
\int_b_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(8),
      Q => b(40),
      R => areset
    );
\int_b_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(9),
      Q => b(41),
      R => areset
    );
\int_b_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(10),
      Q => b(42),
      R => areset
    );
\int_b_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(11),
      Q => b(43),
      R => areset
    );
\int_b_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(12),
      Q => b(44),
      R => areset
    );
\int_b_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(13),
      Q => b(45),
      R => areset
    );
\int_b_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(14),
      Q => b(46),
      R => areset
    );
\int_b_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(15),
      Q => b(47),
      R => areset
    );
\int_b_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(16),
      Q => b(48),
      R => areset
    );
\int_b_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(17),
      Q => b(49),
      R => areset
    );
\int_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(4),
      Q => b(4),
      R => areset
    );
\int_b_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(18),
      Q => b(50),
      R => areset
    );
\int_b_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(19),
      Q => b(51),
      R => areset
    );
\int_b_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(20),
      Q => b(52),
      R => areset
    );
\int_b_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(21),
      Q => b(53),
      R => areset
    );
\int_b_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(22),
      Q => b(54),
      R => areset
    );
\int_b_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(23),
      Q => b(55),
      R => areset
    );
\int_b_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(24),
      Q => b(56),
      R => areset
    );
\int_b_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(25),
      Q => b(57),
      R => areset
    );
\int_b_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(26),
      Q => b(58),
      R => areset
    );
\int_b_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(27),
      Q => b(59),
      R => areset
    );
\int_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(5),
      Q => b(5),
      R => areset
    );
\int_b_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(28),
      Q => b(60),
      R => areset
    );
\int_b_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(29),
      Q => b(61),
      R => areset
    );
\int_b_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(30),
      Q => b(62),
      R => areset
    );
\int_b_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(31),
      Q => b(63),
      R => areset
    );
\int_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(6),
      Q => b(6),
      R => areset
    );
\int_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(7),
      Q => b(7),
      R => areset
    );
\int_b_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(8),
      Q => b(8),
      R => areset
    );
\int_b_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg03_out(9),
      Q => b(9),
      R => areset
    );
\int_c[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_c_reg01_out(0)
    );
\int_c[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_c_reg01_out(10)
    );
\int_c[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_c_reg01_out(11)
    );
\int_c[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_c_reg01_out(12)
    );
\int_c[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_c_reg01_out(13)
    );
\int_c[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_c_reg01_out(14)
    );
\int_c[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_c_reg01_out(15)
    );
\int_c[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_c_reg01_out(16)
    );
\int_c[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_c_reg01_out(17)
    );
\int_c[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_c_reg01_out(18)
    );
\int_c[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_c_reg01_out(19)
    );
\int_c[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_c_reg01_out(1)
    );
\int_c[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_c_reg01_out(20)
    );
\int_c[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_c_reg01_out(21)
    );
\int_c[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_c_reg01_out(22)
    );
\int_c[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_c_reg01_out(23)
    );
\int_c[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_c_reg01_out(24)
    );
\int_c[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_c_reg01_out(25)
    );
\int_c[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_c_reg01_out(26)
    );
\int_c[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_c_reg01_out(27)
    );
\int_c[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_c_reg01_out(28)
    );
\int_c[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_c_reg01_out(29)
    );
\int_c[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_c_reg01_out(2)
    );
\int_c[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_c_reg01_out(30)
    );
\int_c[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^waddr_reg[4]_0\,
      O => \int_c[31]_i_1_n_0\
    );
\int_c[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_c_reg01_out(31)
    );
\int_c[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(32),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_c_reg0(0)
    );
\int_c[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(33),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_c_reg0(1)
    );
\int_c[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(34),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_c_reg0(2)
    );
\int_c[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(35),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_c_reg0(3)
    );
\int_c[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(36),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_c_reg0(4)
    );
\int_c[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(37),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_c_reg0(5)
    );
\int_c[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(38),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_c_reg0(6)
    );
\int_c[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(39),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_c_reg0(7)
    );
\int_c[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_c_reg01_out(3)
    );
\int_c[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(40),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_c_reg0(8)
    );
\int_c[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(41),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_c_reg0(9)
    );
\int_c[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(42),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_c_reg0(10)
    );
\int_c[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(43),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_c_reg0(11)
    );
\int_c[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(44),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_c_reg0(12)
    );
\int_c[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(45),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_c_reg0(13)
    );
\int_c[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(46),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_c_reg0(14)
    );
\int_c[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(47),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_c_reg0(15)
    );
\int_c[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(48),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_c_reg0(16)
    );
\int_c[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(49),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_c_reg0(17)
    );
\int_c[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_c_reg01_out(4)
    );
\int_c[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(50),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_c_reg0(18)
    );
\int_c[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(51),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_c_reg0(19)
    );
\int_c[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(52),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_c_reg0(20)
    );
\int_c[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(53),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_c_reg0(21)
    );
\int_c[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(54),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_c_reg0(22)
    );
\int_c[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(55),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_c_reg0(23)
    );
\int_c[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(56),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_c_reg0(24)
    );
\int_c[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(57),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_c_reg0(25)
    );
\int_c[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(58),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_c_reg0(26)
    );
\int_c[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(59),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_c_reg0(27)
    );
\int_c[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_c_reg01_out(5)
    );
\int_c[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(60),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_c_reg0(28)
    );
\int_c[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(61),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_c_reg0(29)
    );
\int_c[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(62),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_c_reg0(30)
    );
\int_c[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^s_axi_control_wvalid_0\,
      O => \int_c[63]_i_1_n_0\
    );
\int_c[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(63),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_c_reg0(31)
    );
\int_c[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \^s_axi_control_wvalid_0\
    );
\int_c[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_c_reg01_out(6)
    );
\int_c[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_c_reg01_out(7)
    );
\int_c[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_c_reg01_out(8)
    );
\int_c[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => c(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_c_reg01_out(9)
    );
\int_c_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(0),
      Q => c(0),
      R => areset
    );
\int_c_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(10),
      Q => c(10),
      R => areset
    );
\int_c_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(11),
      Q => c(11),
      R => areset
    );
\int_c_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(12),
      Q => c(12),
      R => areset
    );
\int_c_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(13),
      Q => c(13),
      R => areset
    );
\int_c_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(14),
      Q => c(14),
      R => areset
    );
\int_c_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(15),
      Q => c(15),
      R => areset
    );
\int_c_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(16),
      Q => c(16),
      R => areset
    );
\int_c_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(17),
      Q => c(17),
      R => areset
    );
\int_c_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(18),
      Q => c(18),
      R => areset
    );
\int_c_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(19),
      Q => c(19),
      R => areset
    );
\int_c_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(1),
      Q => c(1),
      R => areset
    );
\int_c_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(20),
      Q => c(20),
      R => areset
    );
\int_c_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(21),
      Q => c(21),
      R => areset
    );
\int_c_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(22),
      Q => c(22),
      R => areset
    );
\int_c_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(23),
      Q => c(23),
      R => areset
    );
\int_c_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(24),
      Q => c(24),
      R => areset
    );
\int_c_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(25),
      Q => c(25),
      R => areset
    );
\int_c_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(26),
      Q => c(26),
      R => areset
    );
\int_c_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(27),
      Q => c(27),
      R => areset
    );
\int_c_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(28),
      Q => c(28),
      R => areset
    );
\int_c_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(29),
      Q => c(29),
      R => areset
    );
\int_c_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(2),
      Q => c(2),
      R => areset
    );
\int_c_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(30),
      Q => c(30),
      R => areset
    );
\int_c_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(31),
      Q => c(31),
      R => areset
    );
\int_c_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(0),
      Q => c(32),
      R => areset
    );
\int_c_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(1),
      Q => c(33),
      R => areset
    );
\int_c_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(2),
      Q => c(34),
      R => areset
    );
\int_c_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(3),
      Q => c(35),
      R => areset
    );
\int_c_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(4),
      Q => c(36),
      R => areset
    );
\int_c_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(5),
      Q => c(37),
      R => areset
    );
\int_c_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(6),
      Q => c(38),
      R => areset
    );
\int_c_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(7),
      Q => c(39),
      R => areset
    );
\int_c_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(3),
      Q => c(3),
      R => areset
    );
\int_c_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(8),
      Q => c(40),
      R => areset
    );
\int_c_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(9),
      Q => c(41),
      R => areset
    );
\int_c_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(10),
      Q => c(42),
      R => areset
    );
\int_c_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(11),
      Q => c(43),
      R => areset
    );
\int_c_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(12),
      Q => c(44),
      R => areset
    );
\int_c_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(13),
      Q => c(45),
      R => areset
    );
\int_c_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(14),
      Q => c(46),
      R => areset
    );
\int_c_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(15),
      Q => c(47),
      R => areset
    );
\int_c_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(16),
      Q => c(48),
      R => areset
    );
\int_c_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(17),
      Q => c(49),
      R => areset
    );
\int_c_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(4),
      Q => c(4),
      R => areset
    );
\int_c_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(18),
      Q => c(50),
      R => areset
    );
\int_c_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(19),
      Q => c(51),
      R => areset
    );
\int_c_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(20),
      Q => c(52),
      R => areset
    );
\int_c_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(21),
      Q => c(53),
      R => areset
    );
\int_c_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(22),
      Q => c(54),
      R => areset
    );
\int_c_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(23),
      Q => c(55),
      R => areset
    );
\int_c_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(24),
      Q => c(56),
      R => areset
    );
\int_c_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(25),
      Q => c(57),
      R => areset
    );
\int_c_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(26),
      Q => c(58),
      R => areset
    );
\int_c_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(27),
      Q => c(59),
      R => areset
    );
\int_c_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(5),
      Q => c(5),
      R => areset
    );
\int_c_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(28),
      Q => c(60),
      R => areset
    );
\int_c_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(29),
      Q => c(61),
      R => areset
    );
\int_c_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(30),
      Q => c(62),
      R => areset
    );
\int_c_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(31),
      Q => c(63),
      R => areset
    );
\int_c_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(6),
      Q => c(6),
      R => areset
    );
\int_c_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(7),
      Q => c(7),
      R => areset
    );
\int_c_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(8),
      Q => c(8),
      R => areset
    );
\int_c_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg01_out(9),
      Q => c(9),
      R => areset
    );
int_gie_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \waddr_reg[3]_0\
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_reg_1,
      Q => \^int_gie_reg_0\,
      R => areset
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(2),
      I3 => \^waddr_reg[4]_0\,
      O => int_ier9_out
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_WVALID,
      I5 => \^q\(0),
      O => \^waddr_reg[4]_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier9_out,
      D => s_axi_control_WDATA(0),
      Q => \int_ier_reg_n_0_[0]\,
      R => areset
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier9_out,
      D => s_axi_control_WDATA(1),
      Q => p_0_in,
      R => areset
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => \int_ap_start_reg_rep__1_1\,
      I4 => m_axi_gmem_BVALID,
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^s_axi_control_wvalid_0\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => \int_ap_start_reg_rep__1_1\,
      I4 => m_axi_gmem_BVALID,
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => areset
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => areset
    );
\int_length_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_length_r0(0)
    );
\int_length_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_length_r0(10)
    );
\int_length_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_length_r0(11)
    );
\int_length_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_length_r0(12)
    );
\int_length_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_length_r0(13)
    );
\int_length_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_length_r0(14)
    );
\int_length_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_length_r0(15)
    );
\int_length_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_length_r0(16)
    );
\int_length_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_length_r0(17)
    );
\int_length_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_length_r0(18)
    );
\int_length_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_length_r0(19)
    );
\int_length_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_length_r0(1)
    );
\int_length_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_length_r0(20)
    );
\int_length_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_length_r0(21)
    );
\int_length_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_length_r0(22)
    );
\int_length_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_length_r0(23)
    );
\int_length_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_length_r0(24)
    );
\int_length_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_length_r0(25)
    );
\int_length_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_length_r0(26)
    );
\int_length_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_length_r0(27)
    );
\int_length_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_length_r0(28)
    );
\int_length_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_length_r0(29)
    );
\int_length_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_length_r0(2)
    );
\int_length_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_length_r0(30)
    );
\int_length_r[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \int_a[31]_i_3_n_0\,
      O => \int_length_r[31]_i_1_n_0\
    );
\int_length_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_length_r0(31)
    );
\int_length_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_length_r0(3)
    );
\int_length_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_length_r0(4)
    );
\int_length_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_length_r0(5)
    );
\int_length_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_length_r0(6)
    );
\int_length_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_length_r0(7)
    );
\int_length_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_length_r0(8)
    );
\int_length_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_r(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_length_r0(9)
    );
\int_length_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(0),
      Q => length_r(0),
      R => areset
    );
\int_length_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(10),
      Q => length_r(10),
      R => areset
    );
\int_length_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(11),
      Q => length_r(11),
      R => areset
    );
\int_length_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(12),
      Q => length_r(12),
      R => areset
    );
\int_length_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(13),
      Q => length_r(13),
      R => areset
    );
\int_length_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(14),
      Q => length_r(14),
      R => areset
    );
\int_length_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(15),
      Q => length_r(15),
      R => areset
    );
\int_length_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(16),
      Q => length_r(16),
      R => areset
    );
\int_length_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(17),
      Q => length_r(17),
      R => areset
    );
\int_length_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(18),
      Q => length_r(18),
      R => areset
    );
\int_length_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(19),
      Q => length_r(19),
      R => areset
    );
\int_length_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(1),
      Q => length_r(1),
      R => areset
    );
\int_length_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(20),
      Q => length_r(20),
      R => areset
    );
\int_length_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(21),
      Q => length_r(21),
      R => areset
    );
\int_length_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(22),
      Q => length_r(22),
      R => areset
    );
\int_length_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(23),
      Q => length_r(23),
      R => areset
    );
\int_length_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(24),
      Q => length_r(24),
      R => areset
    );
\int_length_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(25),
      Q => length_r(25),
      R => areset
    );
\int_length_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(26),
      Q => length_r(26),
      R => areset
    );
\int_length_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(27),
      Q => length_r(27),
      R => areset
    );
\int_length_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(28),
      Q => length_r(28),
      R => areset
    );
\int_length_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(29),
      Q => length_r(29),
      R => areset
    );
\int_length_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(2),
      Q => length_r(2),
      R => areset
    );
\int_length_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(30),
      Q => length_r(30),
      R => areset
    );
\int_length_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(31),
      Q => length_r(31),
      R => areset
    );
\int_length_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(3),
      Q => length_r(3),
      R => areset
    );
\int_length_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(4),
      Q => length_r(4),
      R => areset
    );
\int_length_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(5),
      Q => length_r(5),
      R => areset
    );
\int_length_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(6),
      Q => length_r(6),
      R => areset
    );
\int_length_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(7),
      Q => length_r(7),
      R => areset
    );
\int_length_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(8),
      Q => length_r(8),
      R => areset
    );
\int_length_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(9),
      Q => length_r(9),
      R => areset
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => \^int_gie_reg_0\,
      I2 => p_1_in,
      O => interrupt
    );
\num_transactions[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => length_r(7),
      I1 => length_r(6),
      I2 => \num_transactions[0]_i_2_n_0\,
      I3 => length_r(8),
      O => D(0)
    );
\num_transactions[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => length_r(4),
      I1 => length_r(2),
      I2 => length_r(0),
      I3 => length_r(1),
      I4 => length_r(3),
      I5 => length_r(5),
      O => \num_transactions[0]_i_2_n_0\
    );
\num_transactions[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(23),
      O => \num_transactions[15]_i_2_n_0\
    );
\num_transactions[15]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(23),
      O => \num_transactions[15]_i_2__0_n_0\
    );
\num_transactions[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(22),
      O => \num_transactions[15]_i_3_n_0\
    );
\num_transactions[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(22),
      O => \num_transactions[15]_i_3__0_n_0\
    );
\num_transactions[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(21),
      O => \num_transactions[15]_i_4_n_0\
    );
\num_transactions[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(21),
      O => \num_transactions[15]_i_4__0_n_0\
    );
\num_transactions[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(20),
      O => \num_transactions[15]_i_5_n_0\
    );
\num_transactions[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(20),
      O => \num_transactions[15]_i_5__0_n_0\
    );
\num_transactions[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(19),
      O => \num_transactions[15]_i_6_n_0\
    );
\num_transactions[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(19),
      O => \num_transactions[15]_i_6__0_n_0\
    );
\num_transactions[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(18),
      O => \num_transactions[15]_i_7_n_0\
    );
\num_transactions[15]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(18),
      O => \num_transactions[15]_i_7__0_n_0\
    );
\num_transactions[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(17),
      O => \num_transactions[15]_i_8_n_0\
    );
\num_transactions[15]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(17),
      O => \num_transactions[15]_i_8__0_n_0\
    );
\num_transactions[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(16),
      O => \num_transactions[15]_i_9_n_0\
    );
\num_transactions[15]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(16),
      O => \num_transactions[15]_i_9__0_n_0\
    );
\num_transactions[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(31),
      O => \num_transactions[23]_i_2_n_0\
    );
\num_transactions[23]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(31),
      O => \num_transactions[23]_i_2__0_n_0\
    );
\num_transactions[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(30),
      O => \num_transactions[23]_i_3_n_0\
    );
\num_transactions[23]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(30),
      O => \num_transactions[23]_i_3__0_n_0\
    );
\num_transactions[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(29),
      O => \num_transactions[23]_i_4_n_0\
    );
\num_transactions[23]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(29),
      O => \num_transactions[23]_i_4__0_n_0\
    );
\num_transactions[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(28),
      O => \num_transactions[23]_i_5_n_0\
    );
\num_transactions[23]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(28),
      O => \num_transactions[23]_i_5__0_n_0\
    );
\num_transactions[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(27),
      O => \num_transactions[23]_i_6_n_0\
    );
\num_transactions[23]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(27),
      O => \num_transactions[23]_i_6__0_n_0\
    );
\num_transactions[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(26),
      O => \num_transactions[23]_i_7_n_0\
    );
\num_transactions[23]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(26),
      O => \num_transactions[23]_i_7__0_n_0\
    );
\num_transactions[23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(25),
      O => \num_transactions[23]_i_8_n_0\
    );
\num_transactions[23]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(25),
      O => \num_transactions[23]_i_8__0_n_0\
    );
\num_transactions[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(24),
      O => \num_transactions[23]_i_9_n_0\
    );
\num_transactions[23]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(24),
      O => \num_transactions[23]_i_9__0_n_0\
    );
\num_transactions[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(15),
      O => \num_transactions[7]_i_2_n_0\
    );
\num_transactions[7]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(15),
      O => \num_transactions[7]_i_2__0_n_0\
    );
\num_transactions[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(14),
      O => \num_transactions[7]_i_3_n_0\
    );
\num_transactions[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(14),
      O => \num_transactions[7]_i_3__0_n_0\
    );
\num_transactions[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(13),
      O => \num_transactions[7]_i_4_n_0\
    );
\num_transactions[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(13),
      O => \num_transactions[7]_i_4__0_n_0\
    );
\num_transactions[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(12),
      O => \num_transactions[7]_i_5_n_0\
    );
\num_transactions[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(12),
      O => \num_transactions[7]_i_5__0_n_0\
    );
\num_transactions[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(11),
      O => \num_transactions[7]_i_6_n_0\
    );
\num_transactions[7]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(11),
      O => \num_transactions[7]_i_6__0_n_0\
    );
\num_transactions[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(10),
      O => \num_transactions[7]_i_7_n_0\
    );
\num_transactions[7]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(10),
      O => \num_transactions[7]_i_7__0_n_0\
    );
\num_transactions[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(9),
      O => \num_transactions[7]_i_8_n_0\
    );
\num_transactions[7]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(9),
      O => \num_transactions[7]_i_8__0_n_0\
    );
\num_transactions[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => length_r(8),
      I1 => \num_transactions[0]_i_2_n_0\,
      I2 => length_r(6),
      I3 => length_r(7),
      O => \num_transactions[7]_i_9_n_0\
    );
\num_transactions[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => length_r(8),
      I1 => \num_transactions[0]_i_2_n_0\,
      I2 => length_r(6),
      I3 => length_r(7),
      O => \num_transactions[7]_i_9__0_n_0\
    );
\num_transactions_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \num_transactions_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \num_transactions_reg[15]_i_1_n_0\,
      CO(6) => \num_transactions_reg[15]_i_1_n_1\,
      CO(5) => \num_transactions_reg[15]_i_1_n_2\,
      CO(4) => \num_transactions_reg[15]_i_1_n_3\,
      CO(3) => \num_transactions_reg[15]_i_1_n_4\,
      CO(2) => \num_transactions_reg[15]_i_1_n_5\,
      CO(1) => \num_transactions_reg[15]_i_1_n_6\,
      CO(0) => \num_transactions_reg[15]_i_1_n_7\,
      DI(7 downto 0) => length_r(23 downto 16),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \num_transactions[15]_i_2__0_n_0\,
      S(6) => \num_transactions[15]_i_3__0_n_0\,
      S(5) => \num_transactions[15]_i_4__0_n_0\,
      S(4) => \num_transactions[15]_i_5__0_n_0\,
      S(3) => \num_transactions[15]_i_6__0_n_0\,
      S(2) => \num_transactions[15]_i_7__0_n_0\,
      S(1) => \num_transactions[15]_i_8__0_n_0\,
      S(0) => \num_transactions[15]_i_9__0_n_0\
    );
\num_transactions_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \num_transactions_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \num_transactions_reg[15]_i_1__0_n_0\,
      CO(6) => \num_transactions_reg[15]_i_1__0_n_1\,
      CO(5) => \num_transactions_reg[15]_i_1__0_n_2\,
      CO(4) => \num_transactions_reg[15]_i_1__0_n_3\,
      CO(3) => \num_transactions_reg[15]_i_1__0_n_4\,
      CO(2) => \num_transactions_reg[15]_i_1__0_n_5\,
      CO(1) => \num_transactions_reg[15]_i_1__0_n_6\,
      CO(0) => \num_transactions_reg[15]_i_1__0_n_7\,
      DI(7 downto 0) => length_r(23 downto 16),
      O(7 downto 0) => \int_length_r_reg[30]_0\(15 downto 8),
      S(7) => \num_transactions[15]_i_2_n_0\,
      S(6) => \num_transactions[15]_i_3_n_0\,
      S(5) => \num_transactions[15]_i_4_n_0\,
      S(4) => \num_transactions[15]_i_5_n_0\,
      S(3) => \num_transactions[15]_i_6_n_0\,
      S(2) => \num_transactions[15]_i_7_n_0\,
      S(1) => \num_transactions[15]_i_8_n_0\,
      S(0) => \num_transactions[15]_i_9_n_0\
    );
\num_transactions_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \num_transactions_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_num_transactions_reg[23]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \num_transactions_reg[23]_i_1_n_1\,
      CO(5) => \num_transactions_reg[23]_i_1_n_2\,
      CO(4) => \num_transactions_reg[23]_i_1_n_3\,
      CO(3) => \num_transactions_reg[23]_i_1_n_4\,
      CO(2) => \num_transactions_reg[23]_i_1_n_5\,
      CO(1) => \num_transactions_reg[23]_i_1_n_6\,
      CO(0) => \num_transactions_reg[23]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => length_r(30 downto 24),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \num_transactions[23]_i_2__0_n_0\,
      S(6) => \num_transactions[23]_i_3__0_n_0\,
      S(5) => \num_transactions[23]_i_4__0_n_0\,
      S(4) => \num_transactions[23]_i_5__0_n_0\,
      S(3) => \num_transactions[23]_i_6__0_n_0\,
      S(2) => \num_transactions[23]_i_7__0_n_0\,
      S(1) => \num_transactions[23]_i_8__0_n_0\,
      S(0) => \num_transactions[23]_i_9__0_n_0\
    );
\num_transactions_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \num_transactions_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_num_transactions_reg[23]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \num_transactions_reg[23]_i_1__0_n_1\,
      CO(5) => \num_transactions_reg[23]_i_1__0_n_2\,
      CO(4) => \num_transactions_reg[23]_i_1__0_n_3\,
      CO(3) => \num_transactions_reg[23]_i_1__0_n_4\,
      CO(2) => \num_transactions_reg[23]_i_1__0_n_5\,
      CO(1) => \num_transactions_reg[23]_i_1__0_n_6\,
      CO(0) => \num_transactions_reg[23]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => length_r(30 downto 24),
      O(7 downto 0) => \int_length_r_reg[30]_0\(23 downto 16),
      S(7) => \num_transactions[23]_i_2_n_0\,
      S(6) => \num_transactions[23]_i_3_n_0\,
      S(5) => \num_transactions[23]_i_4_n_0\,
      S(4) => \num_transactions[23]_i_5_n_0\,
      S(3) => \num_transactions[23]_i_6_n_0\,
      S(2) => \num_transactions[23]_i_7_n_0\,
      S(1) => \num_transactions[23]_i_8_n_0\,
      S(0) => \num_transactions[23]_i_9_n_0\
    );
\num_transactions_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \num_transactions_reg[7]_i_1_n_0\,
      CO(6) => \num_transactions_reg[7]_i_1_n_1\,
      CO(5) => \num_transactions_reg[7]_i_1_n_2\,
      CO(4) => \num_transactions_reg[7]_i_1_n_3\,
      CO(3) => \num_transactions_reg[7]_i_1_n_4\,
      CO(2) => \num_transactions_reg[7]_i_1_n_5\,
      CO(1) => \num_transactions_reg[7]_i_1_n_6\,
      CO(0) => \num_transactions_reg[7]_i_1_n_7\,
      DI(7 downto 0) => length_r(15 downto 8),
      O(7 downto 1) => D(7 downto 1),
      O(0) => \int_length_r_reg[30]_0\(0),
      S(7) => \num_transactions[7]_i_2__0_n_0\,
      S(6) => \num_transactions[7]_i_3__0_n_0\,
      S(5) => \num_transactions[7]_i_4__0_n_0\,
      S(4) => \num_transactions[7]_i_5__0_n_0\,
      S(3) => \num_transactions[7]_i_6__0_n_0\,
      S(2) => \num_transactions[7]_i_7__0_n_0\,
      S(1) => \num_transactions[7]_i_8__0_n_0\,
      S(0) => \num_transactions[7]_i_9__0_n_0\
    );
\num_transactions_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \num_transactions_reg[7]_i_1__0_n_0\,
      CO(6) => \num_transactions_reg[7]_i_1__0_n_1\,
      CO(5) => \num_transactions_reg[7]_i_1__0_n_2\,
      CO(4) => \num_transactions_reg[7]_i_1__0_n_3\,
      CO(3) => \num_transactions_reg[7]_i_1__0_n_4\,
      CO(2) => \num_transactions_reg[7]_i_1__0_n_5\,
      CO(1) => \num_transactions_reg[7]_i_1__0_n_6\,
      CO(0) => \num_transactions_reg[7]_i_1__0_n_7\,
      DI(7 downto 0) => length_r(15 downto 8),
      O(7 downto 1) => \int_length_r_reg[30]_0\(7 downto 1),
      O(0) => \NLW_num_transactions_reg[7]_i_1__0_O_UNCONNECTED\(0),
      S(7) => \num_transactions[7]_i_2_n_0\,
      S(6) => \num_transactions[7]_i_3_n_0\,
      S(5) => \num_transactions[7]_i_4_n_0\,
      S(4) => \num_transactions[7]_i_5_n_0\,
      S(3) => \num_transactions[7]_i_6_n_0\,
      S(2) => \num_transactions[7]_i_7_n_0\,
      S(1) => \num_transactions[7]_i_8_n_0\,
      S(0) => \num_transactions[7]_i_9_n_0\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => \rdata[0]_i_3_n_0\,
      I2 => \rdata[31]_i_5_n_0\,
      I3 => length_r(0),
      I4 => \rdata[0]_i_4_n_0\,
      I5 => \rdata[0]_i_5_n_0\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAC0C0C0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => \rdata[0]_i_6_n_0\,
      I2 => \rdata[0]_i_7_n_0\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \int_ier_reg_n_0_[0]\,
      I5 => \rdata[1]_i_5_n_0\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(32),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_8_n_0\,
      I1 => a(0),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(32),
      I4 => b(0),
      I5 => \rdata[31]_i_9_n_0\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_10_n_0\,
      I1 => c(32),
      I2 => \rdata[3]_i_2_n_0\,
      I3 => c(0),
      I4 => \^ap_start\,
      I5 => s_axi_control_ARADDR_2_sn_1,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => \^int_gie_reg_0\,
      I2 => s_axi_control_ARADDR(2),
      O => \rdata[0]_i_6_n_0\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(5),
      O => \rdata[0]_i_7_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => \rdata[10]_i_3_n_0\,
      I2 => length_r(10),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(10)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(42),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(42),
      I4 => a(10),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(10),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(42),
      I4 => c(10),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[10]_i_3_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => \rdata[11]_i_3_n_0\,
      I2 => length_r(11),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(11)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(43),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(43),
      I4 => a(11),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(11),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(43),
      I4 => c(11),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[11]_i_3_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[12]_i_2_n_0\,
      I1 => \rdata[12]_i_3_n_0\,
      I2 => length_r(12),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(12)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(44),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(44),
      I4 => a(12),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(12),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(44),
      I4 => c(12),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[12]_i_3_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[13]_i_2_n_0\,
      I1 => \rdata[13]_i_3_n_0\,
      I2 => length_r(13),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(13)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(45),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(45),
      I4 => a(13),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(13),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(45),
      I4 => c(13),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[13]_i_3_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[14]_i_2_n_0\,
      I1 => \rdata[14]_i_3_n_0\,
      I2 => length_r(14),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(14)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(46),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(46),
      I4 => a(14),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(14),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(46),
      I4 => c(14),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[14]_i_3_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[15]_i_2_n_0\,
      I1 => \rdata[15]_i_3_n_0\,
      I2 => length_r(15),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(15)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(47),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(47),
      I4 => a(15),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(15),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(47),
      I4 => c(15),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[15]_i_3_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[16]_i_2_n_0\,
      I1 => \rdata[16]_i_3_n_0\,
      I2 => length_r(16),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(16)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(48),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(48),
      I4 => a(16),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[16]_i_2_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(16),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(48),
      I4 => c(16),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[16]_i_3_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[17]_i_2_n_0\,
      I1 => \rdata[17]_i_3_n_0\,
      I2 => length_r(17),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(17)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(49),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(49),
      I4 => a(17),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(17),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(49),
      I4 => c(17),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[17]_i_3_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[18]_i_2_n_0\,
      I1 => \rdata[18]_i_3_n_0\,
      I2 => length_r(18),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(18)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(50),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(50),
      I4 => a(18),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(18),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(50),
      I4 => c(18),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[18]_i_3_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[19]_i_2_n_0\,
      I1 => \rdata[19]_i_3_n_0\,
      I2 => length_r(19),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(19)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(51),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(51),
      I4 => a(19),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[19]_i_2_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(19),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(51),
      I4 => c(19),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[19]_i_3_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \rdata[31]_i_5_n_0\,
      I2 => length_r(1),
      I3 => \rdata[1]_i_3_n_0\,
      I4 => \rdata[1]_i_4_n_0\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_8_n_0\,
      I1 => a(1),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(33),
      I4 => b(1),
      I5 => \rdata[31]_i_9_n_0\,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE040E040E040"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => p_0_in,
      I2 => \rdata[1]_i_5_n_0\,
      I3 => p_1_in,
      I4 => a(33),
      I5 => \rdata[31]_i_6_n_0\,
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_10_n_0\,
      I1 => c(33),
      I2 => \rdata[3]_i_2_n_0\,
      I3 => c(1),
      I4 => \^int_ap_done__0\,
      I5 => s_axi_control_ARADDR_2_sn_1,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_5_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[20]_i_2_n_0\,
      I1 => \rdata[20]_i_3_n_0\,
      I2 => length_r(20),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(20)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(52),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(52),
      I4 => a(20),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[20]_i_2_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(20),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(52),
      I4 => c(20),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[20]_i_3_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[21]_i_2_n_0\,
      I1 => \rdata[21]_i_3_n_0\,
      I2 => length_r(21),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(21)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(53),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(53),
      I4 => a(21),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[21]_i_2_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(21),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(53),
      I4 => c(21),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[21]_i_3_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[22]_i_2_n_0\,
      I1 => \rdata[22]_i_3_n_0\,
      I2 => length_r(22),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(22)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(54),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(54),
      I4 => a(22),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[22]_i_2_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(22),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(54),
      I4 => c(22),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[22]_i_3_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[23]_i_2_n_0\,
      I1 => \rdata[23]_i_3_n_0\,
      I2 => length_r(23),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(23)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(55),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(55),
      I4 => a(23),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[23]_i_2_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(23),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(55),
      I4 => c(23),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[23]_i_3_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[24]_i_2_n_0\,
      I1 => \rdata[24]_i_3_n_0\,
      I2 => length_r(24),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(24)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(56),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(56),
      I4 => a(24),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[24]_i_2_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(24),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(56),
      I4 => c(24),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[24]_i_3_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[25]_i_2_n_0\,
      I1 => \rdata[25]_i_3_n_0\,
      I2 => length_r(25),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(25)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(57),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(57),
      I4 => a(25),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[25]_i_2_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(25),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(57),
      I4 => c(25),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[25]_i_3_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[26]_i_2_n_0\,
      I1 => \rdata[26]_i_3_n_0\,
      I2 => length_r(26),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(26)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(58),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(58),
      I4 => a(26),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[26]_i_2_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(26),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(58),
      I4 => c(26),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[26]_i_3_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[27]_i_2_n_0\,
      I1 => \rdata[27]_i_3_n_0\,
      I2 => length_r(27),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(27)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(59),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(59),
      I4 => a(27),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[27]_i_2_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(27),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(59),
      I4 => c(27),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[27]_i_3_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[28]_i_2_n_0\,
      I1 => \rdata[28]_i_3_n_0\,
      I2 => length_r(28),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(28)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(60),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(60),
      I4 => a(28),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[28]_i_2_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(28),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(60),
      I4 => c(28),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[28]_i_3_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[29]_i_2_n_0\,
      I1 => \rdata[29]_i_3_n_0\,
      I2 => length_r(29),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(29)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(61),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(61),
      I4 => a(29),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[29]_i_2_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(29),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(61),
      I4 => c(29),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[29]_i_3_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => s_axi_control_ARADDR_2_sn_1,
      I1 => ap_idle,
      I2 => \rdata[31]_i_5_n_0\,
      I3 => length_r(2),
      I4 => \rdata[2]_i_2_n_0\,
      I5 => \rdata[2]_i_3_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(34),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(34),
      I4 => a(2),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(2),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(34),
      I4 => c(2),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[2]_i_3_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[30]_i_2_n_0\,
      I1 => \rdata[30]_i_3_n_0\,
      I2 => length_r(30),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(30)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(62),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(62),
      I4 => a(30),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[30]_i_2_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(30),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(62),
      I4 => c(30),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[30]_i_3_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^fsm_sequential_rstate_reg_0\,
      I1 => s_axi_control_ARVALID,
      I2 => areset,
      O => \^e\(0)
    );
\rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_10_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \rdata[31]_i_4_n_0\,
      I2 => length_r(31),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(63),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(63),
      I4 => a(31),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(31),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(63),
      I4 => c(31),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_6_n_0\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_7_n_0\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[31]_i_8_n_0\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_9_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => c(3),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => length_r(3),
      I4 => \rdata[3]_i_3_n_0\,
      I5 => \rdata[3]_i_4_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(35),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(35),
      I4 => a(3),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[3]_i_3_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(3),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(35),
      I4 => ap_ready,
      I5 => s_axi_control_ARADDR_2_sn_1,
      O => \rdata[3]_i_4_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[4]_i_2_n_0\,
      I1 => \rdata[4]_i_3_n_0\,
      I2 => length_r(4),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(36),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(36),
      I4 => a(4),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(4),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(36),
      I4 => c(4),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[4]_i_3_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[5]_i_2_n_0\,
      I1 => \rdata[5]_i_3_n_0\,
      I2 => length_r(5),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(37),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(37),
      I4 => a(5),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(5),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(37),
      I4 => c(5),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[5]_i_3_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[6]_i_2_n_0\,
      I1 => \rdata[6]_i_3_n_0\,
      I2 => length_r(6),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(38),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(38),
      I4 => a(6),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(6),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(38),
      I4 => c(6),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[6]_i_3_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => s_axi_control_ARADDR_2_sn_1,
      I1 => \^int_auto_restart_reg_0\,
      I2 => \rdata[31]_i_5_n_0\,
      I3 => length_r(7),
      I4 => \rdata[7]_i_3_n_0\,
      I5 => \rdata[7]_i_4_n_0\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(4),
      O => s_axi_control_ARADDR_2_sn_1
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(39),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(39),
      I4 => a(7),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(7),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(39),
      I4 => c(7),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[7]_i_4_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => \rdata[8]_i_3_n_0\,
      I2 => length_r(8),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(40),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(40),
      I4 => a(8),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(8),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(40),
      I4 => c(8),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[8]_i_3_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \rdata[9]_i_3_n_0\,
      I2 => length_r(9),
      I3 => \rdata[31]_i_5_n_0\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => a(41),
      I2 => \rdata[31]_i_7_n_0\,
      I3 => b(41),
      I4 => a(9),
      I5 => \rdata[31]_i_8_n_0\,
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_9_n_0\,
      I1 => b(9),
      I2 => \rdata[31]_i_10_n_0\,
      I3 => c(41),
      I4 => c(9),
      I5 => \rdata[3]_i_2_n_0\,
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => rdata(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
s_axi_control_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => areset,
      I1 => \^fsm_sequential_rstate_reg_0\,
      O => s_axi_control_ARREADY
    );
s_axi_control_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_0_[0]\,
      I1 => areset,
      O => s_axi_control_AWREADY
    );
start_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_start_r,
      O => ap_start_pulse
    );
start_rep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_start_r,
      O => int_ap_start_reg_0
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_0_[0]\,
      I1 => s_axi_control_AWVALID,
      I2 => areset,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \^q\(0),
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \^q\(1),
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \^q\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter is
  port (
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    is_zero_r_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    is_zero_r_reg_1 : in STD_LOGIC;
    m_axi_gmem_AWLEN_0_sp_1 : in STD_LOGIC;
    \m_axi_gmem_AWLEN[0]_0\ : in STD_LOGIC;
    m_axi_gmem_AWLEN_1_sp_1 : in STD_LOGIC;
    m_axi_gmem_AWLEN_2_sp_1 : in STD_LOGIC;
    m_axi_gmem_AWLEN_3_sp_1 : in STD_LOGIC;
    m_axi_gmem_AWLEN_4_sp_1 : in STD_LOGIC;
    m_axi_gmem_AWLEN_5_sp_1 : in STD_LOGIC;
    m_axi_gmem_AWLEN_6_sp_1 : in STD_LOGIC;
    m_axi_gmem_AWLEN_7_sp_1 : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    is_zero_r_reg_2 : in STD_LOGIC;
    \count_r_reg[7]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter is
  signal aw_final_transaction : STD_LOGIC;
  signal \count_r[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_10__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_11__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_12__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_13__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_14__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_15__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_16__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_8__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_9__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_10__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_11__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_12__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_13__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_14__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_15__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_16__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_17__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_9__1_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_9\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal \count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[9]\ : STD_LOGIC;
  signal is_zero_r : STD_LOGIC;
  signal \is_zero_r_i_1__2_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_2__4_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_3__1_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_4__1_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_5__2_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_6__1_n_0\ : STD_LOGIC;
  signal m_axi_gmem_AWLEN_0_sn_1 : STD_LOGIC;
  signal m_axi_gmem_AWLEN_1_sn_1 : STD_LOGIC;
  signal m_axi_gmem_AWLEN_2_sn_1 : STD_LOGIC;
  signal m_axi_gmem_AWLEN_3_sn_1 : STD_LOGIC;
  signal m_axi_gmem_AWLEN_4_sn_1 : STD_LOGIC;
  signal m_axi_gmem_AWLEN_5_sn_1 : STD_LOGIC;
  signal m_axi_gmem_AWLEN_6_sn_1 : STD_LOGIC;
  signal m_axi_gmem_AWLEN_7_sn_1 : STD_LOGIC;
  signal \NLW_count_r_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_r_reg[0]_i_2__1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[16]_i_1__1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[8]_i_1__1\ : label is 16;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[0]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[1]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[2]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[3]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[4]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[5]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[6]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[7]_INST_0\ : label is "soft_lutpair71";
begin
  m_axi_gmem_AWLEN_0_sn_1 <= m_axi_gmem_AWLEN_0_sp_1;
  m_axi_gmem_AWLEN_1_sn_1 <= m_axi_gmem_AWLEN_1_sp_1;
  m_axi_gmem_AWLEN_2_sn_1 <= m_axi_gmem_AWLEN_2_sp_1;
  m_axi_gmem_AWLEN_3_sn_1 <= m_axi_gmem_AWLEN_3_sp_1;
  m_axi_gmem_AWLEN_4_sn_1 <= m_axi_gmem_AWLEN_4_sp_1;
  m_axi_gmem_AWLEN_5_sn_1 <= m_axi_gmem_AWLEN_5_sp_1;
  m_axi_gmem_AWLEN_6_sn_1 <= m_axi_gmem_AWLEN_6_sp_1;
  m_axi_gmem_AWLEN_7_sn_1 <= m_axi_gmem_AWLEN_7_sp_1;
\count_r[0]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[7]\,
      I1 => is_zero_r_reg_0,
      I2 => Q(7),
      O => \count_r[0]_i_10__1_n_0\
    );
\count_r[0]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[6]\,
      I1 => is_zero_r_reg_0,
      I2 => Q(6),
      O => \count_r[0]_i_11__1_n_0\
    );
\count_r[0]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[5]\,
      I1 => is_zero_r_reg_0,
      I2 => Q(5),
      O => \count_r[0]_i_12__1_n_0\
    );
\count_r[0]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[4]\,
      I1 => is_zero_r_reg_0,
      I2 => Q(4),
      O => \count_r[0]_i_13__1_n_0\
    );
\count_r[0]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[3]\,
      I1 => is_zero_r_reg_0,
      I2 => Q(3),
      O => \count_r[0]_i_14__1_n_0\
    );
\count_r[0]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[2]\,
      I1 => is_zero_r_reg_0,
      I2 => Q(2),
      O => \count_r[0]_i_15__1_n_0\
    );
\count_r[0]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[1]\,
      I1 => is_zero_r_reg_0,
      I2 => Q(1),
      O => \count_r[0]_i_16__1_n_0\
    );
\count_r[0]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => is_zero_r_reg_0,
      I2 => \count_r_reg_n_0_[0]\,
      O => \count_r[0]_i_17__0_n_0\
    );
\count_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => is_zero_r_reg_1,
      I1 => is_zero_r_reg_2,
      I2 => m_axi_gmem_AWREADY,
      O => is_zero_r
    );
\count_r[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_0,
      O => \count_r[0]_i_3__1_n_0\
    );
\count_r[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_0,
      O => \count_r[0]_i_4__1_n_0\
    );
\count_r[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_0,
      O => \count_r[0]_i_5__1_n_0\
    );
\count_r[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_0,
      O => \count_r[0]_i_6__1_n_0\
    );
\count_r[0]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_0,
      O => \count_r[0]_i_7__1_n_0\
    );
\count_r[0]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_0,
      O => \count_r[0]_i_8__1_n_0\
    );
\count_r[0]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_0,
      O => \count_r[0]_i_9__1_n_0\
    );
\count_r[16]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[22]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(22),
      O => \count_r[16]_i_10__1_n_0\
    );
\count_r[16]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[21]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(21),
      O => \count_r[16]_i_11__1_n_0\
    );
\count_r[16]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[20]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(20),
      O => \count_r[16]_i_12__1_n_0\
    );
\count_r[16]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[19]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(19),
      O => \count_r[16]_i_13__1_n_0\
    );
\count_r[16]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[18]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(18),
      O => \count_r[16]_i_14__1_n_0\
    );
\count_r[16]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[17]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(17),
      O => \count_r[16]_i_15__1_n_0\
    );
\count_r[16]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[16]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(16),
      O => \count_r[16]_i_16__1_n_0\
    );
\count_r[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_2__1_n_0\
    );
\count_r[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_3__1_n_0\
    );
\count_r[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_4__1_n_0\
    );
\count_r[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_5__1_n_0\
    );
\count_r[16]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_6__1_n_0\
    );
\count_r[16]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_7__1_n_0\
    );
\count_r[16]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_8__1_n_0\
    );
\count_r[16]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[23]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(23),
      O => \count_r[16]_i_9__1_n_0\
    );
\count_r[8]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[15]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(15),
      O => \count_r[8]_i_10__1_n_0\
    );
\count_r[8]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[14]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(14),
      O => \count_r[8]_i_11__1_n_0\
    );
\count_r[8]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[13]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(13),
      O => \count_r[8]_i_12__1_n_0\
    );
\count_r[8]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[12]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(12),
      O => \count_r[8]_i_13__1_n_0\
    );
\count_r[8]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[11]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(11),
      O => \count_r[8]_i_14__1_n_0\
    );
\count_r[8]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[10]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(10),
      O => \count_r[8]_i_15__1_n_0\
    );
\count_r[8]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[9]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(9),
      O => \count_r[8]_i_16__1_n_0\
    );
\count_r[8]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[8]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(8),
      O => \count_r[8]_i_17__1_n_0\
    );
\count_r[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_2__1_n_0\
    );
\count_r[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_3__1_n_0\
    );
\count_r[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_4__1_n_0\
    );
\count_r[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_5__1_n_0\
    );
\count_r[8]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_6__1_n_0\
    );
\count_r[8]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_7__1_n_0\
    );
\count_r[8]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_8__1_n_0\
    );
\count_r[8]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_9__1_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_15\,
      Q => \count_r_reg_n_0_[0]\,
      R => areset
    );
\count_r_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[7]_0\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[0]_i_2__1_n_0\,
      CO(6) => \count_r_reg[0]_i_2__1_n_1\,
      CO(5) => \count_r_reg[0]_i_2__1_n_2\,
      CO(4) => \count_r_reg[0]_i_2__1_n_3\,
      CO(3) => \count_r_reg[0]_i_2__1_n_4\,
      CO(2) => \count_r_reg[0]_i_2__1_n_5\,
      CO(1) => \count_r_reg[0]_i_2__1_n_6\,
      CO(0) => \count_r_reg[0]_i_2__1_n_7\,
      DI(7) => \count_r[0]_i_3__1_n_0\,
      DI(6) => \count_r[0]_i_4__1_n_0\,
      DI(5) => \count_r[0]_i_5__1_n_0\,
      DI(4) => \count_r[0]_i_6__1_n_0\,
      DI(3) => \count_r[0]_i_7__1_n_0\,
      DI(2) => \count_r[0]_i_8__1_n_0\,
      DI(1) => \count_r[0]_i_9__1_n_0\,
      DI(0) => '0',
      O(7) => \count_r_reg[0]_i_2__1_n_8\,
      O(6) => \count_r_reg[0]_i_2__1_n_9\,
      O(5) => \count_r_reg[0]_i_2__1_n_10\,
      O(4) => \count_r_reg[0]_i_2__1_n_11\,
      O(3) => \count_r_reg[0]_i_2__1_n_12\,
      O(2) => \count_r_reg[0]_i_2__1_n_13\,
      O(1) => \count_r_reg[0]_i_2__1_n_14\,
      O(0) => \count_r_reg[0]_i_2__1_n_15\,
      S(7) => \count_r[0]_i_10__1_n_0\,
      S(6) => \count_r[0]_i_11__1_n_0\,
      S(5) => \count_r[0]_i_12__1_n_0\,
      S(4) => \count_r[0]_i_13__1_n_0\,
      S(3) => \count_r[0]_i_14__1_n_0\,
      S(2) => \count_r[0]_i_15__1_n_0\,
      S(1) => \count_r[0]_i_16__1_n_0\,
      S(0) => \count_r[0]_i_17__0_n_0\
    );
\count_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_13\,
      Q => \count_r_reg_n_0_[10]\,
      R => areset
    );
\count_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_12\,
      Q => \count_r_reg_n_0_[11]\,
      R => areset
    );
\count_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_11\,
      Q => \count_r_reg_n_0_[12]\,
      R => areset
    );
\count_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_10\,
      Q => \count_r_reg_n_0_[13]\,
      R => areset
    );
\count_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_9\,
      Q => \count_r_reg_n_0_[14]\,
      R => areset
    );
\count_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_8\,
      Q => \count_r_reg_n_0_[15]\,
      R => areset
    );
\count_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_15\,
      Q => \count_r_reg_n_0_[16]\,
      R => areset
    );
\count_r_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_r_reg[16]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \count_r_reg[16]_i_1__1_n_1\,
      CO(5) => \count_r_reg[16]_i_1__1_n_2\,
      CO(4) => \count_r_reg[16]_i_1__1_n_3\,
      CO(3) => \count_r_reg[16]_i_1__1_n_4\,
      CO(2) => \count_r_reg[16]_i_1__1_n_5\,
      CO(1) => \count_r_reg[16]_i_1__1_n_6\,
      CO(0) => \count_r_reg[16]_i_1__1_n_7\,
      DI(7) => '0',
      DI(6) => \count_r[16]_i_2__1_n_0\,
      DI(5) => \count_r[16]_i_3__1_n_0\,
      DI(4) => \count_r[16]_i_4__1_n_0\,
      DI(3) => \count_r[16]_i_5__1_n_0\,
      DI(2) => \count_r[16]_i_6__1_n_0\,
      DI(1) => \count_r[16]_i_7__1_n_0\,
      DI(0) => \count_r[16]_i_8__1_n_0\,
      O(7) => \count_r_reg[16]_i_1__1_n_8\,
      O(6) => \count_r_reg[16]_i_1__1_n_9\,
      O(5) => \count_r_reg[16]_i_1__1_n_10\,
      O(4) => \count_r_reg[16]_i_1__1_n_11\,
      O(3) => \count_r_reg[16]_i_1__1_n_12\,
      O(2) => \count_r_reg[16]_i_1__1_n_13\,
      O(1) => \count_r_reg[16]_i_1__1_n_14\,
      O(0) => \count_r_reg[16]_i_1__1_n_15\,
      S(7) => \count_r[16]_i_9__1_n_0\,
      S(6) => \count_r[16]_i_10__1_n_0\,
      S(5) => \count_r[16]_i_11__1_n_0\,
      S(4) => \count_r[16]_i_12__1_n_0\,
      S(3) => \count_r[16]_i_13__1_n_0\,
      S(2) => \count_r[16]_i_14__1_n_0\,
      S(1) => \count_r[16]_i_15__1_n_0\,
      S(0) => \count_r[16]_i_16__1_n_0\
    );
\count_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_14\,
      Q => \count_r_reg_n_0_[17]\,
      R => areset
    );
\count_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_13\,
      Q => \count_r_reg_n_0_[18]\,
      R => areset
    );
\count_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_12\,
      Q => \count_r_reg_n_0_[19]\,
      R => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_14\,
      Q => \count_r_reg_n_0_[1]\,
      R => areset
    );
\count_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_11\,
      Q => \count_r_reg_n_0_[20]\,
      R => areset
    );
\count_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_10\,
      Q => \count_r_reg_n_0_[21]\,
      R => areset
    );
\count_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_9\,
      Q => \count_r_reg_n_0_[22]\,
      R => areset
    );
\count_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_8\,
      Q => \count_r_reg_n_0_[23]\,
      R => areset
    );
\count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_13\,
      Q => \count_r_reg_n_0_[2]\,
      R => areset
    );
\count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_12\,
      Q => \count_r_reg_n_0_[3]\,
      R => areset
    );
\count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_11\,
      Q => \count_r_reg_n_0_[4]\,
      R => areset
    );
\count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_10\,
      Q => \count_r_reg_n_0_[5]\,
      R => areset
    );
\count_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_9\,
      Q => \count_r_reg_n_0_[6]\,
      R => areset
    );
\count_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_8\,
      Q => \count_r_reg_n_0_[7]\,
      R => areset
    );
\count_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_15\,
      Q => \count_r_reg_n_0_[8]\,
      R => areset
    );
\count_r_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[8]_i_1__1_n_0\,
      CO(6) => \count_r_reg[8]_i_1__1_n_1\,
      CO(5) => \count_r_reg[8]_i_1__1_n_2\,
      CO(4) => \count_r_reg[8]_i_1__1_n_3\,
      CO(3) => \count_r_reg[8]_i_1__1_n_4\,
      CO(2) => \count_r_reg[8]_i_1__1_n_5\,
      CO(1) => \count_r_reg[8]_i_1__1_n_6\,
      CO(0) => \count_r_reg[8]_i_1__1_n_7\,
      DI(7) => \count_r[8]_i_2__1_n_0\,
      DI(6) => \count_r[8]_i_3__1_n_0\,
      DI(5) => \count_r[8]_i_4__1_n_0\,
      DI(4) => \count_r[8]_i_5__1_n_0\,
      DI(3) => \count_r[8]_i_6__1_n_0\,
      DI(2) => \count_r[8]_i_7__1_n_0\,
      DI(1) => \count_r[8]_i_8__1_n_0\,
      DI(0) => \count_r[8]_i_9__1_n_0\,
      O(7) => \count_r_reg[8]_i_1__1_n_8\,
      O(6) => \count_r_reg[8]_i_1__1_n_9\,
      O(5) => \count_r_reg[8]_i_1__1_n_10\,
      O(4) => \count_r_reg[8]_i_1__1_n_11\,
      O(3) => \count_r_reg[8]_i_1__1_n_12\,
      O(2) => \count_r_reg[8]_i_1__1_n_13\,
      O(1) => \count_r_reg[8]_i_1__1_n_14\,
      O(0) => \count_r_reg[8]_i_1__1_n_15\,
      S(7) => \count_r[8]_i_10__1_n_0\,
      S(6) => \count_r[8]_i_11__1_n_0\,
      S(5) => \count_r[8]_i_12__1_n_0\,
      S(4) => \count_r[8]_i_13__1_n_0\,
      S(3) => \count_r[8]_i_14__1_n_0\,
      S(2) => \count_r[8]_i_15__1_n_0\,
      S(1) => \count_r[8]_i_16__1_n_0\,
      S(0) => \count_r[8]_i_17__1_n_0\
    );
\count_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_14\,
      Q => \count_r_reg_n_0_[9]\,
      R => areset
    );
\is_zero_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \is_zero_r_i_2__4_n_0\,
      I1 => \is_zero_r_i_3__1_n_0\,
      I2 => \is_zero_r_i_4__1_n_0\,
      I3 => \is_zero_r_i_5__2_n_0\,
      I4 => m_axi_gmem_AWLEN_0_sn_1,
      O => \is_zero_r_i_1__2_n_0\
    );
\is_zero_r_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => m_axi_gmem_AWREADY,
      I1 => is_zero_r_reg_2,
      I2 => \count_r_reg_n_0_[0]\,
      I3 => \is_zero_r_i_6__1_n_0\,
      O => \is_zero_r_i_2__4_n_0\
    );
\is_zero_r_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[15]\,
      I1 => \count_r_reg_n_0_[16]\,
      I2 => \count_r_reg_n_0_[13]\,
      I3 => \count_r_reg_n_0_[14]\,
      I4 => \count_r_reg_n_0_[18]\,
      I5 => \count_r_reg_n_0_[17]\,
      O => \is_zero_r_i_3__1_n_0\
    );
\is_zero_r_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[21]\,
      I1 => \count_r_reg_n_0_[22]\,
      I2 => \count_r_reg_n_0_[19]\,
      I3 => \count_r_reg_n_0_[20]\,
      I4 => is_zero_r_reg_0,
      I5 => \count_r_reg_n_0_[23]\,
      O => \is_zero_r_i_4__1_n_0\
    );
\is_zero_r_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[3]\,
      I1 => \count_r_reg_n_0_[4]\,
      I2 => \count_r_reg_n_0_[1]\,
      I3 => \count_r_reg_n_0_[2]\,
      I4 => \count_r_reg_n_0_[6]\,
      I5 => \count_r_reg_n_0_[5]\,
      O => \is_zero_r_i_5__2_n_0\
    );
\is_zero_r_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[9]\,
      I1 => \count_r_reg_n_0_[10]\,
      I2 => \count_r_reg_n_0_[7]\,
      I3 => \count_r_reg_n_0_[8]\,
      I4 => \count_r_reg_n_0_[12]\,
      I5 => \count_r_reg_n_0_[11]\,
      O => \is_zero_r_i_6__1_n_0\
    );
is_zero_r_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \is_zero_r_i_1__2_n_0\,
      Q => aw_final_transaction,
      S => areset
    );
\m_axi_gmem_AWLEN[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => aw_final_transaction,
      I1 => m_axi_gmem_AWLEN_0_sn_1,
      I2 => \m_axi_gmem_AWLEN[0]_0\,
      O => m_axi_gmem_AWLEN(0)
    );
\m_axi_gmem_AWLEN[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => aw_final_transaction,
      I1 => m_axi_gmem_AWLEN_0_sn_1,
      I2 => m_axi_gmem_AWLEN_1_sn_1,
      O => m_axi_gmem_AWLEN(1)
    );
\m_axi_gmem_AWLEN[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => aw_final_transaction,
      I1 => m_axi_gmem_AWLEN_0_sn_1,
      I2 => m_axi_gmem_AWLEN_2_sn_1,
      O => m_axi_gmem_AWLEN(2)
    );
\m_axi_gmem_AWLEN[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => aw_final_transaction,
      I1 => m_axi_gmem_AWLEN_0_sn_1,
      I2 => m_axi_gmem_AWLEN_3_sn_1,
      O => m_axi_gmem_AWLEN(3)
    );
\m_axi_gmem_AWLEN[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => aw_final_transaction,
      I1 => m_axi_gmem_AWLEN_0_sn_1,
      I2 => m_axi_gmem_AWLEN_4_sn_1,
      O => m_axi_gmem_AWLEN(4)
    );
\m_axi_gmem_AWLEN[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => aw_final_transaction,
      I1 => m_axi_gmem_AWLEN_0_sn_1,
      I2 => m_axi_gmem_AWLEN_5_sn_1,
      O => m_axi_gmem_AWLEN(5)
    );
\m_axi_gmem_AWLEN[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => aw_final_transaction,
      I1 => m_axi_gmem_AWLEN_0_sn_1,
      I2 => m_axi_gmem_AWLEN_6_sn_1,
      O => m_axi_gmem_AWLEN(6)
    );
\m_axi_gmem_AWLEN[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => aw_final_transaction,
      I1 => m_axi_gmem_AWLEN_0_sn_1,
      I2 => m_axi_gmem_AWLEN_7_sn_1,
      O => m_axi_gmem_AWLEN(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_0 is
  port (
    is_zero_r_reg_0 : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    start_reg : out STD_LOGIC;
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    is_zero_r_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    is_zero_r_reg_2 : in STD_LOGIC;
    \is_zero_r_i_2__5_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_0 : entity is "krnl_vadd_rtl_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_0 is
  signal \count_r[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_14__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_16__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_17__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_10__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_11__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_12__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_13__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_14__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_15__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_16__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_7__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_8__2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_9__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_10__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_11__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_12__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_13__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_14__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_15__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_16__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_17__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_8__2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_9__2_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_10\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_11\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_12\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_13\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_14\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_15\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_8\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__2_n_9\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_8\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__2_n_9\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal \count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[9]\ : STD_LOGIC;
  signal is_zero_r : STD_LOGIC;
  signal \is_zero_r_i_1__1_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_2__5_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_3__2_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_4__2_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_5__3_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_6__2_n_0\ : STD_LOGIC;
  signal \^is_zero_r_reg_0\ : STD_LOGIC;
  signal \^start_reg\ : STD_LOGIC;
  signal \NLW_count_r_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_r_reg[0]_i_2__2\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[16]_i_1__2\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[8]_i_1__2\ : label is 16;
begin
  is_zero_r_reg_0 <= \^is_zero_r_reg_0\;
  start_reg <= \^start_reg\;
\count_r[0]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[7]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(7),
      O => \count_r[0]_i_10__2_n_0\
    );
\count_r[0]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[6]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(6),
      O => \count_r[0]_i_11__2_n_0\
    );
\count_r[0]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[5]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(5),
      O => \count_r[0]_i_12__2_n_0\
    );
\count_r[0]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[4]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(4),
      O => \count_r[0]_i_13__2_n_0\
    );
\count_r[0]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[3]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(3),
      O => \count_r[0]_i_14__2_n_0\
    );
\count_r[0]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[2]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(2),
      O => \count_r[0]_i_15__2_n_0\
    );
\count_r[0]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[1]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(1),
      O => \count_r[0]_i_16__2_n_0\
    );
\count_r[0]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => is_zero_r_reg_1,
      I2 => \count_r_reg_n_0_[0]\,
      O => \count_r[0]_i_17__1_n_0\
    );
\count_r[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => m_axi_gmem_BVALID,
      I1 => is_zero_r_reg_1,
      O => is_zero_r
    );
\count_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \^start_reg\
    );
\count_r[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[0]_i_3__2_n_0\
    );
\count_r[0]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[0]_i_4__2_n_0\
    );
\count_r[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[0]_i_5__2_n_0\
    );
\count_r[0]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[0]_i_6__2_n_0\
    );
\count_r[0]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[0]_i_7__2_n_0\
    );
\count_r[0]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[0]_i_8__2_n_0\
    );
\count_r[0]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[0]_i_9__2_n_0\
    );
\count_r[16]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[22]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(22),
      O => \count_r[16]_i_10__2_n_0\
    );
\count_r[16]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[21]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(21),
      O => \count_r[16]_i_11__2_n_0\
    );
\count_r[16]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[20]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(20),
      O => \count_r[16]_i_12__2_n_0\
    );
\count_r[16]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[19]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(19),
      O => \count_r[16]_i_13__2_n_0\
    );
\count_r[16]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[18]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(18),
      O => \count_r[16]_i_14__2_n_0\
    );
\count_r[16]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[17]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(17),
      O => \count_r[16]_i_15__2_n_0\
    );
\count_r[16]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[16]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(16),
      O => \count_r[16]_i_16__2_n_0\
    );
\count_r[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_2__2_n_0\
    );
\count_r[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_3__2_n_0\
    );
\count_r[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_4__2_n_0\
    );
\count_r[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_5__2_n_0\
    );
\count_r[16]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_6__2_n_0\
    );
\count_r[16]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_7__2_n_0\
    );
\count_r[16]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[16]_i_8__2_n_0\
    );
\count_r[16]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[23]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(23),
      O => \count_r[16]_i_9__2_n_0\
    );
\count_r[8]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[15]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(15),
      O => \count_r[8]_i_10__2_n_0\
    );
\count_r[8]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[14]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(14),
      O => \count_r[8]_i_11__2_n_0\
    );
\count_r[8]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[13]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(13),
      O => \count_r[8]_i_12__2_n_0\
    );
\count_r[8]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[12]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(12),
      O => \count_r[8]_i_13__2_n_0\
    );
\count_r[8]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[11]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(11),
      O => \count_r[8]_i_14__2_n_0\
    );
\count_r[8]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[10]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(10),
      O => \count_r[8]_i_15__2_n_0\
    );
\count_r[8]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[9]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(9),
      O => \count_r[8]_i_16__2_n_0\
    );
\count_r[8]_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[8]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(8),
      O => \count_r[8]_i_17__2_n_0\
    );
\count_r[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_2__2_n_0\
    );
\count_r[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_3__2_n_0\
    );
\count_r[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_4__2_n_0\
    );
\count_r[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_5__2_n_0\
    );
\count_r[8]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_6__2_n_0\
    );
\count_r[8]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_7__2_n_0\
    );
\count_r[8]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_8__2_n_0\
    );
\count_r[8]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => is_zero_r_reg_1,
      O => \count_r[8]_i_9__2_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__2_n_15\,
      Q => \count_r_reg_n_0_[0]\,
      R => areset
    );
\count_r_reg[0]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^start_reg\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[0]_i_2__2_n_0\,
      CO(6) => \count_r_reg[0]_i_2__2_n_1\,
      CO(5) => \count_r_reg[0]_i_2__2_n_2\,
      CO(4) => \count_r_reg[0]_i_2__2_n_3\,
      CO(3) => \count_r_reg[0]_i_2__2_n_4\,
      CO(2) => \count_r_reg[0]_i_2__2_n_5\,
      CO(1) => \count_r_reg[0]_i_2__2_n_6\,
      CO(0) => \count_r_reg[0]_i_2__2_n_7\,
      DI(7) => \count_r[0]_i_3__2_n_0\,
      DI(6) => \count_r[0]_i_4__2_n_0\,
      DI(5) => \count_r[0]_i_5__2_n_0\,
      DI(4) => \count_r[0]_i_6__2_n_0\,
      DI(3) => \count_r[0]_i_7__2_n_0\,
      DI(2) => \count_r[0]_i_8__2_n_0\,
      DI(1) => \count_r[0]_i_9__2_n_0\,
      DI(0) => '0',
      O(7) => \count_r_reg[0]_i_2__2_n_8\,
      O(6) => \count_r_reg[0]_i_2__2_n_9\,
      O(5) => \count_r_reg[0]_i_2__2_n_10\,
      O(4) => \count_r_reg[0]_i_2__2_n_11\,
      O(3) => \count_r_reg[0]_i_2__2_n_12\,
      O(2) => \count_r_reg[0]_i_2__2_n_13\,
      O(1) => \count_r_reg[0]_i_2__2_n_14\,
      O(0) => \count_r_reg[0]_i_2__2_n_15\,
      S(7) => \count_r[0]_i_10__2_n_0\,
      S(6) => \count_r[0]_i_11__2_n_0\,
      S(5) => \count_r[0]_i_12__2_n_0\,
      S(4) => \count_r[0]_i_13__2_n_0\,
      S(3) => \count_r[0]_i_14__2_n_0\,
      S(2) => \count_r[0]_i_15__2_n_0\,
      S(1) => \count_r[0]_i_16__2_n_0\,
      S(0) => \count_r[0]_i_17__1_n_0\
    );
\count_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__2_n_13\,
      Q => \count_r_reg_n_0_[10]\,
      R => areset
    );
\count_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__2_n_12\,
      Q => \count_r_reg_n_0_[11]\,
      R => areset
    );
\count_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__2_n_11\,
      Q => \count_r_reg_n_0_[12]\,
      R => areset
    );
\count_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__2_n_10\,
      Q => \count_r_reg_n_0_[13]\,
      R => areset
    );
\count_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__2_n_9\,
      Q => \count_r_reg_n_0_[14]\,
      R => areset
    );
\count_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__2_n_8\,
      Q => \count_r_reg_n_0_[15]\,
      R => areset
    );
\count_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__2_n_15\,
      Q => \count_r_reg_n_0_[16]\,
      R => areset
    );
\count_r_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_r_reg[16]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \count_r_reg[16]_i_1__2_n_1\,
      CO(5) => \count_r_reg[16]_i_1__2_n_2\,
      CO(4) => \count_r_reg[16]_i_1__2_n_3\,
      CO(3) => \count_r_reg[16]_i_1__2_n_4\,
      CO(2) => \count_r_reg[16]_i_1__2_n_5\,
      CO(1) => \count_r_reg[16]_i_1__2_n_6\,
      CO(0) => \count_r_reg[16]_i_1__2_n_7\,
      DI(7) => '0',
      DI(6) => \count_r[16]_i_2__2_n_0\,
      DI(5) => \count_r[16]_i_3__2_n_0\,
      DI(4) => \count_r[16]_i_4__2_n_0\,
      DI(3) => \count_r[16]_i_5__2_n_0\,
      DI(2) => \count_r[16]_i_6__2_n_0\,
      DI(1) => \count_r[16]_i_7__2_n_0\,
      DI(0) => \count_r[16]_i_8__2_n_0\,
      O(7) => \count_r_reg[16]_i_1__2_n_8\,
      O(6) => \count_r_reg[16]_i_1__2_n_9\,
      O(5) => \count_r_reg[16]_i_1__2_n_10\,
      O(4) => \count_r_reg[16]_i_1__2_n_11\,
      O(3) => \count_r_reg[16]_i_1__2_n_12\,
      O(2) => \count_r_reg[16]_i_1__2_n_13\,
      O(1) => \count_r_reg[16]_i_1__2_n_14\,
      O(0) => \count_r_reg[16]_i_1__2_n_15\,
      S(7) => \count_r[16]_i_9__2_n_0\,
      S(6) => \count_r[16]_i_10__2_n_0\,
      S(5) => \count_r[16]_i_11__2_n_0\,
      S(4) => \count_r[16]_i_12__2_n_0\,
      S(3) => \count_r[16]_i_13__2_n_0\,
      S(2) => \count_r[16]_i_14__2_n_0\,
      S(1) => \count_r[16]_i_15__2_n_0\,
      S(0) => \count_r[16]_i_16__2_n_0\
    );
\count_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__2_n_14\,
      Q => \count_r_reg_n_0_[17]\,
      R => areset
    );
\count_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__2_n_13\,
      Q => \count_r_reg_n_0_[18]\,
      R => areset
    );
\count_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__2_n_12\,
      Q => \count_r_reg_n_0_[19]\,
      R => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__2_n_14\,
      Q => \count_r_reg_n_0_[1]\,
      R => areset
    );
\count_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__2_n_11\,
      Q => \count_r_reg_n_0_[20]\,
      R => areset
    );
\count_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__2_n_10\,
      Q => \count_r_reg_n_0_[21]\,
      R => areset
    );
\count_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__2_n_9\,
      Q => \count_r_reg_n_0_[22]\,
      R => areset
    );
\count_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__2_n_8\,
      Q => \count_r_reg_n_0_[23]\,
      R => areset
    );
\count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__2_n_13\,
      Q => \count_r_reg_n_0_[2]\,
      R => areset
    );
\count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__2_n_12\,
      Q => \count_r_reg_n_0_[3]\,
      R => areset
    );
\count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__2_n_11\,
      Q => \count_r_reg_n_0_[4]\,
      R => areset
    );
\count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__2_n_10\,
      Q => \count_r_reg_n_0_[5]\,
      R => areset
    );
\count_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__2_n_9\,
      Q => \count_r_reg_n_0_[6]\,
      R => areset
    );
\count_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__2_n_8\,
      Q => \count_r_reg_n_0_[7]\,
      R => areset
    );
\count_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__2_n_15\,
      Q => \count_r_reg_n_0_[8]\,
      R => areset
    );
\count_r_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[0]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[8]_i_1__2_n_0\,
      CO(6) => \count_r_reg[8]_i_1__2_n_1\,
      CO(5) => \count_r_reg[8]_i_1__2_n_2\,
      CO(4) => \count_r_reg[8]_i_1__2_n_3\,
      CO(3) => \count_r_reg[8]_i_1__2_n_4\,
      CO(2) => \count_r_reg[8]_i_1__2_n_5\,
      CO(1) => \count_r_reg[8]_i_1__2_n_6\,
      CO(0) => \count_r_reg[8]_i_1__2_n_7\,
      DI(7) => \count_r[8]_i_2__2_n_0\,
      DI(6) => \count_r[8]_i_3__2_n_0\,
      DI(5) => \count_r[8]_i_4__2_n_0\,
      DI(4) => \count_r[8]_i_5__2_n_0\,
      DI(3) => \count_r[8]_i_6__2_n_0\,
      DI(2) => \count_r[8]_i_7__2_n_0\,
      DI(1) => \count_r[8]_i_8__2_n_0\,
      DI(0) => \count_r[8]_i_9__2_n_0\,
      O(7) => \count_r_reg[8]_i_1__2_n_8\,
      O(6) => \count_r_reg[8]_i_1__2_n_9\,
      O(5) => \count_r_reg[8]_i_1__2_n_10\,
      O(4) => \count_r_reg[8]_i_1__2_n_11\,
      O(3) => \count_r_reg[8]_i_1__2_n_12\,
      O(2) => \count_r_reg[8]_i_1__2_n_13\,
      O(1) => \count_r_reg[8]_i_1__2_n_14\,
      O(0) => \count_r_reg[8]_i_1__2_n_15\,
      S(7) => \count_r[8]_i_10__2_n_0\,
      S(6) => \count_r[8]_i_11__2_n_0\,
      S(5) => \count_r[8]_i_12__2_n_0\,
      S(4) => \count_r[8]_i_13__2_n_0\,
      S(3) => \count_r[8]_i_14__2_n_0\,
      S(2) => \count_r[8]_i_15__2_n_0\,
      S(1) => \count_r[8]_i_16__2_n_0\,
      S(0) => \count_r[8]_i_17__2_n_0\
    );
\count_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__2_n_14\,
      Q => \count_r_reg_n_0_[9]\,
      R => areset
    );
\is_zero_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \is_zero_r_i_2__5_n_0\,
      I1 => is_zero_r_reg_2,
      O => \is_zero_r_i_1__1_n_0\
    );
\is_zero_r_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \is_zero_r_i_3__2_n_0\,
      I1 => \is_zero_r_i_4__2_n_0\,
      I2 => \is_zero_r_i_5__3_n_0\,
      I3 => \is_zero_r_i_6__2_n_0\,
      I4 => \count_r_reg_n_0_[0]\,
      I5 => \count_r_reg_n_0_[1]\,
      O => \is_zero_r_i_2__5_n_0\
    );
\is_zero_r_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[4]\,
      I1 => \count_r_reg_n_0_[5]\,
      I2 => \count_r_reg_n_0_[2]\,
      I3 => \count_r_reg_n_0_[3]\,
      I4 => \count_r_reg_n_0_[7]\,
      I5 => \count_r_reg_n_0_[6]\,
      O => \is_zero_r_i_3__2_n_0\
    );
\is_zero_r_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \count_r_reg_n_0_[22]\,
      I1 => \count_r_reg_n_0_[23]\,
      I2 => \count_r_reg_n_0_[20]\,
      I3 => \count_r_reg_n_0_[21]\,
      I4 => \is_zero_r_i_2__5_0\,
      I5 => m_axi_gmem_BVALID,
      O => \is_zero_r_i_4__2_n_0\
    );
\is_zero_r_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[16]\,
      I1 => \count_r_reg_n_0_[17]\,
      I2 => \count_r_reg_n_0_[14]\,
      I3 => \count_r_reg_n_0_[15]\,
      I4 => \count_r_reg_n_0_[19]\,
      I5 => \count_r_reg_n_0_[18]\,
      O => \is_zero_r_i_5__3_n_0\
    );
\is_zero_r_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[10]\,
      I1 => \count_r_reg_n_0_[11]\,
      I2 => \count_r_reg_n_0_[8]\,
      I3 => \count_r_reg_n_0_[9]\,
      I4 => \count_r_reg_n_0_[13]\,
      I5 => \count_r_reg_n_0_[12]\,
      O => \is_zero_r_i_6__2_n_0\
    );
is_zero_r_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \is_zero_r_i_1__1_n_0\,
      Q => \^is_zero_r_reg_0\,
      S => areset
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^is_zero_r_reg_0\,
      I1 => m_axi_gmem_BVALID,
      O => ap_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_1 is
  port (
    \count_r_reg[14]_0\ : out STD_LOGIC;
    areset : in STD_LOGIC;
    \count_r_reg[23]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \count_r_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \count_r_reg[23]_1\ : in STD_LOGIC;
    \count_r_reg[7]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_1 : entity is "krnl_vadd_rtl_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_1 is
  signal \count_r[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_17_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_12__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_13__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_14__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_15__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_16__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_14__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_15__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_16__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_17__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal w_almost_final_transaction_i_2_n_0 : STD_LOGIC;
  signal w_almost_final_transaction_i_3_n_0 : STD_LOGIC;
  signal w_almost_final_transaction_i_4_n_0 : STD_LOGIC;
  signal w_almost_final_transaction_i_5_n_0 : STD_LOGIC;
  signal w_transactions_to_go : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \NLW_count_r_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_r_reg[0]_i_2__0\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[16]_i_1__0\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[8]_i_1__0\ : label is 16;
begin
\count_r[0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(7),
      I1 => \count_r_reg[7]_0\,
      I2 => Q(7),
      O => \count_r[0]_i_10__0_n_0\
    );
\count_r[0]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(6),
      I1 => \count_r_reg[7]_0\,
      I2 => Q(6),
      O => \count_r[0]_i_11__0_n_0\
    );
\count_r[0]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(5),
      I1 => \count_r_reg[7]_0\,
      I2 => Q(5),
      O => \count_r[0]_i_12__0_n_0\
    );
\count_r[0]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(4),
      I1 => \count_r_reg[7]_0\,
      I2 => Q(4),
      O => \count_r[0]_i_13__0_n_0\
    );
\count_r[0]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(3),
      I1 => \count_r_reg[7]_0\,
      I2 => Q(3),
      O => \count_r[0]_i_14__0_n_0\
    );
\count_r[0]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(2),
      I1 => \count_r_reg[7]_0\,
      I2 => Q(2),
      O => \count_r[0]_i_15__0_n_0\
    );
\count_r[0]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(1),
      I1 => \count_r_reg[7]_0\,
      I2 => Q(1),
      O => \count_r[0]_i_16__0_n_0\
    );
\count_r[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \count_r_reg[7]_0\,
      I2 => w_transactions_to_go(0),
      O => \count_r[0]_i_17_n_0\
    );
\count_r[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[7]_0\,
      O => \count_r[0]_i_3__0_n_0\
    );
\count_r[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[7]_0\,
      O => \count_r[0]_i_4__0_n_0\
    );
\count_r[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[7]_0\,
      O => \count_r[0]_i_5__0_n_0\
    );
\count_r[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[7]_0\,
      O => \count_r[0]_i_6__0_n_0\
    );
\count_r[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[7]_0\,
      O => \count_r[0]_i_7__0_n_0\
    );
\count_r[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[7]_0\,
      O => \count_r[0]_i_8__0_n_0\
    );
\count_r[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[7]_0\,
      O => \count_r[0]_i_9__0_n_0\
    );
\count_r[16]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(22),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(22),
      O => \count_r[16]_i_10__0_n_0\
    );
\count_r[16]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(21),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(21),
      O => \count_r[16]_i_11__0_n_0\
    );
\count_r[16]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(20),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(20),
      O => \count_r[16]_i_12__0_n_0\
    );
\count_r[16]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(19),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(19),
      O => \count_r[16]_i_13__0_n_0\
    );
\count_r[16]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(18),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(18),
      O => \count_r[16]_i_14__0_n_0\
    );
\count_r[16]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(17),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(17),
      O => \count_r[16]_i_15__0_n_0\
    );
\count_r[16]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(16),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(16),
      O => \count_r[16]_i_16__0_n_0\
    );
\count_r[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[16]_i_2__0_n_0\
    );
\count_r[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[16]_i_3__0_n_0\
    );
\count_r[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[16]_i_4__0_n_0\
    );
\count_r[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[16]_i_5__0_n_0\
    );
\count_r[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[16]_i_6__0_n_0\
    );
\count_r[16]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[16]_i_7__0_n_0\
    );
\count_r[16]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[16]_i_8__0_n_0\
    );
\count_r[16]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(23),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(23),
      O => \count_r[16]_i_9__0_n_0\
    );
\count_r[8]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(15),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(15),
      O => \count_r[8]_i_10__0_n_0\
    );
\count_r[8]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(14),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(14),
      O => \count_r[8]_i_11__0_n_0\
    );
\count_r[8]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(13),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(13),
      O => \count_r[8]_i_12__0_n_0\
    );
\count_r[8]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(12),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(12),
      O => \count_r[8]_i_13__0_n_0\
    );
\count_r[8]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(11),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(11),
      O => \count_r[8]_i_14__0_n_0\
    );
\count_r[8]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(10),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(10),
      O => \count_r[8]_i_15__0_n_0\
    );
\count_r[8]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(9),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(9),
      O => \count_r[8]_i_16__0_n_0\
    );
\count_r[8]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => w_transactions_to_go(8),
      I1 => \count_r_reg[23]_1\,
      I2 => Q(8),
      O => \count_r[8]_i_17__0_n_0\
    );
\count_r[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[8]_i_2__0_n_0\
    );
\count_r[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[8]_i_3__0_n_0\
    );
\count_r[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[8]_i_4__0_n_0\
    );
\count_r[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[8]_i_5__0_n_0\
    );
\count_r[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[8]_i_6__0_n_0\
    );
\count_r[8]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[8]_i_7__0_n_0\
    );
\count_r[8]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[8]_i_8__0_n_0\
    );
\count_r[8]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg[23]_1\,
      O => \count_r[8]_i_9__0_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[0]_i_2__0_n_15\,
      Q => w_transactions_to_go(0),
      R => areset
    );
\count_r_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[7]_1\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[0]_i_2__0_n_0\,
      CO(6) => \count_r_reg[0]_i_2__0_n_1\,
      CO(5) => \count_r_reg[0]_i_2__0_n_2\,
      CO(4) => \count_r_reg[0]_i_2__0_n_3\,
      CO(3) => \count_r_reg[0]_i_2__0_n_4\,
      CO(2) => \count_r_reg[0]_i_2__0_n_5\,
      CO(1) => \count_r_reg[0]_i_2__0_n_6\,
      CO(0) => \count_r_reg[0]_i_2__0_n_7\,
      DI(7) => \count_r[0]_i_3__0_n_0\,
      DI(6) => \count_r[0]_i_4__0_n_0\,
      DI(5) => \count_r[0]_i_5__0_n_0\,
      DI(4) => \count_r[0]_i_6__0_n_0\,
      DI(3) => \count_r[0]_i_7__0_n_0\,
      DI(2) => \count_r[0]_i_8__0_n_0\,
      DI(1) => \count_r[0]_i_9__0_n_0\,
      DI(0) => '0',
      O(7) => \count_r_reg[0]_i_2__0_n_8\,
      O(6) => \count_r_reg[0]_i_2__0_n_9\,
      O(5) => \count_r_reg[0]_i_2__0_n_10\,
      O(4) => \count_r_reg[0]_i_2__0_n_11\,
      O(3) => \count_r_reg[0]_i_2__0_n_12\,
      O(2) => \count_r_reg[0]_i_2__0_n_13\,
      O(1) => \count_r_reg[0]_i_2__0_n_14\,
      O(0) => \count_r_reg[0]_i_2__0_n_15\,
      S(7) => \count_r[0]_i_10__0_n_0\,
      S(6) => \count_r[0]_i_11__0_n_0\,
      S(5) => \count_r[0]_i_12__0_n_0\,
      S(4) => \count_r[0]_i_13__0_n_0\,
      S(3) => \count_r[0]_i_14__0_n_0\,
      S(2) => \count_r[0]_i_15__0_n_0\,
      S(1) => \count_r[0]_i_16__0_n_0\,
      S(0) => \count_r[0]_i_17_n_0\
    );
\count_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[8]_i_1__0_n_13\,
      Q => w_transactions_to_go(10),
      R => areset
    );
\count_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[8]_i_1__0_n_12\,
      Q => w_transactions_to_go(11),
      R => areset
    );
\count_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[8]_i_1__0_n_11\,
      Q => w_transactions_to_go(12),
      R => areset
    );
\count_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[8]_i_1__0_n_10\,
      Q => w_transactions_to_go(13),
      R => areset
    );
\count_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[8]_i_1__0_n_9\,
      Q => w_transactions_to_go(14),
      R => areset
    );
\count_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[8]_i_1__0_n_8\,
      Q => w_transactions_to_go(15),
      R => areset
    );
\count_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[16]_i_1__0_n_15\,
      Q => w_transactions_to_go(16),
      R => areset
    );
\count_r_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_r_reg[16]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \count_r_reg[16]_i_1__0_n_1\,
      CO(5) => \count_r_reg[16]_i_1__0_n_2\,
      CO(4) => \count_r_reg[16]_i_1__0_n_3\,
      CO(3) => \count_r_reg[16]_i_1__0_n_4\,
      CO(2) => \count_r_reg[16]_i_1__0_n_5\,
      CO(1) => \count_r_reg[16]_i_1__0_n_6\,
      CO(0) => \count_r_reg[16]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \count_r[16]_i_2__0_n_0\,
      DI(5) => \count_r[16]_i_3__0_n_0\,
      DI(4) => \count_r[16]_i_4__0_n_0\,
      DI(3) => \count_r[16]_i_5__0_n_0\,
      DI(2) => \count_r[16]_i_6__0_n_0\,
      DI(1) => \count_r[16]_i_7__0_n_0\,
      DI(0) => \count_r[16]_i_8__0_n_0\,
      O(7) => \count_r_reg[16]_i_1__0_n_8\,
      O(6) => \count_r_reg[16]_i_1__0_n_9\,
      O(5) => \count_r_reg[16]_i_1__0_n_10\,
      O(4) => \count_r_reg[16]_i_1__0_n_11\,
      O(3) => \count_r_reg[16]_i_1__0_n_12\,
      O(2) => \count_r_reg[16]_i_1__0_n_13\,
      O(1) => \count_r_reg[16]_i_1__0_n_14\,
      O(0) => \count_r_reg[16]_i_1__0_n_15\,
      S(7) => \count_r[16]_i_9__0_n_0\,
      S(6) => \count_r[16]_i_10__0_n_0\,
      S(5) => \count_r[16]_i_11__0_n_0\,
      S(4) => \count_r[16]_i_12__0_n_0\,
      S(3) => \count_r[16]_i_13__0_n_0\,
      S(2) => \count_r[16]_i_14__0_n_0\,
      S(1) => \count_r[16]_i_15__0_n_0\,
      S(0) => \count_r[16]_i_16__0_n_0\
    );
\count_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[16]_i_1__0_n_14\,
      Q => w_transactions_to_go(17),
      R => areset
    );
\count_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[16]_i_1__0_n_13\,
      Q => w_transactions_to_go(18),
      R => areset
    );
\count_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[16]_i_1__0_n_12\,
      Q => w_transactions_to_go(19),
      R => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[0]_i_2__0_n_14\,
      Q => w_transactions_to_go(1),
      R => areset
    );
\count_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[16]_i_1__0_n_11\,
      Q => w_transactions_to_go(20),
      R => areset
    );
\count_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[16]_i_1__0_n_10\,
      Q => w_transactions_to_go(21),
      R => areset
    );
\count_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[16]_i_1__0_n_9\,
      Q => w_transactions_to_go(22),
      R => areset
    );
\count_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[16]_i_1__0_n_8\,
      Q => w_transactions_to_go(23),
      R => areset
    );
\count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[0]_i_2__0_n_13\,
      Q => w_transactions_to_go(2),
      R => areset
    );
\count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[0]_i_2__0_n_12\,
      Q => w_transactions_to_go(3),
      R => areset
    );
\count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[0]_i_2__0_n_11\,
      Q => w_transactions_to_go(4),
      R => areset
    );
\count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[0]_i_2__0_n_10\,
      Q => w_transactions_to_go(5),
      R => areset
    );
\count_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[0]_i_2__0_n_9\,
      Q => w_transactions_to_go(6),
      R => areset
    );
\count_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[0]_i_2__0_n_8\,
      Q => w_transactions_to_go(7),
      R => areset
    );
\count_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[8]_i_1__0_n_15\,
      Q => w_transactions_to_go(8),
      R => areset
    );
\count_r_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[8]_i_1__0_n_0\,
      CO(6) => \count_r_reg[8]_i_1__0_n_1\,
      CO(5) => \count_r_reg[8]_i_1__0_n_2\,
      CO(4) => \count_r_reg[8]_i_1__0_n_3\,
      CO(3) => \count_r_reg[8]_i_1__0_n_4\,
      CO(2) => \count_r_reg[8]_i_1__0_n_5\,
      CO(1) => \count_r_reg[8]_i_1__0_n_6\,
      CO(0) => \count_r_reg[8]_i_1__0_n_7\,
      DI(7) => \count_r[8]_i_2__0_n_0\,
      DI(6) => \count_r[8]_i_3__0_n_0\,
      DI(5) => \count_r[8]_i_4__0_n_0\,
      DI(4) => \count_r[8]_i_5__0_n_0\,
      DI(3) => \count_r[8]_i_6__0_n_0\,
      DI(2) => \count_r[8]_i_7__0_n_0\,
      DI(1) => \count_r[8]_i_8__0_n_0\,
      DI(0) => \count_r[8]_i_9__0_n_0\,
      O(7) => \count_r_reg[8]_i_1__0_n_8\,
      O(6) => \count_r_reg[8]_i_1__0_n_9\,
      O(5) => \count_r_reg[8]_i_1__0_n_10\,
      O(4) => \count_r_reg[8]_i_1__0_n_11\,
      O(3) => \count_r_reg[8]_i_1__0_n_12\,
      O(2) => \count_r_reg[8]_i_1__0_n_13\,
      O(1) => \count_r_reg[8]_i_1__0_n_14\,
      O(0) => \count_r_reg[8]_i_1__0_n_15\,
      S(7) => \count_r[8]_i_10__0_n_0\,
      S(6) => \count_r[8]_i_11__0_n_0\,
      S(5) => \count_r[8]_i_12__0_n_0\,
      S(4) => \count_r[8]_i_13__0_n_0\,
      S(3) => \count_r[8]_i_14__0_n_0\,
      S(2) => \count_r[8]_i_15__0_n_0\,
      S(1) => \count_r[8]_i_16__0_n_0\,
      S(0) => \count_r[8]_i_17__0_n_0\
    );
\count_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r_reg[23]_0\,
      D => \count_r_reg[8]_i_1__0_n_14\,
      Q => w_transactions_to_go(9),
      R => areset
    );
w_almost_final_transaction_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => w_almost_final_transaction_i_2_n_0,
      I1 => w_almost_final_transaction_i_3_n_0,
      I2 => w_almost_final_transaction_i_4_n_0,
      I3 => w_almost_final_transaction_i_5_n_0,
      O => \count_r_reg[14]_0\
    );
w_almost_final_transaction_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => w_transactions_to_go(14),
      I1 => w_transactions_to_go(15),
      I2 => w_transactions_to_go(12),
      I3 => w_transactions_to_go(13),
      I4 => w_transactions_to_go(17),
      I5 => w_transactions_to_go(16),
      O => w_almost_final_transaction_i_2_n_0
    );
w_almost_final_transaction_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => w_transactions_to_go(2),
      I1 => w_transactions_to_go(3),
      I2 => w_transactions_to_go(0),
      I3 => w_transactions_to_go(1),
      I4 => w_transactions_to_go(5),
      I5 => w_transactions_to_go(4),
      O => w_almost_final_transaction_i_3_n_0
    );
w_almost_final_transaction_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => w_transactions_to_go(8),
      I1 => w_transactions_to_go(9),
      I2 => w_transactions_to_go(6),
      I3 => w_transactions_to_go(7),
      I4 => w_transactions_to_go(11),
      I5 => w_transactions_to_go(10),
      O => w_almost_final_transaction_i_4_n_0
    );
w_almost_final_transaction_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => w_transactions_to_go(20),
      I1 => w_transactions_to_go(21),
      I2 => w_transactions_to_go(18),
      I3 => w_transactions_to_go(19),
      I4 => w_transactions_to_go(23),
      I5 => w_transactions_to_go(22),
      O => w_almost_final_transaction_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_3 is
  port (
    is_zero_r_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    is_zero_r_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    is_zero_r_reg_2 : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    is_zero_r_reg_3 : in STD_LOGIC;
    is_zero_r_reg_4 : in STD_LOGIC;
    final_burst_len : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_3 : entity is "krnl_vadd_rtl_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_3 is
  signal \count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[9]\ : STD_LOGIC;
  signal is_zero_r : STD_LOGIC;
  signal is_zero_r_i_1_n_0 : STD_LOGIC;
  signal is_zero_r_i_2_n_0 : STD_LOGIC;
  signal is_zero_r_i_3_n_0 : STD_LOGIC;
  signal is_zero_r_i_4_n_0 : STD_LOGIC;
  signal is_zero_r_i_5_n_0 : STD_LOGIC;
  signal is_zero_r_i_6_n_0 : STD_LOGIC;
  signal \^is_zero_r_reg_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[0]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[1]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[2]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[3]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[4]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[5]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[6]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[7]_INST_0\ : label is "soft_lutpair35";
begin
  is_zero_r_reg_0 <= \^is_zero_r_reg_0\;
\count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => is_zero_r_reg_2,
      I1 => is_zero_r_reg_4,
      I2 => is_zero_r_reg_3,
      I3 => m_axi_gmem_ARREADY,
      O => is_zero_r
    );
\count_r[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[7]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(7),
      O => S(7)
    );
\count_r[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[6]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(6),
      O => S(6)
    );
\count_r[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[5]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(5),
      O => S(5)
    );
\count_r[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[4]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(4),
      O => S(4)
    );
\count_r[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[3]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(3),
      O => S(3)
    );
\count_r[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[2]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(2),
      O => S(2)
    );
\count_r[0]_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[1]\,
      I1 => is_zero_r_reg_1,
      I2 => Q(1),
      O => S(1)
    );
\count_r[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => is_zero_r_reg_1,
      I2 => \count_r_reg_n_0_[0]\,
      O => S(0)
    );
\count_r[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[22]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(22),
      O => \count_r_reg[23]_0\(6)
    );
\count_r[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[21]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(21),
      O => \count_r_reg[23]_0\(5)
    );
\count_r[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[20]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(20),
      O => \count_r_reg[23]_0\(4)
    );
\count_r[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[19]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(19),
      O => \count_r_reg[23]_0\(3)
    );
\count_r[16]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[18]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(18),
      O => \count_r_reg[23]_0\(2)
    );
\count_r[16]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[17]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(17),
      O => \count_r_reg[23]_0\(1)
    );
\count_r[16]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[16]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(16),
      O => \count_r_reg[23]_0\(0)
    );
\count_r[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[23]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(23),
      O => \count_r_reg[23]_0\(7)
    );
\count_r[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[15]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(15),
      O => \count_r_reg[15]_0\(7)
    );
\count_r[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[14]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(14),
      O => \count_r_reg[15]_0\(6)
    );
\count_r[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[13]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(13),
      O => \count_r_reg[15]_0\(5)
    );
\count_r[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[12]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(12),
      O => \count_r_reg[15]_0\(4)
    );
\count_r[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[11]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(11),
      O => \count_r_reg[15]_0\(3)
    );
\count_r[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[10]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(10),
      O => \count_r_reg[15]_0\(2)
    );
\count_r[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[9]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(9),
      O => \count_r_reg[15]_0\(1)
    );
\count_r[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[8]\,
      I1 => is_zero_r_reg_2,
      I2 => Q(8),
      O => \count_r_reg[15]_0\(0)
    );
\count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => O(0),
      Q => \count_r_reg_n_0_[0]\,
      R => areset
    );
\count_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[15]_1\(2),
      Q => \count_r_reg_n_0_[10]\,
      R => areset
    );
\count_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[15]_1\(3),
      Q => \count_r_reg_n_0_[11]\,
      R => areset
    );
\count_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[15]_1\(4),
      Q => \count_r_reg_n_0_[12]\,
      R => areset
    );
\count_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[15]_1\(5),
      Q => \count_r_reg_n_0_[13]\,
      R => areset
    );
\count_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[15]_1\(6),
      Q => \count_r_reg_n_0_[14]\,
      R => areset
    );
\count_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[15]_1\(7),
      Q => \count_r_reg_n_0_[15]\,
      R => areset
    );
\count_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[23]_1\(0),
      Q => \count_r_reg_n_0_[16]\,
      R => areset
    );
\count_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[23]_1\(1),
      Q => \count_r_reg_n_0_[17]\,
      R => areset
    );
\count_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[23]_1\(2),
      Q => \count_r_reg_n_0_[18]\,
      R => areset
    );
\count_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[23]_1\(3),
      Q => \count_r_reg_n_0_[19]\,
      R => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => O(1),
      Q => \count_r_reg_n_0_[1]\,
      R => areset
    );
\count_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[23]_1\(4),
      Q => \count_r_reg_n_0_[20]\,
      R => areset
    );
\count_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[23]_1\(5),
      Q => \count_r_reg_n_0_[21]\,
      R => areset
    );
\count_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[23]_1\(6),
      Q => \count_r_reg_n_0_[22]\,
      R => areset
    );
\count_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[23]_1\(7),
      Q => \count_r_reg_n_0_[23]\,
      R => areset
    );
\count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => O(2),
      Q => \count_r_reg_n_0_[2]\,
      R => areset
    );
\count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => O(3),
      Q => \count_r_reg_n_0_[3]\,
      R => areset
    );
\count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => O(4),
      Q => \count_r_reg_n_0_[4]\,
      R => areset
    );
\count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => O(5),
      Q => \count_r_reg_n_0_[5]\,
      R => areset
    );
\count_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => O(6),
      Q => \count_r_reg_n_0_[6]\,
      R => areset
    );
\count_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => O(7),
      Q => \count_r_reg_n_0_[7]\,
      R => areset
    );
\count_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[15]_1\(0),
      Q => \count_r_reg_n_0_[8]\,
      R => areset
    );
\count_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[15]_1\(1),
      Q => \count_r_reg_n_0_[9]\,
      R => areset
    );
is_zero_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => is_zero_r_i_2_n_0,
      I1 => is_zero_r_i_3_n_0,
      I2 => is_zero_r_i_4_n_0,
      I3 => is_zero_r_i_5_n_0,
      I4 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      O => is_zero_r_i_1_n_0
    );
is_zero_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => is_zero_r_reg_3,
      I2 => is_zero_r_reg_4,
      I3 => \count_r_reg_n_0_[0]\,
      I4 => is_zero_r_i_6_n_0,
      O => is_zero_r_i_2_n_0
    );
is_zero_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[15]\,
      I1 => \count_r_reg_n_0_[16]\,
      I2 => \count_r_reg_n_0_[13]\,
      I3 => \count_r_reg_n_0_[14]\,
      I4 => \count_r_reg_n_0_[18]\,
      I5 => \count_r_reg_n_0_[17]\,
      O => is_zero_r_i_3_n_0
    );
is_zero_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[21]\,
      I1 => \count_r_reg_n_0_[22]\,
      I2 => \count_r_reg_n_0_[19]\,
      I3 => \count_r_reg_n_0_[20]\,
      I4 => is_zero_r_reg_1,
      I5 => \count_r_reg_n_0_[23]\,
      O => is_zero_r_i_4_n_0
    );
is_zero_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[3]\,
      I1 => \count_r_reg_n_0_[4]\,
      I2 => \count_r_reg_n_0_[1]\,
      I3 => \count_r_reg_n_0_[2]\,
      I4 => \count_r_reg_n_0_[6]\,
      I5 => \count_r_reg_n_0_[5]\,
      O => is_zero_r_i_5_n_0
    );
is_zero_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[9]\,
      I1 => \count_r_reg_n_0_[10]\,
      I2 => \count_r_reg_n_0_[7]\,
      I3 => \count_r_reg_n_0_[8]\,
      I4 => \count_r_reg_n_0_[12]\,
      I5 => \count_r_reg_n_0_[11]\,
      O => is_zero_r_i_6_n_0
    );
is_zero_r_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => is_zero_r_i_1_n_0,
      Q => \^is_zero_r_reg_0\,
      S => areset
    );
\m_axi_gmem_ARLEN[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^is_zero_r_reg_0\,
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => final_burst_len(0),
      O => m_axi_gmem_ARLEN(0)
    );
\m_axi_gmem_ARLEN[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^is_zero_r_reg_0\,
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => final_burst_len(1),
      O => m_axi_gmem_ARLEN(1)
    );
\m_axi_gmem_ARLEN[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^is_zero_r_reg_0\,
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => final_burst_len(2),
      O => m_axi_gmem_ARLEN(2)
    );
\m_axi_gmem_ARLEN[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^is_zero_r_reg_0\,
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => final_burst_len(3),
      O => m_axi_gmem_ARLEN(3)
    );
\m_axi_gmem_ARLEN[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^is_zero_r_reg_0\,
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => final_burst_len(4),
      O => m_axi_gmem_ARLEN(4)
    );
\m_axi_gmem_ARLEN[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^is_zero_r_reg_0\,
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => final_burst_len(5),
      O => m_axi_gmem_ARLEN(5)
    );
\m_axi_gmem_ARLEN[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^is_zero_r_reg_0\,
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => final_burst_len(6),
      O => m_axi_gmem_ARLEN(6)
    );
\m_axi_gmem_ARLEN[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^is_zero_r_reg_0\,
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => final_burst_len(7),
      O => m_axi_gmem_ARLEN(7)
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]_INST_0_i_2_n_0\,
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_3_n_0\,
      I2 => \m_axi_gmem_ARLEN[7]_INST_0_i_4_n_0\,
      I3 => \m_axi_gmem_ARLEN[7]_INST_0_i_5_n_0\,
      I4 => \m_axi_gmem_ARLEN[7]_INST_0_i_6_n_0\,
      I5 => \m_axi_gmem_ARLEN[7]_INST_0_i_7_n_0\,
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(16),
      I1 => Q(15),
      I2 => Q(18),
      I3 => Q(17),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_2_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(19),
      I2 => Q(22),
      I3 => Q(21),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_3_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => Q(10),
      I3 => Q(9),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_4_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(11),
      I2 => Q(14),
      I3 => Q(13),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_5_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(5),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_6_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(23),
      I2 => is_zero_r_reg_1,
      I3 => Q(2),
      I4 => Q(1),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized0\ is
  port (
    stall_ar : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_r_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARREADY_0 : out STD_LOGIC;
    m_axi_gmem_RLAST_0 : out STD_LOGIC;
    areset : in STD_LOGIC;
    is_zero_r_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RLAST : in STD_LOGIC;
    \count_r_reg[0]_0\ : in STD_LOGIC;
    \count_r_reg[0]_1\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized0\ : entity is "krnl_vadd_rtl_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized0\ is
  signal \count_r[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^count_r_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_gmem_arready_0\ : STD_LOGIC;
begin
  \count_r_reg[1]_0\(1 downto 0) <= \^count_r_reg[1]_0\(1 downto 0);
  m_axi_gmem_ARREADY_0 <= \^m_axi_gmem_arready_0\;
\count_r[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_r_reg[1]_0\(0),
      O => \count_r[0]_i_1__6_n_0\
    );
\count_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BF404040404040"
    )
        port map (
      I0 => m_axi_gmem_RID(0),
      I1 => m_axi_gmem_RVALID,
      I2 => m_axi_gmem_RLAST,
      I3 => \count_r_reg[0]_0\,
      I4 => \count_r_reg[0]_1\,
      I5 => m_axi_gmem_ARREADY,
      O => \count_r[1]_i_1__0_n_0\
    );
\count_r[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \^count_r_reg[1]_0\(0),
      I1 => m_axi_gmem_RID(0),
      I2 => m_axi_gmem_RVALID,
      I3 => m_axi_gmem_RLAST,
      I4 => \^m_axi_gmem_arready_0\,
      I5 => \^count_r_reg[1]_0\(1),
      O => \count_r[1]_i_2__0_n_0\
    );
\count_r[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \count_r_reg[0]_1\,
      I2 => \count_r_reg[0]_0\,
      O => \^m_axi_gmem_arready_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \count_r[1]_i_1__0_n_0\,
      D => \count_r[0]_i_1__6_n_0\,
      Q => \^count_r_reg[1]_0\(0),
      S => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \count_r[1]_i_1__0_n_0\,
      D => \count_r[1]_i_2__0_n_0\,
      Q => \^count_r_reg[1]_0\(1),
      S => areset
    );
\is_zero_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => m_axi_gmem_RLAST,
      I1 => m_axi_gmem_RVALID,
      I2 => m_axi_gmem_RID(0),
      O => m_axi_gmem_RLAST_0
    );
is_zero_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => is_zero_r_reg_0,
      Q => stall_ar(0),
      R => areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized0_2\ is
  port (
    stall_ar : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_r_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARREADY_0 : out STD_LOGIC;
    m_axi_gmem_RLAST_0 : out STD_LOGIC;
    arvalid_r0 : out STD_LOGIC;
    areset : in STD_LOGIC;
    is_zero_r_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RLAST : in STD_LOGIC;
    \count_r_reg[0]_0\ : in STD_LOGIC;
    \count_r_reg[0]_1\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    prog_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    arvalid_r_reg : in STD_LOGIC;
    arvalid_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized0_2\ : entity is "krnl_vadd_rtl_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized0_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized0_2\ is
  signal \count_r[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_r_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_gmem_arready_0\ : STD_LOGIC;
  signal \^stall_ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \count_r_reg[1]_0\(1 downto 0) <= \^count_r_reg[1]_0\(1 downto 0);
  m_axi_gmem_ARREADY_0 <= \^m_axi_gmem_arready_0\;
  stall_ar(0) <= \^stall_ar\(0);
arvalid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101010000000F0"
    )
        port map (
      I0 => \^stall_ar\(0),
      I1 => prog_full(1),
      I2 => arvalid_r_reg,
      I3 => arvalid_r_reg_0(0),
      I4 => prog_full(0),
      I5 => \count_r_reg[0]_0\,
      O => arvalid_r0
    );
\count_r[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_r_reg[1]_0\(0),
      O => \count_r[0]_i_1__5_n_0\
    );
\count_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80808080808080"
    )
        port map (
      I0 => m_axi_gmem_RID(0),
      I1 => m_axi_gmem_RVALID,
      I2 => m_axi_gmem_RLAST,
      I3 => \count_r_reg[0]_0\,
      I4 => \count_r_reg[0]_1\,
      I5 => m_axi_gmem_ARREADY,
      O => \count_r[1]_i_1_n_0\
    );
\count_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => \^count_r_reg[1]_0\(0),
      I1 => m_axi_gmem_RID(0),
      I2 => m_axi_gmem_RVALID,
      I3 => m_axi_gmem_RLAST,
      I4 => \^m_axi_gmem_arready_0\,
      I5 => \^count_r_reg[1]_0\(1),
      O => \count_r[1]_i_2_n_0\
    );
\count_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \count_r_reg[0]_1\,
      I2 => \count_r_reg[0]_0\,
      O => \^m_axi_gmem_arready_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \count_r[1]_i_1_n_0\,
      D => \count_r[0]_i_1__5_n_0\,
      Q => \^count_r_reg[1]_0\(0),
      S => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \count_r[1]_i_1_n_0\,
      D => \count_r[1]_i_2_n_0\,
      Q => \^count_r_reg[1]_0\(1),
      S => areset
    );
\is_zero_r_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => m_axi_gmem_RLAST,
      I1 => m_axi_gmem_RVALID,
      I2 => m_axi_gmem_RID(0),
      O => m_axi_gmem_RLAST_0
    );
is_zero_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => is_zero_r_reg_0,
      Q => \^stall_ar\(0),
      R => areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized1\ is
  port (
    is_zero_r_reg_0 : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    \num_transactions_reg[16]\ : out STD_LOGIC;
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    empty : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    \count_r_reg[23]\ : in STD_LOGIC;
    is_zero_r_reg_1 : in STD_LOGIC;
    w_almost_final_transaction : in STD_LOGIC;
    is_zero_r_reg_2 : in STD_LOGIC;
    \count_r_reg[2]_0\ : in STD_LOGIC;
    \count_r_reg[3]_0\ : in STD_LOGIC;
    \count_r_reg[4]_0\ : in STD_LOGIC;
    \count_r_reg[5]_0\ : in STD_LOGIC;
    \count_r_reg[6]_0\ : in STD_LOGIC;
    \count_r_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \m_axi_gmem_AWLEN[7]_INST_0_i_1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized1\ : entity is "krnl_vadd_rtl_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized1\ is
  signal \count_r[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \count_r[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_r[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_r[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[7]\ : STD_LOGIC;
  signal is_zero_r : STD_LOGIC;
  signal \is_zero_r_i_2__2_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_3__0_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_4__0_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_5__0_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_6__0_n_0\ : STD_LOGIC;
  signal \^is_zero_r_reg_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \^num_transactions_reg[16]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_r[0]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_r[4]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_r[6]_i_2__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \is_zero_r_i_3__0\ : label is "soft_lutpair73";
begin
  is_zero_r_reg_0 <= \^is_zero_r_reg_0\;
  \num_transactions_reg[16]\ <= \^num_transactions_reg[16]\;
\count_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => empty,
      I1 => m_axi_gmem_WREADY,
      I2 => \^is_zero_r_reg_0\,
      I3 => \count_r_reg[23]\,
      O => \gen_fwft.empty_fwft_i_reg\
    );
\count_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C5C5C5CCC5C5C5C"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      I1 => is_zero_r_reg_1,
      I2 => \^num_transactions_reg[16]\,
      I3 => w_almost_final_transaction,
      I4 => \^is_zero_r_reg_0\,
      I5 => \count_r[7]_i_3_n_0\,
      O => p_0_in(0)
    );
\count_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99F099F099F0F0F0"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      I1 => \count_r_reg_n_0_[1]\,
      I2 => is_zero_r_reg_2,
      I3 => \^num_transactions_reg[16]\,
      I4 => \count_r[1]_i_2__1_n_0\,
      I5 => \count_r[7]_i_3_n_0\,
      O => p_0_in(1)
    );
\count_r[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => w_almost_final_transaction,
      I1 => \^is_zero_r_reg_0\,
      O => \count_r[1]_i_2__1_n_0\
    );
\count_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C9FF00FF00FF00"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      I1 => \count_r_reg_n_0_[2]\,
      I2 => \count_r_reg_n_0_[1]\,
      I3 => \count_r_reg[2]_0\,
      I4 => \^num_transactions_reg[16]\,
      I5 => \is_zero_r_i_3__0_n_0\,
      O => p_0_in(2)
    );
\count_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCACACAC"
    )
        port map (
      I0 => \count_r[3]_i_2_n_0\,
      I1 => \count_r_reg[3]_0\,
      I2 => \^num_transactions_reg[16]\,
      I3 => w_almost_final_transaction,
      I4 => \^is_zero_r_reg_0\,
      I5 => \count_r[7]_i_3_n_0\,
      O => p_0_in(3)
    );
\count_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      I1 => \count_r_reg_n_0_[1]\,
      I2 => \count_r_reg_n_0_[3]\,
      I3 => \count_r_reg_n_0_[2]\,
      O => \count_r[3]_i_2_n_0\
    );
\count_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCACACAC"
    )
        port map (
      I0 => \count_r[4]_i_2_n_0\,
      I1 => \count_r_reg[4]_0\,
      I2 => \^num_transactions_reg[16]\,
      I3 => w_almost_final_transaction,
      I4 => \^is_zero_r_reg_0\,
      I5 => \count_r[7]_i_3_n_0\,
      O => p_0_in(4)
    );
\count_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \count_r_reg_n_0_[1]\,
      I1 => \count_r_reg_n_0_[0]\,
      I2 => \count_r_reg_n_0_[2]\,
      I3 => \count_r_reg_n_0_[4]\,
      I4 => \count_r_reg_n_0_[3]\,
      O => \count_r[4]_i_2_n_0\
    );
\count_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCACACAC"
    )
        port map (
      I0 => \count_r[5]_i_2__0_n_0\,
      I1 => \count_r_reg[5]_0\,
      I2 => \^num_transactions_reg[16]\,
      I3 => w_almost_final_transaction,
      I4 => \^is_zero_r_reg_0\,
      I5 => \count_r[7]_i_3_n_0\,
      O => p_0_in(5)
    );
\count_r[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0001"
    )
        port map (
      I0 => \count_r_reg_n_0_[2]\,
      I1 => \count_r_reg_n_0_[0]\,
      I2 => \count_r_reg_n_0_[1]\,
      I3 => \count_r_reg_n_0_[3]\,
      I4 => \count_r_reg_n_0_[5]\,
      I5 => \count_r_reg_n_0_[4]\,
      O => \count_r[5]_i_2__0_n_0\
    );
\count_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C9FF00FF00FF00"
    )
        port map (
      I0 => \count_r[6]_i_2__0_n_0\,
      I1 => \count_r_reg_n_0_[6]\,
      I2 => \count_r_reg_n_0_[5]\,
      I3 => \count_r_reg[6]_0\,
      I4 => \^num_transactions_reg[16]\,
      I5 => \is_zero_r_i_3__0_n_0\,
      O => p_0_in(6)
    );
\count_r[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[3]\,
      I1 => \count_r_reg_n_0_[1]\,
      I2 => \count_r_reg_n_0_[0]\,
      I3 => \count_r_reg_n_0_[2]\,
      I4 => \count_r_reg_n_0_[4]\,
      O => \count_r[6]_i_2__0_n_0\
    );
\count_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCACACAC"
    )
        port map (
      I0 => \count_r[7]_i_2__0_n_0\,
      I1 => \count_r_reg[7]_0\,
      I2 => \^num_transactions_reg[16]\,
      I3 => w_almost_final_transaction,
      I4 => \^is_zero_r_reg_0\,
      I5 => \count_r[7]_i_3_n_0\,
      O => p_0_in(7)
    );
\count_r[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \count_r_reg_n_0_[5]\,
      I1 => \count_r[6]_i_2__0_n_0\,
      I2 => \count_r_reg_n_0_[7]\,
      I3 => \count_r_reg_n_0_[6]\,
      O => \count_r[7]_i_2__0_n_0\
    );
\count_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => empty,
      I1 => m_axi_gmem_WREADY,
      O => \count_r[7]_i_3_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => p_0_in(0),
      Q => \count_r_reg_n_0_[0]\,
      S => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => p_0_in(1),
      Q => \count_r_reg_n_0_[1]\,
      S => areset
    );
\count_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => p_0_in(2),
      Q => \count_r_reg_n_0_[2]\,
      S => areset
    );
\count_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => p_0_in(3),
      Q => \count_r_reg_n_0_[3]\,
      S => areset
    );
\count_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => p_0_in(4),
      Q => \count_r_reg_n_0_[4]\,
      S => areset
    );
\count_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => p_0_in(5),
      Q => \count_r_reg_n_0_[5]\,
      S => areset
    );
\count_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => p_0_in(6),
      Q => \count_r_reg_n_0_[6]\,
      S => areset
    );
\count_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => p_0_in(7),
      Q => \count_r_reg_n_0_[7]\,
      S => areset
    );
\is_zero_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \^num_transactions_reg[16]\,
      I1 => m_axi_gmem_WREADY,
      I2 => empty,
      O => is_zero_r
    );
\is_zero_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF030001000300"
    )
        port map (
      I0 => \is_zero_r_i_3__0_n_0\,
      I1 => is_zero_r_reg_2,
      I2 => is_zero_r_reg_1,
      I3 => \is_zero_r_i_4__0_n_0\,
      I4 => \^num_transactions_reg[16]\,
      I5 => \is_zero_r_i_5__0_n_0\,
      O => \is_zero_r_i_2__2_n_0\
    );
\is_zero_r_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => m_axi_gmem_WREADY,
      I1 => empty,
      I2 => \^is_zero_r_reg_0\,
      I3 => w_almost_final_transaction,
      O => \is_zero_r_i_3__0_n_0\
    );
\is_zero_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg[4]_0\,
      I1 => \count_r_reg[5]_0\,
      I2 => \count_r_reg[2]_0\,
      I3 => \count_r_reg[3]_0\,
      I4 => \count_r_reg[7]_0\,
      I5 => \count_r_reg[6]_0\,
      O => \is_zero_r_i_4__0_n_0\
    );
\is_zero_r_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070000000000"
    )
        port map (
      I0 => w_almost_final_transaction,
      I1 => \^is_zero_r_reg_0\,
      I2 => \count_r_reg_n_0_[1]\,
      I3 => \count_r_reg_n_0_[0]\,
      I4 => \count_r[7]_i_3_n_0\,
      I5 => \is_zero_r_i_6__0_n_0\,
      O => \is_zero_r_i_5__0_n_0\
    );
\is_zero_r_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[4]\,
      I1 => \count_r_reg_n_0_[5]\,
      I2 => \count_r_reg_n_0_[2]\,
      I3 => \count_r_reg_n_0_[3]\,
      I4 => \count_r_reg_n_0_[7]\,
      I5 => \count_r_reg_n_0_[6]\,
      O => \is_zero_r_i_6__0_n_0\
    );
is_zero_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \is_zero_r_i_2__2_n_0\,
      Q => \^is_zero_r_reg_0\,
      R => areset
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \m_axi_gmem_AWLEN[7]_INST_0_i_2_n_0\,
      I1 => \m_axi_gmem_AWLEN[7]_INST_0_i_3_n_0\,
      I2 => \m_axi_gmem_AWLEN[7]_INST_0_i_4_n_0\,
      I3 => \m_axi_gmem_AWLEN[7]_INST_0_i_5_n_0\,
      I4 => \m_axi_gmem_AWLEN[7]_INST_0_i_6_n_0\,
      I5 => \m_axi_gmem_AWLEN[7]_INST_0_i_7_n_0\,
      O => \^num_transactions_reg[16]\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(16),
      I1 => Q(15),
      I2 => Q(18),
      I3 => Q(17),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_2_n_0\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(19),
      I2 => Q(22),
      I3 => Q(21),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_3_n_0\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => Q(10),
      I3 => Q(9),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_4_n_0\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(11),
      I2 => Q(14),
      I3 => Q(13),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_5_n_0\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(5),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_6_n_0\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(23),
      I2 => \m_axi_gmem_AWLEN[7]_INST_0_i_1_0\,
      I3 => Q(2),
      I4 => Q(1),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized2\ is
  port (
    idle_aw : out STD_LOGIC;
    \count_r_reg[3]_0\ : out STD_LOGIC;
    m_axi_gmem_AWREADY_0 : out STD_LOGIC;
    \count_r_reg[7]_0\ : out STD_LOGIC;
    \count_r_reg[6]_0\ : out STD_LOGIC;
    areset : in STD_LOGIC;
    is_zero_r_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \count_r_reg[1]_0\ : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \count_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized2\ : entity is "krnl_vadd_rtl_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized2\ is
  signal \count_r[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_r[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_r[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \count_r[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \count_r[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_r[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \^m_axi_gmem_awready_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_r[1]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_r[3]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \count_r[6]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_r[6]_i_3\ : label is "soft_lutpair75";
begin
  m_axi_gmem_AWREADY_0 <= \^m_axi_gmem_awready_0\;
\count_r[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      O => \count_r[0]_i_1__4_n_0\
    );
\count_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95AA6A55"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      I1 => \count_r_reg[1]_0\,
      I2 => m_axi_gmem_AWREADY,
      I3 => \count_r_reg[0]_0\,
      I4 => \count_r_reg_n_0_[1]\,
      O => \count_r[1]_i_1__2_n_0\
    );
\count_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      I1 => \count_r_reg[0]_0\,
      I2 => m_axi_gmem_AWREADY,
      I3 => \count_r_reg[1]_0\,
      I4 => \count_r_reg_n_0_[2]\,
      I5 => \count_r_reg_n_0_[1]\,
      O => \count_r[2]_i_1__0_n_0\
    );
\count_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \count_r_reg_n_0_[1]\,
      I1 => \count_r_reg_n_0_[0]\,
      I2 => \count_r[6]_i_2_n_0\,
      I3 => \count_r_reg_n_0_[3]\,
      I4 => \count_r_reg_n_0_[2]\,
      O => \count_r[3]_i_1__0_n_0\
    );
\count_r[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080FEFF0100"
    )
        port map (
      I0 => \count_r_reg_n_0_[2]\,
      I1 => \count_r_reg_n_0_[0]\,
      I2 => \count_r_reg_n_0_[1]\,
      I3 => \count_r[6]_i_2_n_0\,
      I4 => \count_r_reg_n_0_[4]\,
      I5 => \count_r_reg_n_0_[3]\,
      O => \count_r[4]_i_1__0_n_0\
    );
\count_r[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2222FFF2000D"
    )
        port map (
      I0 => \count_r[6]_i_3_n_0\,
      I1 => \count_r[6]_i_2_n_0\,
      I2 => \count_r_reg_n_0_[3]\,
      I3 => \count_r[5]_i_2_n_0\,
      I4 => \count_r_reg_n_0_[5]\,
      I5 => \count_r_reg_n_0_[4]\,
      O => \count_r[5]_i_1__0_n_0\
    );
\count_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFEFEFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[1]\,
      I1 => \count_r_reg_n_0_[0]\,
      I2 => \count_r_reg[0]_0\,
      I3 => m_axi_gmem_AWREADY,
      I4 => \count_r_reg[1]_0\,
      I5 => \count_r_reg_n_0_[2]\,
      O => \count_r[5]_i_2_n_0\
    );
\count_r[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF4040FF4000BF"
    )
        port map (
      I0 => \count_r[6]_i_2_n_0\,
      I1 => \count_r_reg_n_0_[4]\,
      I2 => \count_r[6]_i_3_n_0\,
      I3 => \count_r[7]_i_3__0_n_0\,
      I4 => \count_r_reg_n_0_[6]\,
      I5 => \count_r_reg_n_0_[5]\,
      O => \count_r[6]_i_1__0_n_0\
    );
\count_r[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \count_r_reg[1]_0\,
      I1 => m_axi_gmem_AWREADY,
      I2 => \count_r_reg[0]_0\,
      O => \count_r[6]_i_2_n_0\
    );
\count_r[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \count_r_reg_n_0_[2]\,
      I1 => \count_r_reg_n_0_[0]\,
      I2 => \count_r_reg_n_0_[1]\,
      I3 => \count_r_reg_n_0_[3]\,
      O => \count_r[6]_i_3_n_0\
    );
\count_r[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \count_r_reg[0]_0\,
      I1 => m_axi_gmem_AWREADY,
      I2 => \count_r_reg[1]_0\,
      O => \count_r[7]_i_1__0_n_0\
    );
\count_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0FE01"
    )
        port map (
      I0 => \count_r[7]_i_3__0_n_0\,
      I1 => \count_r_reg_n_0_[5]\,
      I2 => \count_r[7]_i_4_n_0\,
      I3 => \count_r_reg_n_0_[7]\,
      I4 => \count_r_reg_n_0_[6]\,
      O => \count_r[7]_i_2_n_0\
    );
\count_r[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \count_r_reg_n_0_[3]\,
      I1 => \count_r_reg_n_0_[1]\,
      I2 => \count_r_reg_n_0_[0]\,
      I3 => \count_r[6]_i_2_n_0\,
      I4 => \count_r_reg_n_0_[2]\,
      I5 => \count_r_reg_n_0_[4]\,
      O => \count_r[7]_i_3__0_n_0\
    );
\count_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => \count_r_reg[1]_0\,
      I1 => m_axi_gmem_AWREADY,
      I2 => \count_r_reg[0]_0\,
      I3 => \count_r_reg_n_0_[5]\,
      I4 => \count_r_reg_n_0_[4]\,
      I5 => \count_r[6]_i_3_n_0\,
      O => \count_r[7]_i_4_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[7]_i_1__0_n_0\,
      D => \count_r[0]_i_1__4_n_0\,
      Q => \count_r_reg_n_0_[0]\,
      R => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[7]_i_1__0_n_0\,
      D => \count_r[1]_i_1__2_n_0\,
      Q => \count_r_reg_n_0_[1]\,
      R => areset
    );
\count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[7]_i_1__0_n_0\,
      D => \count_r[2]_i_1__0_n_0\,
      Q => \count_r_reg_n_0_[2]\,
      R => areset
    );
\count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[7]_i_1__0_n_0\,
      D => \count_r[3]_i_1__0_n_0\,
      Q => \count_r_reg_n_0_[3]\,
      R => areset
    );
\count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[7]_i_1__0_n_0\,
      D => \count_r[4]_i_1__0_n_0\,
      Q => \count_r_reg_n_0_[4]\,
      R => areset
    );
\count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[7]_i_1__0_n_0\,
      D => \count_r[5]_i_1__0_n_0\,
      Q => \count_r_reg_n_0_[5]\,
      R => areset
    );
\count_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[7]_i_1__0_n_0\,
      D => \count_r[6]_i_1__0_n_0\,
      Q => \count_r_reg_n_0_[6]\,
      R => areset
    );
\count_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[7]_i_1__0_n_0\,
      D => \count_r[7]_i_2_n_0\,
      Q => \count_r_reg_n_0_[7]\,
      R => areset
    );
\is_zero_r_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^m_axi_gmem_awready_0\,
      I1 => \count_r_reg_n_0_[3]\,
      I2 => \count_r_reg_n_0_[7]\,
      I3 => \count_r_reg_n_0_[0]\,
      I4 => \count_r_reg_n_0_[1]\,
      I5 => \count_r_reg_n_0_[2]\,
      O => \count_r_reg[3]_0\
    );
\is_zero_r_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \count_r_reg_n_0_[6]\,
      I1 => \count_r_reg_n_0_[5]\,
      I2 => \count_r_reg_n_0_[4]\,
      O => \count_r_reg[6]_0\
    );
\is_zero_r_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count_r_reg_n_0_[7]\,
      I1 => \count_r_reg[0]_0\,
      I2 => \count_r_reg_n_0_[6]\,
      I3 => \count_r_reg_n_0_[5]\,
      I4 => \count_r_reg_n_0_[4]\,
      I5 => \count_r[6]_i_3_n_0\,
      O => \count_r_reg[7]_0\
    );
\is_zero_r_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m_axi_gmem_AWREADY,
      I1 => \count_r_reg[1]_0\,
      O => \^m_axi_gmem_awready_0\
    );
is_zero_r_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => is_zero_r_reg_0,
      Q => idle_aw,
      S => areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair20";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I1 => \count_value_i_reg[0]_0\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      O => S(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I2 => \^q\(8),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      O => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \count_value_i_reg[6]_0\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \count_value_i_reg[6]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \count_value_i_reg[6]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \count_value_i_reg[6]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \count_value_i_reg[6]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \count_value_i_reg[6]_0\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_4\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair25";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[9]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[9]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_6\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_6\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair8";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I1 => \count_value_i_reg[0]_0\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      O => S(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I2 => \^q\(8),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      O => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \count_value_i_reg[6]_0\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \count_value_i_reg[6]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \count_value_i_reg[6]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \count_value_i_reg[6]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \count_value_i_reg[6]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \count_value_i_reg[6]_0\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair13";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[9]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[9]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair23";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair16";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\,
      O(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => S(1 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_5\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair28";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\,
      O(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => S(1 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_7\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_7\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair11";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair0";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \count_value_i_reg[0]_0\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(7),
      I1 => \^q\(7),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7),
      I1 => \^q\(7),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair3";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[7]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I1 => \^q\(7),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair2";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair5";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    prog_full_i217_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => \^clr_full\,
      I1 => prog_full_i217_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => \^clr_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_8 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    prog_full_i217_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_8 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_8 is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => \^clr_full\,
      I1 => prog_full_i217_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => \^clr_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    ram_wr_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[9]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[9]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_pf
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_11 is
  port (
    ram_wr_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[9]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_11 : entity is "xpm_fifo_rst";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[9]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_pf
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_15 is
  port (
    ram_wr_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_15 : entity is "xpm_fifo_rst";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_pf
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "inst/inst_krnl_vadd_rtl_int/inst_rd_xpm_fifo_sync[0]/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "inst/inst_krnl_vadd_rtl_int/inst_rd_xpm_fifo_sync[1]/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 8192;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "inst/inst_krnl_vadd_rtl_int/inst_wr_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => addrb(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(15 downto 0),
      CASDINB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(15 downto 0),
      CASDINPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(1 downto 0),
      CASDINPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(1 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(15 downto 0) => dina(31 downto 16),
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => doutb(15 downto 0),
      DOUTBDOUT(15 downto 0) => doutb(31 downto 16),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_axi_read_master is
  port (
    is_zero_r_reg : out STD_LOGIC;
    \id_reg[0]_0\ : out STD_LOGIC;
    stall_ar : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ar_idle : out STD_LOGIC;
    arvalid_r_reg_0 : out STD_LOGIC;
    \addr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \addr_reg[1]_2\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARREADY_0 : out STD_LOGIC;
    \count_r_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARREADY_1 : out STD_LOGIC;
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_RLAST_0 : out STD_LOGIC;
    m_axi_gmem_RLAST_1 : out STD_LOGIC;
    arvalid_r0 : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \id_reg[0]_1\ : in STD_LOGIC;
    is_zero_r_reg_0 : in STD_LOGIC;
    is_zero_r_reg_1 : in STD_LOGIC;
    ar_idle_reg_0 : in STD_LOGIC;
    arvalid_r_reg_1 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][0]_0\ : in STD_LOGIC;
    \addr_reg[0][1]_0\ : in STD_LOGIC;
    \addr_reg[0][2]_0\ : in STD_LOGIC;
    \addr_reg[0][3]_0\ : in STD_LOGIC;
    \addr_reg[0][4]_0\ : in STD_LOGIC;
    \addr_reg[0][5]_0\ : in STD_LOGIC;
    \addr_reg[0][6]_0\ : in STD_LOGIC;
    \addr_reg[0][7]_0\ : in STD_LOGIC;
    \addr_reg[0][8]_0\ : in STD_LOGIC;
    \addr_reg[0][16]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][32]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][40]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][48]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][56]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][63]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_reg[1][0]_0\ : in STD_LOGIC;
    \addr_reg[1][1]_0\ : in STD_LOGIC;
    \addr_reg[1][2]_0\ : in STD_LOGIC;
    \addr_reg[1][3]_0\ : in STD_LOGIC;
    \addr_reg[1][4]_0\ : in STD_LOGIC;
    \addr_reg[1][5]_0\ : in STD_LOGIC;
    \addr_reg[1][6]_0\ : in STD_LOGIC;
    \addr_reg[1][7]_0\ : in STD_LOGIC;
    \addr_reg[1][8]_0\ : in STD_LOGIC;
    \addr_reg[1][16]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][32]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][40]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][48]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][56]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][63]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    is_zero_r_reg_2 : in STD_LOGIC;
    is_zero_r_reg_3 : in STD_LOGIC;
    \addr_reg[0][0]_1\ : in STD_LOGIC;
    \addr_reg[0][0]_2\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \addr_reg[1][0]_1\ : in STD_LOGIC;
    \addr_reg[1][0]_2\ : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RLAST : in STD_LOGIC;
    final_burst_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_axi_read_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_axi_read_master is
  signal \addr[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \addr[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \^addr_reg[0]_1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^addr_reg[1]_2\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^ar_idle\ : STD_LOGIC;
  signal arvalid_r_i_3_n_0 : STD_LOGIC;
  signal \^arvalid_r_reg_0\ : STD_LOGIC;
  signal \^id_reg[0]_0\ : STD_LOGIC;
  signal num_transactions : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^stall_ar\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[0]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[10]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[11]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[12]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[13]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[14]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[15]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[16]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[17]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[18]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[19]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[1]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[20]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[21]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[22]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[23]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[24]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[25]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[26]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[27]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[28]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[29]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[2]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[30]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[31]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[32]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[33]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[34]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[35]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[36]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[37]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[38]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[39]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[3]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[40]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[41]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[42]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[43]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[44]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[45]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[46]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[47]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[48]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[49]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[4]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[50]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[51]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[52]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[53]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[54]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[55]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[56]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[57]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[58]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[59]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[5]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[60]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[61]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[62]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[63]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[6]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[7]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[8]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[9]_INST_0\ : label is "soft_lutpair63";
begin
  \addr_reg[0]_1\(63 downto 0) <= \^addr_reg[0]_1\(63 downto 0);
  \addr_reg[1]_2\(63 downto 0) <= \^addr_reg[1]_2\(63 downto 0);
  ar_idle <= \^ar_idle\;
  arvalid_r_reg_0 <= \^arvalid_r_reg_0\;
  \id_reg[0]_0\ <= \^id_reg[0]_0\;
  stall_ar(1 downto 0) <= \^stall_ar\(1 downto 0);
\addr[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \addr_reg[0][0]_1\,
      I1 => \addr_reg[0][0]_2\,
      I2 => \^id_reg[0]_0\,
      I3 => \^arvalid_r_reg_0\,
      I4 => m_axi_gmem_ARREADY,
      O => \addr[0][0]_i_1_n_0\
    );
\addr[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \addr_reg[1][0]_1\,
      I1 => \addr_reg[1][0]_2\,
      I2 => \^id_reg[0]_0\,
      I3 => \^arvalid_r_reg_0\,
      I4 => m_axi_gmem_ARREADY,
      O => \addr[1][0]_i_1_n_0\
    );
\addr_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][0]_0\,
      Q => \^addr_reg[0]_1\(0),
      R => '0'
    );
\addr_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][16]_0\(1),
      Q => \^addr_reg[0]_1\(10),
      R => '0'
    );
\addr_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][16]_0\(2),
      Q => \^addr_reg[0]_1\(11),
      R => '0'
    );
\addr_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][16]_0\(3),
      Q => \^addr_reg[0]_1\(12),
      R => '0'
    );
\addr_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][16]_0\(4),
      Q => \^addr_reg[0]_1\(13),
      R => '0'
    );
\addr_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][16]_0\(5),
      Q => \^addr_reg[0]_1\(14),
      R => '0'
    );
\addr_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][16]_0\(6),
      Q => \^addr_reg[0]_1\(15),
      R => '0'
    );
\addr_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][16]_0\(7),
      Q => \^addr_reg[0]_1\(16),
      R => '0'
    );
\addr_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(0),
      Q => \^addr_reg[0]_1\(17),
      R => '0'
    );
\addr_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(1),
      Q => \^addr_reg[0]_1\(18),
      R => '0'
    );
\addr_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(2),
      Q => \^addr_reg[0]_1\(19),
      R => '0'
    );
\addr_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][1]_0\,
      Q => \^addr_reg[0]_1\(1),
      R => '0'
    );
\addr_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(3),
      Q => \^addr_reg[0]_1\(20),
      R => '0'
    );
\addr_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(4),
      Q => \^addr_reg[0]_1\(21),
      R => '0'
    );
\addr_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(5),
      Q => \^addr_reg[0]_1\(22),
      R => '0'
    );
\addr_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(6),
      Q => \^addr_reg[0]_1\(23),
      R => '0'
    );
\addr_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(7),
      Q => \^addr_reg[0]_1\(24),
      R => '0'
    );
\addr_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(0),
      Q => \^addr_reg[0]_1\(25),
      R => '0'
    );
\addr_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(1),
      Q => \^addr_reg[0]_1\(26),
      R => '0'
    );
\addr_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(2),
      Q => \^addr_reg[0]_1\(27),
      R => '0'
    );
\addr_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(3),
      Q => \^addr_reg[0]_1\(28),
      R => '0'
    );
\addr_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(4),
      Q => \^addr_reg[0]_1\(29),
      R => '0'
    );
\addr_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][2]_0\,
      Q => \^addr_reg[0]_1\(2),
      R => '0'
    );
\addr_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(5),
      Q => \^addr_reg[0]_1\(30),
      R => '0'
    );
\addr_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(6),
      Q => \^addr_reg[0]_1\(31),
      R => '0'
    );
\addr_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(7),
      Q => \^addr_reg[0]_1\(32),
      R => '0'
    );
\addr_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(0),
      Q => \^addr_reg[0]_1\(33),
      R => '0'
    );
\addr_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(1),
      Q => \^addr_reg[0]_1\(34),
      R => '0'
    );
\addr_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(2),
      Q => \^addr_reg[0]_1\(35),
      R => '0'
    );
\addr_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(3),
      Q => \^addr_reg[0]_1\(36),
      R => '0'
    );
\addr_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(4),
      Q => \^addr_reg[0]_1\(37),
      R => '0'
    );
\addr_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(5),
      Q => \^addr_reg[0]_1\(38),
      R => '0'
    );
\addr_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(6),
      Q => \^addr_reg[0]_1\(39),
      R => '0'
    );
\addr_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][3]_0\,
      Q => \^addr_reg[0]_1\(3),
      R => '0'
    );
\addr_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(7),
      Q => \^addr_reg[0]_1\(40),
      R => '0'
    );
\addr_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(0),
      Q => \^addr_reg[0]_1\(41),
      R => '0'
    );
\addr_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(1),
      Q => \^addr_reg[0]_1\(42),
      R => '0'
    );
\addr_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(2),
      Q => \^addr_reg[0]_1\(43),
      R => '0'
    );
\addr_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(3),
      Q => \^addr_reg[0]_1\(44),
      R => '0'
    );
\addr_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(4),
      Q => \^addr_reg[0]_1\(45),
      R => '0'
    );
\addr_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(5),
      Q => \^addr_reg[0]_1\(46),
      R => '0'
    );
\addr_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(6),
      Q => \^addr_reg[0]_1\(47),
      R => '0'
    );
\addr_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(7),
      Q => \^addr_reg[0]_1\(48),
      R => '0'
    );
\addr_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(0),
      Q => \^addr_reg[0]_1\(49),
      R => '0'
    );
\addr_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][4]_0\,
      Q => \^addr_reg[0]_1\(4),
      R => '0'
    );
\addr_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(1),
      Q => \^addr_reg[0]_1\(50),
      R => '0'
    );
\addr_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(2),
      Q => \^addr_reg[0]_1\(51),
      R => '0'
    );
\addr_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(3),
      Q => \^addr_reg[0]_1\(52),
      R => '0'
    );
\addr_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(4),
      Q => \^addr_reg[0]_1\(53),
      R => '0'
    );
\addr_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(5),
      Q => \^addr_reg[0]_1\(54),
      R => '0'
    );
\addr_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(6),
      Q => \^addr_reg[0]_1\(55),
      R => '0'
    );
\addr_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(7),
      Q => \^addr_reg[0]_1\(56),
      R => '0'
    );
\addr_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(0),
      Q => \^addr_reg[0]_1\(57),
      R => '0'
    );
\addr_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(1),
      Q => \^addr_reg[0]_1\(58),
      R => '0'
    );
\addr_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(2),
      Q => \^addr_reg[0]_1\(59),
      R => '0'
    );
\addr_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][5]_0\,
      Q => \^addr_reg[0]_1\(5),
      R => '0'
    );
\addr_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(3),
      Q => \^addr_reg[0]_1\(60),
      R => '0'
    );
\addr_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(4),
      Q => \^addr_reg[0]_1\(61),
      R => '0'
    );
\addr_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(5),
      Q => \^addr_reg[0]_1\(62),
      R => '0'
    );
\addr_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(6),
      Q => \^addr_reg[0]_1\(63),
      R => '0'
    );
\addr_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][6]_0\,
      Q => \^addr_reg[0]_1\(6),
      R => '0'
    );
\addr_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][7]_0\,
      Q => \^addr_reg[0]_1\(7),
      R => '0'
    );
\addr_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][8]_0\,
      Q => \^addr_reg[0]_1\(8),
      R => '0'
    );
\addr_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][16]_0\(0),
      Q => \^addr_reg[0]_1\(9),
      R => '0'
    );
\addr_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][0]_0\,
      Q => \^addr_reg[1]_2\(0),
      R => '0'
    );
\addr_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(1),
      Q => \^addr_reg[1]_2\(10),
      R => '0'
    );
\addr_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(2),
      Q => \^addr_reg[1]_2\(11),
      R => '0'
    );
\addr_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(3),
      Q => \^addr_reg[1]_2\(12),
      R => '0'
    );
\addr_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(4),
      Q => \^addr_reg[1]_2\(13),
      R => '0'
    );
\addr_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(5),
      Q => \^addr_reg[1]_2\(14),
      R => '0'
    );
\addr_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(6),
      Q => \^addr_reg[1]_2\(15),
      R => '0'
    );
\addr_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(7),
      Q => \^addr_reg[1]_2\(16),
      R => '0'
    );
\addr_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(0),
      Q => \^addr_reg[1]_2\(17),
      R => '0'
    );
\addr_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(1),
      Q => \^addr_reg[1]_2\(18),
      R => '0'
    );
\addr_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(2),
      Q => \^addr_reg[1]_2\(19),
      R => '0'
    );
\addr_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][1]_0\,
      Q => \^addr_reg[1]_2\(1),
      R => '0'
    );
\addr_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(3),
      Q => \^addr_reg[1]_2\(20),
      R => '0'
    );
\addr_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(4),
      Q => \^addr_reg[1]_2\(21),
      R => '0'
    );
\addr_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(5),
      Q => \^addr_reg[1]_2\(22),
      R => '0'
    );
\addr_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(6),
      Q => \^addr_reg[1]_2\(23),
      R => '0'
    );
\addr_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(7),
      Q => \^addr_reg[1]_2\(24),
      R => '0'
    );
\addr_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(0),
      Q => \^addr_reg[1]_2\(25),
      R => '0'
    );
\addr_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(1),
      Q => \^addr_reg[1]_2\(26),
      R => '0'
    );
\addr_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(2),
      Q => \^addr_reg[1]_2\(27),
      R => '0'
    );
\addr_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(3),
      Q => \^addr_reg[1]_2\(28),
      R => '0'
    );
\addr_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(4),
      Q => \^addr_reg[1]_2\(29),
      R => '0'
    );
\addr_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][2]_0\,
      Q => \^addr_reg[1]_2\(2),
      R => '0'
    );
\addr_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(5),
      Q => \^addr_reg[1]_2\(30),
      R => '0'
    );
\addr_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(6),
      Q => \^addr_reg[1]_2\(31),
      R => '0'
    );
\addr_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(7),
      Q => \^addr_reg[1]_2\(32),
      R => '0'
    );
\addr_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(0),
      Q => \^addr_reg[1]_2\(33),
      R => '0'
    );
\addr_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(1),
      Q => \^addr_reg[1]_2\(34),
      R => '0'
    );
\addr_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(2),
      Q => \^addr_reg[1]_2\(35),
      R => '0'
    );
\addr_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(3),
      Q => \^addr_reg[1]_2\(36),
      R => '0'
    );
\addr_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(4),
      Q => \^addr_reg[1]_2\(37),
      R => '0'
    );
\addr_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(5),
      Q => \^addr_reg[1]_2\(38),
      R => '0'
    );
\addr_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(6),
      Q => \^addr_reg[1]_2\(39),
      R => '0'
    );
\addr_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][3]_0\,
      Q => \^addr_reg[1]_2\(3),
      R => '0'
    );
\addr_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(7),
      Q => \^addr_reg[1]_2\(40),
      R => '0'
    );
\addr_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(0),
      Q => \^addr_reg[1]_2\(41),
      R => '0'
    );
\addr_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(1),
      Q => \^addr_reg[1]_2\(42),
      R => '0'
    );
\addr_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(2),
      Q => \^addr_reg[1]_2\(43),
      R => '0'
    );
\addr_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(3),
      Q => \^addr_reg[1]_2\(44),
      R => '0'
    );
\addr_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(4),
      Q => \^addr_reg[1]_2\(45),
      R => '0'
    );
\addr_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(5),
      Q => \^addr_reg[1]_2\(46),
      R => '0'
    );
\addr_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(6),
      Q => \^addr_reg[1]_2\(47),
      R => '0'
    );
\addr_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(7),
      Q => \^addr_reg[1]_2\(48),
      R => '0'
    );
\addr_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(0),
      Q => \^addr_reg[1]_2\(49),
      R => '0'
    );
\addr_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][4]_0\,
      Q => \^addr_reg[1]_2\(4),
      R => '0'
    );
\addr_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(1),
      Q => \^addr_reg[1]_2\(50),
      R => '0'
    );
\addr_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(2),
      Q => \^addr_reg[1]_2\(51),
      R => '0'
    );
\addr_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(3),
      Q => \^addr_reg[1]_2\(52),
      R => '0'
    );
\addr_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(4),
      Q => \^addr_reg[1]_2\(53),
      R => '0'
    );
\addr_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(5),
      Q => \^addr_reg[1]_2\(54),
      R => '0'
    );
\addr_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(6),
      Q => \^addr_reg[1]_2\(55),
      R => '0'
    );
\addr_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(7),
      Q => \^addr_reg[1]_2\(56),
      R => '0'
    );
\addr_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(0),
      Q => \^addr_reg[1]_2\(57),
      R => '0'
    );
\addr_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(1),
      Q => \^addr_reg[1]_2\(58),
      R => '0'
    );
\addr_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(2),
      Q => \^addr_reg[1]_2\(59),
      R => '0'
    );
\addr_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][5]_0\,
      Q => \^addr_reg[1]_2\(5),
      R => '0'
    );
\addr_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(3),
      Q => \^addr_reg[1]_2\(60),
      R => '0'
    );
\addr_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(4),
      Q => \^addr_reg[1]_2\(61),
      R => '0'
    );
\addr_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(5),
      Q => \^addr_reg[1]_2\(62),
      R => '0'
    );
\addr_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(6),
      Q => \^addr_reg[1]_2\(63),
      R => '0'
    );
\addr_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][6]_0\,
      Q => \^addr_reg[1]_2\(6),
      R => '0'
    );
\addr_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][7]_0\,
      Q => \^addr_reg[1]_2\(7),
      R => '0'
    );
\addr_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][8]_0\,
      Q => \^addr_reg[1]_2\(8),
      R => '0'
    );
\addr_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(0),
      Q => \^addr_reg[1]_2\(9),
      R => '0'
    );
ar_idle_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ar_idle_reg_0,
      Q => \^ar_idle\,
      S => areset
    );
arvalid_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ar_idle\,
      I1 => \^arvalid_r_reg_0\,
      O => arvalid_r_i_3_n_0
    );
arvalid_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => arvalid_r_reg_1,
      Q => \^arvalid_r_reg_0\,
      R => areset
    );
\id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \id_reg[0]_1\,
      Q => \^id_reg[0]_0\,
      R => '0'
    );
\inst_ar_to_r_transaction_cntr[0]\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized0\
     port map (
      ap_clk => ap_clk,
      areset => areset,
      \count_r_reg[0]_0\ => \^id_reg[0]_0\,
      \count_r_reg[0]_1\ => \^arvalid_r_reg_0\,
      \count_r_reg[1]_0\(1 downto 0) => \count_r_reg[1]_0\(1 downto 0),
      is_zero_r_reg_0 => is_zero_r_reg_0,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREADY_0 => m_axi_gmem_ARREADY_1,
      m_axi_gmem_RID(0) => m_axi_gmem_RID(0),
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RLAST_0 => m_axi_gmem_RLAST_0,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      stall_ar(0) => \^stall_ar\(0)
    );
\inst_ar_to_r_transaction_cntr[1]\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized0_2\
     port map (
      ap_clk => ap_clk,
      areset => areset,
      arvalid_r0 => arvalid_r0,
      arvalid_r_reg => arvalid_r_i_3_n_0,
      arvalid_r_reg_0(0) => \^stall_ar\(0),
      \count_r_reg[0]_0\ => \^id_reg[0]_0\,
      \count_r_reg[0]_1\ => \^arvalid_r_reg_0\,
      \count_r_reg[1]_0\(1 downto 0) => \count_r_reg[1]\(1 downto 0),
      is_zero_r_reg_0 => is_zero_r_reg_1,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREADY_0 => m_axi_gmem_ARREADY_0,
      m_axi_gmem_RID(0) => m_axi_gmem_RID(0),
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RLAST_0 => m_axi_gmem_RLAST_1,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      prog_full(1 downto 0) => prog_full(1 downto 0),
      stall_ar(0) => \^stall_ar\(1)
    );
inst_ar_transaction_cntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_3
     port map (
      O(7 downto 0) => O(7 downto 0),
      Q(23 downto 0) => num_transactions(23 downto 0),
      S(7 downto 0) => S(7 downto 0),
      ap_clk => ap_clk,
      areset => areset,
      \count_r_reg[15]_0\(7 downto 0) => \count_r_reg[15]\(7 downto 0),
      \count_r_reg[15]_1\(7 downto 0) => \count_r_reg[15]_0\(7 downto 0),
      \count_r_reg[23]_0\(7 downto 0) => \count_r_reg[23]\(7 downto 0),
      \count_r_reg[23]_1\(7 downto 0) => \count_r_reg[23]_0\(7 downto 0),
      final_burst_len(7 downto 0) => final_burst_len(7 downto 0),
      is_zero_r_reg_0 => is_zero_r_reg,
      is_zero_r_reg_1 => is_zero_r_reg_2,
      is_zero_r_reg_2 => is_zero_r_reg_3,
      is_zero_r_reg_3 => \^arvalid_r_reg_0\,
      is_zero_r_reg_4 => \^id_reg[0]_0\,
      m_axi_gmem_ARLEN(7 downto 0) => m_axi_gmem_ARLEN(7 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY
    );
\m_axi_gmem_ARADDR[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(0),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(0),
      O => m_axi_gmem_ARADDR(0)
    );
\m_axi_gmem_ARADDR[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(10),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(10),
      O => m_axi_gmem_ARADDR(10)
    );
\m_axi_gmem_ARADDR[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(11),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(11),
      O => m_axi_gmem_ARADDR(11)
    );
\m_axi_gmem_ARADDR[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(12),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(12),
      O => m_axi_gmem_ARADDR(12)
    );
\m_axi_gmem_ARADDR[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(13),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(13),
      O => m_axi_gmem_ARADDR(13)
    );
\m_axi_gmem_ARADDR[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(14),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(14),
      O => m_axi_gmem_ARADDR(14)
    );
\m_axi_gmem_ARADDR[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(15),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(15),
      O => m_axi_gmem_ARADDR(15)
    );
\m_axi_gmem_ARADDR[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(16),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(16),
      O => m_axi_gmem_ARADDR(16)
    );
\m_axi_gmem_ARADDR[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(17),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(17),
      O => m_axi_gmem_ARADDR(17)
    );
\m_axi_gmem_ARADDR[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(18),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(18),
      O => m_axi_gmem_ARADDR(18)
    );
\m_axi_gmem_ARADDR[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(19),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(19),
      O => m_axi_gmem_ARADDR(19)
    );
\m_axi_gmem_ARADDR[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(1),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(1),
      O => m_axi_gmem_ARADDR(1)
    );
\m_axi_gmem_ARADDR[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(20),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(20),
      O => m_axi_gmem_ARADDR(20)
    );
\m_axi_gmem_ARADDR[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(21),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(21),
      O => m_axi_gmem_ARADDR(21)
    );
\m_axi_gmem_ARADDR[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(22),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(22),
      O => m_axi_gmem_ARADDR(22)
    );
\m_axi_gmem_ARADDR[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(23),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(23),
      O => m_axi_gmem_ARADDR(23)
    );
\m_axi_gmem_ARADDR[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(24),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(24),
      O => m_axi_gmem_ARADDR(24)
    );
\m_axi_gmem_ARADDR[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(25),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(25),
      O => m_axi_gmem_ARADDR(25)
    );
\m_axi_gmem_ARADDR[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(26),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(26),
      O => m_axi_gmem_ARADDR(26)
    );
\m_axi_gmem_ARADDR[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(27),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(27),
      O => m_axi_gmem_ARADDR(27)
    );
\m_axi_gmem_ARADDR[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(28),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(28),
      O => m_axi_gmem_ARADDR(28)
    );
\m_axi_gmem_ARADDR[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(29),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(29),
      O => m_axi_gmem_ARADDR(29)
    );
\m_axi_gmem_ARADDR[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(2),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(2),
      O => m_axi_gmem_ARADDR(2)
    );
\m_axi_gmem_ARADDR[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(30),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(30),
      O => m_axi_gmem_ARADDR(30)
    );
\m_axi_gmem_ARADDR[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(31),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(31),
      O => m_axi_gmem_ARADDR(31)
    );
\m_axi_gmem_ARADDR[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(32),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(32),
      O => m_axi_gmem_ARADDR(32)
    );
\m_axi_gmem_ARADDR[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(33),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(33),
      O => m_axi_gmem_ARADDR(33)
    );
\m_axi_gmem_ARADDR[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(34),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(34),
      O => m_axi_gmem_ARADDR(34)
    );
\m_axi_gmem_ARADDR[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(35),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(35),
      O => m_axi_gmem_ARADDR(35)
    );
\m_axi_gmem_ARADDR[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(36),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(36),
      O => m_axi_gmem_ARADDR(36)
    );
\m_axi_gmem_ARADDR[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(37),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(37),
      O => m_axi_gmem_ARADDR(37)
    );
\m_axi_gmem_ARADDR[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(38),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(38),
      O => m_axi_gmem_ARADDR(38)
    );
\m_axi_gmem_ARADDR[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(39),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(39),
      O => m_axi_gmem_ARADDR(39)
    );
\m_axi_gmem_ARADDR[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(3),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(3),
      O => m_axi_gmem_ARADDR(3)
    );
\m_axi_gmem_ARADDR[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(40),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(40),
      O => m_axi_gmem_ARADDR(40)
    );
\m_axi_gmem_ARADDR[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(41),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(41),
      O => m_axi_gmem_ARADDR(41)
    );
\m_axi_gmem_ARADDR[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(42),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(42),
      O => m_axi_gmem_ARADDR(42)
    );
\m_axi_gmem_ARADDR[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(43),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(43),
      O => m_axi_gmem_ARADDR(43)
    );
\m_axi_gmem_ARADDR[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(44),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(44),
      O => m_axi_gmem_ARADDR(44)
    );
\m_axi_gmem_ARADDR[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(45),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(45),
      O => m_axi_gmem_ARADDR(45)
    );
\m_axi_gmem_ARADDR[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(46),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(46),
      O => m_axi_gmem_ARADDR(46)
    );
\m_axi_gmem_ARADDR[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(47),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(47),
      O => m_axi_gmem_ARADDR(47)
    );
\m_axi_gmem_ARADDR[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(48),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(48),
      O => m_axi_gmem_ARADDR(48)
    );
\m_axi_gmem_ARADDR[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(49),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(49),
      O => m_axi_gmem_ARADDR(49)
    );
\m_axi_gmem_ARADDR[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(4),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(4),
      O => m_axi_gmem_ARADDR(4)
    );
\m_axi_gmem_ARADDR[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(50),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(50),
      O => m_axi_gmem_ARADDR(50)
    );
\m_axi_gmem_ARADDR[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(51),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(51),
      O => m_axi_gmem_ARADDR(51)
    );
\m_axi_gmem_ARADDR[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(52),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(52),
      O => m_axi_gmem_ARADDR(52)
    );
\m_axi_gmem_ARADDR[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(53),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(53),
      O => m_axi_gmem_ARADDR(53)
    );
\m_axi_gmem_ARADDR[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(54),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(54),
      O => m_axi_gmem_ARADDR(54)
    );
\m_axi_gmem_ARADDR[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(55),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(55),
      O => m_axi_gmem_ARADDR(55)
    );
\m_axi_gmem_ARADDR[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(56),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(56),
      O => m_axi_gmem_ARADDR(56)
    );
\m_axi_gmem_ARADDR[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(57),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(57),
      O => m_axi_gmem_ARADDR(57)
    );
\m_axi_gmem_ARADDR[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(58),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(58),
      O => m_axi_gmem_ARADDR(58)
    );
\m_axi_gmem_ARADDR[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(59),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(59),
      O => m_axi_gmem_ARADDR(59)
    );
\m_axi_gmem_ARADDR[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(5),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(5),
      O => m_axi_gmem_ARADDR(5)
    );
\m_axi_gmem_ARADDR[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(60),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(60),
      O => m_axi_gmem_ARADDR(60)
    );
\m_axi_gmem_ARADDR[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(61),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(61),
      O => m_axi_gmem_ARADDR(61)
    );
\m_axi_gmem_ARADDR[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(62),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(62),
      O => m_axi_gmem_ARADDR(62)
    );
\m_axi_gmem_ARADDR[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(63),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(63),
      O => m_axi_gmem_ARADDR(63)
    );
\m_axi_gmem_ARADDR[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(6),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(6),
      O => m_axi_gmem_ARADDR(6)
    );
\m_axi_gmem_ARADDR[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(7),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(7),
      O => m_axi_gmem_ARADDR(7)
    );
\m_axi_gmem_ARADDR[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(8),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(8),
      O => m_axi_gmem_ARADDR(8)
    );
\m_axi_gmem_ARADDR[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_2\(9),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_1\(9),
      O => m_axi_gmem_ARADDR(9)
    );
\num_transactions_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => num_transactions(0),
      R => '0'
    );
\num_transactions_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => num_transactions(10),
      R => '0'
    );
\num_transactions_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => num_transactions(11),
      R => '0'
    );
\num_transactions_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(12),
      Q => num_transactions(12),
      R => '0'
    );
\num_transactions_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(13),
      Q => num_transactions(13),
      R => '0'
    );
\num_transactions_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(14),
      Q => num_transactions(14),
      R => '0'
    );
\num_transactions_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(15),
      Q => num_transactions(15),
      R => '0'
    );
\num_transactions_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(16),
      Q => num_transactions(16),
      R => '0'
    );
\num_transactions_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(17),
      Q => num_transactions(17),
      R => '0'
    );
\num_transactions_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(18),
      Q => num_transactions(18),
      R => '0'
    );
\num_transactions_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(19),
      Q => num_transactions(19),
      R => '0'
    );
\num_transactions_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => num_transactions(1),
      R => '0'
    );
\num_transactions_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(20),
      Q => num_transactions(20),
      R => '0'
    );
\num_transactions_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(21),
      Q => num_transactions(21),
      R => '0'
    );
\num_transactions_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(22),
      Q => num_transactions(22),
      R => '0'
    );
\num_transactions_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(23),
      Q => num_transactions(23),
      R => '0'
    );
\num_transactions_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => num_transactions(2),
      R => '0'
    );
\num_transactions_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => num_transactions(3),
      R => '0'
    );
\num_transactions_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => num_transactions(4),
      R => '0'
    );
\num_transactions_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => num_transactions(5),
      R => '0'
    );
\num_transactions_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => num_transactions(6),
      R => '0'
    );
\num_transactions_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => num_transactions(7),
      R => '0'
    );
\num_transactions_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => num_transactions(8),
      R => '0'
    );
\num_transactions_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => num_transactions(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_axi_write_master is
  port (
    wfirst_pulse_reg_0 : out STD_LOGIC;
    final_burst_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    start_reg_0 : out STD_LOGIC;
    is_zero_r_reg : out STD_LOGIC;
    is_zero_r_reg_0 : out STD_LOGIC;
    idle_aw : out STD_LOGIC;
    awvalid_r_reg_0 : out STD_LOGIC;
    wfirst : out STD_LOGIC;
    start_reg_rep_0 : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_ready : out STD_LOGIC;
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[3]\ : out STD_LOGIC;
    m_axi_gmem_AWREADY_0 : out STD_LOGIC;
    \count_r_reg[7]\ : out STD_LOGIC;
    \count_r_reg[6]\ : out STD_LOGIC;
    start_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    start_reg_rep_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    start_reg_rep_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    final_burst_len0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start_pulse : in STD_LOGIC;
    \final_burst_len_reg[1]_0\ : in STD_LOGIC;
    \final_burst_len_reg[2]_0\ : in STD_LOGIC;
    \final_burst_len_reg[3]_0\ : in STD_LOGIC;
    \final_burst_len_reg[4]_0\ : in STD_LOGIC;
    \final_burst_len_reg[5]_0\ : in STD_LOGIC;
    \final_burst_len_reg[6]_0\ : in STD_LOGIC;
    \final_burst_len_reg[7]_0\ : in STD_LOGIC;
    areset : in STD_LOGIC;
    is_zero_r_reg_1 : in STD_LOGIC;
    awvalid_r_reg_1 : in STD_LOGIC;
    wfirst_reg_0 : in STD_LOGIC;
    start_reg_rep_3 : in STD_LOGIC;
    \addr_reg[63]_0\ : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC;
    \addr_reg[1]_0\ : in STD_LOGIC;
    \addr_reg[2]_0\ : in STD_LOGIC;
    \addr_reg[3]_0\ : in STD_LOGIC;
    \addr_reg[4]_0\ : in STD_LOGIC;
    \addr_reg[5]_0\ : in STD_LOGIC;
    \addr_reg[6]_0\ : in STD_LOGIC;
    \addr_reg[7]_0\ : in STD_LOGIC;
    \addr_reg[8]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[32]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[40]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[48]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[56]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[63]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    empty : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_axi_write_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_axi_write_master is
  signal \^awvalid_r_reg_0\ : STD_LOGIC;
  signal \count_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_3_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_4_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_5_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_6_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_7_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_8_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_6_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_7_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_8_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_9_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^final_burst_len\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inst_b_transaction_cntr_n_2 : STD_LOGIC;
  signal inst_burst_cntr_n_1 : STD_LOGIC;
  signal inst_burst_cntr_n_2 : STD_LOGIC;
  signal inst_w_transaction_cntr_n_0 : STD_LOGIC;
  signal num_transactions : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^start_reg_0\ : STD_LOGIC;
  signal \^start_reg_rep_0\ : STD_LOGIC;
  signal w_almost_final_transaction : STD_LOGIC;
  signal \^wfirst\ : STD_LOGIC;
  signal wfirst_d1 : STD_LOGIC;
  signal wfirst_d10 : STD_LOGIC;
  signal wfirst_pulse0 : STD_LOGIC;
  signal \^wfirst_pulse_reg_0\ : STD_LOGIC;
  signal \NLW_count_r_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_r_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[8]_i_1\ : label is 16;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of start_reg : label is "start_reg";
  attribute ORIG_CELL_NAME of start_reg_rep : label is "start_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of wfirst_d1_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of wfirst_pulse_i_1 : label is "soft_lutpair76";
begin
  awvalid_r_reg_0 <= \^awvalid_r_reg_0\;
  final_burst_len(7 downto 0) <= \^final_burst_len\(7 downto 0);
  start_reg_0 <= \^start_reg_0\;
  start_reg_rep_0 <= \^start_reg_rep_0\;
  wfirst <= \^wfirst\;
  wfirst_pulse_reg_0 <= \^wfirst_pulse_reg_0\;
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[0]_0\,
      Q => m_axi_gmem_AWADDR(0),
      R => '0'
    );
\addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => O(1),
      Q => m_axi_gmem_AWADDR(10),
      R => '0'
    );
\addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => O(2),
      Q => m_axi_gmem_AWADDR(11),
      R => '0'
    );
\addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => O(3),
      Q => m_axi_gmem_AWADDR(12),
      R => '0'
    );
\addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => O(4),
      Q => m_axi_gmem_AWADDR(13),
      R => '0'
    );
\addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => O(5),
      Q => m_axi_gmem_AWADDR(14),
      R => '0'
    );
\addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => O(6),
      Q => m_axi_gmem_AWADDR(15),
      R => '0'
    );
\addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => O(7),
      Q => m_axi_gmem_AWADDR(16),
      R => '0'
    );
\addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[24]_0\(0),
      Q => m_axi_gmem_AWADDR(17),
      R => '0'
    );
\addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[24]_0\(1),
      Q => m_axi_gmem_AWADDR(18),
      R => '0'
    );
\addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[24]_0\(2),
      Q => m_axi_gmem_AWADDR(19),
      R => '0'
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[1]_0\,
      Q => m_axi_gmem_AWADDR(1),
      R => '0'
    );
\addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[24]_0\(3),
      Q => m_axi_gmem_AWADDR(20),
      R => '0'
    );
\addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[24]_0\(4),
      Q => m_axi_gmem_AWADDR(21),
      R => '0'
    );
\addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[24]_0\(5),
      Q => m_axi_gmem_AWADDR(22),
      R => '0'
    );
\addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[24]_0\(6),
      Q => m_axi_gmem_AWADDR(23),
      R => '0'
    );
\addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[24]_0\(7),
      Q => m_axi_gmem_AWADDR(24),
      R => '0'
    );
\addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[32]_0\(0),
      Q => m_axi_gmem_AWADDR(25),
      R => '0'
    );
\addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[32]_0\(1),
      Q => m_axi_gmem_AWADDR(26),
      R => '0'
    );
\addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[32]_0\(2),
      Q => m_axi_gmem_AWADDR(27),
      R => '0'
    );
\addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[32]_0\(3),
      Q => m_axi_gmem_AWADDR(28),
      R => '0'
    );
\addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[32]_0\(4),
      Q => m_axi_gmem_AWADDR(29),
      R => '0'
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[2]_0\,
      Q => m_axi_gmem_AWADDR(2),
      R => '0'
    );
\addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[32]_0\(5),
      Q => m_axi_gmem_AWADDR(30),
      R => '0'
    );
\addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[32]_0\(6),
      Q => m_axi_gmem_AWADDR(31),
      R => '0'
    );
\addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[32]_0\(7),
      Q => m_axi_gmem_AWADDR(32),
      R => '0'
    );
\addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[40]_0\(0),
      Q => m_axi_gmem_AWADDR(33),
      R => '0'
    );
\addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[40]_0\(1),
      Q => m_axi_gmem_AWADDR(34),
      R => '0'
    );
\addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[40]_0\(2),
      Q => m_axi_gmem_AWADDR(35),
      R => '0'
    );
\addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[40]_0\(3),
      Q => m_axi_gmem_AWADDR(36),
      R => '0'
    );
\addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[40]_0\(4),
      Q => m_axi_gmem_AWADDR(37),
      R => '0'
    );
\addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[40]_0\(5),
      Q => m_axi_gmem_AWADDR(38),
      R => '0'
    );
\addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[40]_0\(6),
      Q => m_axi_gmem_AWADDR(39),
      R => '0'
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[3]_0\,
      Q => m_axi_gmem_AWADDR(3),
      R => '0'
    );
\addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[40]_0\(7),
      Q => m_axi_gmem_AWADDR(40),
      R => '0'
    );
\addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[48]_0\(0),
      Q => m_axi_gmem_AWADDR(41),
      R => '0'
    );
\addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[48]_0\(1),
      Q => m_axi_gmem_AWADDR(42),
      R => '0'
    );
\addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[48]_0\(2),
      Q => m_axi_gmem_AWADDR(43),
      R => '0'
    );
\addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[48]_0\(3),
      Q => m_axi_gmem_AWADDR(44),
      R => '0'
    );
\addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[48]_0\(4),
      Q => m_axi_gmem_AWADDR(45),
      R => '0'
    );
\addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[48]_0\(5),
      Q => m_axi_gmem_AWADDR(46),
      R => '0'
    );
\addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[48]_0\(6),
      Q => m_axi_gmem_AWADDR(47),
      R => '0'
    );
\addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[48]_0\(7),
      Q => m_axi_gmem_AWADDR(48),
      R => '0'
    );
\addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[56]_0\(0),
      Q => m_axi_gmem_AWADDR(49),
      R => '0'
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[4]_0\,
      Q => m_axi_gmem_AWADDR(4),
      R => '0'
    );
\addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[56]_0\(1),
      Q => m_axi_gmem_AWADDR(50),
      R => '0'
    );
\addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[56]_0\(2),
      Q => m_axi_gmem_AWADDR(51),
      R => '0'
    );
\addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[56]_0\(3),
      Q => m_axi_gmem_AWADDR(52),
      R => '0'
    );
\addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[56]_0\(4),
      Q => m_axi_gmem_AWADDR(53),
      R => '0'
    );
\addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[56]_0\(5),
      Q => m_axi_gmem_AWADDR(54),
      R => '0'
    );
\addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[56]_0\(6),
      Q => m_axi_gmem_AWADDR(55),
      R => '0'
    );
\addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[56]_0\(7),
      Q => m_axi_gmem_AWADDR(56),
      R => '0'
    );
\addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[63]_1\(0),
      Q => m_axi_gmem_AWADDR(57),
      R => '0'
    );
\addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[63]_1\(1),
      Q => m_axi_gmem_AWADDR(58),
      R => '0'
    );
\addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[63]_1\(2),
      Q => m_axi_gmem_AWADDR(59),
      R => '0'
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[5]_0\,
      Q => m_axi_gmem_AWADDR(5),
      R => '0'
    );
\addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[63]_1\(3),
      Q => m_axi_gmem_AWADDR(60),
      R => '0'
    );
\addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[63]_1\(4),
      Q => m_axi_gmem_AWADDR(61),
      R => '0'
    );
\addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[63]_1\(5),
      Q => m_axi_gmem_AWADDR(62),
      R => '0'
    );
\addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[63]_1\(6),
      Q => m_axi_gmem_AWADDR(63),
      R => '0'
    );
\addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[6]_0\,
      Q => m_axi_gmem_AWADDR(6),
      R => '0'
    );
\addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[7]_0\,
      Q => m_axi_gmem_AWADDR(7),
      R => '0'
    );
\addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => \addr_reg[8]_0\,
      Q => m_axi_gmem_AWADDR(8),
      R => '0'
    );
\addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_reg[63]_0\,
      D => O(0),
      Q => m_axi_gmem_AWADDR(9),
      R => '0'
    );
awvalid_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => awvalid_r_reg_1,
      Q => \^awvalid_r_reg_0\,
      R => areset
    );
\count_r[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_0\,
      O => \count_r[0]_i_10_n_0\
    );
\count_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_0\,
      O => \count_r[0]_i_4_n_0\
    );
\count_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_0\,
      O => \count_r[0]_i_5_n_0\
    );
\count_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_0\,
      O => \count_r[0]_i_6_n_0\
    );
\count_r[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_0\,
      O => \count_r[0]_i_7_n_0\
    );
\count_r[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_0\,
      O => \count_r[0]_i_8_n_0\
    );
\count_r[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_0\,
      O => \count_r[0]_i_9_n_0\
    );
\count_r[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[16]_i_2_n_0\
    );
\count_r[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[16]_i_3_n_0\
    );
\count_r[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[16]_i_4_n_0\
    );
\count_r[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[16]_i_5_n_0\
    );
\count_r[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[16]_i_6_n_0\
    );
\count_r[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[16]_i_7_n_0\
    );
\count_r[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[16]_i_8_n_0\
    );
\count_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[8]_i_2_n_0\
    );
\count_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[8]_i_3_n_0\
    );
\count_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[8]_i_4_n_0\
    );
\count_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[8]_i_5_n_0\
    );
\count_r[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[8]_i_6_n_0\
    );
\count_r[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[8]_i_7_n_0\
    );
\count_r[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[8]_i_8_n_0\
    );
\count_r[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_reg_rep_0\,
      O => \count_r[8]_i_9_n_0\
    );
\count_r_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => inst_b_transaction_cntr_n_2,
      CI_TOP => '0',
      CO(7) => \count_r_reg[0]_i_2_n_0\,
      CO(6) => \count_r_reg[0]_i_2_n_1\,
      CO(5) => \count_r_reg[0]_i_2_n_2\,
      CO(4) => \count_r_reg[0]_i_2_n_3\,
      CO(3) => \count_r_reg[0]_i_2_n_4\,
      CO(2) => \count_r_reg[0]_i_2_n_5\,
      CO(1) => \count_r_reg[0]_i_2_n_6\,
      CO(0) => \count_r_reg[0]_i_2_n_7\,
      DI(7) => \count_r[0]_i_4_n_0\,
      DI(6) => \count_r[0]_i_5_n_0\,
      DI(5) => \count_r[0]_i_6_n_0\,
      DI(4) => \count_r[0]_i_7_n_0\,
      DI(3) => \count_r[0]_i_8_n_0\,
      DI(2) => \count_r[0]_i_9_n_0\,
      DI(1) => \count_r[0]_i_10_n_0\,
      DI(0) => '0',
      O(7 downto 0) => start_reg_1(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\count_r_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_r_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \count_r_reg[16]_i_1_n_1\,
      CO(5) => \count_r_reg[16]_i_1_n_2\,
      CO(4) => \count_r_reg[16]_i_1_n_3\,
      CO(3) => \count_r_reg[16]_i_1_n_4\,
      CO(2) => \count_r_reg[16]_i_1_n_5\,
      CO(1) => \count_r_reg[16]_i_1_n_6\,
      CO(0) => \count_r_reg[16]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \count_r[16]_i_2_n_0\,
      DI(5) => \count_r[16]_i_3_n_0\,
      DI(4) => \count_r[16]_i_4_n_0\,
      DI(3) => \count_r[16]_i_5_n_0\,
      DI(2) => \count_r[16]_i_6_n_0\,
      DI(1) => \count_r[16]_i_7_n_0\,
      DI(0) => \count_r[16]_i_8_n_0\,
      O(7 downto 0) => start_reg_rep_2(7 downto 0),
      S(7 downto 0) => \count_r_reg[23]\(7 downto 0)
    );
\count_r_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[8]_i_1_n_0\,
      CO(6) => \count_r_reg[8]_i_1_n_1\,
      CO(5) => \count_r_reg[8]_i_1_n_2\,
      CO(4) => \count_r_reg[8]_i_1_n_3\,
      CO(3) => \count_r_reg[8]_i_1_n_4\,
      CO(2) => \count_r_reg[8]_i_1_n_5\,
      CO(1) => \count_r_reg[8]_i_1_n_6\,
      CO(0) => \count_r_reg[8]_i_1_n_7\,
      DI(7) => \count_r[8]_i_2_n_0\,
      DI(6) => \count_r[8]_i_3_n_0\,
      DI(5) => \count_r[8]_i_4_n_0\,
      DI(4) => \count_r[8]_i_5_n_0\,
      DI(3) => \count_r[8]_i_6_n_0\,
      DI(2) => \count_r[8]_i_7_n_0\,
      DI(1) => \count_r[8]_i_8_n_0\,
      DI(0) => \count_r[8]_i_9_n_0\,
      O(7 downto 0) => start_reg_rep_1(7 downto 0),
      S(7 downto 0) => \count_r_reg[15]\(7 downto 0)
    );
\final_burst_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => final_burst_len0(0),
      Q => \^final_burst_len\(0),
      R => '0'
    );
\final_burst_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[1]_0\,
      Q => \^final_burst_len\(1),
      R => '0'
    );
\final_burst_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[2]_0\,
      Q => \^final_burst_len\(2),
      R => '0'
    );
\final_burst_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[3]_0\,
      Q => \^final_burst_len\(3),
      R => '0'
    );
\final_burst_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[4]_0\,
      Q => \^final_burst_len\(4),
      R => '0'
    );
\final_burst_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[5]_0\,
      Q => \^final_burst_len\(5),
      R => '0'
    );
\final_burst_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[6]_0\,
      Q => \^final_burst_len\(6),
      R => '0'
    );
\final_burst_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[7]_0\,
      Q => \^final_burst_len\(7),
      R => '0'
    );
inst_aw_transaction_cntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter
     port map (
      Q(23 downto 0) => num_transactions(23 downto 0),
      ap_clk => ap_clk,
      areset => areset,
      \count_r_reg[7]_0\ => inst_b_transaction_cntr_n_2,
      is_zero_r_reg_0 => \^start_reg_0\,
      is_zero_r_reg_1 => \^start_reg_rep_0\,
      is_zero_r_reg_2 => \^awvalid_r_reg_0\,
      m_axi_gmem_AWLEN(7 downto 0) => m_axi_gmem_AWLEN(7 downto 0),
      \m_axi_gmem_AWLEN[0]_0\ => \^final_burst_len\(0),
      m_axi_gmem_AWLEN_0_sp_1 => inst_burst_cntr_n_2,
      m_axi_gmem_AWLEN_1_sp_1 => \^final_burst_len\(1),
      m_axi_gmem_AWLEN_2_sp_1 => \^final_burst_len\(2),
      m_axi_gmem_AWLEN_3_sp_1 => \^final_burst_len\(3),
      m_axi_gmem_AWLEN_4_sp_1 => \^final_burst_len\(4),
      m_axi_gmem_AWLEN_5_sp_1 => \^final_burst_len\(5),
      m_axi_gmem_AWLEN_6_sp_1 => \^final_burst_len\(6),
      m_axi_gmem_AWLEN_7_sp_1 => \^final_burst_len\(7),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY
    );
inst_b_transaction_cntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_0
     port map (
      Q(23 downto 0) => num_transactions(23 downto 0),
      ap_clk => ap_clk,
      ap_ready => ap_ready,
      areset => areset,
      \is_zero_r_i_2__5_0\ => \^start_reg_rep_0\,
      is_zero_r_reg_0 => is_zero_r_reg_0,
      is_zero_r_reg_1 => \^start_reg_0\,
      is_zero_r_reg_2 => inst_burst_cntr_n_2,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      start_reg => inst_b_transaction_cntr_n_2
    );
inst_burst_cntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized1\
     port map (
      Q(23 downto 0) => num_transactions(23 downto 0),
      ap_clk => ap_clk,
      areset => areset,
      \count_r_reg[23]\ => \^start_reg_rep_0\,
      \count_r_reg[2]_0\ => \^final_burst_len\(2),
      \count_r_reg[3]_0\ => \^final_burst_len\(3),
      \count_r_reg[4]_0\ => \^final_burst_len\(4),
      \count_r_reg[5]_0\ => \^final_burst_len\(5),
      \count_r_reg[6]_0\ => \^final_burst_len\(6),
      \count_r_reg[7]_0\ => \^final_burst_len\(7),
      empty => empty,
      \gen_fwft.empty_fwft_i_reg\ => inst_burst_cntr_n_1,
      is_zero_r_reg_0 => is_zero_r_reg,
      is_zero_r_reg_1 => \^final_burst_len\(0),
      is_zero_r_reg_2 => \^final_burst_len\(1),
      \m_axi_gmem_AWLEN[7]_INST_0_i_1_0\ => \^start_reg_0\,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      \num_transactions_reg[16]\ => inst_burst_cntr_n_2,
      w_almost_final_transaction => w_almost_final_transaction
    );
inst_w_to_aw_cntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter__parameterized2\
     port map (
      ap_clk => ap_clk,
      areset => areset,
      \count_r_reg[0]_0\ => \^wfirst_pulse_reg_0\,
      \count_r_reg[1]_0\ => \^awvalid_r_reg_0\,
      \count_r_reg[3]_0\ => \count_r_reg[3]\,
      \count_r_reg[6]_0\ => \count_r_reg[6]\,
      \count_r_reg[7]_0\ => \count_r_reg[7]\,
      idle_aw => idle_aw,
      is_zero_r_reg_0 => is_zero_r_reg_1,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREADY_0 => m_axi_gmem_AWREADY_0
    );
inst_w_transaction_cntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_counter_1
     port map (
      Q(23 downto 0) => num_transactions(23 downto 0),
      ap_clk => ap_clk,
      areset => areset,
      \count_r_reg[14]_0\ => inst_w_transaction_cntr_n_0,
      \count_r_reg[23]_0\ => inst_burst_cntr_n_1,
      \count_r_reg[23]_1\ => \^start_reg_rep_0\,
      \count_r_reg[7]_0\ => \^start_reg_0\,
      \count_r_reg[7]_1\ => inst_b_transaction_cntr_n_2
    );
\num_transactions_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => num_transactions(0),
      R => '0'
    );
\num_transactions_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => num_transactions(10),
      R => '0'
    );
\num_transactions_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => num_transactions(11),
      R => '0'
    );
\num_transactions_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(12),
      Q => num_transactions(12),
      R => '0'
    );
\num_transactions_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(13),
      Q => num_transactions(13),
      R => '0'
    );
\num_transactions_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(14),
      Q => num_transactions(14),
      R => '0'
    );
\num_transactions_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(15),
      Q => num_transactions(15),
      R => '0'
    );
\num_transactions_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(16),
      Q => num_transactions(16),
      R => '0'
    );
\num_transactions_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(17),
      Q => num_transactions(17),
      R => '0'
    );
\num_transactions_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(18),
      Q => num_transactions(18),
      R => '0'
    );
\num_transactions_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(19),
      Q => num_transactions(19),
      R => '0'
    );
\num_transactions_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => num_transactions(1),
      R => '0'
    );
\num_transactions_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(20),
      Q => num_transactions(20),
      R => '0'
    );
\num_transactions_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(21),
      Q => num_transactions(21),
      R => '0'
    );
\num_transactions_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(22),
      Q => num_transactions(22),
      R => '0'
    );
\num_transactions_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(23),
      Q => num_transactions(23),
      R => '0'
    );
\num_transactions_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => num_transactions(2),
      R => '0'
    );
\num_transactions_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => num_transactions(3),
      R => '0'
    );
\num_transactions_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => num_transactions(4),
      R => '0'
    );
\num_transactions_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => num_transactions(5),
      R => '0'
    );
\num_transactions_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => num_transactions(6),
      R => '0'
    );
\num_transactions_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => num_transactions(7),
      R => '0'
    );
\num_transactions_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => num_transactions(8),
      R => '0'
    );
\num_transactions_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => num_transactions(9),
      R => '0'
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_start_pulse,
      Q => \^start_reg_0\,
      R => '0'
    );
start_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_reg_rep_3,
      Q => \^start_reg_rep_0\,
      R => '0'
    );
w_almost_final_transaction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inst_w_transaction_cntr_n_0,
      Q => w_almost_final_transaction,
      R => '0'
    );
wfirst_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wfirst\,
      I1 => empty,
      O => wfirst_d10
    );
wfirst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => wfirst_d10,
      Q => wfirst_d1,
      R => '0'
    );
wfirst_pulse_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wfirst_d1,
      I1 => \^wfirst\,
      I2 => empty,
      O => wfirst_pulse0
    );
wfirst_pulse_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => wfirst_pulse0,
      Q => \^wfirst_pulse_reg_0\,
      R => '0'
    );
wfirst_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => wfirst_reg_0,
      Q => \^wfirst\,
      S => areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32768;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 252;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 254;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i217_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair31";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair31";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \^prog_full\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_20,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => diff_pntr_pf_q(2),
      I1 => diff_pntr_pf_q(1),
      I2 => diff_pntr_pf_q(8),
      I3 => diff_pntr_pf_q(10),
      I4 => diff_pntr_pf_q(9),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      O => prog_full_i217_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => diff_pntr_pf_q(7),
      I1 => diff_pntr_pf_q(6),
      I2 => diff_pntr_pf_q(3),
      I3 => diff_pntr_pf_q(4),
      I4 => diff_pntr_pf_q(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_2,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdpp1_inst_n_10,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31 downto 0) => dout(31 downto 0),
      ena => '0',
      enb => rdpp1_inst_n_10,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      DI(0) => rdp_inst_n_0,
      Q(9 downto 0) => rd_pntr_ext(9 downto 0),
      S(1) => rdp_inst_n_11,
      S(0) => rdp_inst_n_12,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\ => rdpp1_inst_n_10,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[6]_0\(5) => rdp_inst_n_14,
      \count_value_i_reg[6]_0\(4) => rdp_inst_n_15,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_16,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_17,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_18,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_19,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_20,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9 downto 0) => wr_pntr_ext(9 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0) => wrpp1_inst_n_9,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdpp1_inst_n_10,
      Q(9 downto 0) => \count_value_i__0\(9 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ => rst_d1_inst_n_2,
      prog_full => \^prog_full\,
      prog_full_i217_in => prog_full_i217_in,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_4\
     port map (
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[9]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(9 downto 0) => \count_value_i__0\(9 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_5\
     port map (
      D(9 downto 0) => diff_pntr_pf_q0(10 downto 1),
      DI(0) => rdp_inst_n_0,
      Q(9) => wrpp1_inst_n_0,
      Q(8) => wrpp1_inst_n_1,
      Q(7) => wrpp1_inst_n_2,
      Q(6) => wrpp1_inst_n_3,
      Q(5) => wrpp1_inst_n_4,
      Q(4) => wrpp1_inst_n_5,
      Q(3) => wrpp1_inst_n_6,
      Q(2) => wrpp1_inst_n_7,
      Q(1) => wrpp1_inst_n_8,
      Q(0) => wrpp1_inst_n_9,
      S(1) => rdp_inst_n_11,
      S(0) => rdp_inst_n_12,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5) => rdp_inst_n_14,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4) => rdp_inst_n_15,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => rdp_inst_n_16,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => rdp_inst_n_17,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => rdp_inst_n_18,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => rdp_inst_n_19,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ => rdpp1_inst_n_10,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 32768;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 252;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 254;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i217_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair19";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair19";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \^prog_full\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_20,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => diff_pntr_pf_q(2),
      I1 => diff_pntr_pf_q(1),
      I2 => diff_pntr_pf_q(8),
      I3 => diff_pntr_pf_q(10),
      I4 => diff_pntr_pf_q(9),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      O => prog_full_i217_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => diff_pntr_pf_q(7),
      I1 => diff_pntr_pf_q(6),
      I2 => diff_pntr_pf_q(3),
      I3 => diff_pntr_pf_q(4),
      I4 => diff_pntr_pf_q(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_2,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdpp1_inst_n_10,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31 downto 0) => dout(31 downto 0),
      ena => '0',
      enb => rdpp1_inst_n_10,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_6\
     port map (
      DI(0) => rdp_inst_n_0,
      Q(9 downto 0) => rd_pntr_ext(9 downto 0),
      S(1) => rdp_inst_n_11,
      S(0) => rdp_inst_n_12,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\ => rdpp1_inst_n_10,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[6]_0\(5) => rdp_inst_n_14,
      \count_value_i_reg[6]_0\(4) => rdp_inst_n_15,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_16,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_17,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_18,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_19,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_20,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9 downto 0) => wr_pntr_ext(9 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0) => wrpp1_inst_n_9,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_7\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdpp1_inst_n_10,
      Q(9 downto 0) => \count_value_i__0\(9 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_8
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ => rst_d1_inst_n_2,
      prog_full => \^prog_full\,
      prog_full_i217_in => prog_full_i217_in,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\
     port map (
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[9]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(9 downto 0) => \count_value_i__0\(9 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\
     port map (
      D(9 downto 0) => diff_pntr_pf_q0(10 downto 1),
      DI(0) => rdp_inst_n_0,
      Q(9) => wrpp1_inst_n_0,
      Q(8) => wrpp1_inst_n_1,
      Q(7) => wrpp1_inst_n_2,
      Q(6) => wrpp1_inst_n_3,
      Q(5) => wrpp1_inst_n_4,
      Q(4) => wrpp1_inst_n_5,
      Q(3) => wrpp1_inst_n_6,
      Q(2) => wrpp1_inst_n_7,
      Q(1) => wrpp1_inst_n_8,
      Q(0) => wrpp1_inst_n_9,
      S(1) => rdp_inst_n_11,
      S(0) => rdp_inst_n_12,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5) => rdp_inst_n_14,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4) => rdp_inst_n_15,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => rdp_inst_n_16,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => rdp_inst_n_17,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => rdp_inst_n_18,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => rdp_inst_n_19,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ => rdpp1_inst_n_10,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_11
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8192;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair7";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 8192;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair7";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rdp_inst_n_9,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => rd_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31 downto 0) => dout(31 downto 0),
      ena => '0',
      enb => rdpp1_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\ => rdpp1_inst_n_8,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(7 downto 0) => wr_pntr_ext(7 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => \^full\,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdpp1_inst_n_8,
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rd_clk => rd_clk,
      rst => rst,
      rst_d1 => rst_d1
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\
     port map (
      Q(7 downto 0) => wr_pntr_ext(7 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[7]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_7,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_clk => rd_clk,
      rst_d1 => rst_d1,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\
     port map (
      Q(7) => wrpp1_inst_n_0,
      Q(6) => wrpp1_inst_n_1,
      Q(5) => wrpp1_inst_n_2,
      Q(4) => wrpp1_inst_n_3,
      Q(3) => wrpp1_inst_n_4,
      Q(2) => wrpp1_inst_n_5,
      Q(1) => wrpp1_inst_n_6,
      Q(0) => wrpp1_inst_n_7,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_clk => rd_clk,
      rst_d1 => rst_d1,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_15
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[7]\ => \^full\,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_clk => rd_clk,
      rst => rst,
      rst_d1 => rst_d1,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 254;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "soft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 32768;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 252;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 254;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(10 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(10 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 254;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "soft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 32768;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 252;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 254;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(10 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(10 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ : entity is "soft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 8192;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => wr_clk,
      rd_data_count(7 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(7 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_int is
  port (
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    wfirst_pulse : out STD_LOGIC;
    start : out STD_LOGIC;
    is_zero_r_reg : out STD_LOGIC;
    ar_final_transaction : out STD_LOGIC;
    b_final_transaction : out STD_LOGIC;
    FSM_sequential_rstate_reg : out STD_LOGIC;
    int_auto_restart_reg : out STD_LOGIC;
    int_gie_reg : out STD_LOGIC;
    \int_ap_done__0\ : out STD_LOGIC;
    \id_reg[0]\ : out STD_LOGIC;
    stall_ar : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ar_idle : out STD_LOGIC;
    arvalid_r_reg : out STD_LOGIC;
    idle_aw : out STD_LOGIC;
    awvalid_r_reg : out STD_LOGIC;
    wfirst : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_r_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_WVALID_0 : out STD_LOGIC;
    \waddr_reg[4]\ : out STD_LOGIC;
    \waddr_reg[3]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem_ARREADY_0 : out STD_LOGIC;
    m_axi_gmem_ARREADY_1 : out STD_LOGIC;
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_RLAST_0 : out STD_LOGIC;
    m_axi_gmem_RLAST_1 : out STD_LOGIC;
    arvalid_r0 : out STD_LOGIC;
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[3]\ : out STD_LOGIC;
    m_axi_gmem_AWREADY_0 : out STD_LOGIC;
    m_axi_gmem_WVALID : out STD_LOGIC;
    \count_r_reg[7]\ : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \count_r_reg[6]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    int_auto_restart_reg_0 : in STD_LOGIC;
    int_gie_reg_0 : in STD_LOGIC;
    int_ap_done_reg : in STD_LOGIC;
    \id_reg[0]_0\ : in STD_LOGIC;
    is_zero_r_reg_0 : in STD_LOGIC;
    is_zero_r_reg_1 : in STD_LOGIC;
    ar_idle_reg : in STD_LOGIC;
    arvalid_r_reg_0 : in STD_LOGIC;
    is_zero_r_reg_2 : in STD_LOGIC;
    awvalid_r_reg_0 : in STD_LOGIC;
    wfirst_reg : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RLAST : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_int;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_int is
  signal adder_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adder_tready_n : STD_LOGIC;
  signal \addr_reg[0]_1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \addr_reg[1]_2\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ap_idle : STD_LOGIC;
  signal ap_ready : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_start_pulse : STD_LOGIC;
  signal ap_start_r : STD_LOGIC;
  signal \ap_start_r_reg_rep__0_n_0\ : STD_LOGIC;
  signal ap_start_r_reg_rep_n_0 : STD_LOGIC;
  signal areset : STD_LOGIC;
  signal \^awvalid_r_reg\ : STD_LOGIC;
  signal \^b_final_transaction\ : STD_LOGIC;
  signal ctrl_rd_fifo_prog_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal final_burst_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal final_burst_len0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inst_axi_read_master_n_134 : STD_LOGIC;
  signal inst_axi_read_master_n_135 : STD_LOGIC;
  signal inst_axi_read_master_n_136 : STD_LOGIC;
  signal inst_axi_read_master_n_137 : STD_LOGIC;
  signal inst_axi_read_master_n_138 : STD_LOGIC;
  signal inst_axi_read_master_n_139 : STD_LOGIC;
  signal inst_axi_read_master_n_140 : STD_LOGIC;
  signal inst_axi_read_master_n_141 : STD_LOGIC;
  signal inst_axi_read_master_n_142 : STD_LOGIC;
  signal inst_axi_read_master_n_143 : STD_LOGIC;
  signal inst_axi_read_master_n_144 : STD_LOGIC;
  signal inst_axi_read_master_n_145 : STD_LOGIC;
  signal inst_axi_read_master_n_146 : STD_LOGIC;
  signal inst_axi_read_master_n_147 : STD_LOGIC;
  signal inst_axi_read_master_n_148 : STD_LOGIC;
  signal inst_axi_read_master_n_149 : STD_LOGIC;
  signal inst_axi_read_master_n_150 : STD_LOGIC;
  signal inst_axi_read_master_n_151 : STD_LOGIC;
  signal inst_axi_read_master_n_152 : STD_LOGIC;
  signal inst_axi_read_master_n_153 : STD_LOGIC;
  signal inst_axi_read_master_n_154 : STD_LOGIC;
  signal inst_axi_read_master_n_155 : STD_LOGIC;
  signal inst_axi_read_master_n_156 : STD_LOGIC;
  signal inst_axi_read_master_n_157 : STD_LOGIC;
  signal inst_axi_write_master_n_100 : STD_LOGIC;
  signal inst_axi_write_master_n_101 : STD_LOGIC;
  signal inst_axi_write_master_n_102 : STD_LOGIC;
  signal inst_axi_write_master_n_103 : STD_LOGIC;
  signal inst_axi_write_master_n_104 : STD_LOGIC;
  signal inst_axi_write_master_n_105 : STD_LOGIC;
  signal inst_axi_write_master_n_106 : STD_LOGIC;
  signal inst_axi_write_master_n_107 : STD_LOGIC;
  signal inst_axi_write_master_n_108 : STD_LOGIC;
  signal inst_axi_write_master_n_109 : STD_LOGIC;
  signal inst_axi_write_master_n_110 : STD_LOGIC;
  signal inst_axi_write_master_n_111 : STD_LOGIC;
  signal inst_axi_write_master_n_112 : STD_LOGIC;
  signal inst_axi_write_master_n_113 : STD_LOGIC;
  signal inst_axi_write_master_n_114 : STD_LOGIC;
  signal inst_axi_write_master_n_115 : STD_LOGIC;
  signal inst_axi_write_master_n_116 : STD_LOGIC;
  signal inst_axi_write_master_n_15 : STD_LOGIC;
  signal inst_axi_write_master_n_93 : STD_LOGIC;
  signal inst_axi_write_master_n_94 : STD_LOGIC;
  signal inst_axi_write_master_n_95 : STD_LOGIC;
  signal inst_axi_write_master_n_96 : STD_LOGIC;
  signal inst_axi_write_master_n_97 : STD_LOGIC;
  signal inst_axi_write_master_n_98 : STD_LOGIC;
  signal inst_axi_write_master_n_99 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_10 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_107 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_108 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_109 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_11 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_110 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_111 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_112 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_113 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_114 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_115 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_116 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_117 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_118 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_119 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_12 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_120 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_121 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_122 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_123 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_124 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_125 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_126 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_127 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_128 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_129 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_13 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_130 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_131 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_132 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_133 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_134 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_135 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_136 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_137 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_138 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_139 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_14 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_140 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_141 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_142 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_143 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_144 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_145 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_146 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_147 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_148 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_149 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_15 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_150 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_151 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_152 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_153 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_154 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_155 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_156 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_157 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_158 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_159 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_16 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_160 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_161 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_162 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_163 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_164 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_165 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_166 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_167 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_168 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_169 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_17 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_170 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_171 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_172 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_173 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_174 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_175 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_176 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_177 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_178 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_179 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_18 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_180 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_181 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_182 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_183 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_184 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_185 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_186 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_187 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_188 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_189 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_19 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_190 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_191 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_192 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_193 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_194 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_195 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_196 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_197 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_198 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_199 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_20 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_200 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_201 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_202 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_203 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_204 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_205 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_206 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_207 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_208 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_209 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_21 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_210 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_211 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_212 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_213 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_214 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_215 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_216 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_217 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_218 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_219 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_22 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_220 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_221 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_222 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_223 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_224 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_225 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_226 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_227 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_228 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_229 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_23 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_230 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_231 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_232 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_233 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_234 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_235 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_236 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_237 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_238 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_239 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_24 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_240 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_241 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_242 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_243 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_244 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_245 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_246 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_247 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_248 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_249 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_25 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_250 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_251 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_252 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_253 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_254 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_255 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_256 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_257 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_258 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_259 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_26 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_260 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_261 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_262 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_263 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_264 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_265 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_266 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_267 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_268 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_269 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_27 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_270 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_271 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_28 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_29 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_30 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_31 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_32 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_33 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_34 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_35 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_36 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_37 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_38 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_39 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_4 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_40 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_41 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_5 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_58 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_6 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_7 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_8 : STD_LOGIC;
  signal inst_krnl_vadd_control_s_axi_n_9 : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync[1]_i_2_n_0\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_17_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_18_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_19_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_20_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_21_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_22_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_23_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_24_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_25_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_26_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_27_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_28_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_29_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_30_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_31_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_32_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_33_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_34_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_35_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_36_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_37_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_38_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_39_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_40_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_41_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_42_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_43_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_44_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_45_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_46_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_47_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_48_[0]\ : STD_LOGIC;
  signal inst_wr_xpm_fifo_sync_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal num_transactions0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal num_transactions0_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rd_fifo_tdata[1]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rd_fifo_tvalid_n : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rd_tvalid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal \^start\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_inst_rd_xpm_fifo_sync[0]_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_inst_rd_xpm_fifo_sync[1]_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_inst_rd_xpm_fifo_sync[1]_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_wr_xpm_fifo_sync_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_wr_xpm_fifo_sync_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_wr_xpm_fifo_sync_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of ap_start_r_reg : label is "ap_start_r_reg";
  attribute ORIG_CELL_NAME of ap_start_r_reg_rep : label is "ap_start_r_reg";
  attribute ORIG_CELL_NAME of \ap_start_r_reg_rep__0\ : label is "ap_start_r_reg";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \inst_rd_xpm_fifo_sync[0]\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \inst_rd_xpm_fifo_sync[0]\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \inst_rd_xpm_fifo_sync[0]\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \inst_rd_xpm_fifo_sync[0]\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \inst_rd_xpm_fifo_sync[0]\ : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \inst_rd_xpm_fifo_sync[0]\ : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \inst_rd_xpm_fifo_sync[0]\ : label is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \inst_rd_xpm_fifo_sync[0]\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \inst_rd_xpm_fifo_sync[0]\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \inst_rd_xpm_fifo_sync[0]\ : label is 254;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \inst_rd_xpm_fifo_sync[0]\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \inst_rd_xpm_fifo_sync[0]\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \inst_rd_xpm_fifo_sync[0]\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \inst_rd_xpm_fifo_sync[0]\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \inst_rd_xpm_fifo_sync[0]\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \inst_rd_xpm_fifo_sync[0]\ : label is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \inst_rd_xpm_fifo_sync[0]\ : label is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \inst_rd_xpm_fifo_sync[0]\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \inst_rd_xpm_fifo_sync[0]\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \inst_rd_xpm_fifo_sync[0]\ : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \inst_rd_xpm_fifo_sync[0]\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \inst_rd_xpm_fifo_sync[0]\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \inst_rd_xpm_fifo_sync[0]\ : label is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \inst_rd_xpm_fifo_sync[0]\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inst_rd_xpm_fifo_sync[0]_i_1\ : label is "soft_lutpair201";
  attribute CASCADE_HEIGHT of \inst_rd_xpm_fifo_sync[1]\ : label is 0;
  attribute DOUT_RESET_VALUE of \inst_rd_xpm_fifo_sync[1]\ : label is "0";
  attribute ECC_MODE of \inst_rd_xpm_fifo_sync[1]\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC of \inst_rd_xpm_fifo_sync[1]\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE of \inst_rd_xpm_fifo_sync[1]\ : label is "auto";
  attribute FIFO_READ_LATENCY of \inst_rd_xpm_fifo_sync[1]\ : label is 1;
  attribute FIFO_WRITE_DEPTH of \inst_rd_xpm_fifo_sync[1]\ : label is 1024;
  attribute FULL_RESET_VALUE of \inst_rd_xpm_fifo_sync[1]\ : label is 1;
  attribute PROG_EMPTY_THRESH of \inst_rd_xpm_fifo_sync[1]\ : label is 10;
  attribute PROG_FULL_THRESH of \inst_rd_xpm_fifo_sync[1]\ : label is 254;
  attribute P_COMMON_CLOCK of \inst_rd_xpm_fifo_sync[1]\ : label is 1;
  attribute P_ECC_MODE of \inst_rd_xpm_fifo_sync[1]\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE of \inst_rd_xpm_fifo_sync[1]\ : label is 0;
  attribute P_READ_MODE of \inst_rd_xpm_fifo_sync[1]\ : label is 1;
  attribute P_WAKEUP_TIME of \inst_rd_xpm_fifo_sync[1]\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH of \inst_rd_xpm_fifo_sync[1]\ : label is 11;
  attribute READ_DATA_WIDTH of \inst_rd_xpm_fifo_sync[1]\ : label is 32;
  attribute READ_MODE of \inst_rd_xpm_fifo_sync[1]\ : label is "fwft";
  attribute SIM_ASSERT_CHK of \inst_rd_xpm_fifo_sync[1]\ : label is 0;
  attribute USE_ADV_FEATURES of \inst_rd_xpm_fifo_sync[1]\ : label is "0707";
  attribute WAKEUP_TIME of \inst_rd_xpm_fifo_sync[1]\ : label is 0;
  attribute WRITE_DATA_WIDTH of \inst_rd_xpm_fifo_sync[1]\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH of \inst_rd_xpm_fifo_sync[1]\ : label is 11;
  attribute XPM_MODULE of \inst_rd_xpm_fifo_sync[1]\ : label is "TRUE";
  attribute SOFT_HLUTNM of \inst_rd_xpm_fifo_sync[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \inst_rd_xpm_fifo_sync[1]_i_2\ : label is "soft_lutpair200";
  attribute CASCADE_HEIGHT of inst_wr_xpm_fifo_sync : label is 0;
  attribute DOUT_RESET_VALUE of inst_wr_xpm_fifo_sync : label is "0";
  attribute ECC_MODE of inst_wr_xpm_fifo_sync : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC of inst_wr_xpm_fifo_sync : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE of inst_wr_xpm_fifo_sync : label is "auto";
  attribute FIFO_READ_LATENCY of inst_wr_xpm_fifo_sync : label is 1;
  attribute FIFO_WRITE_DEPTH of inst_wr_xpm_fifo_sync : label is 256;
  attribute FULL_RESET_VALUE of inst_wr_xpm_fifo_sync : label is 1;
  attribute PROG_EMPTY_THRESH of inst_wr_xpm_fifo_sync : label is 10;
  attribute PROG_FULL_THRESH of inst_wr_xpm_fifo_sync : label is 10;
  attribute P_COMMON_CLOCK of inst_wr_xpm_fifo_sync : label is 1;
  attribute P_ECC_MODE of inst_wr_xpm_fifo_sync : label is 0;
  attribute P_FIFO_MEMORY_TYPE of inst_wr_xpm_fifo_sync : label is 0;
  attribute P_READ_MODE of inst_wr_xpm_fifo_sync : label is 1;
  attribute P_WAKEUP_TIME of inst_wr_xpm_fifo_sync : label is 2;
  attribute RD_DATA_COUNT_WIDTH of inst_wr_xpm_fifo_sync : label is 8;
  attribute READ_DATA_WIDTH of inst_wr_xpm_fifo_sync : label is 32;
  attribute READ_MODE of inst_wr_xpm_fifo_sync : label is "fwft";
  attribute SIM_ASSERT_CHK of inst_wr_xpm_fifo_sync : label is 0;
  attribute USE_ADV_FEATURES of inst_wr_xpm_fifo_sync : label is "0707";
  attribute WAKEUP_TIME of inst_wr_xpm_fifo_sync : label is 0;
  attribute WRITE_DATA_WIDTH of inst_wr_xpm_fifo_sync : label is 32;
  attribute WR_DATA_COUNT_WIDTH of inst_wr_xpm_fifo_sync : label is 8;
  attribute XPM_MODULE of inst_wr_xpm_fifo_sync : label is "TRUE";
  attribute SOFT_HLUTNM of inst_wr_xpm_fifo_sync_i_1 : label is "soft_lutpair200";
begin
  awvalid_r_reg <= \^awvalid_r_reg\;
  b_final_transaction <= \^b_final_transaction\;
  empty <= \^empty\;
  m_axi_gmem_AWADDR(63 downto 0) <= \^m_axi_gmem_awaddr\(63 downto 0);
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  start <= \^start\;
ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inst_krnl_vadd_control_s_axi_n_41,
      Q => ap_idle,
      R => '0'
    );
ap_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_start,
      Q => ap_start_r,
      R => '0'
    );
ap_start_r_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_start,
      Q => ap_start_r_reg_rep_n_0,
      R => '0'
    );
\ap_start_r_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_start,
      Q => \ap_start_r_reg_rep__0_n_0\,
      R => '0'
    );
areset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in,
      Q => areset,
      R => '0'
    );
inst_adder: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_adder
     port map (
      acc(31 downto 0) => adder_tdata(31 downto 0),
      dout(63 downto 32) => \rd_fifo_tdata[1]_0\(31 downto 0),
      dout(31) => \inst_rd_xpm_fifo_sync_n_17_[0]\,
      dout(30) => \inst_rd_xpm_fifo_sync_n_18_[0]\,
      dout(29) => \inst_rd_xpm_fifo_sync_n_19_[0]\,
      dout(28) => \inst_rd_xpm_fifo_sync_n_20_[0]\,
      dout(27) => \inst_rd_xpm_fifo_sync_n_21_[0]\,
      dout(26) => \inst_rd_xpm_fifo_sync_n_22_[0]\,
      dout(25) => \inst_rd_xpm_fifo_sync_n_23_[0]\,
      dout(24) => \inst_rd_xpm_fifo_sync_n_24_[0]\,
      dout(23) => \inst_rd_xpm_fifo_sync_n_25_[0]\,
      dout(22) => \inst_rd_xpm_fifo_sync_n_26_[0]\,
      dout(21) => \inst_rd_xpm_fifo_sync_n_27_[0]\,
      dout(20) => \inst_rd_xpm_fifo_sync_n_28_[0]\,
      dout(19) => \inst_rd_xpm_fifo_sync_n_29_[0]\,
      dout(18) => \inst_rd_xpm_fifo_sync_n_30_[0]\,
      dout(17) => \inst_rd_xpm_fifo_sync_n_31_[0]\,
      dout(16) => \inst_rd_xpm_fifo_sync_n_32_[0]\,
      dout(15) => \inst_rd_xpm_fifo_sync_n_33_[0]\,
      dout(14) => \inst_rd_xpm_fifo_sync_n_34_[0]\,
      dout(13) => \inst_rd_xpm_fifo_sync_n_35_[0]\,
      dout(12) => \inst_rd_xpm_fifo_sync_n_36_[0]\,
      dout(11) => \inst_rd_xpm_fifo_sync_n_37_[0]\,
      dout(10) => \inst_rd_xpm_fifo_sync_n_38_[0]\,
      dout(9) => \inst_rd_xpm_fifo_sync_n_39_[0]\,
      dout(8) => \inst_rd_xpm_fifo_sync_n_40_[0]\,
      dout(7) => \inst_rd_xpm_fifo_sync_n_41_[0]\,
      dout(6) => \inst_rd_xpm_fifo_sync_n_42_[0]\,
      dout(5) => \inst_rd_xpm_fifo_sync_n_43_[0]\,
      dout(4) => \inst_rd_xpm_fifo_sync_n_44_[0]\,
      dout(3) => \inst_rd_xpm_fifo_sync_n_45_[0]\,
      dout(2) => \inst_rd_xpm_fifo_sync_n_46_[0]\,
      dout(1) => \inst_rd_xpm_fifo_sync_n_47_[0]\,
      dout(0) => \inst_rd_xpm_fifo_sync_n_48_[0]\
    );
inst_axi_read_master: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_axi_read_master
     port map (
      D(23 downto 0) => num_transactions0_0(23 downto 0),
      O(7) => inst_axi_write_master_n_93,
      O(6) => inst_axi_write_master_n_94,
      O(5) => inst_axi_write_master_n_95,
      O(4) => inst_axi_write_master_n_96,
      O(3) => inst_axi_write_master_n_97,
      O(2) => inst_axi_write_master_n_98,
      O(1) => inst_axi_write_master_n_99,
      O(0) => inst_axi_write_master_n_100,
      S(7) => inst_axi_read_master_n_134,
      S(6) => inst_axi_read_master_n_135,
      S(5) => inst_axi_read_master_n_136,
      S(4) => inst_axi_read_master_n_137,
      S(3) => inst_axi_read_master_n_138,
      S(2) => inst_axi_read_master_n_139,
      S(1) => inst_axi_read_master_n_140,
      S(0) => inst_axi_read_master_n_141,
      \addr_reg[0][0]_0\ => inst_krnl_vadd_control_s_axi_n_11,
      \addr_reg[0][0]_1\ => \ap_start_r_reg_rep__0_n_0\,
      \addr_reg[0][0]_2\ => inst_krnl_vadd_control_s_axi_n_12,
      \addr_reg[0][16]_0\(7) => inst_krnl_vadd_control_s_axi_n_107,
      \addr_reg[0][16]_0\(6) => inst_krnl_vadd_control_s_axi_n_108,
      \addr_reg[0][16]_0\(5) => inst_krnl_vadd_control_s_axi_n_109,
      \addr_reg[0][16]_0\(4) => inst_krnl_vadd_control_s_axi_n_110,
      \addr_reg[0][16]_0\(3) => inst_krnl_vadd_control_s_axi_n_111,
      \addr_reg[0][16]_0\(2) => inst_krnl_vadd_control_s_axi_n_112,
      \addr_reg[0][16]_0\(1) => inst_krnl_vadd_control_s_axi_n_113,
      \addr_reg[0][16]_0\(0) => inst_krnl_vadd_control_s_axi_n_114,
      \addr_reg[0][1]_0\ => inst_krnl_vadd_control_s_axi_n_13,
      \addr_reg[0][24]_0\(7) => inst_krnl_vadd_control_s_axi_n_115,
      \addr_reg[0][24]_0\(6) => inst_krnl_vadd_control_s_axi_n_116,
      \addr_reg[0][24]_0\(5) => inst_krnl_vadd_control_s_axi_n_117,
      \addr_reg[0][24]_0\(4) => inst_krnl_vadd_control_s_axi_n_118,
      \addr_reg[0][24]_0\(3) => inst_krnl_vadd_control_s_axi_n_119,
      \addr_reg[0][24]_0\(2) => inst_krnl_vadd_control_s_axi_n_120,
      \addr_reg[0][24]_0\(1) => inst_krnl_vadd_control_s_axi_n_121,
      \addr_reg[0][24]_0\(0) => inst_krnl_vadd_control_s_axi_n_122,
      \addr_reg[0][2]_0\ => inst_krnl_vadd_control_s_axi_n_14,
      \addr_reg[0][32]_0\(7) => inst_krnl_vadd_control_s_axi_n_123,
      \addr_reg[0][32]_0\(6) => inst_krnl_vadd_control_s_axi_n_124,
      \addr_reg[0][32]_0\(5) => inst_krnl_vadd_control_s_axi_n_125,
      \addr_reg[0][32]_0\(4) => inst_krnl_vadd_control_s_axi_n_126,
      \addr_reg[0][32]_0\(3) => inst_krnl_vadd_control_s_axi_n_127,
      \addr_reg[0][32]_0\(2) => inst_krnl_vadd_control_s_axi_n_128,
      \addr_reg[0][32]_0\(1) => inst_krnl_vadd_control_s_axi_n_129,
      \addr_reg[0][32]_0\(0) => inst_krnl_vadd_control_s_axi_n_130,
      \addr_reg[0][3]_0\ => inst_krnl_vadd_control_s_axi_n_15,
      \addr_reg[0][40]_0\(7) => inst_krnl_vadd_control_s_axi_n_131,
      \addr_reg[0][40]_0\(6) => inst_krnl_vadd_control_s_axi_n_132,
      \addr_reg[0][40]_0\(5) => inst_krnl_vadd_control_s_axi_n_133,
      \addr_reg[0][40]_0\(4) => inst_krnl_vadd_control_s_axi_n_134,
      \addr_reg[0][40]_0\(3) => inst_krnl_vadd_control_s_axi_n_135,
      \addr_reg[0][40]_0\(2) => inst_krnl_vadd_control_s_axi_n_136,
      \addr_reg[0][40]_0\(1) => inst_krnl_vadd_control_s_axi_n_137,
      \addr_reg[0][40]_0\(0) => inst_krnl_vadd_control_s_axi_n_138,
      \addr_reg[0][48]_0\(7) => inst_krnl_vadd_control_s_axi_n_139,
      \addr_reg[0][48]_0\(6) => inst_krnl_vadd_control_s_axi_n_140,
      \addr_reg[0][48]_0\(5) => inst_krnl_vadd_control_s_axi_n_141,
      \addr_reg[0][48]_0\(4) => inst_krnl_vadd_control_s_axi_n_142,
      \addr_reg[0][48]_0\(3) => inst_krnl_vadd_control_s_axi_n_143,
      \addr_reg[0][48]_0\(2) => inst_krnl_vadd_control_s_axi_n_144,
      \addr_reg[0][48]_0\(1) => inst_krnl_vadd_control_s_axi_n_145,
      \addr_reg[0][48]_0\(0) => inst_krnl_vadd_control_s_axi_n_146,
      \addr_reg[0][4]_0\ => inst_krnl_vadd_control_s_axi_n_16,
      \addr_reg[0][56]_0\(7) => inst_krnl_vadd_control_s_axi_n_147,
      \addr_reg[0][56]_0\(6) => inst_krnl_vadd_control_s_axi_n_148,
      \addr_reg[0][56]_0\(5) => inst_krnl_vadd_control_s_axi_n_149,
      \addr_reg[0][56]_0\(4) => inst_krnl_vadd_control_s_axi_n_150,
      \addr_reg[0][56]_0\(3) => inst_krnl_vadd_control_s_axi_n_151,
      \addr_reg[0][56]_0\(2) => inst_krnl_vadd_control_s_axi_n_152,
      \addr_reg[0][56]_0\(1) => inst_krnl_vadd_control_s_axi_n_153,
      \addr_reg[0][56]_0\(0) => inst_krnl_vadd_control_s_axi_n_154,
      \addr_reg[0][5]_0\ => inst_krnl_vadd_control_s_axi_n_17,
      \addr_reg[0][63]_0\(6) => inst_krnl_vadd_control_s_axi_n_155,
      \addr_reg[0][63]_0\(5) => inst_krnl_vadd_control_s_axi_n_156,
      \addr_reg[0][63]_0\(4) => inst_krnl_vadd_control_s_axi_n_157,
      \addr_reg[0][63]_0\(3) => inst_krnl_vadd_control_s_axi_n_158,
      \addr_reg[0][63]_0\(2) => inst_krnl_vadd_control_s_axi_n_159,
      \addr_reg[0][63]_0\(1) => inst_krnl_vadd_control_s_axi_n_160,
      \addr_reg[0][63]_0\(0) => inst_krnl_vadd_control_s_axi_n_161,
      \addr_reg[0][6]_0\ => inst_krnl_vadd_control_s_axi_n_18,
      \addr_reg[0][7]_0\ => inst_krnl_vadd_control_s_axi_n_19,
      \addr_reg[0][8]_0\ => inst_krnl_vadd_control_s_axi_n_20,
      \addr_reg[0]_1\(63 downto 0) => \addr_reg[0]_1\(63 downto 0),
      \addr_reg[1][0]_0\ => inst_krnl_vadd_control_s_axi_n_21,
      \addr_reg[1][0]_1\ => ap_start_r_reg_rep_n_0,
      \addr_reg[1][0]_2\ => inst_krnl_vadd_control_s_axi_n_22,
      \addr_reg[1][16]_0\(7) => inst_krnl_vadd_control_s_axi_n_162,
      \addr_reg[1][16]_0\(6) => inst_krnl_vadd_control_s_axi_n_163,
      \addr_reg[1][16]_0\(5) => inst_krnl_vadd_control_s_axi_n_164,
      \addr_reg[1][16]_0\(4) => inst_krnl_vadd_control_s_axi_n_165,
      \addr_reg[1][16]_0\(3) => inst_krnl_vadd_control_s_axi_n_166,
      \addr_reg[1][16]_0\(2) => inst_krnl_vadd_control_s_axi_n_167,
      \addr_reg[1][16]_0\(1) => inst_krnl_vadd_control_s_axi_n_168,
      \addr_reg[1][16]_0\(0) => inst_krnl_vadd_control_s_axi_n_169,
      \addr_reg[1][1]_0\ => inst_krnl_vadd_control_s_axi_n_23,
      \addr_reg[1][24]_0\(7) => inst_krnl_vadd_control_s_axi_n_170,
      \addr_reg[1][24]_0\(6) => inst_krnl_vadd_control_s_axi_n_171,
      \addr_reg[1][24]_0\(5) => inst_krnl_vadd_control_s_axi_n_172,
      \addr_reg[1][24]_0\(4) => inst_krnl_vadd_control_s_axi_n_173,
      \addr_reg[1][24]_0\(3) => inst_krnl_vadd_control_s_axi_n_174,
      \addr_reg[1][24]_0\(2) => inst_krnl_vadd_control_s_axi_n_175,
      \addr_reg[1][24]_0\(1) => inst_krnl_vadd_control_s_axi_n_176,
      \addr_reg[1][24]_0\(0) => inst_krnl_vadd_control_s_axi_n_177,
      \addr_reg[1][2]_0\ => inst_krnl_vadd_control_s_axi_n_24,
      \addr_reg[1][32]_0\(7) => inst_krnl_vadd_control_s_axi_n_178,
      \addr_reg[1][32]_0\(6) => inst_krnl_vadd_control_s_axi_n_179,
      \addr_reg[1][32]_0\(5) => inst_krnl_vadd_control_s_axi_n_180,
      \addr_reg[1][32]_0\(4) => inst_krnl_vadd_control_s_axi_n_181,
      \addr_reg[1][32]_0\(3) => inst_krnl_vadd_control_s_axi_n_182,
      \addr_reg[1][32]_0\(2) => inst_krnl_vadd_control_s_axi_n_183,
      \addr_reg[1][32]_0\(1) => inst_krnl_vadd_control_s_axi_n_184,
      \addr_reg[1][32]_0\(0) => inst_krnl_vadd_control_s_axi_n_185,
      \addr_reg[1][3]_0\ => inst_krnl_vadd_control_s_axi_n_25,
      \addr_reg[1][40]_0\(7) => inst_krnl_vadd_control_s_axi_n_186,
      \addr_reg[1][40]_0\(6) => inst_krnl_vadd_control_s_axi_n_187,
      \addr_reg[1][40]_0\(5) => inst_krnl_vadd_control_s_axi_n_188,
      \addr_reg[1][40]_0\(4) => inst_krnl_vadd_control_s_axi_n_189,
      \addr_reg[1][40]_0\(3) => inst_krnl_vadd_control_s_axi_n_190,
      \addr_reg[1][40]_0\(2) => inst_krnl_vadd_control_s_axi_n_191,
      \addr_reg[1][40]_0\(1) => inst_krnl_vadd_control_s_axi_n_192,
      \addr_reg[1][40]_0\(0) => inst_krnl_vadd_control_s_axi_n_193,
      \addr_reg[1][48]_0\(7) => inst_krnl_vadd_control_s_axi_n_194,
      \addr_reg[1][48]_0\(6) => inst_krnl_vadd_control_s_axi_n_195,
      \addr_reg[1][48]_0\(5) => inst_krnl_vadd_control_s_axi_n_196,
      \addr_reg[1][48]_0\(4) => inst_krnl_vadd_control_s_axi_n_197,
      \addr_reg[1][48]_0\(3) => inst_krnl_vadd_control_s_axi_n_198,
      \addr_reg[1][48]_0\(2) => inst_krnl_vadd_control_s_axi_n_199,
      \addr_reg[1][48]_0\(1) => inst_krnl_vadd_control_s_axi_n_200,
      \addr_reg[1][48]_0\(0) => inst_krnl_vadd_control_s_axi_n_201,
      \addr_reg[1][4]_0\ => inst_krnl_vadd_control_s_axi_n_26,
      \addr_reg[1][56]_0\(7) => inst_krnl_vadd_control_s_axi_n_202,
      \addr_reg[1][56]_0\(6) => inst_krnl_vadd_control_s_axi_n_203,
      \addr_reg[1][56]_0\(5) => inst_krnl_vadd_control_s_axi_n_204,
      \addr_reg[1][56]_0\(4) => inst_krnl_vadd_control_s_axi_n_205,
      \addr_reg[1][56]_0\(3) => inst_krnl_vadd_control_s_axi_n_206,
      \addr_reg[1][56]_0\(2) => inst_krnl_vadd_control_s_axi_n_207,
      \addr_reg[1][56]_0\(1) => inst_krnl_vadd_control_s_axi_n_208,
      \addr_reg[1][56]_0\(0) => inst_krnl_vadd_control_s_axi_n_209,
      \addr_reg[1][5]_0\ => inst_krnl_vadd_control_s_axi_n_27,
      \addr_reg[1][63]_0\(6) => inst_krnl_vadd_control_s_axi_n_210,
      \addr_reg[1][63]_0\(5) => inst_krnl_vadd_control_s_axi_n_211,
      \addr_reg[1][63]_0\(4) => inst_krnl_vadd_control_s_axi_n_212,
      \addr_reg[1][63]_0\(3) => inst_krnl_vadd_control_s_axi_n_213,
      \addr_reg[1][63]_0\(2) => inst_krnl_vadd_control_s_axi_n_214,
      \addr_reg[1][63]_0\(1) => inst_krnl_vadd_control_s_axi_n_215,
      \addr_reg[1][63]_0\(0) => inst_krnl_vadd_control_s_axi_n_216,
      \addr_reg[1][6]_0\ => inst_krnl_vadd_control_s_axi_n_28,
      \addr_reg[1][7]_0\ => inst_krnl_vadd_control_s_axi_n_29,
      \addr_reg[1][8]_0\ => inst_krnl_vadd_control_s_axi_n_30,
      \addr_reg[1]_2\(63 downto 0) => \addr_reg[1]_2\(63 downto 0),
      ap_clk => ap_clk,
      ar_idle => ar_idle,
      ar_idle_reg_0 => ar_idle_reg,
      areset => areset,
      arvalid_r0 => arvalid_r0,
      arvalid_r_reg_0 => arvalid_r_reg,
      arvalid_r_reg_1 => arvalid_r_reg_0,
      \count_r_reg[15]\(7) => inst_axi_read_master_n_142,
      \count_r_reg[15]\(6) => inst_axi_read_master_n_143,
      \count_r_reg[15]\(5) => inst_axi_read_master_n_144,
      \count_r_reg[15]\(4) => inst_axi_read_master_n_145,
      \count_r_reg[15]\(3) => inst_axi_read_master_n_146,
      \count_r_reg[15]\(2) => inst_axi_read_master_n_147,
      \count_r_reg[15]\(1) => inst_axi_read_master_n_148,
      \count_r_reg[15]\(0) => inst_axi_read_master_n_149,
      \count_r_reg[15]_0\(7) => inst_axi_write_master_n_101,
      \count_r_reg[15]_0\(6) => inst_axi_write_master_n_102,
      \count_r_reg[15]_0\(5) => inst_axi_write_master_n_103,
      \count_r_reg[15]_0\(4) => inst_axi_write_master_n_104,
      \count_r_reg[15]_0\(3) => inst_axi_write_master_n_105,
      \count_r_reg[15]_0\(2) => inst_axi_write_master_n_106,
      \count_r_reg[15]_0\(1) => inst_axi_write_master_n_107,
      \count_r_reg[15]_0\(0) => inst_axi_write_master_n_108,
      \count_r_reg[1]\(1 downto 0) => \count_r_reg[1]\(1 downto 0),
      \count_r_reg[1]_0\(1 downto 0) => \count_r_reg[1]_0\(1 downto 0),
      \count_r_reg[23]\(7) => inst_axi_read_master_n_150,
      \count_r_reg[23]\(6) => inst_axi_read_master_n_151,
      \count_r_reg[23]\(5) => inst_axi_read_master_n_152,
      \count_r_reg[23]\(4) => inst_axi_read_master_n_153,
      \count_r_reg[23]\(3) => inst_axi_read_master_n_154,
      \count_r_reg[23]\(2) => inst_axi_read_master_n_155,
      \count_r_reg[23]\(1) => inst_axi_read_master_n_156,
      \count_r_reg[23]\(0) => inst_axi_read_master_n_157,
      \count_r_reg[23]_0\(7) => inst_axi_write_master_n_109,
      \count_r_reg[23]_0\(6) => inst_axi_write_master_n_110,
      \count_r_reg[23]_0\(5) => inst_axi_write_master_n_111,
      \count_r_reg[23]_0\(4) => inst_axi_write_master_n_112,
      \count_r_reg[23]_0\(3) => inst_axi_write_master_n_113,
      \count_r_reg[23]_0\(2) => inst_axi_write_master_n_114,
      \count_r_reg[23]_0\(1) => inst_axi_write_master_n_115,
      \count_r_reg[23]_0\(0) => inst_axi_write_master_n_116,
      final_burst_len(7 downto 0) => final_burst_len(7 downto 0),
      \id_reg[0]_0\ => \id_reg[0]\,
      \id_reg[0]_1\ => \id_reg[0]_0\,
      is_zero_r_reg => ar_final_transaction,
      is_zero_r_reg_0 => is_zero_r_reg_0,
      is_zero_r_reg_1 => is_zero_r_reg_1,
      is_zero_r_reg_2 => \^start\,
      is_zero_r_reg_3 => inst_axi_write_master_n_15,
      m_axi_gmem_ARADDR(63 downto 0) => m_axi_gmem_ARADDR(63 downto 0),
      m_axi_gmem_ARLEN(7 downto 0) => m_axi_gmem_ARLEN(7 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREADY_0 => m_axi_gmem_ARREADY_0,
      m_axi_gmem_ARREADY_1 => m_axi_gmem_ARREADY_1,
      m_axi_gmem_RID(0) => m_axi_gmem_RID(0),
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RLAST_0 => m_axi_gmem_RLAST_0,
      m_axi_gmem_RLAST_1 => m_axi_gmem_RLAST_1,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      prog_full(1 downto 0) => ctrl_rd_fifo_prog_full(1 downto 0),
      stall_ar(1 downto 0) => stall_ar(1 downto 0)
    );
inst_axi_write_master: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_axi_write_master
     port map (
      D(23 downto 0) => num_transactions0(23 downto 0),
      O(7) => inst_krnl_vadd_control_s_axi_n_217,
      O(6) => inst_krnl_vadd_control_s_axi_n_218,
      O(5) => inst_krnl_vadd_control_s_axi_n_219,
      O(4) => inst_krnl_vadd_control_s_axi_n_220,
      O(3) => inst_krnl_vadd_control_s_axi_n_221,
      O(2) => inst_krnl_vadd_control_s_axi_n_222,
      O(1) => inst_krnl_vadd_control_s_axi_n_223,
      O(0) => inst_krnl_vadd_control_s_axi_n_224,
      S(7) => inst_axi_read_master_n_134,
      S(6) => inst_axi_read_master_n_135,
      S(5) => inst_axi_read_master_n_136,
      S(4) => inst_axi_read_master_n_137,
      S(3) => inst_axi_read_master_n_138,
      S(2) => inst_axi_read_master_n_139,
      S(1) => inst_axi_read_master_n_140,
      S(0) => inst_axi_read_master_n_141,
      \addr_reg[0]_0\ => inst_krnl_vadd_control_s_axi_n_32,
      \addr_reg[1]_0\ => inst_krnl_vadd_control_s_axi_n_33,
      \addr_reg[24]_0\(7) => inst_krnl_vadd_control_s_axi_n_225,
      \addr_reg[24]_0\(6) => inst_krnl_vadd_control_s_axi_n_226,
      \addr_reg[24]_0\(5) => inst_krnl_vadd_control_s_axi_n_227,
      \addr_reg[24]_0\(4) => inst_krnl_vadd_control_s_axi_n_228,
      \addr_reg[24]_0\(3) => inst_krnl_vadd_control_s_axi_n_229,
      \addr_reg[24]_0\(2) => inst_krnl_vadd_control_s_axi_n_230,
      \addr_reg[24]_0\(1) => inst_krnl_vadd_control_s_axi_n_231,
      \addr_reg[24]_0\(0) => inst_krnl_vadd_control_s_axi_n_232,
      \addr_reg[2]_0\ => inst_krnl_vadd_control_s_axi_n_34,
      \addr_reg[32]_0\(7) => inst_krnl_vadd_control_s_axi_n_233,
      \addr_reg[32]_0\(6) => inst_krnl_vadd_control_s_axi_n_234,
      \addr_reg[32]_0\(5) => inst_krnl_vadd_control_s_axi_n_235,
      \addr_reg[32]_0\(4) => inst_krnl_vadd_control_s_axi_n_236,
      \addr_reg[32]_0\(3) => inst_krnl_vadd_control_s_axi_n_237,
      \addr_reg[32]_0\(2) => inst_krnl_vadd_control_s_axi_n_238,
      \addr_reg[32]_0\(1) => inst_krnl_vadd_control_s_axi_n_239,
      \addr_reg[32]_0\(0) => inst_krnl_vadd_control_s_axi_n_240,
      \addr_reg[3]_0\ => inst_krnl_vadd_control_s_axi_n_35,
      \addr_reg[40]_0\(7) => inst_krnl_vadd_control_s_axi_n_241,
      \addr_reg[40]_0\(6) => inst_krnl_vadd_control_s_axi_n_242,
      \addr_reg[40]_0\(5) => inst_krnl_vadd_control_s_axi_n_243,
      \addr_reg[40]_0\(4) => inst_krnl_vadd_control_s_axi_n_244,
      \addr_reg[40]_0\(3) => inst_krnl_vadd_control_s_axi_n_245,
      \addr_reg[40]_0\(2) => inst_krnl_vadd_control_s_axi_n_246,
      \addr_reg[40]_0\(1) => inst_krnl_vadd_control_s_axi_n_247,
      \addr_reg[40]_0\(0) => inst_krnl_vadd_control_s_axi_n_248,
      \addr_reg[48]_0\(7) => inst_krnl_vadd_control_s_axi_n_249,
      \addr_reg[48]_0\(6) => inst_krnl_vadd_control_s_axi_n_250,
      \addr_reg[48]_0\(5) => inst_krnl_vadd_control_s_axi_n_251,
      \addr_reg[48]_0\(4) => inst_krnl_vadd_control_s_axi_n_252,
      \addr_reg[48]_0\(3) => inst_krnl_vadd_control_s_axi_n_253,
      \addr_reg[48]_0\(2) => inst_krnl_vadd_control_s_axi_n_254,
      \addr_reg[48]_0\(1) => inst_krnl_vadd_control_s_axi_n_255,
      \addr_reg[48]_0\(0) => inst_krnl_vadd_control_s_axi_n_256,
      \addr_reg[4]_0\ => inst_krnl_vadd_control_s_axi_n_36,
      \addr_reg[56]_0\(7) => inst_krnl_vadd_control_s_axi_n_257,
      \addr_reg[56]_0\(6) => inst_krnl_vadd_control_s_axi_n_258,
      \addr_reg[56]_0\(5) => inst_krnl_vadd_control_s_axi_n_259,
      \addr_reg[56]_0\(4) => inst_krnl_vadd_control_s_axi_n_260,
      \addr_reg[56]_0\(3) => inst_krnl_vadd_control_s_axi_n_261,
      \addr_reg[56]_0\(2) => inst_krnl_vadd_control_s_axi_n_262,
      \addr_reg[56]_0\(1) => inst_krnl_vadd_control_s_axi_n_263,
      \addr_reg[56]_0\(0) => inst_krnl_vadd_control_s_axi_n_264,
      \addr_reg[5]_0\ => inst_krnl_vadd_control_s_axi_n_37,
      \addr_reg[63]_0\ => inst_krnl_vadd_control_s_axi_n_31,
      \addr_reg[63]_1\(6) => inst_krnl_vadd_control_s_axi_n_265,
      \addr_reg[63]_1\(5) => inst_krnl_vadd_control_s_axi_n_266,
      \addr_reg[63]_1\(4) => inst_krnl_vadd_control_s_axi_n_267,
      \addr_reg[63]_1\(3) => inst_krnl_vadd_control_s_axi_n_268,
      \addr_reg[63]_1\(2) => inst_krnl_vadd_control_s_axi_n_269,
      \addr_reg[63]_1\(1) => inst_krnl_vadd_control_s_axi_n_270,
      \addr_reg[63]_1\(0) => inst_krnl_vadd_control_s_axi_n_271,
      \addr_reg[6]_0\ => inst_krnl_vadd_control_s_axi_n_38,
      \addr_reg[7]_0\ => inst_krnl_vadd_control_s_axi_n_39,
      \addr_reg[8]_0\ => inst_krnl_vadd_control_s_axi_n_40,
      ap_clk => ap_clk,
      ap_ready => ap_ready,
      ap_start_pulse => ap_start_pulse,
      areset => areset,
      awvalid_r_reg_0 => \^awvalid_r_reg\,
      awvalid_r_reg_1 => awvalid_r_reg_0,
      \count_r_reg[15]\(7) => inst_axi_read_master_n_142,
      \count_r_reg[15]\(6) => inst_axi_read_master_n_143,
      \count_r_reg[15]\(5) => inst_axi_read_master_n_144,
      \count_r_reg[15]\(4) => inst_axi_read_master_n_145,
      \count_r_reg[15]\(3) => inst_axi_read_master_n_146,
      \count_r_reg[15]\(2) => inst_axi_read_master_n_147,
      \count_r_reg[15]\(1) => inst_axi_read_master_n_148,
      \count_r_reg[15]\(0) => inst_axi_read_master_n_149,
      \count_r_reg[23]\(7) => inst_axi_read_master_n_150,
      \count_r_reg[23]\(6) => inst_axi_read_master_n_151,
      \count_r_reg[23]\(5) => inst_axi_read_master_n_152,
      \count_r_reg[23]\(4) => inst_axi_read_master_n_153,
      \count_r_reg[23]\(3) => inst_axi_read_master_n_154,
      \count_r_reg[23]\(2) => inst_axi_read_master_n_155,
      \count_r_reg[23]\(1) => inst_axi_read_master_n_156,
      \count_r_reg[23]\(0) => inst_axi_read_master_n_157,
      \count_r_reg[3]\ => \count_r_reg[3]\,
      \count_r_reg[6]\ => \count_r_reg[6]\,
      \count_r_reg[7]\ => \count_r_reg[7]\,
      empty => \^empty\,
      final_burst_len(7 downto 0) => final_burst_len(7 downto 0),
      final_burst_len0(0) => final_burst_len0(0),
      \final_burst_len_reg[1]_0\ => inst_krnl_vadd_control_s_axi_n_10,
      \final_burst_len_reg[2]_0\ => inst_krnl_vadd_control_s_axi_n_4,
      \final_burst_len_reg[3]_0\ => inst_krnl_vadd_control_s_axi_n_5,
      \final_burst_len_reg[4]_0\ => inst_krnl_vadd_control_s_axi_n_6,
      \final_burst_len_reg[5]_0\ => inst_krnl_vadd_control_s_axi_n_7,
      \final_burst_len_reg[6]_0\ => inst_krnl_vadd_control_s_axi_n_8,
      \final_burst_len_reg[7]_0\ => inst_krnl_vadd_control_s_axi_n_9,
      idle_aw => idle_aw,
      is_zero_r_reg => is_zero_r_reg,
      is_zero_r_reg_0 => \^b_final_transaction\,
      is_zero_r_reg_1 => is_zero_r_reg_2,
      m_axi_gmem_AWADDR(63 downto 0) => \^m_axi_gmem_awaddr\(63 downto 0),
      m_axi_gmem_AWLEN(7 downto 0) => m_axi_gmem_AWLEN(7 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREADY_0 => m_axi_gmem_AWREADY_0,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      start_reg_0 => \^start\,
      start_reg_1(7) => inst_axi_write_master_n_93,
      start_reg_1(6) => inst_axi_write_master_n_94,
      start_reg_1(5) => inst_axi_write_master_n_95,
      start_reg_1(4) => inst_axi_write_master_n_96,
      start_reg_1(3) => inst_axi_write_master_n_97,
      start_reg_1(2) => inst_axi_write_master_n_98,
      start_reg_1(1) => inst_axi_write_master_n_99,
      start_reg_1(0) => inst_axi_write_master_n_100,
      start_reg_rep_0 => inst_axi_write_master_n_15,
      start_reg_rep_1(7) => inst_axi_write_master_n_101,
      start_reg_rep_1(6) => inst_axi_write_master_n_102,
      start_reg_rep_1(5) => inst_axi_write_master_n_103,
      start_reg_rep_1(4) => inst_axi_write_master_n_104,
      start_reg_rep_1(3) => inst_axi_write_master_n_105,
      start_reg_rep_1(2) => inst_axi_write_master_n_106,
      start_reg_rep_1(1) => inst_axi_write_master_n_107,
      start_reg_rep_1(0) => inst_axi_write_master_n_108,
      start_reg_rep_2(7) => inst_axi_write_master_n_109,
      start_reg_rep_2(6) => inst_axi_write_master_n_110,
      start_reg_rep_2(5) => inst_axi_write_master_n_111,
      start_reg_rep_2(4) => inst_axi_write_master_n_112,
      start_reg_rep_2(3) => inst_axi_write_master_n_113,
      start_reg_rep_2(2) => inst_axi_write_master_n_114,
      start_reg_rep_2(1) => inst_axi_write_master_n_115,
      start_reg_rep_2(0) => inst_axi_write_master_n_116,
      start_reg_rep_3 => inst_krnl_vadd_control_s_axi_n_58,
      wfirst => wfirst,
      wfirst_pulse_reg_0 => wfirst_pulse,
      wfirst_reg_0 => wfirst_reg
    );
inst_krnl_vadd_control_s_axi: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_control_s_axi
     port map (
      D(23 downto 0) => num_transactions0_0(23 downto 0),
      E(0) => E(0),
      \FSM_onehot_wstate_reg[1]_0\ => \FSM_onehot_wstate_reg[1]\,
      FSM_sequential_rstate_reg_0 => FSM_sequential_rstate_reg,
      O(7) => inst_krnl_vadd_control_s_axi_n_217,
      O(6) => inst_krnl_vadd_control_s_axi_n_218,
      O(5) => inst_krnl_vadd_control_s_axi_n_219,
      O(4) => inst_krnl_vadd_control_s_axi_n_220,
      O(3) => inst_krnl_vadd_control_s_axi_n_221,
      O(2) => inst_krnl_vadd_control_s_axi_n_222,
      O(1) => inst_krnl_vadd_control_s_axi_n_223,
      O(0) => inst_krnl_vadd_control_s_axi_n_224,
      Q(2 downto 0) => Q(2 downto 0),
      \addr_reg[0][0]\ => \ap_start_r_reg_rep__0_n_0\,
      \addr_reg[0]_1\(63 downto 0) => \addr_reg[0]_1\(63 downto 0),
      \addr_reg[1][0]\ => ap_start_r_reg_rep_n_0,
      \addr_reg[1]_2\(63 downto 0) => \addr_reg[1]_2\(63 downto 0),
      \addr_reg[63]\ => \^awvalid_r_reg\,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_start => ap_start,
      ap_start_pulse => ap_start_pulse,
      ap_start_r => ap_start_r,
      ap_start_r_reg => inst_krnl_vadd_control_s_axi_n_31,
      ap_start_r_reg_0 => inst_krnl_vadd_control_s_axi_n_32,
      ap_start_r_reg_1 => inst_krnl_vadd_control_s_axi_n_33,
      ap_start_r_reg_10(7) => inst_krnl_vadd_control_s_axi_n_225,
      ap_start_r_reg_10(6) => inst_krnl_vadd_control_s_axi_n_226,
      ap_start_r_reg_10(5) => inst_krnl_vadd_control_s_axi_n_227,
      ap_start_r_reg_10(4) => inst_krnl_vadd_control_s_axi_n_228,
      ap_start_r_reg_10(3) => inst_krnl_vadd_control_s_axi_n_229,
      ap_start_r_reg_10(2) => inst_krnl_vadd_control_s_axi_n_230,
      ap_start_r_reg_10(1) => inst_krnl_vadd_control_s_axi_n_231,
      ap_start_r_reg_10(0) => inst_krnl_vadd_control_s_axi_n_232,
      ap_start_r_reg_11(7) => inst_krnl_vadd_control_s_axi_n_233,
      ap_start_r_reg_11(6) => inst_krnl_vadd_control_s_axi_n_234,
      ap_start_r_reg_11(5) => inst_krnl_vadd_control_s_axi_n_235,
      ap_start_r_reg_11(4) => inst_krnl_vadd_control_s_axi_n_236,
      ap_start_r_reg_11(3) => inst_krnl_vadd_control_s_axi_n_237,
      ap_start_r_reg_11(2) => inst_krnl_vadd_control_s_axi_n_238,
      ap_start_r_reg_11(1) => inst_krnl_vadd_control_s_axi_n_239,
      ap_start_r_reg_11(0) => inst_krnl_vadd_control_s_axi_n_240,
      ap_start_r_reg_12(7) => inst_krnl_vadd_control_s_axi_n_241,
      ap_start_r_reg_12(6) => inst_krnl_vadd_control_s_axi_n_242,
      ap_start_r_reg_12(5) => inst_krnl_vadd_control_s_axi_n_243,
      ap_start_r_reg_12(4) => inst_krnl_vadd_control_s_axi_n_244,
      ap_start_r_reg_12(3) => inst_krnl_vadd_control_s_axi_n_245,
      ap_start_r_reg_12(2) => inst_krnl_vadd_control_s_axi_n_246,
      ap_start_r_reg_12(1) => inst_krnl_vadd_control_s_axi_n_247,
      ap_start_r_reg_12(0) => inst_krnl_vadd_control_s_axi_n_248,
      ap_start_r_reg_13(7) => inst_krnl_vadd_control_s_axi_n_249,
      ap_start_r_reg_13(6) => inst_krnl_vadd_control_s_axi_n_250,
      ap_start_r_reg_13(5) => inst_krnl_vadd_control_s_axi_n_251,
      ap_start_r_reg_13(4) => inst_krnl_vadd_control_s_axi_n_252,
      ap_start_r_reg_13(3) => inst_krnl_vadd_control_s_axi_n_253,
      ap_start_r_reg_13(2) => inst_krnl_vadd_control_s_axi_n_254,
      ap_start_r_reg_13(1) => inst_krnl_vadd_control_s_axi_n_255,
      ap_start_r_reg_13(0) => inst_krnl_vadd_control_s_axi_n_256,
      ap_start_r_reg_14(7) => inst_krnl_vadd_control_s_axi_n_257,
      ap_start_r_reg_14(6) => inst_krnl_vadd_control_s_axi_n_258,
      ap_start_r_reg_14(5) => inst_krnl_vadd_control_s_axi_n_259,
      ap_start_r_reg_14(4) => inst_krnl_vadd_control_s_axi_n_260,
      ap_start_r_reg_14(3) => inst_krnl_vadd_control_s_axi_n_261,
      ap_start_r_reg_14(2) => inst_krnl_vadd_control_s_axi_n_262,
      ap_start_r_reg_14(1) => inst_krnl_vadd_control_s_axi_n_263,
      ap_start_r_reg_14(0) => inst_krnl_vadd_control_s_axi_n_264,
      ap_start_r_reg_15(6) => inst_krnl_vadd_control_s_axi_n_265,
      ap_start_r_reg_15(5) => inst_krnl_vadd_control_s_axi_n_266,
      ap_start_r_reg_15(4) => inst_krnl_vadd_control_s_axi_n_267,
      ap_start_r_reg_15(3) => inst_krnl_vadd_control_s_axi_n_268,
      ap_start_r_reg_15(2) => inst_krnl_vadd_control_s_axi_n_269,
      ap_start_r_reg_15(1) => inst_krnl_vadd_control_s_axi_n_270,
      ap_start_r_reg_15(0) => inst_krnl_vadd_control_s_axi_n_271,
      ap_start_r_reg_2 => inst_krnl_vadd_control_s_axi_n_34,
      ap_start_r_reg_3 => inst_krnl_vadd_control_s_axi_n_35,
      ap_start_r_reg_4 => inst_krnl_vadd_control_s_axi_n_36,
      ap_start_r_reg_5 => inst_krnl_vadd_control_s_axi_n_37,
      ap_start_r_reg_6 => inst_krnl_vadd_control_s_axi_n_38,
      ap_start_r_reg_7 => inst_krnl_vadd_control_s_axi_n_39,
      ap_start_r_reg_8 => inst_krnl_vadd_control_s_axi_n_40,
      ap_start_r_reg_9 => inst_krnl_vadd_control_s_axi_n_41,
      ap_start_r_reg_rep => inst_krnl_vadd_control_s_axi_n_21,
      ap_start_r_reg_rep_0 => inst_krnl_vadd_control_s_axi_n_23,
      ap_start_r_reg_rep_1 => inst_krnl_vadd_control_s_axi_n_24,
      ap_start_r_reg_rep_10(7) => inst_krnl_vadd_control_s_axi_n_178,
      ap_start_r_reg_rep_10(6) => inst_krnl_vadd_control_s_axi_n_179,
      ap_start_r_reg_rep_10(5) => inst_krnl_vadd_control_s_axi_n_180,
      ap_start_r_reg_rep_10(4) => inst_krnl_vadd_control_s_axi_n_181,
      ap_start_r_reg_rep_10(3) => inst_krnl_vadd_control_s_axi_n_182,
      ap_start_r_reg_rep_10(2) => inst_krnl_vadd_control_s_axi_n_183,
      ap_start_r_reg_rep_10(1) => inst_krnl_vadd_control_s_axi_n_184,
      ap_start_r_reg_rep_10(0) => inst_krnl_vadd_control_s_axi_n_185,
      ap_start_r_reg_rep_11(7) => inst_krnl_vadd_control_s_axi_n_186,
      ap_start_r_reg_rep_11(6) => inst_krnl_vadd_control_s_axi_n_187,
      ap_start_r_reg_rep_11(5) => inst_krnl_vadd_control_s_axi_n_188,
      ap_start_r_reg_rep_11(4) => inst_krnl_vadd_control_s_axi_n_189,
      ap_start_r_reg_rep_11(3) => inst_krnl_vadd_control_s_axi_n_190,
      ap_start_r_reg_rep_11(2) => inst_krnl_vadd_control_s_axi_n_191,
      ap_start_r_reg_rep_11(1) => inst_krnl_vadd_control_s_axi_n_192,
      ap_start_r_reg_rep_11(0) => inst_krnl_vadd_control_s_axi_n_193,
      ap_start_r_reg_rep_12(7) => inst_krnl_vadd_control_s_axi_n_194,
      ap_start_r_reg_rep_12(6) => inst_krnl_vadd_control_s_axi_n_195,
      ap_start_r_reg_rep_12(5) => inst_krnl_vadd_control_s_axi_n_196,
      ap_start_r_reg_rep_12(4) => inst_krnl_vadd_control_s_axi_n_197,
      ap_start_r_reg_rep_12(3) => inst_krnl_vadd_control_s_axi_n_198,
      ap_start_r_reg_rep_12(2) => inst_krnl_vadd_control_s_axi_n_199,
      ap_start_r_reg_rep_12(1) => inst_krnl_vadd_control_s_axi_n_200,
      ap_start_r_reg_rep_12(0) => inst_krnl_vadd_control_s_axi_n_201,
      ap_start_r_reg_rep_13(7) => inst_krnl_vadd_control_s_axi_n_202,
      ap_start_r_reg_rep_13(6) => inst_krnl_vadd_control_s_axi_n_203,
      ap_start_r_reg_rep_13(5) => inst_krnl_vadd_control_s_axi_n_204,
      ap_start_r_reg_rep_13(4) => inst_krnl_vadd_control_s_axi_n_205,
      ap_start_r_reg_rep_13(3) => inst_krnl_vadd_control_s_axi_n_206,
      ap_start_r_reg_rep_13(2) => inst_krnl_vadd_control_s_axi_n_207,
      ap_start_r_reg_rep_13(1) => inst_krnl_vadd_control_s_axi_n_208,
      ap_start_r_reg_rep_13(0) => inst_krnl_vadd_control_s_axi_n_209,
      ap_start_r_reg_rep_14(6) => inst_krnl_vadd_control_s_axi_n_210,
      ap_start_r_reg_rep_14(5) => inst_krnl_vadd_control_s_axi_n_211,
      ap_start_r_reg_rep_14(4) => inst_krnl_vadd_control_s_axi_n_212,
      ap_start_r_reg_rep_14(3) => inst_krnl_vadd_control_s_axi_n_213,
      ap_start_r_reg_rep_14(2) => inst_krnl_vadd_control_s_axi_n_214,
      ap_start_r_reg_rep_14(1) => inst_krnl_vadd_control_s_axi_n_215,
      ap_start_r_reg_rep_14(0) => inst_krnl_vadd_control_s_axi_n_216,
      ap_start_r_reg_rep_2 => inst_krnl_vadd_control_s_axi_n_25,
      ap_start_r_reg_rep_3 => inst_krnl_vadd_control_s_axi_n_26,
      ap_start_r_reg_rep_4 => inst_krnl_vadd_control_s_axi_n_27,
      ap_start_r_reg_rep_5 => inst_krnl_vadd_control_s_axi_n_28,
      ap_start_r_reg_rep_6 => inst_krnl_vadd_control_s_axi_n_29,
      ap_start_r_reg_rep_7 => inst_krnl_vadd_control_s_axi_n_30,
      ap_start_r_reg_rep_8(7) => inst_krnl_vadd_control_s_axi_n_162,
      ap_start_r_reg_rep_8(6) => inst_krnl_vadd_control_s_axi_n_163,
      ap_start_r_reg_rep_8(5) => inst_krnl_vadd_control_s_axi_n_164,
      ap_start_r_reg_rep_8(4) => inst_krnl_vadd_control_s_axi_n_165,
      ap_start_r_reg_rep_8(3) => inst_krnl_vadd_control_s_axi_n_166,
      ap_start_r_reg_rep_8(2) => inst_krnl_vadd_control_s_axi_n_167,
      ap_start_r_reg_rep_8(1) => inst_krnl_vadd_control_s_axi_n_168,
      ap_start_r_reg_rep_8(0) => inst_krnl_vadd_control_s_axi_n_169,
      ap_start_r_reg_rep_9(7) => inst_krnl_vadd_control_s_axi_n_170,
      ap_start_r_reg_rep_9(6) => inst_krnl_vadd_control_s_axi_n_171,
      ap_start_r_reg_rep_9(5) => inst_krnl_vadd_control_s_axi_n_172,
      ap_start_r_reg_rep_9(4) => inst_krnl_vadd_control_s_axi_n_173,
      ap_start_r_reg_rep_9(3) => inst_krnl_vadd_control_s_axi_n_174,
      ap_start_r_reg_rep_9(2) => inst_krnl_vadd_control_s_axi_n_175,
      ap_start_r_reg_rep_9(1) => inst_krnl_vadd_control_s_axi_n_176,
      ap_start_r_reg_rep_9(0) => inst_krnl_vadd_control_s_axi_n_177,
      \ap_start_r_reg_rep__0\ => inst_krnl_vadd_control_s_axi_n_11,
      \ap_start_r_reg_rep__0_0\ => inst_krnl_vadd_control_s_axi_n_13,
      \ap_start_r_reg_rep__0_1\ => inst_krnl_vadd_control_s_axi_n_14,
      \ap_start_r_reg_rep__0_10\(7) => inst_krnl_vadd_control_s_axi_n_123,
      \ap_start_r_reg_rep__0_10\(6) => inst_krnl_vadd_control_s_axi_n_124,
      \ap_start_r_reg_rep__0_10\(5) => inst_krnl_vadd_control_s_axi_n_125,
      \ap_start_r_reg_rep__0_10\(4) => inst_krnl_vadd_control_s_axi_n_126,
      \ap_start_r_reg_rep__0_10\(3) => inst_krnl_vadd_control_s_axi_n_127,
      \ap_start_r_reg_rep__0_10\(2) => inst_krnl_vadd_control_s_axi_n_128,
      \ap_start_r_reg_rep__0_10\(1) => inst_krnl_vadd_control_s_axi_n_129,
      \ap_start_r_reg_rep__0_10\(0) => inst_krnl_vadd_control_s_axi_n_130,
      \ap_start_r_reg_rep__0_11\(7) => inst_krnl_vadd_control_s_axi_n_131,
      \ap_start_r_reg_rep__0_11\(6) => inst_krnl_vadd_control_s_axi_n_132,
      \ap_start_r_reg_rep__0_11\(5) => inst_krnl_vadd_control_s_axi_n_133,
      \ap_start_r_reg_rep__0_11\(4) => inst_krnl_vadd_control_s_axi_n_134,
      \ap_start_r_reg_rep__0_11\(3) => inst_krnl_vadd_control_s_axi_n_135,
      \ap_start_r_reg_rep__0_11\(2) => inst_krnl_vadd_control_s_axi_n_136,
      \ap_start_r_reg_rep__0_11\(1) => inst_krnl_vadd_control_s_axi_n_137,
      \ap_start_r_reg_rep__0_11\(0) => inst_krnl_vadd_control_s_axi_n_138,
      \ap_start_r_reg_rep__0_12\(7) => inst_krnl_vadd_control_s_axi_n_139,
      \ap_start_r_reg_rep__0_12\(6) => inst_krnl_vadd_control_s_axi_n_140,
      \ap_start_r_reg_rep__0_12\(5) => inst_krnl_vadd_control_s_axi_n_141,
      \ap_start_r_reg_rep__0_12\(4) => inst_krnl_vadd_control_s_axi_n_142,
      \ap_start_r_reg_rep__0_12\(3) => inst_krnl_vadd_control_s_axi_n_143,
      \ap_start_r_reg_rep__0_12\(2) => inst_krnl_vadd_control_s_axi_n_144,
      \ap_start_r_reg_rep__0_12\(1) => inst_krnl_vadd_control_s_axi_n_145,
      \ap_start_r_reg_rep__0_12\(0) => inst_krnl_vadd_control_s_axi_n_146,
      \ap_start_r_reg_rep__0_13\(7) => inst_krnl_vadd_control_s_axi_n_147,
      \ap_start_r_reg_rep__0_13\(6) => inst_krnl_vadd_control_s_axi_n_148,
      \ap_start_r_reg_rep__0_13\(5) => inst_krnl_vadd_control_s_axi_n_149,
      \ap_start_r_reg_rep__0_13\(4) => inst_krnl_vadd_control_s_axi_n_150,
      \ap_start_r_reg_rep__0_13\(3) => inst_krnl_vadd_control_s_axi_n_151,
      \ap_start_r_reg_rep__0_13\(2) => inst_krnl_vadd_control_s_axi_n_152,
      \ap_start_r_reg_rep__0_13\(1) => inst_krnl_vadd_control_s_axi_n_153,
      \ap_start_r_reg_rep__0_13\(0) => inst_krnl_vadd_control_s_axi_n_154,
      \ap_start_r_reg_rep__0_14\(6) => inst_krnl_vadd_control_s_axi_n_155,
      \ap_start_r_reg_rep__0_14\(5) => inst_krnl_vadd_control_s_axi_n_156,
      \ap_start_r_reg_rep__0_14\(4) => inst_krnl_vadd_control_s_axi_n_157,
      \ap_start_r_reg_rep__0_14\(3) => inst_krnl_vadd_control_s_axi_n_158,
      \ap_start_r_reg_rep__0_14\(2) => inst_krnl_vadd_control_s_axi_n_159,
      \ap_start_r_reg_rep__0_14\(1) => inst_krnl_vadd_control_s_axi_n_160,
      \ap_start_r_reg_rep__0_14\(0) => inst_krnl_vadd_control_s_axi_n_161,
      \ap_start_r_reg_rep__0_2\ => inst_krnl_vadd_control_s_axi_n_15,
      \ap_start_r_reg_rep__0_3\ => inst_krnl_vadd_control_s_axi_n_16,
      \ap_start_r_reg_rep__0_4\ => inst_krnl_vadd_control_s_axi_n_17,
      \ap_start_r_reg_rep__0_5\ => inst_krnl_vadd_control_s_axi_n_18,
      \ap_start_r_reg_rep__0_6\ => inst_krnl_vadd_control_s_axi_n_19,
      \ap_start_r_reg_rep__0_7\ => inst_krnl_vadd_control_s_axi_n_20,
      \ap_start_r_reg_rep__0_8\(7) => inst_krnl_vadd_control_s_axi_n_107,
      \ap_start_r_reg_rep__0_8\(6) => inst_krnl_vadd_control_s_axi_n_108,
      \ap_start_r_reg_rep__0_8\(5) => inst_krnl_vadd_control_s_axi_n_109,
      \ap_start_r_reg_rep__0_8\(4) => inst_krnl_vadd_control_s_axi_n_110,
      \ap_start_r_reg_rep__0_8\(3) => inst_krnl_vadd_control_s_axi_n_111,
      \ap_start_r_reg_rep__0_8\(2) => inst_krnl_vadd_control_s_axi_n_112,
      \ap_start_r_reg_rep__0_8\(1) => inst_krnl_vadd_control_s_axi_n_113,
      \ap_start_r_reg_rep__0_8\(0) => inst_krnl_vadd_control_s_axi_n_114,
      \ap_start_r_reg_rep__0_9\(7) => inst_krnl_vadd_control_s_axi_n_115,
      \ap_start_r_reg_rep__0_9\(6) => inst_krnl_vadd_control_s_axi_n_116,
      \ap_start_r_reg_rep__0_9\(5) => inst_krnl_vadd_control_s_axi_n_117,
      \ap_start_r_reg_rep__0_9\(4) => inst_krnl_vadd_control_s_axi_n_118,
      \ap_start_r_reg_rep__0_9\(3) => inst_krnl_vadd_control_s_axi_n_119,
      \ap_start_r_reg_rep__0_9\(2) => inst_krnl_vadd_control_s_axi_n_120,
      \ap_start_r_reg_rep__0_9\(1) => inst_krnl_vadd_control_s_axi_n_121,
      \ap_start_r_reg_rep__0_9\(0) => inst_krnl_vadd_control_s_axi_n_122,
      areset => areset,
      final_burst_len0(0) => final_burst_len0(0),
      \int_ap_done__0\ => \int_ap_done__0\,
      int_ap_done_reg_0 => int_ap_done_reg,
      int_ap_start_reg_0 => inst_krnl_vadd_control_s_axi_n_58,
      \int_ap_start_reg_rep__0_0\ => inst_krnl_vadd_control_s_axi_n_22,
      \int_ap_start_reg_rep__1_0\ => inst_krnl_vadd_control_s_axi_n_12,
      \int_ap_start_reg_rep__1_1\ => \^b_final_transaction\,
      int_auto_restart_reg_0 => int_auto_restart_reg,
      int_auto_restart_reg_1 => int_auto_restart_reg_0,
      int_gie_reg_0 => int_gie_reg,
      int_gie_reg_1 => int_gie_reg_0,
      \int_length_r_reg[0]_0\ => inst_krnl_vadd_control_s_axi_n_10,
      \int_length_r_reg[1]_0\ => inst_krnl_vadd_control_s_axi_n_4,
      \int_length_r_reg[2]_0\ => inst_krnl_vadd_control_s_axi_n_5,
      \int_length_r_reg[30]_0\(23 downto 0) => num_transactions0(23 downto 0),
      \int_length_r_reg[3]_0\ => inst_krnl_vadd_control_s_axi_n_6,
      \int_length_r_reg[4]_0\ => inst_krnl_vadd_control_s_axi_n_7,
      \int_length_r_reg[6]_0\ => inst_krnl_vadd_control_s_axi_n_8,
      \int_length_r_reg[6]_1\ => inst_krnl_vadd_control_s_axi_n_9,
      interrupt => interrupt,
      m_axi_gmem_AWADDR(63 downto 0) => \^m_axi_gmem_awaddr\(63 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARADDR_2_sp_1 => s_axi_control_ARADDR_2_sn_1,
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      s_axi_control_WVALID_0 => s_axi_control_WVALID_0,
      \waddr_reg[3]_0\ => \waddr_reg[3]\,
      \waddr_reg[4]_0\ => \waddr_reg[4]\
    );
\inst_rd_xpm_fifo_sync[0]\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
     port map (
      almost_empty => \NLW_inst_rd_xpm_fifo_sync[0]_almost_empty_UNCONNECTED\,
      almost_full => \NLW_inst_rd_xpm_fifo_sync[0]_almost_full_UNCONNECTED\,
      data_valid => \NLW_inst_rd_xpm_fifo_sync[0]_data_valid_UNCONNECTED\,
      dbiterr => \NLW_inst_rd_xpm_fifo_sync[0]_dbiterr_UNCONNECTED\,
      din(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      dout(31) => \inst_rd_xpm_fifo_sync_n_17_[0]\,
      dout(30) => \inst_rd_xpm_fifo_sync_n_18_[0]\,
      dout(29) => \inst_rd_xpm_fifo_sync_n_19_[0]\,
      dout(28) => \inst_rd_xpm_fifo_sync_n_20_[0]\,
      dout(27) => \inst_rd_xpm_fifo_sync_n_21_[0]\,
      dout(26) => \inst_rd_xpm_fifo_sync_n_22_[0]\,
      dout(25) => \inst_rd_xpm_fifo_sync_n_23_[0]\,
      dout(24) => \inst_rd_xpm_fifo_sync_n_24_[0]\,
      dout(23) => \inst_rd_xpm_fifo_sync_n_25_[0]\,
      dout(22) => \inst_rd_xpm_fifo_sync_n_26_[0]\,
      dout(21) => \inst_rd_xpm_fifo_sync_n_27_[0]\,
      dout(20) => \inst_rd_xpm_fifo_sync_n_28_[0]\,
      dout(19) => \inst_rd_xpm_fifo_sync_n_29_[0]\,
      dout(18) => \inst_rd_xpm_fifo_sync_n_30_[0]\,
      dout(17) => \inst_rd_xpm_fifo_sync_n_31_[0]\,
      dout(16) => \inst_rd_xpm_fifo_sync_n_32_[0]\,
      dout(15) => \inst_rd_xpm_fifo_sync_n_33_[0]\,
      dout(14) => \inst_rd_xpm_fifo_sync_n_34_[0]\,
      dout(13) => \inst_rd_xpm_fifo_sync_n_35_[0]\,
      dout(12) => \inst_rd_xpm_fifo_sync_n_36_[0]\,
      dout(11) => \inst_rd_xpm_fifo_sync_n_37_[0]\,
      dout(10) => \inst_rd_xpm_fifo_sync_n_38_[0]\,
      dout(9) => \inst_rd_xpm_fifo_sync_n_39_[0]\,
      dout(8) => \inst_rd_xpm_fifo_sync_n_40_[0]\,
      dout(7) => \inst_rd_xpm_fifo_sync_n_41_[0]\,
      dout(6) => \inst_rd_xpm_fifo_sync_n_42_[0]\,
      dout(5) => \inst_rd_xpm_fifo_sync_n_43_[0]\,
      dout(4) => \inst_rd_xpm_fifo_sync_n_44_[0]\,
      dout(3) => \inst_rd_xpm_fifo_sync_n_45_[0]\,
      dout(2) => \inst_rd_xpm_fifo_sync_n_46_[0]\,
      dout(1) => \inst_rd_xpm_fifo_sync_n_47_[0]\,
      dout(0) => \inst_rd_xpm_fifo_sync_n_48_[0]\,
      empty => rd_fifo_tvalid_n(0),
      full => \NLW_inst_rd_xpm_fifo_sync[0]_full_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_inst_rd_xpm_fifo_sync[0]_overflow_UNCONNECTED\,
      prog_empty => \NLW_inst_rd_xpm_fifo_sync[0]_prog_empty_UNCONNECTED\,
      prog_full => ctrl_rd_fifo_prog_full(0),
      rd_data_count(10 downto 0) => \NLW_inst_rd_xpm_fifo_sync[0]_rd_data_count_UNCONNECTED\(10 downto 0),
      rd_en => \inst_rd_xpm_fifo_sync[1]_i_2_n_0\,
      rd_rst_busy => \NLW_inst_rd_xpm_fifo_sync[0]_rd_rst_busy_UNCONNECTED\,
      rst => areset,
      sbiterr => \NLW_inst_rd_xpm_fifo_sync[0]_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_inst_rd_xpm_fifo_sync[0]_underflow_UNCONNECTED\,
      wr_ack => \NLW_inst_rd_xpm_fifo_sync[0]_wr_ack_UNCONNECTED\,
      wr_clk => ap_clk,
      wr_data_count(10 downto 0) => \NLW_inst_rd_xpm_fifo_sync[0]_wr_data_count_UNCONNECTED\(10 downto 0),
      wr_en => rd_tvalid(0),
      wr_rst_busy => \NLW_inst_rd_xpm_fifo_sync[0]_wr_rst_busy_UNCONNECTED\
    );
\inst_rd_xpm_fifo_sync[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => m_axi_gmem_RID(0),
      O => rd_tvalid(0)
    );
\inst_rd_xpm_fifo_sync[1]\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\
     port map (
      almost_empty => \NLW_inst_rd_xpm_fifo_sync[1]_almost_empty_UNCONNECTED\,
      almost_full => \NLW_inst_rd_xpm_fifo_sync[1]_almost_full_UNCONNECTED\,
      data_valid => \NLW_inst_rd_xpm_fifo_sync[1]_data_valid_UNCONNECTED\,
      dbiterr => \NLW_inst_rd_xpm_fifo_sync[1]_dbiterr_UNCONNECTED\,
      din(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      dout(31 downto 0) => \rd_fifo_tdata[1]_0\(31 downto 0),
      empty => rd_fifo_tvalid_n(1),
      full => \NLW_inst_rd_xpm_fifo_sync[1]_full_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_inst_rd_xpm_fifo_sync[1]_overflow_UNCONNECTED\,
      prog_empty => \NLW_inst_rd_xpm_fifo_sync[1]_prog_empty_UNCONNECTED\,
      prog_full => ctrl_rd_fifo_prog_full(1),
      rd_data_count(10 downto 0) => \NLW_inst_rd_xpm_fifo_sync[1]_rd_data_count_UNCONNECTED\(10 downto 0),
      rd_en => \inst_rd_xpm_fifo_sync[1]_i_2_n_0\,
      rd_rst_busy => \NLW_inst_rd_xpm_fifo_sync[1]_rd_rst_busy_UNCONNECTED\,
      rst => areset,
      sbiterr => \NLW_inst_rd_xpm_fifo_sync[1]_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_inst_rd_xpm_fifo_sync[1]_underflow_UNCONNECTED\,
      wr_ack => \NLW_inst_rd_xpm_fifo_sync[1]_wr_ack_UNCONNECTED\,
      wr_clk => ap_clk,
      wr_data_count(10 downto 0) => \NLW_inst_rd_xpm_fifo_sync[1]_wr_data_count_UNCONNECTED\(10 downto 0),
      wr_en => rd_tvalid(1),
      wr_rst_busy => \NLW_inst_rd_xpm_fifo_sync[1]_wr_rst_busy_UNCONNECTED\
    );
\inst_rd_xpm_fifo_sync[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => m_axi_gmem_RID(0),
      O => rd_tvalid(1)
    );
\inst_rd_xpm_fifo_sync[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rd_fifo_tvalid_n(1),
      I1 => rd_fifo_tvalid_n(0),
      I2 => adder_tready_n,
      O => \inst_rd_xpm_fifo_sync[1]_i_2_n_0\
    );
inst_wr_xpm_fifo_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0\
     port map (
      almost_empty => NLW_inst_wr_xpm_fifo_sync_almost_empty_UNCONNECTED,
      almost_full => NLW_inst_wr_xpm_fifo_sync_almost_full_UNCONNECTED,
      data_valid => NLW_inst_wr_xpm_fifo_sync_data_valid_UNCONNECTED,
      dbiterr => NLW_inst_wr_xpm_fifo_sync_dbiterr_UNCONNECTED,
      din(31 downto 0) => adder_tdata(31 downto 0),
      dout(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      empty => \^empty\,
      full => adder_tready_n,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_inst_wr_xpm_fifo_sync_overflow_UNCONNECTED,
      prog_empty => NLW_inst_wr_xpm_fifo_sync_prog_empty_UNCONNECTED,
      prog_full => NLW_inst_wr_xpm_fifo_sync_prog_full_UNCONNECTED,
      rd_data_count(7 downto 0) => NLW_inst_wr_xpm_fifo_sync_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => m_axi_gmem_WREADY,
      rd_rst_busy => NLW_inst_wr_xpm_fifo_sync_rd_rst_busy_UNCONNECTED,
      rst => areset,
      sbiterr => NLW_inst_wr_xpm_fifo_sync_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_inst_wr_xpm_fifo_sync_underflow_UNCONNECTED,
      wr_ack => NLW_inst_wr_xpm_fifo_sync_wr_ack_UNCONNECTED,
      wr_clk => ap_clk,
      wr_data_count(7 downto 0) => NLW_inst_wr_xpm_fifo_sync_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => inst_wr_xpm_fifo_sync_i_1_n_0,
      wr_rst_busy => NLW_inst_wr_xpm_fifo_sync_wr_rst_busy_UNCONNECTED
    );
inst_wr_xpm_fifo_sync_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_fifo_tvalid_n(0),
      I1 => rd_fifo_tvalid_n(1),
      O => inst_wr_xpm_fifo_sync_i_1_n_0
    );
m_axi_gmem_WVALID_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      O => m_axi_gmem_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl is
  port (
    awvalid_r_reg : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \id_reg[0]\ : out STD_LOGIC;
    arvalid_r_reg : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]\ : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    FSM_sequential_rstate_reg : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_zero_r_reg : out STD_LOGIC;
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RLAST : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl is
  signal ar_idle_i_1_n_0 : STD_LOGIC;
  signal arvalid_r_i_1_n_0 : STD_LOGIC;
  signal \^arvalid_r_reg\ : STD_LOGIC;
  signal awvalid_r_i_1_n_0 : STD_LOGIC;
  signal \^awvalid_r_reg\ : STD_LOGIC;
  signal \id[0]_i_1_n_0\ : STD_LOGIC;
  signal \^id_reg[0]\ : STD_LOGIC;
  signal \inst_axi_read_master/ar_final_transaction\ : STD_LOGIC;
  signal \inst_axi_read_master/ar_idle\ : STD_LOGIC;
  signal \inst_axi_read_master/arvalid_r0\ : STD_LOGIC;
  signal \inst_axi_read_master/stall_ar\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \inst_axi_write_master/b_final_transaction\ : STD_LOGIC;
  signal \inst_axi_write_master/idle_aw\ : STD_LOGIC;
  signal \inst_axi_write_master/start\ : STD_LOGIC;
  signal \inst_axi_write_master/wfirst\ : STD_LOGIC;
  signal \inst_axi_write_master/wfirst_pulse\ : STD_LOGIC;
  signal \inst_krnl_vadd_control_s_axi/ar_hs\ : STD_LOGIC;
  signal \inst_krnl_vadd_control_s_axi/int_ap_done__0\ : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_116 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_117 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_118 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_152 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_153 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_154 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_155 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_158 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_159 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_160 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_161 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_163 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_164 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_173 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_174 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_184 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_185 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_187 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_252 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_39 : STD_LOGIC;
  signal inst_krnl_vadd_rtl_int_n_40 : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal \is_zero_r_i_1__0__0_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_1__1__0_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_1__3_n_0\ : STD_LOGIC;
  signal \^is_zero_r_reg\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal wfirst_i_1_n_0 : STD_LOGIC;
  signal wr_fifo_tvalid_n : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of arvalid_r_i_1 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \id[0]_i_1\ : label is "soft_lutpair202";
begin
  arvalid_r_reg <= \^arvalid_r_reg\;
  awvalid_r_reg <= \^awvalid_r_reg\;
  \id_reg[0]\ <= \^id_reg[0]\;
  is_zero_r_reg <= \^is_zero_r_reg\;
ar_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000800"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \^arvalid_r_reg\,
      I2 => \^id_reg[0]\,
      I3 => \inst_axi_read_master/ar_final_transaction\,
      I4 => \inst_axi_write_master/start\,
      I5 => \inst_axi_read_master/ar_idle\,
      O => ar_idle_i_1_n_0
    );
areset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => p_0_in
    );
arvalid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \inst_axi_read_master/arvalid_r0\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \^arvalid_r_reg\,
      O => arvalid_r_i_1_n_0
    );
awvalid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \inst_axi_write_master/idle_aw\,
      I1 => m_axi_gmem_AWREADY,
      I2 => \^awvalid_r_reg\,
      O => awvalid_r_i_1_n_0
    );
\id[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF6A"
    )
        port map (
      I0 => \^id_reg[0]\,
      I1 => \^arvalid_r_reg\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \inst_axi_write_master/start\,
      O => \id[0]_i_1_n_0\
    );
inst_krnl_vadd_rtl_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl_int
     port map (
      E(0) => \inst_krnl_vadd_control_s_axi/ar_hs\,
      \FSM_onehot_wstate_reg[1]\ => \FSM_onehot_wstate_reg[1]\,
      FSM_sequential_rstate_reg => FSM_sequential_rstate_reg,
      Q(2) => inst_krnl_vadd_rtl_int_n_116,
      Q(1) => inst_krnl_vadd_rtl_int_n_117,
      Q(0) => inst_krnl_vadd_rtl_int_n_118,
      ap_clk => ap_clk,
      ar_final_transaction => \inst_axi_read_master/ar_final_transaction\,
      ar_idle => \inst_axi_read_master/ar_idle\,
      ar_idle_reg => ar_idle_i_1_n_0,
      arvalid_r0 => \inst_axi_read_master/arvalid_r0\,
      arvalid_r_reg => \^arvalid_r_reg\,
      arvalid_r_reg_0 => arvalid_r_i_1_n_0,
      awvalid_r_reg => \^awvalid_r_reg\,
      awvalid_r_reg_0 => awvalid_r_i_1_n_0,
      b_final_transaction => \inst_axi_write_master/b_final_transaction\,
      \count_r_reg[1]\(1) => inst_krnl_vadd_rtl_int_n_152,
      \count_r_reg[1]\(0) => inst_krnl_vadd_rtl_int_n_153,
      \count_r_reg[1]_0\(1) => inst_krnl_vadd_rtl_int_n_154,
      \count_r_reg[1]_0\(0) => inst_krnl_vadd_rtl_int_n_155,
      \count_r_reg[3]\ => inst_krnl_vadd_rtl_int_n_184,
      \count_r_reg[6]\ => inst_krnl_vadd_rtl_int_n_252,
      \count_r_reg[7]\ => inst_krnl_vadd_rtl_int_n_187,
      empty => wr_fifo_tvalid_n,
      \id_reg[0]\ => \^id_reg[0]\,
      \id_reg[0]_0\ => \id[0]_i_1_n_0\,
      idle_aw => \inst_axi_write_master/idle_aw\,
      \int_ap_done__0\ => \inst_krnl_vadd_control_s_axi/int_ap_done__0\,
      int_ap_done_reg => int_ap_done_i_1_n_0,
      int_auto_restart_reg => inst_krnl_vadd_rtl_int_n_39,
      int_auto_restart_reg_0 => int_auto_restart_i_1_n_0,
      int_gie_reg => inst_krnl_vadd_rtl_int_n_40,
      int_gie_reg_0 => int_gie_i_1_n_0,
      interrupt => interrupt,
      is_zero_r_reg => \^is_zero_r_reg\,
      is_zero_r_reg_0 => \is_zero_r_i_1__3_n_0\,
      is_zero_r_reg_1 => \is_zero_r_i_1__0__0_n_0\,
      is_zero_r_reg_2 => \is_zero_r_i_1__1__0_n_0\,
      m_axi_gmem_ARADDR(63 downto 0) => m_axi_gmem_ARADDR(63 downto 0),
      m_axi_gmem_ARLEN(7 downto 0) => m_axi_gmem_ARLEN(7 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREADY_0 => inst_krnl_vadd_rtl_int_n_163,
      m_axi_gmem_ARREADY_1 => inst_krnl_vadd_rtl_int_n_164,
      m_axi_gmem_AWADDR(63 downto 0) => m_axi_gmem_AWADDR(63 downto 0),
      m_axi_gmem_AWLEN(7 downto 0) => m_axi_gmem_AWLEN(7 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREADY_0 => inst_krnl_vadd_rtl_int_n_185,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => m_axi_gmem_RID(0),
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RLAST_0 => inst_krnl_vadd_rtl_int_n_173,
      m_axi_gmem_RLAST_1 => inst_krnl_vadd_rtl_int_n_174,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      p_0_in => p_0_in,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARADDR_2_sp_1 => inst_krnl_vadd_rtl_int_n_161,
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      s_axi_control_WVALID_0 => inst_krnl_vadd_rtl_int_n_158,
      stall_ar(1 downto 0) => \inst_axi_read_master/stall_ar\(1 downto 0),
      start => \inst_axi_write_master/start\,
      \waddr_reg[3]\ => inst_krnl_vadd_rtl_int_n_160,
      \waddr_reg[4]\ => inst_krnl_vadd_rtl_int_n_159,
      wfirst => \inst_axi_write_master/wfirst\,
      wfirst_pulse => \inst_axi_write_master/wfirst_pulse\,
      wfirst_reg => wfirst_i_1_n_0
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => inst_krnl_vadd_rtl_int_n_161,
      I1 => \inst_krnl_vadd_control_s_axi/ar_hs\,
      I2 => m_axi_gmem_BVALID,
      I3 => \inst_axi_write_master/b_final_transaction\,
      I4 => \inst_krnl_vadd_control_s_axi/int_ap_done__0\,
      O => int_ap_done_i_1_n_0
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => inst_krnl_vadd_rtl_int_n_117,
      I3 => inst_krnl_vadd_rtl_int_n_116,
      I4 => inst_krnl_vadd_rtl_int_n_159,
      I5 => inst_krnl_vadd_rtl_int_n_39,
      O => int_auto_restart_i_1_n_0
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => inst_krnl_vadd_rtl_int_n_160,
      I2 => inst_krnl_vadd_rtl_int_n_118,
      I3 => s_axi_control_WSTRB(0),
      I4 => inst_krnl_vadd_rtl_int_n_158,
      I5 => inst_krnl_vadd_rtl_int_n_40,
      O => int_gie_i_1_n_0
    );
\is_zero_r_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F28F0280"
    )
        port map (
      I0 => inst_krnl_vadd_rtl_int_n_153,
      I1 => inst_krnl_vadd_rtl_int_n_152,
      I2 => inst_krnl_vadd_rtl_int_n_163,
      I3 => inst_krnl_vadd_rtl_int_n_174,
      I4 => \inst_axi_read_master/stall_ar\(1),
      O => \is_zero_r_i_1__0__0_n_0\
    );
\is_zero_r_i_1__1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFF8F80000F8"
    )
        port map (
      I0 => inst_krnl_vadd_rtl_int_n_184,
      I1 => inst_krnl_vadd_rtl_int_n_252,
      I2 => inst_krnl_vadd_rtl_int_n_187,
      I3 => inst_krnl_vadd_rtl_int_n_185,
      I4 => \inst_axi_write_master/wfirst_pulse\,
      I5 => \inst_axi_write_master/idle_aw\,
      O => \is_zero_r_i_1__1__0_n_0\
    );
\is_zero_r_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F28F0280"
    )
        port map (
      I0 => inst_krnl_vadd_rtl_int_n_155,
      I1 => inst_krnl_vadd_rtl_int_n_154,
      I2 => inst_krnl_vadd_rtl_int_n_164,
      I3 => inst_krnl_vadd_rtl_int_n_173,
      I4 => \inst_axi_read_master/stall_ar\(0),
      O => \is_zero_r_i_1__3_n_0\
    );
wfirst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \inst_axi_write_master/wfirst\,
      I1 => wr_fifo_tvalid_n,
      I2 => m_axi_gmem_WREADY,
      I3 => \^is_zero_r_reg\,
      O => wfirst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ulp_krnl_vadd_rtl_1_0,krnl_vadd_rtl,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "krnl_vadd_rtl,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst_n, ASSOCIATED_BUSIF m_axi_gmem:s_axi_control, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BID";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_BID : signal is "XIL_INTERFACENAME m_axi_gmem, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_PARAMETER of s_axi_control_BRESP : signal is "XIL_INTERFACENAME s_axi_control, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const1>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const1>\;
  m_axi_gmem_AWCACHE(0) <= \<const1>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const1>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_BREADY <= \<const1>\;
  m_axi_gmem_RREADY <= \<const1>\;
  m_axi_gmem_WSTRB(3) <= \<const1>\;
  m_axi_gmem_WSTRB(2) <= \<const1>\;
  m_axi_gmem_WSTRB(1) <= \<const1>\;
  m_axi_gmem_WSTRB(0) <= \<const1>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_rtl
     port map (
      \FSM_onehot_wstate_reg[1]\ => s_axi_control_WREADY,
      FSM_sequential_rstate_reg => s_axi_control_RVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      arvalid_r_reg => m_axi_gmem_ARVALID,
      awvalid_r_reg => m_axi_gmem_AWVALID,
      \id_reg[0]\ => m_axi_gmem_ARID(0),
      interrupt => interrupt,
      is_zero_r_reg => m_axi_gmem_WLAST,
      m_axi_gmem_ARADDR(63 downto 0) => m_axi_gmem_ARADDR(63 downto 0),
      m_axi_gmem_ARLEN(7 downto 0) => m_axi_gmem_ARLEN(7 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_AWADDR(63 downto 0) => m_axi_gmem_AWADDR(63 downto 0),
      m_axi_gmem_AWLEN(7 downto 0) => m_axi_gmem_AWLEN(7 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => m_axi_gmem_RID(0),
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
