<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — vlsi stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="circuit.html">circuit</a></span> (17)
<br/><span class="tag"><a href="design.html">design</a></span> (12)
<br/><span class="tag"><a href="time.html">time</a></span> (8)
<br/><span class="tag"><a href="comput.html">comput</a></span> (7)
<br/><span class="tag"><a href="use.html">use</a></span> (6)
</div>
<h2><span class="ttl">Stem</span> vlsi$ (<a href="../words.html">all stems</a>)</h2>
<h3>72 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HanyuSOMNM.html">DATE-2015-HanyuSOMNM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm (<abbr title="Takahiro Hanyu">TH</abbr>, <abbr title="Daisuke Suzuki">DS</abbr>, <abbr title="Naoya Onizawa">NO</abbr>, <abbr title="Shoun Matsunaga">SM</abbr>, <abbr title="Masanori Natsui">MN</abbr>, <abbr title="Akira Mochizuki">AM</abbr>), pp. 1006–1011.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KumarK.html">DATE-2013-KumarK</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Crosstalk avoidance codes for 3D VLSI (<abbr title="Rajeev Kumar">RK</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 1673–1678.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZhaiYZ.html">DATE-2013-ZhaiYZ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects (<abbr title="Kuangya Zhai">KZ</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Hao Zhuang">HZ</abbr>), pp. 1661–1666.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-Brenner.html">DATE-2012-Brenner</a></dt><dd>VLSI legalization with minimum perturbation by iterative augmentation (<abbr title="Ulrich Brenner">UB</abbr>), pp. 1385–1390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-Struzyna.html">DATE-2011-Struzyna</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Flow-based partitioning and position constraints in VLSI placement (<abbr title="Markus Struzyna">MS</abbr>), pp. 607–612.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-CupaiuoloST.html">DATE-2010-CupaiuoloST</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/ml.html" title="ml">#ml</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Low-complexity high throughput VLSI architecture of soft-output ML MIMO detector (<abbr title="Teo Cupaiuolo">TC</abbr>, <abbr title="Massimiliano Siti">MS</abbr>, <abbr title="Alessandro Tomasoni">AT</abbr>), pp. 1396–1401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2010-KryszczukHS.html">ICPR-2010-KryszczukHS</a> <span class="tag"><a href="../tag/orthogonal.html" title="orthogonal">#orthogonal</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Direct Printability Prediction in VLSI Using Features from Orthogonal Transforms (<abbr title="Krzysztof Kryszczuk">KK</abbr>, <abbr title="Paul Hurley">PH</abbr>, <abbr title="Robert Sayah">RS</abbr>), pp. 2764–2767.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MitraZPW.html">DATE-2009-MitraZPW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors (<abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Hai Wei">HW</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SrivastavaSB.html">DATE-2008-SrivastavaSB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>High-Frequency Mutual Impedance Extraction of VLSI Interconnects In the Presence of a Multi-layer Conducting Substrate (<abbr title="Navin Srivastava">NS</abbr>, <abbr title="Roberto Suaya">RS</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 426–431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZezzaM.html">DATE-2008-ZezzaM</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>VLSI implementation of SISO arithmetic decoders for joint source channel coding (<abbr title="Simone Zezza">SZ</abbr>, <abbr title="Guido Masera">GM</abbr>), pp. 1075–1078.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2007-Ghica.html">POPL-2007-Ghica</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Geometry of synthesis: a structured approach to VLSI design (<abbr title="Dan R. Ghica">DRG</abbr>), pp. 363–375.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-DuttA.html">DATE-2006-DuttA</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient timing-driven incremental routing for VLSI circuits using DFS and localized slack-satisfaction computations (<abbr title="Shantanu Dutt">SD</abbr>, <abbr title="Hasan Arslan">HA</abbr>), pp. 768–773.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiS.html">DATE-2005-LiS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation (<abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NoguchiN.html">DATE-2005-NoguchiN</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits (<abbr title="Koichiro Noguchi">KN</abbr>, <abbr title="Makoto Nagata">MN</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-TiriV05a.html">DATE-2005-TiriV05a</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-VerderberZL.html">DATE-2003-VerderberZL</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>HW/SW Partitioned Optimization and VLSI-FPGA Implementation of the MPEG-2 Video Decoder (<abbr title="Matjaz Verderber">MV</abbr>, <abbr title="Andrej Zemva">AZ</abbr>, <abbr title="Damjan Lampret">DL</abbr>), pp. 20238–20243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-AbabeiB.html">DATE-2002-AbabeiB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Timing Driven Partitioning for VLSI Circuits (<abbr title="Cristinel Ababei">CA</abbr>, <abbr title="Kia Bazargan">KB</abbr>), p. 1109.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BystrovKY.html">DATE-2002-BystrovKY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/partial%20order.html" title="partial order">#partial order</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Visualization of Partial Order Models in VLSI Design Flow (<abbr title="Alexandre V. Bystrov">AVB</abbr>, <abbr title="Maciej Koutny">MK</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), p. 1089.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-CarmonaJDER.html">DATE-2002-CarmonaJDER</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Bio-Inspired Analog VLSI Design Realizes Programmable Complex Spatio-Temporal Dynamics on a Single Chip (<abbr title="Ricardo Carmona-Galán">RCG</abbr>, <abbr title="Francisco Jiménez-Garrido">FJG</abbr>, <abbr title="Rafael Domínguez-Castro">RDC</abbr>, <abbr title="Servando Espejo-Meana">SEM</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 362–366.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-YmeriNMRSV.html">DATE-2002-YmeriNMRSV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Simple and Efficient Approach for Shunt Admittance Parameters Calculations of VLSI On-Chip Interconnects on Semiconducting Substrate (<abbr title="Hasan Ymeri">HY</abbr>, <abbr title="Bart Nauwelaers">BN</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="David De Roest">DDR</abbr>, <abbr title="Michele Stucchi">MS</abbr>, <abbr title="Servaas Vandenberghe">SV</abbr>), p. 1113.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2002-Manohar.html">POPL-2002-Manohar</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable formal design methods for asynchronous VLSI (<abbr title="Rajit Manohar">RM</abbr>), pp. 245–246.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-FrohlichGF.html">DATE-2000-FrohlichGF</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level (<abbr title="Norbert Fröhlich">NF</abbr>, <abbr title="Volker Glöckel">VG</abbr>, <abbr title="Josef Fleischmann">JF</abbr>), pp. 679–684.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Hsiao.html">DATE-1999-Hsiao</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Peak Power Estimation Using Genetic Spot Optimization for Large VLSI Circuits (<abbr title="Michael S. Hsiao">MSH</abbr>), p. 175–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-MaamarR.html">DATE-1999-MaamarR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>ADOLT — An ADaptable On — Line Testing Scheme for VLSI Circuits (<abbr title="A. Maamar">AM</abbr>, <abbr title="G. Russell">GR</abbr>), pp. 770–771.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-NiggemeyerR.html">DATE-1999-NiggemeyerR</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Parametric Built-In Self-Test of VLSI Systems (<abbr title="Dirk Niggemeyer">DN</abbr>, <abbr title="M. Rüffer">MR</abbr>), p. 376–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Montiel-NelsonASN.html">DATE-1998-Montiel-NelsonASN</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Cell and Macrocell Compiler for GaAs VLSI Full-Custom Design (<abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="V. de Armas">VdA</abbr>, <abbr title="Roberto Sarmiento">RS</abbr>, <abbr title="Antonio Núñez">AN</abbr>), pp. 947–948.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-UrrizaAGBN.html">DATE-1998-UrrizaAGBN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>VLSI Architecture for Lossless Compression of Medical Images Using the Discrete Wavelet Transform (<abbr title="Isidoro Urriza">IU</abbr>, <abbr title="José Ignacio Artigas">JIA</abbr>, <abbr title="José I. García-Nicolás">JIGN</abbr>, <abbr title="Luis Angel Barragan">LAB</abbr>, <abbr title="Denis Navarro">DN</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-Fishburn.html">EDTC-1997-Fishburn</a></dt><dd>Shaping a VLSI wire to minimize Elmore delay (<abbr title="John P. Fishburn">JPF</abbr>), pp. 244–251.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SzekelyPPRC.html">EDTC-1997-SzekelyPPRC</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SISSSI-A tool for dynamic electro-thermal simulation of analog VLSI cells (<abbr title="Vladimir Székely">VS</abbr>, <abbr title="A. Pahi">AP</abbr>, <abbr title="András Poppe">AP</abbr>, <abbr title="Márta Rencz">MR</abbr>, <abbr title="A. Csendes">AC</abbr>), p. 617.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-MoonLK.html">SAC-1997-MoonLK</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Genetic VLSI circuit partitioning with two-dimensional geographic crossover and zigzag mapping (<abbr title="Byung Ro Moon">BRM</abbr>, <abbr title="Yoon-Sik Lee">YSL</abbr>, <abbr title="Chun-Kyung Kim">CKK</abbr>), pp. 274–278.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-AggarwalKW.html">STOC-1996-AggarwalKW</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Node-Disjoint Paths on the Mesh and a New Trade-Off in VLSI Layout (<abbr title="Alok Aggarwal">AA</abbr>, <abbr title="Jon M. Kleinberg">JMK</abbr>, <abbr title="David P. Williamson">DPW</abbr>), pp. 585–594.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-AruruRN.html">ICPR-1996-AruruRN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span></dt><dd>A VLSI system architecture for lossless image compression (<abbr title="S. B. Aruru">SBA</abbr>, <abbr title="N. Ranganathan">NR</abbr>, <abbr title="Kameswara Rao Namuduri">KRN</abbr>), pp. 594–598.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-FerrariBG.html">ICPR-1996-FerrariBG</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span></dt><dd>A VLSI array processor accelerator for k-NN classification (<abbr title="Alberto Ferrari">AF</abbr>, <abbr title="Michele Borgatti">MB</abbr>, <abbr title="Roberto Guerrieri">RG</abbr>), pp. 723–727.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1996-GabrielliGM.html">SAC-1996-GabrielliGM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>VLSI design of a fuzzy chip that processes 2-4 inputs every 160-320 ns whichever is the fuzzy system (<abbr title="Alessandro Gabrielli">AG</abbr>, <abbr title="Enzo Gandolfi">EG</abbr>, <abbr title="Massimo Masetti">MM</abbr>), pp. 590–594.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/fpca.png" alt="FPCA"/><a href="../FPCA-1995-SharpR.html">FPCA-1995-SharpR</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using a Language of Functions and Relations for VLSI Specification (<abbr title="Robin Sharp">RS</abbr>, <abbr title="Ole Rasmussen">OR</abbr>), pp. 45–54.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-GandolfiGMR.html">SAC-1995-GandolfiGMR</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span></dt><dd>Design of a VLSI very high speed reconfigurable digital fuzzy processor (<abbr title="Enzo Gandolfi">EG</abbr>, <abbr title="Alessandro Gabrielli">AG</abbr>, <abbr title="Massimo Masetti">MM</abbr>, <abbr title="Marco Russo">MR</abbr>), pp. 477–481.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-VacherBGRS.html">EDAC-1994-VacherBGRS</a> <span class="tag"><a href="../tag/fourier.html" title="fourier">#fourier</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A VLSI Implementation of Parallel Fast Fourier Transform (<abbr title="A. Vacher">AV</abbr>, <abbr title="M. Benkhebbab">MB</abbr>, <abbr title="Alain Guyot">AG</abbr>, <abbr title="T. Rousseau">TR</abbr>, <abbr title="Ali Skaf">AS</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WangFF.html">EDAC-1994-WangFF</a></dt><dd>An Accurate Time-Domain Current Waveform Simulator for VLSI Circuits (<abbr title="Jyh-Herng Wang">JHW</abbr>, <abbr title="Jen-Teng Fan">JTF</abbr>, <abbr title="Wu-Shiung Feng">WSF</abbr>), pp. 562–566.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-ACS-1993-GamoSKMH.html">HCI-ACS-1993-GamoSKMH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span></dt><dd>Collaboration of Line and Staff in Fully Automated VLSI Factory (<abbr title="Yoshimi Gamo">YG</abbr>, <abbr title="Wataru Susaki">WS</abbr>, <abbr title="Kouichi Kurokawa">KK</abbr>, <abbr title="Hirokazu Miyoshi">HM</abbr>, <abbr title="Toshio Hori">TH</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1993-BombanaBCFSZ.html">SEKE-1993-BombanaBCFSZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Expert Solution to Functional Testability Analysis of VLSI Circuits (<abbr title="Massimo Bombana">MB</abbr>, <abbr title="Giacomo Buonanno">GB</abbr>, <abbr title="Patrizia Cavalloro">PC</abbr>, <abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Giuseppe Zaza">GZ</abbr>), pp. 263–265.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1993-BourbakisR.html">SEKE-1993-BourbakisR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/reverse%20engineering.html" title="reverse engineering">#reverse engineering</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>An Expert Tool For Automatic Visual VLSI Reverse Engineering (<abbr title="Nikolaos G. Bourbakis">NGB</abbr>, <abbr title="D. Rice">DR</abbr>), pp. 73–77.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ML-1991-Herrmann.html">ML-1991-Herrmann</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Learning Analytical Knowledge About VLSI-Design from Observation (<abbr title="Jürgen Herrmann">JH</abbr>), pp. 610–614.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/fpca.png" alt="FPCA"/><a href="../FPCA-1989-WeissSS.html">FPCA-1989-WeissSS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/data-driven.html" title="data-driven">#data-driven</a></span></dt><dd>Architectural Improvements for Data-Driven VLSI Processing Arrays (<abbr title="Shlomit Weiss">SW</abbr>, <abbr title="Ilan Y. Spillinger">IYS</abbr>, <abbr title="Gabriel M. Silberman">GMS</abbr>), pp. 243–259.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1988-AggarwalCR.html">STOC-1988-AggarwalCR</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy Consumption in VLSI Circuits (Preliminary Version) (<abbr title="Alok Aggarwal">AA</abbr>, <abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Prabhakar Raghavan">PR</abbr>), pp. 205–216.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-Reintjes88.html">JICSCP-1988-Reintjes88</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>A VLSI Design Environment in PROLOG (<abbr title="Peter B. Reintjes">PBR</abbr>), pp. 70–81.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1987-MukherjeeB.html">SIGIR-1987-MukherjeeB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span></dt><dd>A VLSI Chip for Efficient Transmission and Retrieval of Information (<abbr title="Amar Mukherjee">AM</abbr>, <abbr title="Mostafa A. Bassiouni">MAB</abbr>), pp. 208–216.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-Siegel.html">STOC-1986-Siegel</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Aspects of Information Flow in VLSI Circuits (Extended Abstract) (<abbr title="Alan Siegel">AS</abbr>), pp. 448–459.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1986-Chen.html">POPL-1986-Chen</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel Language and its Compilation to Multiprocessor Machines or VLSI (<abbr title="Marina C. Chen">MCC</abbr>), pp. 131–139.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1986-JonesS.html">POPL-1986-JonesS</a> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Hierarchical VLSI Design Systems Based on Attribute Grammars (<abbr title="Larry G. Jones">LGJ</abbr>, <abbr title="Janos Simon">JS</abbr>), pp. 58–69.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1986-Gupta86.html">ICLP-1986-Gupta86</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Test-pattern Generation for VLSI Circuits in a Prolog Environment (<abbr title="Rajiv Gupta">RG</abbr>), pp. 528–535.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1985-Aggarwal.html">STOC-1985-Aggarwal</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Tradeoffs for VLSI Models with Subpolynomial Delay (<abbr title="Alok Aggarwal">AA</abbr>), pp. 59–68.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1985-LeisersonM.html">STOC-1985-LeisersonM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Algorithms for Routing and Testing Routability of Planar VLSI Layouts (<abbr title="Charles E. Leiserson">CEL</abbr>, <abbr title="F. Miller Maley">FMM</abbr>), pp. 69–78.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1985-AnantharamanCFM.html">POPL-1985-AnantharamanCFM</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Compiling Path Expressions into VLSI Circuits (<abbr title="Thomas S. Anantharaman">TSA</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Michael J. Foster">MJF</abbr>, <abbr title="Bud Mishra">BM</abbr>), pp. 191–204.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-BilardiP.html">STOC-1984-BilardiP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>A Minimum Area VLSI Network for O(log n) Time Sorting (<abbr title="Gianfranco Bilardi">GB</abbr>, <abbr title="Franco P. Preparata">FPP</abbr>), pp. 64–70.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Blum.html">STOC-1984-Blum</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>An Area-Maximum Edge Length Tradeoff for VLSI Layout (<abbr title="Norbert Blum">NB</abbr>), pp. 92–97.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Mirzaian.html">STOC-1984-Mirzaian</a></dt><dd>Channel Routing in VLSI (Extended Abstract) (<abbr title="Andranik Mirzaian">AM</abbr>), pp. 101–107.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1984-MehlhornP.html">ICALP-1984-MehlhornP</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Area-Time Optimal VLSI Integer Multiplier with Minimum Computation Time (<abbr title="Kurt Mehlhorn">KM</abbr>, <abbr title="Franco P. Preparata">FPP</abbr>), pp. 347–357.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1984-Rosenberg.html">ICALP-1984-Rosenberg</a></dt><dd>The VLSI Revolution in Theoretical Circles (<abbr title="Arnold L. Rosenberg">ALR</abbr>), pp. 23–40.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1984-Sheeran.html">LFP-1984-Sheeran</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>muFP, A Language for VLSI Design (<abbr title="Mary Sheeran">MS</abbr>), pp. 104–112.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-AhoUY.html">STOC-1983-AhoUY</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Notions of Information Transfer in VLSI Circuits (<abbr title="Alfred V. Aho">AVA</abbr>, <abbr title="Jeffrey D. Ullman">JDU</abbr>, <abbr title="Mihalis Yannakakis">MY</abbr>), pp. 133–139.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1983-HambruschS.html">ICALP-1983-HambruschS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Lower Bounds for Solving Undirected Graph Problems on VLSI (<abbr title="Susanne E. Hambrusch">SEH</abbr>, <abbr title="Janos Simon">JS</abbr>), pp. 292–303.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1983-LangSSS.html">ICALP-1983-LangSSS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>A Fast Sorting Algorithm for VLSI (<abbr title="Hans-Werner Lang">HWL</abbr>, <abbr title="Manfred Schimmler">MS</abbr>, <abbr title="Hartmut Schmeck">HS</abbr>, <abbr title="Heiko Schröder">HS</abbr>), pp. 408–419.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-Carter.html">STOC-1982-Carter</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>The Theory of Signature Testing for VLSI (<abbr title="J. Lawrence Carter">JLC</abbr>), pp. 66–76.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-Kissin.html">STOC-1982-Kissin</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Measuring Energy Consumption in VLSI Circuits: a Foundation (<abbr title="Gloria Kissin">GK</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-Leighton.html">STOC-1982-Leighton</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A Layout Strategy for VLSI which Is Provably Good (Extended Abstract) (<abbr title="Frank Thomson Leighton">FTL</abbr>), pp. 85–98.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-MehlhornS.html">STOC-1982-MehlhornS</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Las Vegas Is better than Determinism in VLSI and Distributed Computing (Extended Abstract) (<abbr title="Kurt Mehlhorn">KM</abbr>, <abbr title="Erik Meineche Schmidt">EMS</abbr>), pp. 330–337.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1982-LiptonSV.html">POPL-1982-LiptonSV</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Programming Aspects of VLSI (<abbr title="Richard J. Lipton">RJL</abbr>, <abbr title="Robert Sedgewick">RS</abbr>, <abbr title="Jacobo Valdes">JV</abbr>), pp. 57–65.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1981-ChazelleM.html">STOC-1981-ChazelleM</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>A Model of Computation for VLSI with Related Complexity Results (<abbr title="Bernard Chazelle">BC</abbr>, <abbr title="Louis Monier">LM</abbr>), pp. 318–325.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1981-LiptonS.html">STOC-1981-LiptonS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Lower Bounds for VLSI (<abbr title="Richard J. Lipton">RJL</abbr>, <abbr title="Robert Sedgewick">RS</abbr>), pp. 300–307.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1981-Yao81a.html">STOC-1981-Yao81a</a></dt><dd>The Entropic Limitations on VLSI Computations (Extended Abstract) (<abbr title="Andrew Chi-Chih Yao">ACCY</abbr>), pp. 308–311.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1981-PreparataV.html">ICALP-1981-PreparataV</a> <span class="tag"><a href="../tag/fourier.html" title="fourier">#fourier</a></span> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Area-Time Optimal VLSI Networks for Computing Integer Multiplications and Discrete Fourier Transform (<abbr title="Franco P. Preparata">FPP</abbr>, <abbr title="Jean Vuillemin">JV</abbr>), pp. 29–40.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1979-Thompson.html">STOC-1979-Thompson</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Area-Time Complexity for VLSI (<abbr title="Clark D. Thompson">CDT</abbr>), pp. 81–88.</dd> <div class="pagevis" style="width:7px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>