VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2023-11-16T17:20:44
Compiler: GNU 11.4.0 on Linux-6.2.0-36-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/xiaokewan/Software/vtr-verilog-to-routing-master/vpr/vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/timing/EArch.xml ../../rent_exp_0.88.blif


Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/timing/EArch.xml
Circuit name: rent_exp_0.88

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 17.2 MiB, delta_rss +2.1 MiB)

Timing analysis: ON
Circuit netlist file: rent_exp_0.88.net
Circuit placement file: rent_exp_0.88.place
Circuit routing file: rent_exp_0.88.route
Circuit SDC file: rent_exp_0.88.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 25.1 MiB, delta_rss +7.7 MiB)
Circuit file: ../../rent_exp_0.88.blif
# Load circuit
# Load circuit took 0.02 seconds (max_rss 37.8 MiB, delta_rss +12.6 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 37.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 37.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 37.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 10135
    .input :    4227
    .output:    1812
    6-LUT  :    4096
  Nets  : 8323
    Avg Fanout:     1.7
    Max Fanout:     7.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 22423
  Timing Graph Edges: 26388
  Timing Graph Levels: 82
# Build Timing Graph took 0.01 seconds (max_rss 38.8 MiB, delta_rss +0.6 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'rent_exp_0.88.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 39.0 MiB, delta_rss +0.2 MiB)
# Packing
Begin packing '../../rent_exp_0.88.blif'.

After removing unused inputs...
	total blocks: 10135, total nets: 8323, total inputs: 4227, total outputs: 1812
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   405/10135     3%                           21     8 x 8     
   810/10135     7%                           41    10 x 10    
  1215/10135    11%                           61    11 x 11    
  1620/10135    15%                           81    13 x 13    
  2025/10135    19%                          102    14 x 14    
  2430/10135    23%                          123    15 x 15    
  2835/10135    27%                          143    17 x 17    
  3240/10135    31%                          163    17 x 17    
  3645/10135    35%                          185    18 x 18    
  4050/10135    39%                          212    19 x 19    
  4455/10135    43%                          587    20 x 20    
  4860/10135    47%                          992    26 x 26    
  5265/10135    51%                         1397    39 x 39    
  5670/10135    55%                         1802    52 x 52    
  6075/10135    59%                         2207    64 x 64    
  6480/10135    63%                         2612    77 x 77    
  6885/10135    67%                         3017    90 x 90    
  7290/10135    71%                         3422   102 x 102   
  7695/10135    75%                         3827   115 x 115   
  8100/10135    79%                         4232   128 x 128   
  8505/10135    83%                         4637   140 x 140   
  8910/10135    87%                         5042   153 x 153   
  9315/10135    91%                         5447   166 x 166   
  9720/10135    95%                         5852   178 x 178   
 10125/10135    99%                         6257   191 x 191   

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 2068
  LEs used for logic and registers    : 0
  LEs used for logic only             : 2068
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000170841 sec
Full Max Req/Worst Slack updates 1 in 1.6721e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000295165 sec
FPGA sized to 191 x 191 (auto)
Device Utilization: 0.03 (target 1.00)
	Block Utilization: 1.00 Type: io
	Block Utilization: 0.01 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io       6039                                0.30005                      0.69995   
       clb        229                                37.3013                      14.7686   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 714 out of 8323 nets, 7609 nets not absorbed.

Netlist conversion complete.

# Packing took 10.04 seconds (max_rss 89.3 MiB, delta_rss +50.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'rent_exp_0.88.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.224446 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.23 seconds (max_rss 127.0 MiB, delta_rss +37.7 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 6039
   inpad          : 4227
   outpad         : 1812
  clb             : 229
   fle            : 2068
    lut5inter     : 2068
     ble5         : 4096
      flut5       : 4096
       lut5       : 4096
        lut       : 4096

# Create Device
## Build Device Grid
FPGA sized to 191 x 191: 36481 grid tiles (auto)

Resource usage...
	Netlist
		6039	blocks of type: io
	Architecture
		6048	blocks of type: io
	Netlist
		229	blocks of type: clb
	Architecture
		26838	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		1081	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		744	blocks of type: memory

Device Utilization: 0.03 (target 1.00)
	Physical Tile io:
	Block Utilization: 1.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): io

## Build Device Grid took 0.16 seconds (max_rss 127.0 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2306442
OPIN->CHANX/CHANY edge count before creating direct connections: 6682560
OPIN->CHANX/CHANY edge count after creating direct connections: 6709256
CHAN->CHAN type edge count:37712908
## Build routing resource graph took 16.67 seconds (max_rss 1946.1 MiB, delta_rss +1819.1 MiB)
  RR Graph Nodes: 5148660
  RR Graph Edges: 46728606
# Create Device took 17.28 seconds (max_rss 1946.1 MiB, delta_rss +1819.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 61.40 seconds (max_rss 1946.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1946.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 61.41 seconds (max_rss 1946.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2306442
OPIN->CHANX/CHANY edge count before creating direct connections: 20047680
OPIN->CHANX/CHANY edge count after creating direct connections: 20074376
CHAN->CHAN type edge count:112834908
## Build routing resource graph took 66.19 seconds (max_rss 4969.7 MiB, delta_rss +3023.6 MiB)
  RR Graph Nodes: 8796660
  RR Graph Edges: 135215726
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 178.97 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 178.97 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 9.68 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 255.72 seconds (max_rss 4969.7 MiB, delta_rss +3023.6 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.02 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)

There are 10354 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 997578

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 3325.26 td_cost: 2.22197e-05
Initial placement estimated Critical Path Delay (CPD): 103.196 ns
Initial placement estimated setup Total Negative Slack (sTNS): -89760.6 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -103.196 ns

Initial placement estimated setup slack histogram:
[   -1e-07: -9.3e-08)  31 (  1.7%) |*****
[ -9.3e-08: -8.3e-08) 215 ( 11.9%) |********************************
[ -8.3e-08: -7.4e-08) 224 ( 12.4%) |*********************************
[ -7.4e-08: -6.4e-08) 196 ( 10.8%) |*****************************
[ -6.4e-08: -5.4e-08) 138 (  7.6%) |*********************
[ -5.4e-08: -4.4e-08) 206 ( 11.4%) |*******************************
[ -4.4e-08: -3.4e-08) 158 (  8.7%) |************************
[ -3.4e-08: -2.4e-08) 149 (  8.2%) |**********************
[ -2.4e-08: -1.4e-08) 316 ( 17.4%) |***********************************************
[ -1.4e-08: -4.6e-09) 179 (  9.9%) |***************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 57767
Warning 4: Starting t: 2294 of 6268 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.1 4.0e-04   0.989    3080.86 1.8321e-05  98.287  -8.26e+04  -98.287   0.961  0.0143  190.0     1.00     57767  0.200
   2    0.1 2.0e-04   0.993    3031.29 2.1676e-05  44.024  -4.87e+04  -44.024   0.950  0.0027  190.0     1.00    115534  0.500
   3    0.1 1.8e-04   0.996    3025.33 2.1485e-05  45.125  -4.98e+04  -45.125   0.947  0.0013  190.0     1.00    173301  0.900
   4    0.1 1.6e-04   0.994    3023.07 2.1304e-05  44.915  -4.82e+04  -44.915   0.941  0.0012  190.0     1.00    231068  0.900
   5    0.2 1.5e-04   0.995    3019.96 2.1327e-05  43.889  -4.72e+04  -43.889   0.938  0.0018  190.0     1.00    288835  0.900
   6    0.1 1.3e-04   0.998    3014.96 2.1943e-05  42.336  -4.73e+04  -42.336   0.930  0.0015  190.0     1.00    346602  0.900
   7    0.1 1.2e-04   0.995    3015.76 2.2125e-05  41.957  -4.55e+04  -41.957   0.924  0.0010  190.0     1.00    404369  0.900
   8    0.1 1.1e-04   0.994    3009.78 2.0998e-05  45.481  -4.91e+04  -45.481   0.918  0.0013  190.0     1.00    462136  0.900
   9    0.1 9.6e-05   0.995    3007.17 2.2587e-05  39.921  -4.44e+04  -39.921   0.909  0.0014  190.0     1.00    519903  0.900
  10    0.2 8.6e-05   0.997    3006.22 2.1926e-05  41.322  -4.57e+04  -41.322   0.898  0.0012  190.0     1.00    577670  0.900
  11    0.1 7.8e-05   0.996    3003.62 2.1837e-05  41.543  -4.57e+04  -41.543   0.894  0.0015  190.0     1.00    635437  0.900
  12    0.1 7.0e-05   0.995    2997.07 2.1081e-05  43.257  -4.75e+04  -43.257   0.883  0.0014  190.0     1.00    693204  0.900
  13    0.1 6.3e-05   0.997    2995.36 2.2241e-05  39.667  -4.46e+04  -39.667   0.873  0.0012  190.0     1.00    750971  0.900
  14    0.1 5.7e-05   0.995    2986.49 2.1838e-05  40.832  -4.45e+04  -40.832   0.860  0.0012  190.0     1.00    808738  0.900
  15    0.1 5.1e-05   0.995    2981.29 2.1374e-05  41.575  -4.62e+04  -41.575   0.846  0.0015  190.0     1.00    866505  0.900
  16    0.1 4.6e-05   0.994    2976.91 2.1757e-05  39.995  -4.53e+04  -39.995   0.834  0.0018  190.0     1.00    924272  0.900
  17    0.1 4.1e-05   0.995    2971.73 2.1806e-05  39.093  -4.47e+04  -39.093   0.822  0.0013  190.0     1.00    982039  0.900
  18    0.1 3.7e-05   0.995    2965.25 2.1679e-05  39.371  -4.45e+04  -39.371   0.805  0.0014  190.0     1.00   1039806  0.900
  19    0.1 3.4e-05   0.995    2959.74 2.1759e-05  39.120  -4.38e+04  -39.120   0.782  0.0015  190.0     1.00   1097573  0.900
  20    0.1 3.2e-05   0.995    2952.32 2.1901e-05  38.080  -4.29e+04  -38.080   0.764  0.0018  190.0     1.00   1155340  0.950
  21    0.1 3.0e-05   0.993    2937.15 2.0983e-05  41.087  -4.63e+04  -41.087   0.742  0.0025  190.0     1.00   1213107  0.950
  22    0.2 2.9e-05   0.995    2925.96 2.0649e-05  41.393  -4.62e+04  -41.393   0.729  0.0014  190.0     1.00   1270874  0.950
  23    0.2 2.7e-05   0.997    2923.34 1.9971e-05  42.606  -4.64e+04  -42.606   0.715  0.0009  190.0     1.00   1328641  0.950
  24    0.1 2.6e-05   0.994    2916.72 2.0214e-05  41.823  -4.66e+04  -41.823   0.705  0.0016  190.0     1.00   1386408  0.950
  25    0.1 2.5e-05   0.996    2914.23 2.0212e-05  41.819  -4.68e+04  -41.819   0.691  0.0013  190.0     1.00   1444175  0.950
  26    0.1 2.3e-05   0.997    2913.01 1.9691e-05  43.234  -4.81e+04  -43.234   0.684  0.0010  190.0     1.00   1501942  0.950
  27    0.1 2.2e-05   0.996    2908.17 2.0292e-05  41.042  -4.57e+04  -41.042   0.671  0.0014  190.0     1.00   1559709  0.950
  28    0.2 2.1e-05   0.996    2902.78 1.9924e-05  42.138   -4.7e+04  -42.138   0.652  0.0013  190.0     1.00   1617476  0.950
  29    0.1 2.0e-05   0.997    2900.49 2.0325e-05  40.816  -4.66e+04  -40.816   0.638  0.0014  190.0     1.00   1675243  0.950
  30    0.1 1.9e-05   0.995    2887.59 1.9014e-05  44.095  -4.75e+04  -44.095   0.618  0.0013  190.0     1.00   1733010  0.950
  31    0.1 1.8e-05   0.996    2884.60 1.8273e-05  46.350  -5.03e+04  -46.350   0.606  0.0012  190.0     1.00   1790777  0.950
  32    0.1 1.7e-05   0.995    2872.82 1.8573e-05  45.176  -4.96e+04  -45.176   0.592  0.0021  190.0     1.00   1848544  0.950
  33    0.1 1.6e-05   0.996    2860.43 1.8567e-05  46.095   -5.1e+04  -46.095   0.571  0.0018  190.0     1.00   1906311  0.950
  34    0.1 1.6e-05   0.995    2850.16 1.8689e-05  44.652   -4.9e+04  -44.652   0.553  0.0021  190.0     1.00   1964078  0.950
  35    0.1 1.5e-05   0.996    2842.00 1.9164e-05  44.255  -5.03e+04  -44.255   0.536  0.0014  190.0     1.00   2021845  0.950
  36    0.1 1.4e-05   0.995    2834.33 1.9048e-05  44.159     -5e+04  -44.159   0.524  0.0018  190.0     1.00   2079612  0.950
  37    0.1 1.3e-05   0.995    2827.35 1.8597e-05  45.871  -5.16e+04  -45.871   0.499  0.0018  190.0     1.00   2137379  0.950
  38    0.1 1.3e-05   0.994    2811.97 1.8965e-05  44.882  -5.01e+04  -44.882   0.480  0.0025  190.0     1.00   2195146  0.950
  39    0.1 1.2e-05   0.994    2801.52 1.7915e-05  47.019  -5.25e+04  -47.019   0.449  0.0020  190.0     1.00   2252913  0.950
  40    0.1 1.1e-05   0.996    2797.17 1.775e-05   47.169  -5.24e+04  -47.169   0.433  0.0012  190.0     1.00   2310680  0.950
  41    0.1 1.1e-05   0.995    2793.56 1.7426e-05  47.502   -5.2e+04  -47.502   0.421  0.0017  188.6     1.05   2368447  0.950
  42    0.1 1.0e-05   0.995    2788.34 1.5954e-05  47.913  -5.25e+04  -47.913   0.392  0.0019  185.1     1.18   2426214  0.950
  43    0.1 9.8e-06   0.993    2785.50 1.4099e-05  46.578  -5.06e+04  -46.578   0.349  0.0024  176.2     1.51   2483981  0.950
  44    0.1 9.3e-06   0.991    2782.38 1.0348e-05  48.003  -5.09e+04  -48.003   0.286  0.0036  160.2     2.10   2541748  0.950
  45    0.1 8.8e-06   0.989    2773.31 7.506e-06   45.587  -5.03e+04  -45.587   0.234  0.0044  135.5     3.02   2599515  0.950
  46    0.1 8.4e-06   0.989    2764.52 5.4447e-06  43.412  -4.93e+04  -43.412   0.204  0.0040  107.6     4.05   2657282  0.950
  47    0.1 8.0e-06   0.993    2761.27 4.3952e-06  42.906  -4.89e+04  -42.906   0.202  0.0029   82.3     4.99   2715049  0.950
  48    0.1 7.6e-06   0.994    2758.07 3.4343e-06  42.618  -4.82e+04  -42.618   0.206  0.0022   62.7     5.71   2772816  0.950
  49    0.1 7.2e-06   0.993    2756.82 3.2171e-06  42.454  -4.85e+04  -42.454   0.204  0.0033   48.0     6.26   2830583  0.950
  50    0.1 6.8e-06   0.994    2751.93 2.8404e-06  42.052  -4.78e+04  -42.052   0.211  0.0023   36.7     6.68   2888350  0.950
  51    0.2 6.5e-06   0.996    2744.67 2.9602e-06  42.064  -4.87e+04  -42.064   0.530  0.0019   28.3     6.99   2946117  0.950
  52    0.1 6.2e-06   0.995    2746.95 2.9393e-06  41.875  -4.81e+04  -41.875   0.204  0.0019   30.8     6.90   3003884  0.950
  53    0.1 5.9e-06   0.997    2742.73 2.5652e-06  41.875  -4.77e+04  -41.875   0.513  0.0013   23.5     7.17   3061651  0.950
  54    0.1 5.6e-06   0.997    2735.90 2.7267e-06  41.792  -4.77e+04  -41.792   0.498  0.0011   25.2     7.10   3119418  0.950
  55    0.1 5.3e-06   0.998    2732.76 2.7258e-06  41.792  -4.77e+04  -41.792   0.490  0.0009   26.7     7.05   3177185  0.950
  56    0.1 5.0e-06   0.998    2729.74 2.7674e-06  41.792  -4.76e+04  -41.792   0.482  0.0010   28.1     7.00   3234952  0.950
  57    0.1 4.8e-06   0.997    2730.46 2.7715e-06  41.823  -4.76e+04  -41.823   0.166  0.0017   29.2     6.95   3292719  0.950
  58    0.1 4.5e-06   0.998    2726.68 2.7572e-06  41.762  -4.79e+04  -41.762   0.475  0.0011   21.2     7.25   3350486  0.950
  59    0.1 4.3e-06   0.998    2722.44 2.8237e-06  41.461  -4.77e+04  -41.461   0.461  0.0007   22.0     7.22   3408253  0.950
  60    0.1 4.1e-06   0.998    2718.36 2.8433e-06  41.461  -4.77e+04  -41.461   0.453  0.0007   22.4     7.21   3466020  0.950
  61    0.1 3.9e-06   0.999    2715.24 2.8398e-06  41.463  -4.76e+04  -41.463   0.440  0.0007   22.7     7.19   3523787  0.950
  62    0.1 3.7e-06   0.999    2712.30 2.8631e-06  41.463  -4.77e+04  -41.463   0.437  0.0006   22.7     7.19   3581554  0.950
  63    0.1 3.5e-06   0.999    2711.03 2.8383e-06  41.479  -4.76e+04  -41.479   0.432  0.0005   22.7     7.20   3639321  0.950
  64    0.1 3.3e-06   0.999    2710.35 2.8414e-06  41.463  -4.76e+04  -41.463   0.426  0.0005   22.5     7.20   3697088  0.950
  65    0.1 3.2e-06   0.999    2710.27 2.79e-06    41.463  -4.76e+04  -41.463   0.420  0.0006   22.2     7.22   3754855  0.950
  66    0.1 3.0e-06   0.999    2707.85 2.7736e-06  41.463  -4.75e+04  -41.463   0.417  0.0006   21.7     7.23   3812622  0.950
  67    0.1 2.9e-06   0.999    2705.86 2.7709e-06  41.463  -4.76e+04  -41.463   0.405  0.0005   21.2     7.25   3870389  0.950
  68    0.1 2.7e-06   0.999    2704.71 2.7515e-06  41.463  -4.75e+04  -41.463   0.400  0.0004   20.5     7.28   3928156  0.950
  69    0.1 2.6e-06   0.999    2704.23 2.7312e-06  41.463  -4.75e+04  -41.463   0.394  0.0004   19.6     7.31   3985923  0.950
  70    0.1 2.4e-06   0.999    2703.33 2.7079e-06  41.463  -4.75e+04  -41.463   0.388  0.0005   18.7     7.34   4043690  0.950
  71    0.1 2.3e-06   0.999    2701.56 2.679e-06   41.463  -4.75e+04  -41.463   0.386  0.0003   17.7     7.38   4101457  0.950
  72    0.1 2.2e-06   0.999    2699.94 2.6686e-06  41.463  -4.75e+04  -41.463   0.376  0.0003   16.8     7.42   4159224  0.950
  73    0.1 2.1e-06   0.999    2699.63 2.6433e-06  41.463  -4.75e+04  -41.463   0.370  0.0002   15.7     7.45   4216991  0.950
  74    0.1 2.0e-06   0.999    2699.10 2.631e-06   41.463  -4.75e+04  -41.463   0.371  0.0003   14.6     7.50   4274758  0.950
  75    0.1 1.9e-06   0.999    2698.06 2.6043e-06  41.463  -4.75e+04  -41.463   0.363  0.0003   13.6     7.53   4332525  0.950
  76    0.1 1.8e-06   0.999    2697.50 2.5892e-06  41.463  -4.75e+04  -41.463   0.359  0.0003   12.6     7.57   4390292  0.950
  77    0.1 1.7e-06   1.000    2697.09 2.5712e-06  41.463  -4.75e+04  -41.463   0.356  0.0002   11.5     7.61   4448059  0.950
  78    0.1 1.6e-06   0.999    2696.99 2.5506e-06  41.463  -4.74e+04  -41.463   0.354  0.0002   10.6     7.65   4505826  0.950
  79    0.1 1.5e-06   1.000    2696.70 2.5288e-06  41.463  -4.74e+04  -41.463   0.346  0.0002    9.7     7.68   4563593  0.950
  80    0.1 1.5e-06   1.000    2696.24 2.509e-06   41.463  -4.74e+04  -41.463   0.344  0.0002    8.8     7.71   4621360  0.950
  81    0.1 1.4e-06   1.000    2695.55 2.4911e-06  41.463  -4.74e+04  -41.463   0.341  0.0002    7.9     7.74   4679127  0.950
  82    0.1 1.3e-06   1.000    2695.67 2.48e-06    41.463  -4.74e+04  -41.463   0.336  0.0002    7.1     7.77   4736894  0.950
  83    0.1 1.3e-06   1.000    2695.66 2.4628e-06  41.463  -4.74e+04  -41.463   0.337  0.0002    6.4     7.80   4794661  0.950
  84    0.1 1.2e-06   1.000    2695.67 2.4389e-06  41.479  -4.74e+04  -41.479   0.330  0.0001    5.7     7.82   4852428  0.950
  85    0.1 1.1e-06   1.000    2695.42 2.4287e-06  41.479  -4.74e+04  -41.479   0.328  0.0002    5.1     7.85   4910195  0.950
  86    0.1 1.1e-06   1.000    2695.30 2.4171e-06  41.463  -4.74e+04  -41.463   0.326  0.0001    4.5     7.87   4967962  0.950
  87    0.1 1.0e-06   1.000    2694.96 2.4024e-06  41.463  -4.74e+04  -41.463   0.320  0.0001    4.0     7.89   5025729  0.950
  88    0.1 9.7e-07   1.000    2694.75 2.389e-06   41.463  -4.73e+04  -41.463   0.310  0.0001    3.5     7.91   5083496  0.950
  89    0.1 9.2e-07   1.000    2694.53 2.3799e-06  41.463  -4.73e+04  -41.463   0.308  0.0001    3.1     7.92   5141263  0.950
  90    0.1 8.8e-07   1.000    2694.52 2.3703e-06  41.463  -4.73e+04  -41.463   0.325  0.0001    2.7     7.94   5199030  0.950
  91    0.1 8.3e-07   1.000    2694.62 2.3649e-06  41.463  -4.73e+04  -41.463   0.321  0.0001    2.4     7.95   5256797  0.950
  92    0.1 7.9e-07   1.000    2694.69 2.3573e-06  41.463  -4.73e+04  -41.463   0.314  0.0001    2.1     7.96   5314564  0.950
  93    0.1 7.5e-07   1.000    2694.55 2.348e-06   41.463  -4.73e+04  -41.463   0.285  0.0000    1.8     7.97   5372331  0.950
  94    0.1 7.2e-07   1.000    2694.47 2.345e-06   41.463  -4.73e+04  -41.463   0.287  0.0000    1.5     7.98   5430098  0.950
  95    0.1 6.8e-07   1.000    2694.36 2.3388e-06  41.463  -4.73e+04  -41.463   0.275  0.0000    1.3     7.99   5487865  0.950
  96    0.2 0.0e+00   1.000    2701.07 2.3305e-06  41.463  -4.73e+04  -41.463   0.056  0.0003    1.3     7.99   5545632  0.950
## Placement Quench took 0.22 seconds (max_rss 4969.7 MiB)
post-quench CPD = 39.0986 (ns) 

BB estimate of min-dist (placement) wire length: 813127

Completed placement consistency check successfully.

Swaps called: 5551900

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 39.0986 ns, Fmax: 25.5764 MHz
Placement estimated setup Worst Negative Slack (sWNS): -39.0986 ns
Placement estimated setup Total Negative Slack (sTNS): -46129.4 ns

Placement estimated setup slack histogram:
[ -3.9e-08: -3.5e-08) 317 ( 17.5%) |***********************************************
[ -3.5e-08: -3.1e-08) 316 ( 17.4%) |***********************************************
[ -3.1e-08: -2.8e-08) 315 ( 17.4%) |***********************************************
[ -2.8e-08: -2.4e-08) 209 ( 11.5%) |*******************************
[ -2.4e-08:   -2e-08) 145 (  8.0%) |*********************
[   -2e-08: -1.6e-08)  96 (  5.3%) |**************
[ -1.6e-08: -1.2e-08) 120 (  6.6%) |******************
[ -1.2e-08: -8.4e-09) 219 ( 12.1%) |********************************
[ -8.4e-09: -4.5e-09)  32 (  1.8%) |*****
[ -4.5e-09: -7.1e-10)  43 (  2.4%) |******

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999012, bb_cost: 2710.42, td_cost: 2.98555e-06, 

Placement resource usage:
  io  implemented as io : 6039
  clb implemented as clb: 229

Placement number of temperatures: 96
Placement total # of swap attempts: 5551900
	Swaps accepted: 2851639 (51.4 %)
	Swaps rejected: 2679773 (48.3 %)
	Swaps aborted:   20488 ( 0.4 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                24.01            50.46           49.54          0.00         
                   Median                 23.97            53.78           45.75          0.47         
                   Centroid               23.96            53.98           45.56          0.46         
                   W. Centroid            23.96            53.94           45.59          0.47         
                   W. Median              0.14             7.50            80.08          12.42        
                   Crit. Uniform          0.03             3.22            96.78          0.00         
                   Feasible Region        0.03             1.69            56.55          41.77        

clb                Uniform                0.91             1.16            98.84          0.00         
                   Median                 0.91             22.93           76.84          0.22         
                   Centroid               0.91             13.87           86.13          0.00         
                   W. Centroid            0.92             15.24           84.76          0.00         
                   W. Median              0.01             0.66            97.03          2.31         
                   Crit. Uniform          0.12             0.03            99.97          0.00         
                   Feasible Region        0.12             0.07            99.27          0.66         


Placement Quench timing analysis took 0.0826521 seconds (0.0822397 STA, 0.000412384 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 8.44962 seconds (8.39878 STA, 0.0508423 slack) (98 full updates: 98 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 14.07 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 76 channels (binary search bounds: [-1, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2306442
OPIN->CHANX/CHANY edge count before creating direct connections: 5081732
OPIN->CHANX/CHANY edge count after creating direct connections: 5108428
CHAN->CHAN type edge count:28565864
## Build routing resource graph took 11.35 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 4710900
  RR Graph Edges: 35980734
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 48.49 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 48.49 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   44 (  0.4%) |*
[      0.1:      0.2)   53 (  0.5%) |*
[      0.2:      0.3)  611 (  5.9%) |**************
[      0.3:      0.4)  734 (  7.1%) |*****************
[      0.4:      0.5)  834 (  8.1%) |*******************
[      0.5:      0.6) 1032 ( 10.0%) |************************
[      0.6:      0.7) 1595 ( 15.4%) |*************************************
[      0.7:      0.8) 1981 ( 19.1%) |*********************************************
[      0.8:      0.9) 2009 ( 19.4%) |**********************************************
[      0.9:        1) 1461 ( 14.1%) |*********************************
## Initializing router criticalities took 0.21 seconds (max_rss 4969.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.5     0.0    0 2573874    7609   10354   41191 ( 0.874%)  841605 (15.4%)   41.964 -4.910e+04    -41.964      0.000      0.000      N/A
Incr Slack updates 98 in 0.0165896 sec
Full Max Req/Worst Slack updates 40 in 0.000711875 sec
Incr Max Req/Worst Slack updates 58 in 0.00132852 sec
Incr Criticality updates 35 in 0.00826759 sec
Full Criticality updates 63 in 0.0214226 sec
   2    0.7     0.5  138 4042559    7428   10166   20760 ( 0.441%)  841937 (15.4%)   41.901 -4.920e+04    -41.901      0.000      0.000      N/A
   3    2.0     0.6   66 1.9e+07    7109    9838   15607 ( 0.331%)  847975 (15.5%)   42.210 -4.923e+04    -42.210      0.000      0.000      N/A
   4  330.0     0.8  131 1.2e+09    6852    9585   12073 ( 0.256%)  850260 (15.6%)   42.030 -4.916e+04    -42.030      0.000      0.000      N/A
   5 2051.3     1.1  126 5.3e+09    6533    9253    9215 ( 0.196%)  850898 (15.6%)   41.910 -4.921e+04    -41.910      0.000      0.000      N/A
