// Seed: 3101267170
module module_0 #(
    parameter id_6 = 32'd46,
    parameter id_7 = 32'd51
);
  id_1 :
  assert property (@(posedge id_1) 1)
  else $display;
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_2 = 1 == 1;
  defparam id_6.id_7 =
  id_2++
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input tri id_2,
    output logic id_3,
    input wand id_4,
    input supply1 id_5
);
  always @(1 or negedge 1'h0) begin : LABEL_0
    if (1) begin : LABEL_0
      if (1) begin : LABEL_0
        id_3 = id_1;
      end
    end
  end
  always @(posedge id_2 or posedge 1) begin : LABEL_0
    id_3 <= 1;
    assert (1);
  end
  module_0 modCall_1 ();
endmodule
