--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: time_sim.vhd
-- /___/   /\     Timestamp: Thu Apr 24 17:40:33 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl -pcf vga_bsprite2a_top.pcf -tpw 0 -rpw 100 -s 5 -ar Structure -insert_pp_buffers true vga_bsprite2a_top.ncd time_sim.vhd 
-- Device	: 3s500efg320-5 (PRODUCTION 1.27 2013-10-13)
-- Input file	: vga_bsprite2a_top.ncd
-- Output file	: time_sim.vhd
-- # of Entities	: 1
-- Design Name	: vga_bsprite2a_top
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity vga_bsprite2a_top is
  port (
    vsync : out STD_LOGIC; 
    dp : out STD_LOGIC; 
    upBTN : in STD_LOGIC := 'X'; 
    aBTN : in STD_LOGIC := 'X'; 
    rightBTN : in STD_LOGIC := 'X'; 
    leftBTN : in STD_LOGIC := 'X'; 
    ja1 : in STD_LOGIC := 'X'; 
    ja2 : out STD_LOGIC; 
    ja3 : out STD_LOGIC; 
    downBTN : in STD_LOGIC := 'X'; 
    hsync : out STD_LOGIC; 
    mclk : in STD_LOGIC := 'X'; 
    an : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    blue : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    green : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ld : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    a_to_g : out STD_LOGIC_VECTOR ( 6 downto 0 ); 
    red : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    btn : in STD_LOGIC_VECTOR ( 3 downto 0 ); 
    hill1 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill2 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill3 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill4 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    hill5 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    sw : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end vga_bsprite2a_top;

architecture Structure of vga_bsprite2a_top is
  signal U3_Madd_spriteon1_addsub0001_lut_7_0 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0000_cy_7_0 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000 : STD_LOGIC; 
  signal U3_spriteon2f_add0004_4_0 : STD_LOGIC; 
  signal U3_spriteon2_addsub0000_5_0 : STD_LOGIC; 
  signal U3_spriteon2_addsub0000_7_0 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_7_Q : STD_LOGIC; 
  signal U3_spriteon2_addsub0000_9_0 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000 : STD_LOGIC; 
  signal U3_leftBTN_inv1_inv1_0 : STD_LOGIC; 
  signal U3_C1_not0001_0 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_9324 : STD_LOGIC; 
  signal ld_7_OBUF_0 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_1_Q : STD_LOGIC; 
  signal U3_Mcount_C1_cy_3_Q : STD_LOGIC; 
  signal U3_Mcount_C1_cy_5_Q : STD_LOGIC; 
  signal U3_C2_not0001_0 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_1_Q : STD_LOGIC; 
  signal U3_Mcount_C2_cy_3_Q : STD_LOGIC; 
  signal U3_C2_5_1_9334 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_5_Q : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_lut_7_0 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_5_0 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_1_Q : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_3_Q : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_5_Q : STD_LOGIC; 
  signal title_ypix_addsub0000_0_Q : STD_LOGIC; 
  signal title_ypix_addsub0000_1_Q : STD_LOGIC; 
  signal title_Msub_ypix_addsub0000_cy_1_Q : STD_LOGIC; 
  signal title_ypix_addsub0000_2_Q : STD_LOGIC; 
  signal title_Msub_ypix_addsub0000_cy_3_Q : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_Q : STD_LOGIC; 
  signal title_Msub_ypix_lut_5_Q : STD_LOGIC; 
  signal title_Msub_ypix_addsub0000_cy_5_Q : STD_LOGIC; 
  signal title_ypix_addsub0000_6_Q : STD_LOGIC; 
  signal title_Msub_ypix_lut_7_Q : STD_LOGIC; 
  signal title_ypix_addsub0000_8_Q : STD_LOGIC; 
  signal title_ypix_addsub0000_9_Q : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_1_Q : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_3_Q : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_5_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_1_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_3_Q : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_lut_7_0 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_7_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_8_0 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_bdd0 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_9_0 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_lut_10_0 : STD_LOGIC; 
  signal title_Madd_rom_addr2_add0000_Madd_cy_4_Q : STD_LOGIC; 
  signal title_xpix_5_0 : STD_LOGIC; 
  signal title_N01 : STD_LOGIC; 
  signal title_Madd_rom_addr2_add0000_Madd_cy_6_Q : STD_LOGIC; 
  signal title_N27_0 : STD_LOGIC; 
  signal title_Madd_rom_addr2_add0000_Madd_cy_8_Q : STD_LOGIC; 
  signal title_Madd_rom_addr2_add0000_Madd_cy_10_Q : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_9543 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000 : STD_LOGIC; 
  signal mclk_BUFGP : STD_LOGIC; 
  signal btn_3_IBUF_9575 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_1_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_3_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_5_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_7_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_9_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_11_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_13_Q : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_15_Q : STD_LOGIC; 
  signal title_ypix_3_0 : STD_LOGIC; 
  signal title_ypix_6_0 : STD_LOGIC; 
  signal title_N7 : STD_LOGIC; 
  signal title_ypix_9_0 : STD_LOGIC; 
  signal U3_rise2_9628 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_1_Q : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_3_Q : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_5_Q : STD_LOGIC; 
  signal U1_q_01 : STD_LOGIC; 
  signal U1_Mcount_q_cy_1_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_3_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_5_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_7_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_9_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_11_Q : STD_LOGIC; 
  signal U1_Mcount_q_cy_13_Q : STD_LOGIC; 
  signal U1_q_171 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_7_Q : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_5_0 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_lut_8_0 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_lut_6_0 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_7_Q : STD_LOGIC; 
  signal U3_spriteon1_addsub0001_9_0 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal title_ypix_4_0 : STD_LOGIC; 
  signal title_ypix_8_0 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_4_0 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_5_0 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_7_0 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_8_0 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_8_bdd0 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_5_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_5_Q : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_1_Q : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_3_Q : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_5_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_4_0 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_5_0 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_7_0 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_8_0 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_8_bdd0 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_5_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_1_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_3_Q : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_5_Q : STD_LOGIC; 
  signal U2_Result_0_1 : STD_LOGIC; 
  signal U2_Result_1_1 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_1_Q : STD_LOGIC; 
  signal U2_Result_2_1 : STD_LOGIC; 
  signal U2_Result_3_1 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_3_Q : STD_LOGIC; 
  signal U2_Result_4_1 : STD_LOGIC; 
  signal U2_Result_5_1 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_5_Q : STD_LOGIC; 
  signal U2_Result_6_1 : STD_LOGIC; 
  signal U2_Result_7_1 : STD_LOGIC; 
  signal U2_Result_8_1 : STD_LOGIC; 
  signal U2_Result_9_1 : STD_LOGIC; 
  signal U3_rise_9867 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_1_Q : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_3_Q : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_5_Q : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_1_Q : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_3_Q : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_5_Q : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_1_Q : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_3_Q : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_5_Q : STD_LOGIC; 
  signal U3_Q_0_9919 : STD_LOGIC; 
  signal U3_Q_1_9920 : STD_LOGIC; 
  signal U3_Q_2_9922 : STD_LOGIC; 
  signal U3_Q_3_9923 : STD_LOGIC; 
  signal U3_Q_4_9925 : STD_LOGIC; 
  signal U3_Q_5_9926 : STD_LOGIC; 
  signal U3_Q_6_9928 : STD_LOGIC; 
  signal U3_Q_7_9929 : STD_LOGIC; 
  signal U3_Q_8_9931 : STD_LOGIC; 
  signal U3_Q_9_9932 : STD_LOGIC; 
  signal U3_Q_10_9934 : STD_LOGIC; 
  signal U3_Q_11_9935 : STD_LOGIC; 
  signal U3_Q_12_9937 : STD_LOGIC; 
  signal U3_Q_13_9938 : STD_LOGIC; 
  signal U3_Q_14_9940 : STD_LOGIC; 
  signal U3_Q_15_9941 : STD_LOGIC; 
  signal U3_Q_16_9943 : STD_LOGIC; 
  signal U3_Q_17_9944 : STD_LOGIC; 
  signal U3_q_181 : STD_LOGIC; 
  signal U3_q_191 : STD_LOGIC; 
  signal U3_q_201 : STD_LOGIC; 
  signal M2a_29_10_0 : STD_LOGIC; 
  signal M2a_30_22_0 : STD_LOGIC; 
  signal M2a_28_0 : STD_LOGIC; 
  signal M2a_29_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_4_f6 : STD_LOGIC; 
  signal M2a_26_Q : STD_LOGIC; 
  signal M2a_24_0 : STD_LOGIC; 
  signal N329_0 : STD_LOGIC; 
  signal N66_0 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_3_f7 : STD_LOGIC; 
  signal M2a_14_Q : STD_LOGIC; 
  signal M2a_15_Q : STD_LOGIC; 
  signal M2a_12_28 : STD_LOGIC; 
  signal M1a_19_13 : STD_LOGIC; 
  signal N281_0 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f61 : STD_LOGIC; 
  signal M2a_10_Q : STD_LOGIC; 
  signal M2a_11_Q : STD_LOGIC; 
  signal M2a_8_Q : STD_LOGIC; 
  signal M2a_9_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_4_f7 : STD_LOGIC; 
  signal M2a_22_Q : STD_LOGIC; 
  signal M1a_8_Q : STD_LOGIC; 
  signal M2a_20_0 : STD_LOGIC; 
  signal M1a_10_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f5 : STD_LOGIC; 
  signal M2a_18_Q : STD_LOGIC; 
  signal M2a_19_Q : STD_LOGIC; 
  signal M2a_14_2_0 : STD_LOGIC; 
  signal N417 : STD_LOGIC; 
  signal U3_M2a_mux0000 : STD_LOGIC; 
  signal M2a_6_0 : STD_LOGIC; 
  signal M2a_7_Q : STD_LOGIC; 
  signal M2a_4_Q : STD_LOGIC; 
  signal M2a_5_Q : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_f5 : STD_LOGIC; 
  signal M2a_2_0 : STD_LOGIC; 
  signal M2a_3_0 : STD_LOGIC; 
  signal M2a_1_65_0 : STD_LOGIC; 
  signal M2a_1_37_0 : STD_LOGIC; 
  signal M2_30_Q : STD_LOGIC; 
  signal M1_0_0 : STD_LOGIC; 
  signal M2_28_Q : STD_LOGIC; 
  signal M1_2_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_4_f6 : STD_LOGIC; 
  signal M2_26_Q : STD_LOGIC; 
  signal M1_4_Q : STD_LOGIC; 
  signal M1_6_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_3_f7 : STD_LOGIC; 
  signal M1_14_0 : STD_LOGIC; 
  signal M2_15_0 : STD_LOGIC; 
  signal M2_12_Q : STD_LOGIC; 
  signal M1_18_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f61 : STD_LOGIC; 
  signal M2_10_0 : STD_LOGIC; 
  signal M2_11_Q : STD_LOGIC; 
  signal M2_8_Q : STD_LOGIC; 
  signal M2_9_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_4_f7 : STD_LOGIC; 
  signal M2_22_Q : STD_LOGIC; 
  signal M1_8_Q : STD_LOGIC; 
  signal M2_20_Q : STD_LOGIC; 
  signal M2_21_0 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f5 : STD_LOGIC; 
  signal M1_13_0 : STD_LOGIC; 
  signal M2_19_Q : STD_LOGIC; 
  signal M2_16_Q : STD_LOGIC; 
  signal U3_M2_mux0000 : STD_LOGIC; 
  signal M2_6_Q : STD_LOGIC; 
  signal M2_7_Q : STD_LOGIC; 
  signal M2_4_Q : STD_LOGIC; 
  signal M2_5_Q : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_f5 : STD_LOGIC; 
  signal M2_2_Q : STD_LOGIC; 
  signal M2_3_0 : STD_LOGIC; 
  signal M2_0_0 : STD_LOGIC; 
  signal M2_1_0 : STD_LOGIC; 
  signal M1_30_Q : STD_LOGIC; 
  signal M1_31_0 : STD_LOGIC; 
  signal M1_28_0 : STD_LOGIC; 
  signal M1_29_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_4_f6 : STD_LOGIC; 
  signal M1_26_Q : STD_LOGIC; 
  signal M1_27_Q : STD_LOGIC; 
  signal M1_24_Q : STD_LOGIC; 
  signal M1_25_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_3_f7 : STD_LOGIC; 
  signal M1_15_Q : STD_LOGIC; 
  signal N313_0 : STD_LOGIC; 
  signal M1_0_bdd2 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f61 : STD_LOGIC; 
  signal M1_10_Q : STD_LOGIC; 
  signal M1_11_Q : STD_LOGIC; 
  signal M1_9_0 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_4_f7 : STD_LOGIC; 
  signal M1_22_Q : STD_LOGIC; 
  signal M1_23_Q : STD_LOGIC; 
  signal M1_20_Q : STD_LOGIC; 
  signal M1_21_0 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f5 : STD_LOGIC; 
  signal M1_19_Q : STD_LOGIC; 
  signal M2_13_1_0 : STD_LOGIC; 
  signal N331_0 : STD_LOGIC; 
  signal U3_M1_mux0000 : STD_LOGIC; 
  signal M1_5_Q : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_f5 : STD_LOGIC; 
  signal M1_3_0 : STD_LOGIC; 
  signal M1_1_Q : STD_LOGIC; 
  signal M1a_29_58_0 : STD_LOGIC; 
  signal M1a_30_37_0 : STD_LOGIC; 
  signal M1a_28_0 : STD_LOGIC; 
  signal M1a_29_0 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_4_f6 : STD_LOGIC; 
  signal M1a_26_Q : STD_LOGIC; 
  signal M1a_27_Q : STD_LOGIC; 
  signal M1a_24_Q : STD_LOGIC; 
  signal M1a_25_Q : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f6 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_3_f7 : STD_LOGIC; 
  signal N325 : STD_LOGIC; 
  signal M1a_12_bdd1_0 : STD_LOGIC; 
  signal N255 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f61 : STD_LOGIC; 
  signal M1a_11_Q : STD_LOGIC; 
  signal M1a_9_Q : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f6 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_4_f7 : STD_LOGIC; 
  signal M1a_22_Q : STD_LOGIC; 
  signal M1a_23_Q : STD_LOGIC; 
  signal M1a_20_Q : STD_LOGIC; 
  signal M1a_21_Q : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f5 : STD_LOGIC; 
  signal M1a_18_0 : STD_LOGIC; 
  signal M1a_19_Q : STD_LOGIC; 
  signal N323 : STD_LOGIC; 
  signal U3_M1a_mux0000 : STD_LOGIC; 
  signal M1a_4_bdd0 : STD_LOGIC; 
  signal N327_0 : STD_LOGIC; 
  signal M1a_4_0 : STD_LOGIC; 
  signal M1a_5_Q : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_f5 : STD_LOGIC; 
  signal M1a_2_Q : STD_LOGIC; 
  signal M1a_3_Q : STD_LOGIC; 
  signal M1a_1_Q : STD_LOGIC; 
  signal U3_tank110sRomPix_2_0 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_3_f5 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_4_f5 : STD_LOGIC; 
  signal U3_tank110sM_mux0000 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_3_f5 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_4_f5 : STD_LOGIC; 
  signal U3_tank11sM_mux0000 : STD_LOGIC; 
  signal ja1_IBUF_10151 : STD_LOGIC; 
  signal ld_0_OBUF_10168 : STD_LOGIC; 
  signal ld_1_OBUF_10169 : STD_LOGIC; 
  signal ld_2_OBUF_10170 : STD_LOGIC; 
  signal ld_5_OBUF_10173 : STD_LOGIC; 
  signal ld_6_OBUF_10174 : STD_LOGIC; 
  signal sw_0_IBUF_10175 : STD_LOGIC; 
  signal sw_1_IBUF_10176 : STD_LOGIC; 
  signal sw_2_IBUF_10177 : STD_LOGIC; 
  signal sw_3_IBUF_10178 : STD_LOGIC; 
  signal sw_4_IBUF_10179 : STD_LOGIC; 
  signal sw_5_IBUF_10180 : STD_LOGIC; 
  signal sw_6_IBUF_10181 : STD_LOGIC; 
  signal sw_7_IBUF_10182 : STD_LOGIC; 
  signal btn_0_IBUF_10185 : STD_LOGIC; 
  signal btn_1_IBUF_10186 : STD_LOGIC; 
  signal btn_2_IBUF_10187 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_ram_douta : STD_LOGIC; 
  signal title_spriteon_0 : STD_LOGIC; 
  signal sig_MTitle_3_0 : STD_LOGIC; 
  signal selector_green_0_42_0 : STD_LOGIC; 
  signal selector_green_1_29 : STD_LOGIC; 
  signal title_green_cmp_lt0000_0 : STD_LOGIC; 
  signal sig_tank1_angle_calc_5_0 : STD_LOGIC; 
  signal sig_tank2_angle_calc_5_0 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000212_0 : STD_LOGIC; 
  signal U3_spriteonB2_and00005_0 : STD_LOGIC; 
  signal N375 : STD_LOGIC; 
  signal N367_0 : STD_LOGIC; 
  signal M1_26_bdd0 : STD_LOGIC; 
  signal N423_0 : STD_LOGIC; 
  signal M1_27_bdd0_0 : STD_LOGIC; 
  signal M1a_11_1 : STD_LOGIC; 
  signal M1a_11_2_0 : STD_LOGIC; 
  signal U3_N100 : STD_LOGIC; 
  signal U3_tank2HP_2_Q : STD_LOGIC; 
  signal selector_blue_1_14_0 : STD_LOGIC; 
  signal vidon : STD_LOGIC; 
  signal sig_MTitle_1_0 : STD_LOGIC; 
  signal U3_font2_2_and0000_bdd0 : STD_LOGIC; 
  signal M2a_18_2_0 : STD_LOGIC; 
  signal U3_tank1Angle10s_cmp_gt0000_0 : STD_LOGIC; 
  signal U3_tank1Angle1s_and00009 : STD_LOGIC; 
  signal M1_22_bdd9_0 : STD_LOGIC; 
  signal M1_21_bdd5 : STD_LOGIC; 
  signal N365 : STD_LOGIC; 
  signal U3_RMht1_not0001_0 : STD_LOGIC; 
  signal sig_gameDown : STD_LOGIC; 
  signal N241_0 : STD_LOGIC; 
  signal U3_Result_5_136_0 : STD_LOGIC; 
  signal U3_RMht2_not0001_0 : STD_LOGIC; 
  signal N239_0 : STD_LOGIC; 
  signal U3_Result_5_236_0 : STD_LOGIC; 
  signal M1_22_bdd12 : STD_LOGIC; 
  signal M1_31_25 : STD_LOGIC; 
  signal M1a_24_bdd1_0 : STD_LOGIC; 
  signal M1a_22_bdd0 : STD_LOGIC; 
  signal N275 : STD_LOGIC; 
  signal U3_font2_3_and0000_bdd0 : STD_LOGIC; 
  signal N445_0 : STD_LOGIC; 
  signal M1_24_bdd0_0 : STD_LOGIC; 
  signal M1_25_2_0 : STD_LOGIC; 
  signal M1_25_54 : STD_LOGIC; 
  signal M1_25_bdd1_0 : STD_LOGIC; 
  signal M1_29_26 : STD_LOGIC; 
  signal M1_26_58_0 : STD_LOGIC; 
  signal M1_26_25_0 : STD_LOGIC; 
  signal M1_27_105 : STD_LOGIC; 
  signal M1_27_129_0 : STD_LOGIC; 
  signal M1_29_69_0 : STD_LOGIC; 
  signal M1_29_77_0 : STD_LOGIC; 
  signal U3_RMcnt_and0001_0 : STD_LOGIC; 
  signal U3_RMcnt_and0000 : STD_LOGIC; 
  signal M1_10_1 : STD_LOGIC; 
  signal M1_10_2_0 : STD_LOGIC; 
  signal N185_0 : STD_LOGIC; 
  signal U3_font2_mux0007_2_596 : STD_LOGIC; 
  signal U3_font2_mux0007_3_197 : STD_LOGIC; 
  signal M1_9_1_10296 : STD_LOGIC; 
  signal M1_9_2_0 : STD_LOGIC; 
  signal M1_3_1_10298 : STD_LOGIC; 
  signal M1_3_2_0 : STD_LOGIC; 
  signal M2_3_127 : STD_LOGIC; 
  signal M2_0_bdd13 : STD_LOGIC; 
  signal M2_0_bdd6_0 : STD_LOGIC; 
  signal M2_5_bdd0 : STD_LOGIC; 
  signal U3_tank1Angle10s_and000025 : STD_LOGIC; 
  signal N211 : STD_LOGIC; 
  signal M1_27_bdd4 : STD_LOGIC; 
  signal M1_30_51 : STD_LOGIC; 
  signal N397 : STD_LOGIC; 
  signal U2_vidon_and000026 : STD_LOGIC; 
  signal U2_vidon_and000065 : STD_LOGIC; 
  signal M1a_21_22_0 : STD_LOGIC; 
  signal N455_0 : STD_LOGIC; 
  signal M1_22_bdd0_0 : STD_LOGIC; 
  signal M1_23_bdd0_0 : STD_LOGIC; 
  signal M1a_23_41_0 : STD_LOGIC; 
  signal N399_0 : STD_LOGIC; 
  signal M1_23_bdd1_0 : STD_LOGIC; 
  signal M1a_24_38 : STD_LOGIC; 
  signal N453_0 : STD_LOGIC; 
  signal M1_28_129 : STD_LOGIC; 
  signal N421_0 : STD_LOGIC; 
  signal M2_4_bdd0_0 : STD_LOGIC; 
  signal N347_0 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_10324 : STD_LOGIC; 
  signal U3_N84_0 : STD_LOGIC; 
  signal U3_spriteonB4_0 : STD_LOGIC; 
  signal U3_spriteonB5_0 : STD_LOGIC; 
  signal U3_spriteonB3_0 : STD_LOGIC; 
  signal N297 : STD_LOGIC; 
  signal M1a_3_1 : STD_LOGIC; 
  signal M1a_3_2_0 : STD_LOGIC; 
  signal N263 : STD_LOGIC; 
  signal U3_N29_0 : STD_LOGIC; 
  signal selector_red_0_34_0 : STD_LOGIC; 
  signal sig_MTitle_5_0 : STD_LOGIC; 
  signal M1_22_27_0 : STD_LOGIC; 
  signal N351_0 : STD_LOGIC; 
  signal M1_23_22_0 : STD_LOGIC; 
  signal M1_23_30_0 : STD_LOGIC; 
  signal M1_28_33 : STD_LOGIC; 
  signal M2_2_26 : STD_LOGIC; 
  signal M2_2_69_0 : STD_LOGIC; 
  signal M2_2_77_0 : STD_LOGIC; 
  signal M2_4_107 : STD_LOGIC; 
  signal M2_4_40 : STD_LOGIC; 
  signal M2_5_25_0 : STD_LOGIC; 
  signal M2_5_58_0 : STD_LOGIC; 
  signal M2_6_93_0 : STD_LOGIC; 
  signal M2_6_bdd0 : STD_LOGIC; 
  signal N447_0 : STD_LOGIC; 
  signal M2_7_bdd0_0 : STD_LOGIC; 
  signal M2_0_bdd16_0 : STD_LOGIC; 
  signal M2_0_25 : STD_LOGIC; 
  signal U3_RMcnt2_and0001_0 : STD_LOGIC; 
  signal U3_RMcnt2_and0000 : STD_LOGIC; 
  signal N187_0 : STD_LOGIC; 
  signal M2_3_48_0 : STD_LOGIC; 
  signal U3_font1_0_and0000_bdd0 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le0000121_0 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000112_0 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000128_10368 : STD_LOGIC; 
  signal U3_spriteonB4_and000031 : STD_LOGIC; 
  signal U3_font2_mux0007_4_bdd2 : STD_LOGIC; 
  signal title_spriteon_and000087 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal U3_font2_mux0007_1_180 : STD_LOGIC; 
  signal M2a_7_38 : STD_LOGIC; 
  signal N339 : STD_LOGIC; 
  signal M2_9_bdd0_0 : STD_LOGIC; 
  signal M2a_8_11_0 : STD_LOGIC; 
  signal M2_8_bdd1_0 : STD_LOGIC; 
  signal U3_font2_1_and0000_bdd0 : STD_LOGIC; 
  signal N287 : STD_LOGIC; 
  signal M2_1_51 : STD_LOGIC; 
  signal M2_3_34 : STD_LOGIC; 
  signal M2_8_22_0 : STD_LOGIC; 
  signal M2_8_30_0 : STD_LOGIC; 
  signal M2_9_27_0 : STD_LOGIC; 
  signal N341_0 : STD_LOGIC; 
  signal N261 : STD_LOGIC; 
  signal U3_spriteonGrnd : STD_LOGIC; 
  signal U3_spriteonB2_0 : STD_LOGIC; 
  signal U3_blue_and0002_0 : STD_LOGIC; 
  signal U3_N35 : STD_LOGIC; 
  signal U3_spriteonM1 : STD_LOGIC; 
  signal U3_N30 : STD_LOGIC; 
  signal U3_spriteonB1_0 : STD_LOGIC; 
  signal U3_destroy2_mux001719 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N289 : STD_LOGIC; 
  signal U3_C2_not000186 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000032_10401 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000065_0 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0000113_0 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000165_0 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000132_10405 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0001113_0 : STD_LOGIC; 
  signal N208_0 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le0000 : STD_LOGIC; 
  signal U3_font2_0_and0000_bdd0 : STD_LOGIC; 
  signal U3_N33_0 : STD_LOGIC; 
  signal selector_green_1_2_0 : STD_LOGIC; 
  signal U3_N28_0 : STD_LOGIC; 
  signal U3_N0_0 : STD_LOGIC; 
  signal U3_RMht2_not0001_bdd3_0 : STD_LOGIC; 
  signal U3_RMht2_not0001183_0 : STD_LOGIC; 
  signal U3_RMht2_not00011218_SW0_SW0_O : STD_LOGIC; 
  signal N213_0 : STD_LOGIC; 
  signal U3_C1_not00015_0 : STD_LOGIC; 
  signal U3_C1_not000110_0 : STD_LOGIC; 
  signal U3_C1_not00014_O : STD_LOGIC; 
  signal U3_C1_not000127_0 : STD_LOGIC; 
  signal sig_tank2 : STD_LOGIC; 
  signal U3_C1_not0001105_0 : STD_LOGIC; 
  signal U3_C1_not000183_O : STD_LOGIC; 
  signal U3_C1_not000147_0 : STD_LOGIC; 
  signal N210_0 : STD_LOGIC; 
  signal who_present_state_FSM_N0 : STD_LOGIC; 
  signal who_delay2_10429 : STD_LOGIC; 
  signal who_delay1_10430 : STD_LOGIC; 
  signal who_delay3_10431 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq0000 : STD_LOGIC; 
  signal nes_N11_0 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000010_0 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000021_0 : STD_LOGIC; 
  signal nes_counter_reg_not0001_0 : STD_LOGIC; 
  signal U3_rise2_and0000_SW0_O : STD_LOGIC; 
  signal U3_RM2_and0000_0 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000125_0 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000112_10441 : STD_LOGIC; 
  signal U3_rise_and0000_SW0_O : STD_LOGIC; 
  signal U3_RM1_and0000_0 : STD_LOGIC; 
  signal U3_RMcnt_and000136_SW0_O : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0000_0 : STD_LOGIC; 
  signal N221_0 : STD_LOGIC; 
  signal sig_gameRight : STD_LOGIC; 
  signal U3_C2_not000150_O : STD_LOGIC; 
  signal U3_C2_not000164_0 : STD_LOGIC; 
  signal U3_C2_not000123_O : STD_LOGIC; 
  signal U3_C2_not000113_0 : STD_LOGIC; 
  signal U3_C2_not00016_0 : STD_LOGIC; 
  signal U3_RMht2_not0001157_SW0_O : STD_LOGIC; 
  signal U3_RMht2_not0001_bdd1_0 : STD_LOGIC; 
  signal N231_0 : STD_LOGIC; 
  signal U3_destroy1_mux001527_0 : STD_LOGIC; 
  signal U3_destroy1_mux001562_O : STD_LOGIC; 
  signal U3_destroy1_mux001541_0 : STD_LOGIC; 
  signal N299_0 : STD_LOGIC; 
  signal U3_destroy1_10461 : STD_LOGIC; 
  signal U2_N3 : STD_LOGIC; 
  signal U2_hcs_cmp_eq00005_0 : STD_LOGIC; 
  signal U3_N14 : STD_LOGIC; 
  signal U2_vsenable_10465 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_10466 : STD_LOGIC; 
  signal N206_0 : STD_LOGIC; 
  signal U2_N2 : STD_LOGIC; 
  signal U3_C2_not00011_O : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0001_0 : STD_LOGIC; 
  signal U3_RMcnt2_and000136_SW0_O : STD_LOGIC; 
  signal N223_0 : STD_LOGIC; 
  signal U2_hcs_cmp_eq000010_10473 : STD_LOGIC; 
  signal U3_N15 : STD_LOGIC; 
  signal sig_gameUp : STD_LOGIC; 
  signal U3_RMht1_not00011114_SW0_O : STD_LOGIC; 
  signal U3_RMht1_2_1_10477 : STD_LOGIC; 
  signal U3_RMht1_1_1_10478 : STD_LOGIC; 
  signal U3_RMht1_not00011114_0 : STD_LOGIC; 
  signal U3_RMht1_not0001164_0 : STD_LOGIC; 
  signal U3_RMht1_not00011171_O : STD_LOGIC; 
  signal U3_RMht1_not00011131_0 : STD_LOGIC; 
  signal U3_RMht1_not00011168_0 : STD_LOGIC; 
  signal nes_N0 : STD_LOGIC; 
  signal N40_0 : STD_LOGIC; 
  signal U3_RMht1_not0001164_SW0_O : STD_LOGIC; 
  signal sig_gameA_0 : STD_LOGIC; 
  signal N51_0 : STD_LOGIC; 
  signal N165_0 : STD_LOGIC; 
  signal U3_tank1HP_2_Q : STD_LOGIC; 
  signal U3_blue_and0000_0 : STD_LOGIC; 
  signal U3_B_and0000 : STD_LOGIC; 
  signal N26_0 : STD_LOGIC; 
  signal U3_spriteonM2_0 : STD_LOGIC; 
  signal U3_destroy2_mux001727_0 : STD_LOGIC; 
  signal N29_0 : STD_LOGIC; 
  signal N28_0 : STD_LOGIC; 
  signal U3_destroy2_mux001754_0 : STD_LOGIC; 
  signal U3_tank2HP_0_Q : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_10509 : STD_LOGIC; 
  signal N22_0 : STD_LOGIC; 
  signal U3_CM1_and0000_0 : STD_LOGIC; 
  signal U3_CM2_and0000_0 : STD_LOGIC; 
  signal sig_MTitle_0_0 : STD_LOGIC; 
  signal N389_0 : STD_LOGIC; 
  signal U3_Mhorz_10566 : STD_LOGIC; 
  signal U3_font2_5_and0000_bdd0 : STD_LOGIC; 
  signal U3_font2_2_and0000_bdd2 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal N303_0 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd2_10576 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal selector_green_2_81_0 : STD_LOGIC; 
  signal selector_green_2_17_0 : STD_LOGIC; 
  signal x7_an_1_mux000134_0 : STD_LOGIC; 
  signal x7_an_1_mux000126 : STD_LOGIC; 
  signal U3_spriteonB4_and00002_0 : STD_LOGIC; 
  signal U3_N32_0 : STD_LOGIC; 
  signal U3_N109 : STD_LOGIC; 
  signal N443_0 : STD_LOGIC; 
  signal N291_0 : STD_LOGIC; 
  signal U3_blue_and0001_0 : STD_LOGIC; 
  signal U3_tank1Angle10s_0 : STD_LOGIC; 
  signal U3_tank1Angle1s : STD_LOGIC; 
  signal U3_B_mux001651_0 : STD_LOGIC; 
  signal U3_N20 : STD_LOGIC; 
  signal U3_B_10612 : STD_LOGIC; 
  signal U3_blue_and0004 : STD_LOGIC; 
  signal U3_blue_and0003_0 : STD_LOGIC; 
  signal U3_B_mux001663_0 : STD_LOGIC; 
  signal U3_B_mux001672_10616 : STD_LOGIC; 
  signal N237_0 : STD_LOGIC; 
  signal N175 : STD_LOGIC; 
  signal N383 : STD_LOGIC; 
  signal U3_spriteonB5_and000027_0 : STD_LOGIC; 
  signal U3_destroy1_mux00154_0 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal N48_0 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000221_0 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000 : STD_LOGIC; 
  signal U3_spriteonB4_and000010_0 : STD_LOGIC; 
  signal N100_0 : STD_LOGIC; 
  signal nes_nes_clk31_0 : STD_LOGIC; 
  signal U3_spriteonB5_and000042_0 : STD_LOGIC; 
  signal U3_spriteonB5_and00009_0 : STD_LOGIC; 
  signal U3_spriteonB5_and000059_10635 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000072_0 : STD_LOGIC; 
  signal U3_spriteonB1_and000032 : STD_LOGIC; 
  signal title_spriteon_and0000169_10638 : STD_LOGIC; 
  signal U3_spriteonB3_and00002_0 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000074_0 : STD_LOGIC; 
  signal N435_0 : STD_LOGIC; 
  signal M2_3_bdd6 : STD_LOGIC; 
  signal M2_0_bdd9 : STD_LOGIC; 
  signal M2a_4_52_0 : STD_LOGIC; 
  signal title_spriteon_and0000119_10645 : STD_LOGIC; 
  signal title_spriteon_and0000124_0 : STD_LOGIC; 
  signal title_spriteon_and0000178_10647 : STD_LOGIC; 
  signal title_spriteon_and0000205_0 : STD_LOGIC; 
  signal U3_N105 : STD_LOGIC; 
  signal selector_red_1_2_0 : STD_LOGIC; 
  signal selector_red_1_14_0 : STD_LOGIC; 
  signal U3_font1_1_and0000_bdd0 : STD_LOGIC; 
  signal U3_N57 : STD_LOGIC; 
  signal U3_spriteonB3_and000045_0 : STD_LOGIC; 
  signal N283 : STD_LOGIC; 
  signal selector_blue_0_25_10659 : STD_LOGIC; 
  signal selector_blue_0_8_0 : STD_LOGIC; 
  signal U2_vidon_and00006_10663 : STD_LOGIC; 
  signal U2_vidon_and000018_0 : STD_LOGIC; 
  signal U2_vidon_and00000_10665 : STD_LOGIC; 
  signal U2_vidon_and000039_0 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000040_0 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N167_0 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_le00002_0 : STD_LOGIC; 
  signal N56_0 : STD_LOGIC; 
  signal N381 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000096_0 : STD_LOGIC; 
  signal nes_a_reg_10679 : STD_LOGIC; 
  signal nes_b_reg_10680 : STD_LOGIC; 
  signal M1_22_bdd4 : STD_LOGIC; 
  signal M1_28_2_0 : STD_LOGIC; 
  signal M1_28_12_0 : STD_LOGIC; 
  signal U3_N24 : STD_LOGIC; 
  signal U3_N97 : STD_LOGIC; 
  signal N433_0 : STD_LOGIC; 
  signal selector_red_2_4_0 : STD_LOGIC; 
  signal U3_spriteonB1_and00005_0 : STD_LOGIC; 
  signal nes_sel_reg_10690 : STD_LOGIC; 
  signal N405 : STD_LOGIC; 
  signal M2_1_bdd1_0 : STD_LOGIC; 
  signal U3_tank1Angle10s_cmp_le00002_0 : STD_LOGIC; 
  signal U3_tank1Angle1s_and000033_0 : STD_LOGIC; 
  signal N163_0 : STD_LOGIC; 
  signal U3_N19_0 : STD_LOGIC; 
  signal N407 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N457 : STD_LOGIC; 
  signal title_spriteon_and00006_0 : STD_LOGIC; 
  signal N267_0 : STD_LOGIC; 
  signal M2_13_bdd4_0 : STD_LOGIC; 
  signal M1_3_bdd3_0 : STD_LOGIC; 
  signal N285 : STD_LOGIC; 
  signal title_green_cmp_lt0000225_0 : STD_LOGIC; 
  signal U2_vidon_and000013 : STD_LOGIC; 
  signal U2_vidon_and000080_0 : STD_LOGIC; 
  signal U3_font2_4_and0000_bdd0 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal U3_tank1Angle10s_and000055_0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal nes_right_reg_10716 : STD_LOGIC; 
  signal U2_vidon_and0000117_0 : STD_LOGIC; 
  signal U3_destroy2_10720 : STD_LOGIC; 
  signal U3_destroy2_mux001766_10721 : STD_LOGIC; 
  signal sig_gameB : STD_LOGIC; 
  signal M2_10_bdd14 : STD_LOGIC; 
  signal N18_0 : STD_LOGIC; 
  signal N439_0 : STD_LOGIC; 
  signal U3_B_mux001615_0 : STD_LOGIC; 
  signal U3_B_mux00164_10727 : STD_LOGIC; 
  signal N459_0 : STD_LOGIC; 
  signal M1_21_bdd8 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_ge00001_10730 : STD_LOGIC; 
  signal N34_0 : STD_LOGIC; 
  signal U3_tank1Angle10s_cmp_le000018_10732 : STD_LOGIC; 
  signal title_spriteon_and000038_0 : STD_LOGIC; 
  signal M1_27_13_0 : STD_LOGIC; 
  signal M1a_26_33_0 : STD_LOGIC; 
  signal U3_spriteonB1_and000035_0 : STD_LOGIC; 
  signal title_spriteon_and000035_0 : STD_LOGIC; 
  signal N257_0 : STD_LOGIC; 
  signal title_spriteon_and000019_10740 : STD_LOGIC; 
  signal U3_tank1Angle1s_and000023 : STD_LOGIC; 
  signal title_spriteon_and000052_10742 : STD_LOGIC; 
  signal M1a_26_55_10743 : STD_LOGIC; 
  signal M1a_27_52_0 : STD_LOGIC; 
  signal M1_28_bdd1_0 : STD_LOGIC; 
  signal M1a_29_32_10746 : STD_LOGIC; 
  signal M1_29_bdd5 : STD_LOGIC; 
  signal N377_0 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal N311 : STD_LOGIC; 
  signal nes_start_reg_10755 : STD_LOGIC; 
  signal selector_red_1_47_10756 : STD_LOGIC; 
  signal sig_MTitle_6_0 : STD_LOGIC; 
  signal selector_red_2_31_10758 : STD_LOGIC; 
  signal sig_MTitle_7_0 : STD_LOGIC; 
  signal nes_left_reg_10760 : STD_LOGIC; 
  signal nes_down_reg_10761 : STD_LOGIC; 
  signal M1_21_2_0 : STD_LOGIC; 
  signal M1_21_27_10763 : STD_LOGIC; 
  signal M1_12_bdd0_0 : STD_LOGIC; 
  signal M1_22_bdd7 : STD_LOGIC; 
  signal M1_23_bdd6 : STD_LOGIC; 
  signal M1_31_62_10767 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal M2_10_27_10769 : STD_LOGIC; 
  signal M1_28_71_10770 : STD_LOGIC; 
  signal M2_6_54_0 : STD_LOGIC; 
  signal M1_30_91_0 : STD_LOGIC; 
  signal M2_0_bdd1 : STD_LOGIC; 
  signal M2_1_108_0 : STD_LOGIC; 
  signal M2_0_71 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N32_0 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal U3_tank1HP_0_Q : STD_LOGIC; 
  signal U3_spriteonB1_and000055_0 : STD_LOGIC; 
  signal U3_spriteonB1_and000017_10781 : STD_LOGIC; 
  signal nes_up_reg_10782 : STD_LOGIC; 
  signal selector_green_0_16_10783 : STD_LOGIC; 
  signal N391_0 : STD_LOGIC; 
  signal M2a_6_bdd0_0 : STD_LOGIC; 
  signal M2a_2_32_10786 : STD_LOGIC; 
  signal M2_2_bdd5 : STD_LOGIC; 
  signal M2a_5_33_0 : STD_LOGIC; 
  signal M2a_5_55_10789 : STD_LOGIC; 
  signal N301 : STD_LOGIC; 
  signal M2_1_2 : STD_LOGIC; 
  signal M2_3_12_0 : STD_LOGIC; 
  signal M2_3_bdd9 : STD_LOGIC; 
  signal M2_3_72_10794 : STD_LOGIC; 
  signal U2_vidon_and0000105_10795 : STD_LOGIC; 
  signal U3_spriteonB3_and000015_10796 : STD_LOGIC; 
  signal N371 : STD_LOGIC; 
  signal N369 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N373 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT_10832 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F_10831 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF_10823 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV_10821 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG_10820 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G_10818 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG_10810 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_10863 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_10854 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST_10853 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND_10852 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY_10851 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2_10850 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2_10849 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G_10848 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_10840 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_10894 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_10885 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST_10884 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND_10883 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY_10882 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2_10881 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2_10880 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G_10879 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_10872 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_10925 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_10918 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST_10917 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND_10916 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY_10915 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2_10914 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2_10913 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G_10912 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_10904 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CY0F_10956 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYSELF_10948 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYMUXFAST_10947 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYAND_10946 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_FASTCARRY_10945 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYMUXG2_10944 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYMUXF2_10943 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CY0G_10942 : STD_LOGIC; 
  signal U3_spriteon1_cmp_ge0000_CYSELG_10936 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT_10986 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F_10985 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF_10977 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV_10975 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG_10974 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G_10972 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG_10964 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_11017 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_11008 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST_11007 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND_11006 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY_11005 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2_11004 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2_11003 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G_11002 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_10994 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_11048 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_11040 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST_11039 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND_11038 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY_11037 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2_11036 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2_11035 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G_11034 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_11028 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_11081 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_11073 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST_11072 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND_11071 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY_11070 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2_11069 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2_11068 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G_11067 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_11059 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CY0F_11114 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYSELF_11106 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYMUXFAST_11105 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYAND_11104 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_FASTCARRY_11103 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYMUXG2_11102 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYMUXF2_11101 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CY0G_11100 : STD_LOGIC; 
  signal U3_spriteon2f_cmp_le0000_CYSELG_11092 : STD_LOGIC; 
  signal U3_C1_0_DXMUX_11160 : STD_LOGIC; 
  signal U3_C1_0_XORF_11158 : STD_LOGIC; 
  signal U3_C1_0_CYINIT_11157 : STD_LOGIC; 
  signal U3_C1_0_CY0F_11156 : STD_LOGIC; 
  signal U3_C1_0_CYSELF_11149 : STD_LOGIC; 
  signal U3_C1_0_DYMUX_11142 : STD_LOGIC; 
  signal U3_C1_0_XORG_11140 : STD_LOGIC; 
  signal U3_C1_0_CYMUXG_11139 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_0_Q : STD_LOGIC; 
  signal U3_C1_0_CY0G_11137 : STD_LOGIC; 
  signal U3_C1_0_CYSELG_11130 : STD_LOGIC; 
  signal U3_C1_0_CLKINV_11128 : STD_LOGIC; 
  signal U3_C1_0_CEINV_11127 : STD_LOGIC; 
  signal U3_C1_2_DXMUX_11213 : STD_LOGIC; 
  signal U3_C1_2_XORF_11211 : STD_LOGIC; 
  signal U3_C1_2_CYINIT_11210 : STD_LOGIC; 
  signal U3_C1_2_CY0F_11209 : STD_LOGIC; 
  signal U3_C1_2_DYMUX_11197 : STD_LOGIC; 
  signal U3_C1_2_XORG_11195 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_2_Q : STD_LOGIC; 
  signal U3_C1_2_CYSELF_11193 : STD_LOGIC; 
  signal U3_C1_2_CYMUXFAST_11192 : STD_LOGIC; 
  signal U3_C1_2_CYAND_11191 : STD_LOGIC; 
  signal U3_C1_2_FASTCARRY_11190 : STD_LOGIC; 
  signal U3_C1_2_CYMUXG2_11189 : STD_LOGIC; 
  signal U3_C1_2_CYMUXF2_11188 : STD_LOGIC; 
  signal U3_C1_2_CY0G_11187 : STD_LOGIC; 
  signal U3_C1_2_CYSELG_11180 : STD_LOGIC; 
  signal U3_C1_2_CLKINV_11178 : STD_LOGIC; 
  signal U3_C1_2_CEINV_11177 : STD_LOGIC; 
  signal U3_C1_4_DXMUX_11266 : STD_LOGIC; 
  signal U3_C1_4_XORF_11264 : STD_LOGIC; 
  signal U3_C1_4_CYINIT_11263 : STD_LOGIC; 
  signal U3_C1_4_CY0F_11262 : STD_LOGIC; 
  signal U3_C1_4_DYMUX_11250 : STD_LOGIC; 
  signal U3_C1_4_XORG_11248 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_4_Q : STD_LOGIC; 
  signal U3_C1_4_CYSELF_11246 : STD_LOGIC; 
  signal U3_C1_4_CYMUXFAST_11245 : STD_LOGIC; 
  signal U3_C1_4_CYAND_11244 : STD_LOGIC; 
  signal U3_C1_4_FASTCARRY_11243 : STD_LOGIC; 
  signal U3_C1_4_CYMUXG2_11242 : STD_LOGIC; 
  signal U3_C1_4_CYMUXF2_11241 : STD_LOGIC; 
  signal U3_C1_4_CY0G_11240 : STD_LOGIC; 
  signal U3_C1_4_CYSELG_11233 : STD_LOGIC; 
  signal U3_C1_4_CLKINV_11231 : STD_LOGIC; 
  signal U3_C1_4_CEINV_11230 : STD_LOGIC; 
  signal U3_C1_6_DXMUX_11319 : STD_LOGIC; 
  signal U3_C1_6_XORF_11317 : STD_LOGIC; 
  signal U3_C1_6_CYINIT_11316 : STD_LOGIC; 
  signal U3_C1_6_CY0F_11315 : STD_LOGIC; 
  signal U3_C1_6_DYMUX_11303 : STD_LOGIC; 
  signal U3_C1_6_XORG_11301 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_6_Q : STD_LOGIC; 
  signal U3_C1_6_CYSELF_11299 : STD_LOGIC; 
  signal U3_C1_6_CYMUXFAST_11298 : STD_LOGIC; 
  signal U3_C1_6_CYAND_11297 : STD_LOGIC; 
  signal U3_C1_6_FASTCARRY_11296 : STD_LOGIC; 
  signal U3_C1_6_CYMUXG2_11295 : STD_LOGIC; 
  signal U3_C1_6_CYMUXF2_11294 : STD_LOGIC; 
  signal U3_C1_6_CY0G_11293 : STD_LOGIC; 
  signal U3_C1_6_CYSELG_11286 : STD_LOGIC; 
  signal U3_C1_6_CLKINV_11284 : STD_LOGIC; 
  signal U3_C1_6_CEINV_11283 : STD_LOGIC; 
  signal U3_C1_8_DXMUX_11364 : STD_LOGIC; 
  signal U3_C1_8_XORF_11362 : STD_LOGIC; 
  signal U3_C1_8_CYINIT_11361 : STD_LOGIC; 
  signal U3_C1_8_CY0F_11360 : STD_LOGIC; 
  signal U3_C1_8_CYSELF_11353 : STD_LOGIC; 
  signal U3_C1_8_DYMUX_11347 : STD_LOGIC; 
  signal U3_C1_8_XORG_11345 : STD_LOGIC; 
  signal U3_Mcount_C1_cy_8_Q : STD_LOGIC; 
  signal U3_C1_8_CLKINV_11336 : STD_LOGIC; 
  signal U3_C1_8_CEINV_11335 : STD_LOGIC; 
  signal U3_C2_0_DXMUX_11414 : STD_LOGIC; 
  signal U3_C2_0_XORF_11412 : STD_LOGIC; 
  signal U3_C2_0_CYINIT_11411 : STD_LOGIC; 
  signal U3_C2_0_CY0F_11410 : STD_LOGIC; 
  signal U3_C2_0_CYSELF_11403 : STD_LOGIC; 
  signal U3_C2_0_DYMUX_11396 : STD_LOGIC; 
  signal U3_C2_0_XORG_11394 : STD_LOGIC; 
  signal U3_C2_0_CYMUXG_11393 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_0_Q : STD_LOGIC; 
  signal U3_C2_0_CY0G_11391 : STD_LOGIC; 
  signal U3_C2_0_CYSELG_11384 : STD_LOGIC; 
  signal U3_C2_0_CLKINV_11382 : STD_LOGIC; 
  signal U3_C2_0_CEINV_11381 : STD_LOGIC; 
  signal U3_C2_2_DXMUX_11467 : STD_LOGIC; 
  signal U3_C2_2_XORF_11465 : STD_LOGIC; 
  signal U3_C2_2_CYINIT_11464 : STD_LOGIC; 
  signal U3_C2_2_CY0F_11463 : STD_LOGIC; 
  signal U3_C2_2_DYMUX_11451 : STD_LOGIC; 
  signal U3_C2_2_XORG_11449 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_2_Q : STD_LOGIC; 
  signal U3_C2_2_CYSELF_11447 : STD_LOGIC; 
  signal U3_C2_2_CYMUXFAST_11446 : STD_LOGIC; 
  signal U3_C2_2_CYAND_11445 : STD_LOGIC; 
  signal U3_C2_2_FASTCARRY_11444 : STD_LOGIC; 
  signal U3_C2_2_CYMUXG2_11443 : STD_LOGIC; 
  signal U3_C2_2_CYMUXF2_11442 : STD_LOGIC; 
  signal U3_C2_2_CY0G_11441 : STD_LOGIC; 
  signal U3_C2_2_CYSELG_11434 : STD_LOGIC; 
  signal U3_C2_2_CLKINV_11432 : STD_LOGIC; 
  signal U3_C2_2_CEINV_11431 : STD_LOGIC; 
  signal U3_C2_4_DXMUX_11521 : STD_LOGIC; 
  signal U3_C2_4_XORF_11519 : STD_LOGIC; 
  signal U3_C2_4_CYINIT_11518 : STD_LOGIC; 
  signal U3_C2_4_CY0F_11517 : STD_LOGIC; 
  signal U3_C2_4_DYMUX_11505 : STD_LOGIC; 
  signal U3_C2_4_GYMUX_11504 : STD_LOGIC; 
  signal U3_C2_4_XORG_11503 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_4_Q : STD_LOGIC; 
  signal U3_C2_4_CYSELF_11501 : STD_LOGIC; 
  signal U3_C2_4_CYMUXFAST_11500 : STD_LOGIC; 
  signal U3_C2_4_CYAND_11499 : STD_LOGIC; 
  signal U3_C2_4_FASTCARRY_11498 : STD_LOGIC; 
  signal U3_C2_4_CYMUXG2_11497 : STD_LOGIC; 
  signal U3_C2_4_CYMUXF2_11496 : STD_LOGIC; 
  signal U3_C2_4_CY0G_11495 : STD_LOGIC; 
  signal U3_C2_4_CYSELG_11488 : STD_LOGIC; 
  signal U3_C2_4_CLKINV_11486 : STD_LOGIC; 
  signal U3_C2_4_CEINV_11485 : STD_LOGIC; 
  signal U3_C2_6_DXMUX_11574 : STD_LOGIC; 
  signal U3_C2_6_XORF_11572 : STD_LOGIC; 
  signal U3_C2_6_CYINIT_11571 : STD_LOGIC; 
  signal U3_C2_6_CY0F_11570 : STD_LOGIC; 
  signal U3_C2_6_DYMUX_11558 : STD_LOGIC; 
  signal U3_C2_6_XORG_11556 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_6_Q : STD_LOGIC; 
  signal U3_C2_6_CYSELF_11554 : STD_LOGIC; 
  signal U3_C2_6_CYMUXFAST_11553 : STD_LOGIC; 
  signal U3_C2_6_CYAND_11552 : STD_LOGIC; 
  signal U3_C2_6_FASTCARRY_11551 : STD_LOGIC; 
  signal U3_C2_6_CYMUXG2_11550 : STD_LOGIC; 
  signal U3_C2_6_CYMUXF2_11549 : STD_LOGIC; 
  signal U3_C2_6_CY0G_11548 : STD_LOGIC; 
  signal U3_C2_6_CYSELG_11541 : STD_LOGIC; 
  signal U3_C2_6_CLKINV_11539 : STD_LOGIC; 
  signal U3_C2_6_CEINV_11538 : STD_LOGIC; 
  signal U3_C2_8_DXMUX_11619 : STD_LOGIC; 
  signal U3_C2_8_XORF_11617 : STD_LOGIC; 
  signal U3_C2_8_CYINIT_11616 : STD_LOGIC; 
  signal U3_C2_8_CY0F_11615 : STD_LOGIC; 
  signal U3_C2_8_CYSELF_11608 : STD_LOGIC; 
  signal U3_C2_8_DYMUX_11602 : STD_LOGIC; 
  signal U3_C2_8_XORG_11600 : STD_LOGIC; 
  signal U3_Mcount_C2_cy_8_Q : STD_LOGIC; 
  signal U3_C2_8_CLKINV_11591 : STD_LOGIC; 
  signal U3_C2_8_CEINV_11590 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYINIT_11653 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0F_11652 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELF_11644 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_BXINV_11642 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYMUXG_11641 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0G_11639 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELG_11631 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0F_11684 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELF_11675 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXFAST_11674 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYAND_11673 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_FASTCARRY_11672 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXG2_11671 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXF2_11670 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0G_11669 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELG_11661 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0F_11715 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELF_11706 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXFAST_11705 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYAND_11704 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_FASTCARRY_11703 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXG2_11702 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXF2_11701 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0G_11700 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELG_11692 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0F_11746 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELF_11737 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXFAST_11736 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYAND_11735 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_FASTCARRY_11734 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXG2_11733 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXF2_11732 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0G_11731 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELG_11723 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CY0F_11777 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYSELF_11768 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYMUXFAST_11767 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYAND_11766 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_FASTCARRY_11765 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYMUXG2_11764 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYMUXF2_11763 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CY0G_11762 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_ge0000_CYSELG_11754 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT_11807 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F_11806 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF_11798 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV_11796 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG_11795 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G_11793 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG_11785 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_11838 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_11829 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST_11828 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND_11827 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY_11826 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2_11825 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2_11824 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G_11823 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_11815 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_11869 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_11860 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST_11859 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND_11858 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY_11857 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2_11856 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2_11855 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G_11854 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_11847 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_11900 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_11893 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST_11892 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND_11891 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY_11890 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2_11889 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2_11888 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G_11887 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_11879 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CY0F_11931 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYSELF_11923 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYMUXFAST_11922 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYAND_11921 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_FASTCARRY_11920 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYMUXG2_11919 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYMUXF2_11918 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CY0G_11917 : STD_LOGIC; 
  signal U3_spriteon2_cmp_ge0000_CYSELG_11911 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYINIT_11961 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0F_11960 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELF_11952 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_BXINV_11950 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYMUXG_11949 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0G_11947 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELG_11939 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0F_11992 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELF_11983 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXFAST_11982 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYAND_11981 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_FASTCARRY_11980 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXG2_11979 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXF2_11978 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0G_11977 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELG_11969 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0F_12023 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELF_12014 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXFAST_12013 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYAND_12012 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_FASTCARRY_12011 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXG2_12010 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXF2_12009 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0G_12008 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELG_12000 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0F_12054 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELF_12045 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXFAST_12044 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYAND_12043 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_FASTCARRY_12042 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXG2_12041 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXF2_12040 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0G_12039 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELG_12031 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CY0F_12085 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYSELF_12076 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYMUXFAST_12075 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYAND_12074 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_FASTCARRY_12073 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYMUXG2_12072 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYMUXF2_12071 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CY0G_12070 : STD_LOGIC; 
  signal U3_spriteonM1_cmp_le0000_CYSELG_12062 : STD_LOGIC; 
  signal U3_rom_pix1_0_XORF_12120 : STD_LOGIC; 
  signal U3_rom_pix1_0_CYINIT_12119 : STD_LOGIC; 
  signal U3_rom_pix1_0_CY0F_12118 : STD_LOGIC; 
  signal U3_rom_pix1_0_CYSELF_12110 : STD_LOGIC; 
  signal U3_rom_pix1_0_BXINV_12108 : STD_LOGIC; 
  signal U3_rom_pix1_0_XORG_12106 : STD_LOGIC; 
  signal U3_rom_pix1_0_CYMUXG_12105 : STD_LOGIC; 
  signal U3_rom_pix1_0_CY0G_12103 : STD_LOGIC; 
  signal U3_rom_pix1_0_CYSELG_12095 : STD_LOGIC; 
  signal U3_rom_pix1_2_XORF_12159 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYINIT_12158 : STD_LOGIC; 
  signal U3_rom_pix1_2_CY0F_12157 : STD_LOGIC; 
  signal U3_rom_pix1_2_XORG_12147 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYSELF_12145 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYMUXFAST_12144 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYAND_12143 : STD_LOGIC; 
  signal U3_rom_pix1_2_FASTCARRY_12142 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYMUXG2_12141 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYMUXF2_12140 : STD_LOGIC; 
  signal U3_rom_pix1_2_CY0G_12139 : STD_LOGIC; 
  signal U3_rom_pix1_2_CYSELG_12131 : STD_LOGIC; 
  signal U3_rom_pix1_4_XORF_12186 : STD_LOGIC; 
  signal U3_rom_pix1_4_CYINIT_12185 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_5_Q : STD_LOGIC; 
  signal U3_CM2_sub0000_1_XORF_12222 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_LOGIC_ZERO_12221 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_CYINIT_12220 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_CYSELF_12211 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_F : STD_LOGIC; 
  signal U3_CM2_sub0000_1_BXINV_12209 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_XORG_12207 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_CYMUXG_12206 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_LOGIC_ONE_12204 : STD_LOGIC; 
  signal U3_CM2_sub0000_1_CYSELG_12195 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_XORF_12260 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYINIT_12259 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_XORG_12248 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYSELF_12246 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYMUXFAST_12245 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYAND_12244 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_FASTCARRY_12243 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYMUXG2_12242 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYMUXF2_12241 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_LOGIC_ONE_12240 : STD_LOGIC; 
  signal U3_CM2_sub0000_3_CYSELG_12231 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_XORF_12298 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYINIT_12297 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_XORG_12286 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYSELF_12284 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYMUXFAST_12283 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYAND_12282 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_FASTCARRY_12281 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYMUXG2_12280 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYMUXF2_12279 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_LOGIC_ONE_12278 : STD_LOGIC; 
  signal U3_CM2_sub0000_5_CYSELG_12269 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_XORF_12336 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYINIT_12335 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_XORG_12324 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYSELF_12322 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYMUXFAST_12321 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYAND_12320 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_FASTCARRY_12319 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYMUXG2_12318 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYMUXF2_12317 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_LOGIC_ONE_12316 : STD_LOGIC; 
  signal U3_CM2_sub0000_7_CYSELG_12307 : STD_LOGIC; 
  signal U3_CM2_sub0000_9_XORF_12351 : STD_LOGIC; 
  signal U3_CM2_sub0000_9_CYINIT_12350 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_XORF_12387 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_LOGIC_ZERO_12386 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_CYINIT_12385 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_CYSELF_12376 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_F : STD_LOGIC; 
  signal U3_CM2_sub0000_0_BXINV_12374 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_XORG_12372 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_CYMUXG_12371 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_0_Q : STD_LOGIC; 
  signal U3_CM2_sub0000_0_LOGIC_ONE_12369 : STD_LOGIC; 
  signal U3_CM2_sub0000_0_CYSELG_12360 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_XORF_12425 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYINIT_12424 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_XORG_12413 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_2_Q : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYSELF_12411 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYMUXFAST_12410 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYAND_12409 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_FASTCARRY_12408 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYMUXG2_12407 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYMUXF2_12406 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_LOGIC_ONE_12405 : STD_LOGIC; 
  signal U3_CM2_sub0000_2_CYSELG_12396 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_XORF_12463 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYINIT_12462 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_XORG_12451 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_4_Q : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYSELF_12449 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYMUXFAST_12448 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYAND_12447 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_FASTCARRY_12446 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYMUXG2_12445 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYMUXF2_12444 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_LOGIC_ONE_12443 : STD_LOGIC; 
  signal U3_CM2_sub0000_4_CYSELG_12434 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_XORF_12501 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYINIT_12500 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_XORG_12489 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_6_Q : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYSELF_12487 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYMUXFAST_12486 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYAND_12485 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_FASTCARRY_12484 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYMUXG2_12483 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYMUXF2_12482 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_LOGIC_ONE_12481 : STD_LOGIC; 
  signal U3_CM2_sub0000_6_CYSELG_12472 : STD_LOGIC; 
  signal U3_CM2_sub0000_8_XORF_12532 : STD_LOGIC; 
  signal U3_CM2_sub0000_8_LOGIC_ONE_12531 : STD_LOGIC; 
  signal U3_CM2_sub0000_8_CYINIT_12530 : STD_LOGIC; 
  signal U3_CM2_sub0000_8_CYSELF_12521 : STD_LOGIC; 
  signal U3_CM2_sub0000_8_XORG_12518 : STD_LOGIC; 
  signal U3_CM2_Msub_sub0000_cy_8_Q : STD_LOGIC; 
  signal title_ypix_addsub0000_0_XORF_12567 : STD_LOGIC; 
  signal title_ypix_addsub0000_0_CYINIT_12566 : STD_LOGIC; 
  signal title_ypix_addsub0000_0_CYSELF_12557 : STD_LOGIC; 
  signal title_ypix_addsub0000_0_F : STD_LOGIC; 
  signal title_ypix_addsub0000_0_BXINV_12555 : STD_LOGIC; 
  signal title_ypix_addsub0000_0_XORG_12553 : STD_LOGIC; 
  signal title_ypix_addsub0000_0_CYMUXG_12552 : STD_LOGIC; 
  signal title_Msub_ypix_addsub0000_cy_0_Q : STD_LOGIC; 
  signal title_ypix_addsub0000_0_LOGIC_ZERO_12550 : STD_LOGIC; 
  signal title_ypix_addsub0000_0_CYSELG_12541 : STD_LOGIC; 
  signal title_ypix_addsub0000_0_G : STD_LOGIC; 
  signal title_ypix_addsub0000_2_XORF_12605 : STD_LOGIC; 
  signal title_ypix_addsub0000_2_CYINIT_12604 : STD_LOGIC; 
  signal title_ypix_addsub0000_2_F : STD_LOGIC; 
  signal title_ypix_addsub0000_2_XORG_12593 : STD_LOGIC; 
  signal title_Msub_ypix_addsub0000_cy_2_Q : STD_LOGIC; 
  signal title_ypix_addsub0000_2_CYSELF_12591 : STD_LOGIC; 
  signal title_ypix_addsub0000_2_CYMUXFAST_12590 : STD_LOGIC; 
  signal title_ypix_addsub0000_2_CYAND_12589 : STD_LOGIC; 
  signal title_ypix_addsub0000_2_FASTCARRY_12588 : STD_LOGIC; 
  signal title_ypix_addsub0000_2_CYMUXG2_12587 : STD_LOGIC; 
  signal title_ypix_addsub0000_2_CYMUXF2_12586 : STD_LOGIC; 
  signal title_ypix_addsub0000_2_LOGIC_ZERO_12585 : STD_LOGIC; 
  signal title_ypix_addsub0000_2_CYSELG_12576 : STD_LOGIC; 
  signal title_ypix_addsub0000_2_G : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_XORF_12644 : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_LOGIC_ZERO_12643 : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_CYINIT_12642 : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_F : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_XORG_12631 : STD_LOGIC; 
  signal title_Msub_ypix_addsub0000_cy_4_Q : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_CYSELF_12629 : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_CYMUXFAST_12628 : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_CYAND_12627 : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_FASTCARRY_12626 : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_CYMUXG2_12625 : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_CYMUXF2_12624 : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_LOGIC_ONE_12623 : STD_LOGIC; 
  signal title_Msub_ypix_lut_4_CYSELG_12614 : STD_LOGIC; 
  signal title_ypix_addsub0000_6_XORF_12682 : STD_LOGIC; 
  signal title_ypix_addsub0000_6_CYINIT_12681 : STD_LOGIC; 
  signal title_ypix_addsub0000_6_XORG_12670 : STD_LOGIC; 
  signal title_Msub_ypix_addsub0000_cy_6_Q : STD_LOGIC; 
  signal title_ypix_addsub0000_6_CYSELF_12668 : STD_LOGIC; 
  signal title_ypix_addsub0000_6_CYMUXFAST_12667 : STD_LOGIC; 
  signal title_ypix_addsub0000_6_CYAND_12666 : STD_LOGIC; 
  signal title_ypix_addsub0000_6_FASTCARRY_12665 : STD_LOGIC; 
  signal title_ypix_addsub0000_6_CYMUXG2_12664 : STD_LOGIC; 
  signal title_ypix_addsub0000_6_CYMUXF2_12663 : STD_LOGIC; 
  signal title_ypix_addsub0000_6_LOGIC_ONE_12662 : STD_LOGIC; 
  signal title_ypix_addsub0000_6_CYSELG_12653 : STD_LOGIC; 
  signal title_ypix_addsub0000_8_XORF_12713 : STD_LOGIC; 
  signal title_ypix_addsub0000_8_LOGIC_ONE_12712 : STD_LOGIC; 
  signal title_ypix_addsub0000_8_CYINIT_12711 : STD_LOGIC; 
  signal title_ypix_addsub0000_8_CYSELF_12702 : STD_LOGIC; 
  signal title_ypix_addsub0000_8_XORG_12699 : STD_LOGIC; 
  signal title_Msub_ypix_addsub0000_cy_8_Q : STD_LOGIC; 
  signal U3_CM1_add0000_0_XORF_12749 : STD_LOGIC; 
  signal U3_CM1_add0000_0_LOGIC_ONE_12748 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYINIT_12747 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYSELF_12738 : STD_LOGIC; 
  signal U3_CM1_add0000_0_BXINV_12736 : STD_LOGIC; 
  signal U3_CM1_add0000_0_XORG_12734 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYMUXG_12733 : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_0_Q : STD_LOGIC; 
  signal U3_CM1_add0000_0_LOGIC_ZERO_12731 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYSELG_12722 : STD_LOGIC; 
  signal U3_CM1_add0000_0_G : STD_LOGIC; 
  signal U3_CM1_add0000_2_XORF_12787 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYINIT_12786 : STD_LOGIC; 
  signal U3_CM1_add0000_2_F : STD_LOGIC; 
  signal U3_CM1_add0000_2_XORG_12775 : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_2_Q : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYSELF_12773 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXFAST_12772 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYAND_12771 : STD_LOGIC; 
  signal U3_CM1_add0000_2_FASTCARRY_12770 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXG2_12769 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXF2_12768 : STD_LOGIC; 
  signal U3_CM1_add0000_2_LOGIC_ZERO_12767 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYSELG_12758 : STD_LOGIC; 
  signal U3_CM1_add0000_2_G : STD_LOGIC; 
  signal U3_CM1_add0000_4_XORF_12825 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYINIT_12824 : STD_LOGIC; 
  signal U3_CM1_add0000_4_F : STD_LOGIC; 
  signal U3_CM1_add0000_4_XORG_12813 : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_4_Q : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYSELF_12811 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXFAST_12810 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYAND_12809 : STD_LOGIC; 
  signal U3_CM1_add0000_4_FASTCARRY_12808 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXG2_12807 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXF2_12806 : STD_LOGIC; 
  signal U3_CM1_add0000_4_LOGIC_ZERO_12805 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYSELG_12796 : STD_LOGIC; 
  signal U3_CM1_add0000_4_G : STD_LOGIC; 
  signal U3_CM1_add0000_6_XORF_12863 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYINIT_12862 : STD_LOGIC; 
  signal U3_CM1_add0000_6_F : STD_LOGIC; 
  signal U3_CM1_add0000_6_XORG_12851 : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_6_Q : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYSELF_12849 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXFAST_12848 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYAND_12847 : STD_LOGIC; 
  signal U3_CM1_add0000_6_FASTCARRY_12846 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXG2_12845 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXF2_12844 : STD_LOGIC; 
  signal U3_CM1_add0000_6_LOGIC_ZERO_12843 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYSELG_12834 : STD_LOGIC; 
  signal U3_CM1_add0000_6_G : STD_LOGIC; 
  signal U3_CM1_add0000_8_XORF_12894 : STD_LOGIC; 
  signal U3_CM1_add0000_8_LOGIC_ZERO_12893 : STD_LOGIC; 
  signal U3_CM1_add0000_8_CYINIT_12892 : STD_LOGIC; 
  signal U3_CM1_add0000_8_CYSELF_12883 : STD_LOGIC; 
  signal U3_CM1_add0000_8_F : STD_LOGIC; 
  signal U3_CM1_add0000_8_XORG_12880 : STD_LOGIC; 
  signal U3_CM1_Madd_add0000_cy_8_Q : STD_LOGIC; 
  signal U3_CM1_9_rt_12877 : STD_LOGIC; 
  signal U2_Result_0_XORF_12930 : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ONE_12929 : STD_LOGIC; 
  signal U2_Result_0_CYINIT_12928 : STD_LOGIC; 
  signal U2_Result_0_CYSELF_12919 : STD_LOGIC; 
  signal U2_Result_0_BXINV_12917 : STD_LOGIC; 
  signal U2_Result_0_XORG_12915 : STD_LOGIC; 
  signal U2_Result_0_CYMUXG_12914 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_LOGIC_ZERO_12912 : STD_LOGIC; 
  signal U2_Result_0_CYSELG_12903 : STD_LOGIC; 
  signal U2_Result_0_G : STD_LOGIC; 
  signal U2_Result_2_XORF_12968 : STD_LOGIC; 
  signal U2_Result_2_CYINIT_12967 : STD_LOGIC; 
  signal U2_Result_2_F : STD_LOGIC; 
  signal U2_Result_2_XORG_12956 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_CYSELF_12954 : STD_LOGIC; 
  signal U2_Result_2_CYMUXFAST_12953 : STD_LOGIC; 
  signal U2_Result_2_CYAND_12952 : STD_LOGIC; 
  signal U2_Result_2_FASTCARRY_12951 : STD_LOGIC; 
  signal U2_Result_2_CYMUXG2_12950 : STD_LOGIC; 
  signal U2_Result_2_CYMUXF2_12949 : STD_LOGIC; 
  signal U2_Result_2_LOGIC_ZERO_12948 : STD_LOGIC; 
  signal U2_Result_2_CYSELG_12939 : STD_LOGIC; 
  signal U2_Result_2_G : STD_LOGIC; 
  signal U2_Result_4_XORF_13006 : STD_LOGIC; 
  signal U2_Result_4_CYINIT_13005 : STD_LOGIC; 
  signal U2_Result_4_F : STD_LOGIC; 
  signal U2_Result_4_XORG_12994 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_CYSELF_12992 : STD_LOGIC; 
  signal U2_Result_4_CYMUXFAST_12991 : STD_LOGIC; 
  signal U2_Result_4_CYAND_12990 : STD_LOGIC; 
  signal U2_Result_4_FASTCARRY_12989 : STD_LOGIC; 
  signal U2_Result_4_CYMUXG2_12988 : STD_LOGIC; 
  signal U2_Result_4_CYMUXF2_12987 : STD_LOGIC; 
  signal U2_Result_4_LOGIC_ZERO_12986 : STD_LOGIC; 
  signal U2_Result_4_CYSELG_12977 : STD_LOGIC; 
  signal U2_Result_4_G : STD_LOGIC; 
  signal U2_Result_6_XORF_13044 : STD_LOGIC; 
  signal U2_Result_6_CYINIT_13043 : STD_LOGIC; 
  signal U2_Result_6_F : STD_LOGIC; 
  signal U2_Result_6_XORG_13032 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_CYSELF_13030 : STD_LOGIC; 
  signal U2_Result_6_CYMUXFAST_13029 : STD_LOGIC; 
  signal U2_Result_6_CYAND_13028 : STD_LOGIC; 
  signal U2_Result_6_FASTCARRY_13027 : STD_LOGIC; 
  signal U2_Result_6_CYMUXG2_13026 : STD_LOGIC; 
  signal U2_Result_6_CYMUXF2_13025 : STD_LOGIC; 
  signal U2_Result_6_LOGIC_ZERO_13024 : STD_LOGIC; 
  signal U2_Result_6_CYSELG_13015 : STD_LOGIC; 
  signal U2_Result_6_G : STD_LOGIC; 
  signal U2_Result_8_XORF_13075 : STD_LOGIC; 
  signal U2_Result_8_LOGIC_ZERO_13074 : STD_LOGIC; 
  signal U2_Result_8_CYINIT_13073 : STD_LOGIC; 
  signal U2_Result_8_CYSELF_13064 : STD_LOGIC; 
  signal U2_Result_8_F : STD_LOGIC; 
  signal U2_Result_8_XORG_13061 : STD_LOGIC; 
  signal U2_Mcount_vcs_cy_8_Q : STD_LOGIC; 
  signal U2_vcs_9_rt_13058 : STD_LOGIC; 
  signal sig_tank1rom1s_4_XORF_13111 : STD_LOGIC; 
  signal sig_tank1rom1s_4_CYINIT_13110 : STD_LOGIC; 
  signal sig_tank1rom1s_4_CY0F_13109 : STD_LOGIC; 
  signal sig_tank1rom1s_4_CYSELF_13101 : STD_LOGIC; 
  signal sig_tank1rom1s_4_BXINV_13099 : STD_LOGIC; 
  signal sig_tank1rom1s_4_XORG_13097 : STD_LOGIC; 
  signal sig_tank1rom1s_4_CYMUXG_13096 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_4_Q : STD_LOGIC; 
  signal sig_tank1rom1s_4_CY0G_13094 : STD_LOGIC; 
  signal sig_tank1rom1s_4_CYSELG_13087 : STD_LOGIC; 
  signal sig_tank1rom1s_6_XORF_13150 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYINIT_13149 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CY0F_13148 : STD_LOGIC; 
  signal sig_tank1rom1s_6_XORG_13140 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_6_Q : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYSELF_13138 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYMUXFAST_13137 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYAND_13136 : STD_LOGIC; 
  signal sig_tank1rom1s_6_FASTCARRY_13135 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYMUXG2_13134 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYMUXF2_13133 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CY0G_13132 : STD_LOGIC; 
  signal sig_tank1rom1s_6_CYSELG_13124 : STD_LOGIC; 
  signal sig_tank1rom1s_8_XORF_13189 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYINIT_13188 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CY0F_13187 : STD_LOGIC; 
  signal sig_tank1rom1s_8_XORG_13179 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_8_Q : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYSELF_13177 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYMUXFAST_13176 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYAND_13175 : STD_LOGIC; 
  signal sig_tank1rom1s_8_FASTCARRY_13174 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYMUXG2_13173 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYMUXF2_13172 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CY0G_13171 : STD_LOGIC; 
  signal sig_tank1rom1s_8_CYSELG_13164 : STD_LOGIC; 
  signal sig_tank1rom1s_10_XORF_13220 : STD_LOGIC; 
  signal sig_tank1rom1s_10_CYINIT_13219 : STD_LOGIC; 
  signal sig_tank1rom1s_10_CY0F_13218 : STD_LOGIC; 
  signal sig_tank1rom1s_10_CYSELF_13211 : STD_LOGIC; 
  signal sig_tank1rom1s_10_XORG_13208 : STD_LOGIC; 
  signal U3_Madd_tank1rom1s_cy_10_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_111_13205 : STD_LOGIC; 
  signal sig_romTitle_addr14_3_XORF_13256 : STD_LOGIC; 
  signal sig_romTitle_addr14_3_CYINIT_13255 : STD_LOGIC; 
  signal sig_romTitle_addr14_3_CY0F_13254 : STD_LOGIC; 
  signal sig_romTitle_addr14_3_CYSELF_13247 : STD_LOGIC; 
  signal sig_romTitle_addr14_3_BXINV_13245 : STD_LOGIC; 
  signal sig_romTitle_addr14_3_XORG_13243 : STD_LOGIC; 
  signal sig_romTitle_addr14_3_CYMUXG_13242 : STD_LOGIC; 
  signal title_Madd_rom_addr2_add0000_Madd_cy_3_Q : STD_LOGIC; 
  signal sig_romTitle_addr14_3_CY0G_13240 : STD_LOGIC; 
  signal sig_romTitle_addr14_3_CYSELG_13234 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_XORF_13295 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_CYINIT_13294 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_CY0F_13293 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_XORG_13283 : STD_LOGIC; 
  signal title_Madd_rom_addr2_add0000_Madd_cy_5_Q : STD_LOGIC; 
  signal sig_romTitle_addr14_5_CYSELF_13281 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_CYMUXFAST_13280 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_CYAND_13279 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_FASTCARRY_13278 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_CYMUXG2_13277 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_CYMUXF2_13276 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_CY0G_13275 : STD_LOGIC; 
  signal sig_romTitle_addr14_5_CYSELG_13268 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_XORF_13334 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_CYINIT_13333 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_CY0F_13332 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_XORG_13324 : STD_LOGIC; 
  signal title_Madd_rom_addr2_add0000_Madd_cy_7_Q : STD_LOGIC; 
  signal sig_romTitle_addr14_7_CYSELF_13322 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_CYMUXFAST_13321 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_CYAND_13320 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_FASTCARRY_13319 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_CYMUXG2_13318 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_CYMUXF2_13317 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_CY0G_13316 : STD_LOGIC; 
  signal sig_romTitle_addr14_7_CYSELG_13309 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_XORF_13373 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_CYINIT_13372 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_CY0F_13371 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_XORG_13363 : STD_LOGIC; 
  signal title_Madd_rom_addr2_add0000_Madd_cy_9_Q : STD_LOGIC; 
  signal sig_romTitle_addr14_9_CYSELF_13361 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_CYMUXFAST_13360 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_CYAND_13359 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_FASTCARRY_13358 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_CYMUXG2_13357 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_CYMUXF2_13356 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_LOGIC_ZERO_13355 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_CYSELG_13346 : STD_LOGIC; 
  signal sig_romTitle_addr14_9_G : STD_LOGIC; 
  signal sig_romTitle_addr14_11_XORF_13411 : STD_LOGIC; 
  signal sig_romTitle_addr14_11_CYINIT_13410 : STD_LOGIC; 
  signal sig_romTitle_addr14_11_F : STD_LOGIC; 
  signal sig_romTitle_addr14_11_XORG_13399 : STD_LOGIC; 
  signal title_Madd_rom_addr2_add0000_Madd_cy_11_Q : STD_LOGIC; 
  signal sig_romTitle_addr14_11_CYSELF_13397 : STD_LOGIC; 
  signal sig_romTitle_addr14_11_CYMUXFAST_13396 : STD_LOGIC; 
  signal sig_romTitle_addr14_11_CYAND_13395 : STD_LOGIC; 
  signal sig_romTitle_addr14_11_FASTCARRY_13394 : STD_LOGIC; 
  signal sig_romTitle_addr14_11_CYMUXG2_13393 : STD_LOGIC; 
  signal sig_romTitle_addr14_11_CYMUXF2_13392 : STD_LOGIC; 
  signal sig_romTitle_addr14_11_LOGIC_ZERO_13391 : STD_LOGIC; 
  signal sig_romTitle_addr14_11_CYSELG_13382 : STD_LOGIC; 
  signal sig_romTitle_addr14_11_G : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_13449 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_13448 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_13447 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_13438 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_13433 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_13432 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_13431 : STD_LOGIC; 
  signal title_Madd_rom_addr2_add0000_Madd_cy_13_Q : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_14_rt_13428 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_13420 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYINIT_13480 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0F_13479 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELF_13471 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_BXINV_13469 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYMUXG_13468 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0G_13466 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELG_13458 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0F_13511 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELF_13502 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXFAST_13501 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYAND_13500 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_FASTCARRY_13499 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXG2_13498 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXF2_13497 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0G_13496 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELG_13488 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0F_13542 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELF_13533 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXFAST_13532 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYAND_13531 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_FASTCARRY_13530 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXG2_13529 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXF2_13528 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0G_13527 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELG_13519 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0F_13573 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELF_13564 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXFAST_13563 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYAND_13562 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_FASTCARRY_13561 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXG2_13560 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXF2_13559 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0G_13558 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELG_13550 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CY0F_13604 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYSELF_13595 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYMUXFAST_13594 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYAND_13593 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_FASTCARRY_13592 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYMUXG2_13591 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYMUXF2_13590 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CY0G_13589 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_ge0000_CYSELG_13581 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYINIT_13634 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0F_13633 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELF_13625 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_BXINV_13623 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYMUXG_13622 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0G_13620 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELG_13612 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0F_13665 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELF_13656 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXFAST_13655 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYAND_13654 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_FASTCARRY_13653 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXG2_13652 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXF2_13651 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0G_13650 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELG_13642 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0F_13696 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELF_13687 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXFAST_13686 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYAND_13685 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_FASTCARRY_13684 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXG2_13683 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXF2_13682 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0G_13681 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELG_13673 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0F_13727 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELF_13718 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXFAST_13717 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYAND_13716 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_FASTCARRY_13715 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXG2_13714 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXF2_13713 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0G_13712 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELG_13704 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CY0F_13758 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYSELF_13749 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYMUXFAST_13748 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYAND_13747 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_FASTCARRY_13746 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYMUXG2_13745 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYMUXF2_13744 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CY0G_13743 : STD_LOGIC; 
  signal U3_spriteonM2_cmp_le0000_CYSELG_13735 : STD_LOGIC; 
  signal x7_clkdiv_0_DXMUX_13806 : STD_LOGIC; 
  signal x7_clkdiv_0_XORF_13804 : STD_LOGIC; 
  signal x7_clkdiv_0_LOGIC_ONE_13803 : STD_LOGIC; 
  signal x7_clkdiv_0_CYINIT_13802 : STD_LOGIC; 
  signal x7_clkdiv_0_CYSELF_13793 : STD_LOGIC; 
  signal x7_clkdiv_0_BXINV_13791 : STD_LOGIC; 
  signal x7_clkdiv_0_DYMUX_13784 : STD_LOGIC; 
  signal x7_clkdiv_0_XORG_13782 : STD_LOGIC; 
  signal x7_clkdiv_0_CYMUXG_13781 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_0_Q : STD_LOGIC; 
  signal x7_clkdiv_0_LOGIC_ZERO_13779 : STD_LOGIC; 
  signal x7_clkdiv_0_CYSELG_13770 : STD_LOGIC; 
  signal x7_clkdiv_0_G : STD_LOGIC; 
  signal x7_clkdiv_0_SRINV_13768 : STD_LOGIC; 
  signal x7_clkdiv_0_CLKINV_13767 : STD_LOGIC; 
  signal x7_clkdiv_2_DXMUX_13862 : STD_LOGIC; 
  signal x7_clkdiv_2_XORF_13860 : STD_LOGIC; 
  signal x7_clkdiv_2_CYINIT_13859 : STD_LOGIC; 
  signal x7_clkdiv_2_F : STD_LOGIC; 
  signal x7_clkdiv_2_DYMUX_13843 : STD_LOGIC; 
  signal x7_clkdiv_2_XORG_13841 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_2_Q : STD_LOGIC; 
  signal x7_clkdiv_2_CYSELF_13839 : STD_LOGIC; 
  signal x7_clkdiv_2_CYMUXFAST_13838 : STD_LOGIC; 
  signal x7_clkdiv_2_CYAND_13837 : STD_LOGIC; 
  signal x7_clkdiv_2_FASTCARRY_13836 : STD_LOGIC; 
  signal x7_clkdiv_2_CYMUXG2_13835 : STD_LOGIC; 
  signal x7_clkdiv_2_CYMUXF2_13834 : STD_LOGIC; 
  signal x7_clkdiv_2_LOGIC_ZERO_13833 : STD_LOGIC; 
  signal x7_clkdiv_2_CYSELG_13824 : STD_LOGIC; 
  signal x7_clkdiv_2_G : STD_LOGIC; 
  signal x7_clkdiv_2_SRINV_13822 : STD_LOGIC; 
  signal x7_clkdiv_2_CLKINV_13821 : STD_LOGIC; 
  signal x7_clkdiv_4_FFX_RST : STD_LOGIC; 
  signal x7_clkdiv_4_DXMUX_13918 : STD_LOGIC; 
  signal x7_clkdiv_4_XORF_13916 : STD_LOGIC; 
  signal x7_clkdiv_4_CYINIT_13915 : STD_LOGIC; 
  signal x7_clkdiv_4_F : STD_LOGIC; 
  signal x7_clkdiv_4_DYMUX_13899 : STD_LOGIC; 
  signal x7_clkdiv_4_XORG_13897 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_4_Q : STD_LOGIC; 
  signal x7_clkdiv_4_CYSELF_13895 : STD_LOGIC; 
  signal x7_clkdiv_4_CYMUXFAST_13894 : STD_LOGIC; 
  signal x7_clkdiv_4_CYAND_13893 : STD_LOGIC; 
  signal x7_clkdiv_4_FASTCARRY_13892 : STD_LOGIC; 
  signal x7_clkdiv_4_CYMUXG2_13891 : STD_LOGIC; 
  signal x7_clkdiv_4_CYMUXF2_13890 : STD_LOGIC; 
  signal x7_clkdiv_4_LOGIC_ZERO_13889 : STD_LOGIC; 
  signal x7_clkdiv_4_CYSELG_13880 : STD_LOGIC; 
  signal x7_clkdiv_4_G : STD_LOGIC; 
  signal x7_clkdiv_4_SRINV_13878 : STD_LOGIC; 
  signal x7_clkdiv_4_CLKINV_13877 : STD_LOGIC; 
  signal x7_clkdiv_6_FFY_RST : STD_LOGIC; 
  signal x7_clkdiv_6_DXMUX_13974 : STD_LOGIC; 
  signal x7_clkdiv_6_XORF_13972 : STD_LOGIC; 
  signal x7_clkdiv_6_CYINIT_13971 : STD_LOGIC; 
  signal x7_clkdiv_6_F : STD_LOGIC; 
  signal x7_clkdiv_6_DYMUX_13955 : STD_LOGIC; 
  signal x7_clkdiv_6_XORG_13953 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_6_Q : STD_LOGIC; 
  signal x7_clkdiv_6_CYSELF_13951 : STD_LOGIC; 
  signal x7_clkdiv_6_CYMUXFAST_13950 : STD_LOGIC; 
  signal x7_clkdiv_6_CYAND_13949 : STD_LOGIC; 
  signal x7_clkdiv_6_FASTCARRY_13948 : STD_LOGIC; 
  signal x7_clkdiv_6_CYMUXG2_13947 : STD_LOGIC; 
  signal x7_clkdiv_6_CYMUXF2_13946 : STD_LOGIC; 
  signal x7_clkdiv_6_LOGIC_ZERO_13945 : STD_LOGIC; 
  signal x7_clkdiv_6_CYSELG_13936 : STD_LOGIC; 
  signal x7_clkdiv_6_G : STD_LOGIC; 
  signal x7_clkdiv_6_SRINV_13934 : STD_LOGIC; 
  signal x7_clkdiv_6_CLKINV_13933 : STD_LOGIC; 
  signal x7_clkdiv_8_DXMUX_14030 : STD_LOGIC; 
  signal x7_clkdiv_8_XORF_14028 : STD_LOGIC; 
  signal x7_clkdiv_8_CYINIT_14027 : STD_LOGIC; 
  signal x7_clkdiv_8_F : STD_LOGIC; 
  signal x7_clkdiv_8_DYMUX_14011 : STD_LOGIC; 
  signal x7_clkdiv_8_XORG_14009 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_8_Q : STD_LOGIC; 
  signal x7_clkdiv_8_CYSELF_14007 : STD_LOGIC; 
  signal x7_clkdiv_8_CYMUXFAST_14006 : STD_LOGIC; 
  signal x7_clkdiv_8_CYAND_14005 : STD_LOGIC; 
  signal x7_clkdiv_8_FASTCARRY_14004 : STD_LOGIC; 
  signal x7_clkdiv_8_CYMUXG2_14003 : STD_LOGIC; 
  signal x7_clkdiv_8_CYMUXF2_14002 : STD_LOGIC; 
  signal x7_clkdiv_8_LOGIC_ZERO_14001 : STD_LOGIC; 
  signal x7_clkdiv_8_CYSELG_13992 : STD_LOGIC; 
  signal x7_clkdiv_8_G : STD_LOGIC; 
  signal x7_clkdiv_8_SRINV_13990 : STD_LOGIC; 
  signal x7_clkdiv_8_CLKINV_13989 : STD_LOGIC; 
  signal x7_clkdiv_10_DXMUX_14086 : STD_LOGIC; 
  signal x7_clkdiv_10_XORF_14084 : STD_LOGIC; 
  signal x7_clkdiv_10_CYINIT_14083 : STD_LOGIC; 
  signal x7_clkdiv_10_F : STD_LOGIC; 
  signal x7_clkdiv_10_DYMUX_14067 : STD_LOGIC; 
  signal x7_clkdiv_10_XORG_14065 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_10_Q : STD_LOGIC; 
  signal x7_clkdiv_10_CYSELF_14063 : STD_LOGIC; 
  signal x7_clkdiv_10_CYMUXFAST_14062 : STD_LOGIC; 
  signal x7_clkdiv_10_CYAND_14061 : STD_LOGIC; 
  signal x7_clkdiv_10_FASTCARRY_14060 : STD_LOGIC; 
  signal x7_clkdiv_10_CYMUXG2_14059 : STD_LOGIC; 
  signal x7_clkdiv_10_CYMUXF2_14058 : STD_LOGIC; 
  signal x7_clkdiv_10_LOGIC_ZERO_14057 : STD_LOGIC; 
  signal x7_clkdiv_10_CYSELG_14048 : STD_LOGIC; 
  signal x7_clkdiv_10_G : STD_LOGIC; 
  signal x7_clkdiv_10_SRINV_14046 : STD_LOGIC; 
  signal x7_clkdiv_10_CLKINV_14045 : STD_LOGIC; 
  signal x7_clkdiv_12_FFX_RST : STD_LOGIC; 
  signal x7_clkdiv_12_DXMUX_14142 : STD_LOGIC; 
  signal x7_clkdiv_12_XORF_14140 : STD_LOGIC; 
  signal x7_clkdiv_12_CYINIT_14139 : STD_LOGIC; 
  signal x7_clkdiv_12_F : STD_LOGIC; 
  signal x7_clkdiv_12_DYMUX_14123 : STD_LOGIC; 
  signal x7_clkdiv_12_XORG_14121 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_12_Q : STD_LOGIC; 
  signal x7_clkdiv_12_CYSELF_14119 : STD_LOGIC; 
  signal x7_clkdiv_12_CYMUXFAST_14118 : STD_LOGIC; 
  signal x7_clkdiv_12_CYAND_14117 : STD_LOGIC; 
  signal x7_clkdiv_12_FASTCARRY_14116 : STD_LOGIC; 
  signal x7_clkdiv_12_CYMUXG2_14115 : STD_LOGIC; 
  signal x7_clkdiv_12_CYMUXF2_14114 : STD_LOGIC; 
  signal x7_clkdiv_12_LOGIC_ZERO_14113 : STD_LOGIC; 
  signal x7_clkdiv_12_CYSELG_14104 : STD_LOGIC; 
  signal x7_clkdiv_12_G : STD_LOGIC; 
  signal x7_clkdiv_12_SRINV_14102 : STD_LOGIC; 
  signal x7_clkdiv_12_CLKINV_14101 : STD_LOGIC; 
  signal x7_clkdiv_14_FFY_RST : STD_LOGIC; 
  signal x7_clkdiv_14_DXMUX_14198 : STD_LOGIC; 
  signal x7_clkdiv_14_XORF_14196 : STD_LOGIC; 
  signal x7_clkdiv_14_CYINIT_14195 : STD_LOGIC; 
  signal x7_clkdiv_14_F : STD_LOGIC; 
  signal x7_clkdiv_14_DYMUX_14179 : STD_LOGIC; 
  signal x7_clkdiv_14_XORG_14177 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_14_Q : STD_LOGIC; 
  signal x7_clkdiv_14_CYSELF_14175 : STD_LOGIC; 
  signal x7_clkdiv_14_CYMUXFAST_14174 : STD_LOGIC; 
  signal x7_clkdiv_14_CYAND_14173 : STD_LOGIC; 
  signal x7_clkdiv_14_FASTCARRY_14172 : STD_LOGIC; 
  signal x7_clkdiv_14_CYMUXG2_14171 : STD_LOGIC; 
  signal x7_clkdiv_14_CYMUXF2_14170 : STD_LOGIC; 
  signal x7_clkdiv_14_LOGIC_ZERO_14169 : STD_LOGIC; 
  signal x7_clkdiv_14_CYSELG_14160 : STD_LOGIC; 
  signal x7_clkdiv_14_G : STD_LOGIC; 
  signal x7_clkdiv_14_SRINV_14158 : STD_LOGIC; 
  signal x7_clkdiv_14_CLKINV_14157 : STD_LOGIC; 
  signal x7_clkdiv_16_DXMUX_14254 : STD_LOGIC; 
  signal x7_clkdiv_16_XORF_14252 : STD_LOGIC; 
  signal x7_clkdiv_16_CYINIT_14251 : STD_LOGIC; 
  signal x7_clkdiv_16_F : STD_LOGIC; 
  signal x7_clkdiv_16_DYMUX_14235 : STD_LOGIC; 
  signal x7_clkdiv_16_XORG_14233 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_16_Q : STD_LOGIC; 
  signal x7_clkdiv_16_CYSELF_14231 : STD_LOGIC; 
  signal x7_clkdiv_16_CYMUXFAST_14230 : STD_LOGIC; 
  signal x7_clkdiv_16_CYAND_14229 : STD_LOGIC; 
  signal x7_clkdiv_16_FASTCARRY_14228 : STD_LOGIC; 
  signal x7_clkdiv_16_CYMUXG2_14227 : STD_LOGIC; 
  signal x7_clkdiv_16_CYMUXF2_14226 : STD_LOGIC; 
  signal x7_clkdiv_16_LOGIC_ZERO_14225 : STD_LOGIC; 
  signal x7_clkdiv_16_CYSELG_14216 : STD_LOGIC; 
  signal x7_clkdiv_16_G : STD_LOGIC; 
  signal x7_clkdiv_16_SRINV_14214 : STD_LOGIC; 
  signal x7_clkdiv_16_CLKINV_14213 : STD_LOGIC; 
  signal x7_clkdiv_18_DXMUX_14303 : STD_LOGIC; 
  signal x7_clkdiv_18_XORF_14301 : STD_LOGIC; 
  signal x7_clkdiv_18_LOGIC_ZERO_14300 : STD_LOGIC; 
  signal x7_clkdiv_18_CYINIT_14299 : STD_LOGIC; 
  signal x7_clkdiv_18_CYSELF_14290 : STD_LOGIC; 
  signal x7_clkdiv_18_F : STD_LOGIC; 
  signal x7_clkdiv_18_DYMUX_14282 : STD_LOGIC; 
  signal x7_clkdiv_18_XORG_14280 : STD_LOGIC; 
  signal x7_Mcount_clkdiv_cy_18_Q : STD_LOGIC; 
  signal x7_clkdiv_19_rt_14277 : STD_LOGIC; 
  signal x7_clkdiv_18_SRINV_14269 : STD_LOGIC; 
  signal x7_clkdiv_18_CLKINV_14268 : STD_LOGIC; 
  signal U3_rom_pix2_0_XORF_14344 : STD_LOGIC; 
  signal U3_rom_pix2_0_CYINIT_14343 : STD_LOGIC; 
  signal U3_rom_pix2_0_CY0F_14342 : STD_LOGIC; 
  signal U3_rom_pix2_0_CYSELF_14334 : STD_LOGIC; 
  signal U3_rom_pix2_0_BXINV_14332 : STD_LOGIC; 
  signal U3_rom_pix2_0_XORG_14330 : STD_LOGIC; 
  signal U3_rom_pix2_0_CYMUXG_14329 : STD_LOGIC; 
  signal U3_rom_pix2_0_CY0G_14327 : STD_LOGIC; 
  signal U3_rom_pix2_0_CYSELG_14319 : STD_LOGIC; 
  signal U3_rom_pix2_2_XORF_14383 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYINIT_14382 : STD_LOGIC; 
  signal U3_rom_pix2_2_CY0F_14381 : STD_LOGIC; 
  signal U3_rom_pix2_2_XORG_14371 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYSELF_14369 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYMUXFAST_14368 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYAND_14367 : STD_LOGIC; 
  signal U3_rom_pix2_2_FASTCARRY_14366 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYMUXG2_14365 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYMUXF2_14364 : STD_LOGIC; 
  signal U3_rom_pix2_2_CY0G_14363 : STD_LOGIC; 
  signal U3_rom_pix2_2_CYSELG_14355 : STD_LOGIC; 
  signal U3_rom_pix2_4_XORF_14410 : STD_LOGIC; 
  signal U3_rom_pix2_4_CYINIT_14409 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_4_XORF_14446 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_4_CYINIT_14445 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_4_CY0F_14444 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_4_CYSELF_14436 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_4_BXINV_14434 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_4_XORG_14432 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_4_CYMUXG_14431 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_4_CY0G_14429 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_4_CYSELG_14421 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_XORF_14485 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_CYINIT_14484 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_CY0F_14483 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_XORG_14473 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_CYSELF_14471 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_CYMUXFAST_14470 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_CYAND_14469 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_FASTCARRY_14468 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_CYMUXG2_14467 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_CYMUXF2_14466 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_CY0G_14465 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_6_CYSELG_14457 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_XORF_14524 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_CYINIT_14523 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_CY0F_14522 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_XORG_14514 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_CYSELF_14512 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_CYMUXFAST_14511 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_CYAND_14510 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_FASTCARRY_14509 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_CYMUXG2_14508 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_CYMUXF2_14507 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_CY0G_14506 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_8_CYSELG_14498 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_XORF_14563 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_CYINIT_14562 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_CY0F_14561 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_XORG_14552 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_CYSELF_14550 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_CYMUXFAST_14549 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_CYAND_14548 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_FASTCARRY_14547 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_CYMUXG2_14546 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_CYMUXF2_14545 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_CY0G_14544 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_10_CYSELG_14538 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_XORF_14602 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_CYINIT_14601 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_CY0F_14600 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_XORG_14590 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_CYSELF_14588 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_CYMUXFAST_14587 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_CYAND_14586 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_FASTCARRY_14585 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_CYMUXG2_14584 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_CYMUXF2_14583 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_LOGIC_ZERO_14582 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_CYSELG_14573 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_12_G : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_14_XORF_14617 : STD_LOGIC; 
  signal title_rom_addr2_addsub0001_14_CYINIT_14616 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_14_rt_14614 : STD_LOGIC; 
  signal U3_RM2_share0000_0_XORF_14653 : STD_LOGIC; 
  signal U3_RM2_share0000_0_CYINIT_14652 : STD_LOGIC; 
  signal U3_RM2_share0000_0_CY0F_14651 : STD_LOGIC; 
  signal U3_RM2_share0000_0_CYSELF_14644 : STD_LOGIC; 
  signal U3_RM2_share0000_0_XORG_14640 : STD_LOGIC; 
  signal U3_RM2_share0000_0_CYMUXG_14639 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_0_Q : STD_LOGIC; 
  signal U3_RM2_share0000_0_CY0G_14637 : STD_LOGIC; 
  signal U3_RM2_share0000_0_CYSELG_14630 : STD_LOGIC; 
  signal U3_RM2_share0000_2_XORF_14692 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYINIT_14691 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CY0F_14690 : STD_LOGIC; 
  signal U3_RM2_share0000_2_XORG_14681 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_2_Q : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYSELF_14679 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYMUXFAST_14678 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYAND_14677 : STD_LOGIC; 
  signal U3_RM2_share0000_2_FASTCARRY_14676 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYMUXG2_14675 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYMUXF2_14674 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CY0G_14673 : STD_LOGIC; 
  signal U3_RM2_share0000_2_CYSELG_14666 : STD_LOGIC; 
  signal U3_RM2_share0000_4_XORF_14731 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYINIT_14730 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CY0F_14729 : STD_LOGIC; 
  signal U3_RM2_share0000_4_XORG_14720 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_4_Q : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYSELF_14718 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYMUXFAST_14717 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYAND_14716 : STD_LOGIC; 
  signal U3_RM2_share0000_4_FASTCARRY_14715 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYMUXG2_14714 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYMUXF2_14713 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CY0G_14712 : STD_LOGIC; 
  signal U3_RM2_share0000_4_CYSELG_14704 : STD_LOGIC; 
  signal U3_RM2_share0000_6_XORF_14770 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYINIT_14769 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CY0F_14768 : STD_LOGIC; 
  signal U3_RM2_share0000_6_XORG_14758 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_6_Q : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYSELF_14756 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYMUXFAST_14755 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYAND_14754 : STD_LOGIC; 
  signal U3_RM2_share0000_6_FASTCARRY_14753 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYMUXG2_14752 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYMUXF2_14751 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CY0G_14750 : STD_LOGIC; 
  signal U3_RM2_share0000_6_CYSELG_14742 : STD_LOGIC; 
  signal U3_RM2_share0000_8_XORF_14801 : STD_LOGIC; 
  signal U3_RM2_share0000_8_CYINIT_14800 : STD_LOGIC; 
  signal U3_RM2_share0000_8_CY0F_14799 : STD_LOGIC; 
  signal U3_RM2_share0000_8_CYSELF_14791 : STD_LOGIC; 
  signal U3_RM2_share0000_8_XORG_14788 : STD_LOGIC; 
  signal U3_Maddsub_RM2_share0000_cy_8_Q : STD_LOGIC; 
  signal U1_q_01_FFY_RST : STD_LOGIC; 
  signal U1_q_01_DXMUX_14850 : STD_LOGIC; 
  signal U1_q_01_XORF_14848 : STD_LOGIC; 
  signal U1_q_01_LOGIC_ONE_14847 : STD_LOGIC; 
  signal U1_q_01_CYINIT_14846 : STD_LOGIC; 
  signal U1_q_01_CYSELF_14837 : STD_LOGIC; 
  signal U1_q_01_BXINV_14835 : STD_LOGIC; 
  signal U1_q_01_DYMUX_14828 : STD_LOGIC; 
  signal U1_q_01_XORG_14826 : STD_LOGIC; 
  signal U1_q_01_CYMUXG_14825 : STD_LOGIC; 
  signal U1_Mcount_q_cy_0_Q : STD_LOGIC; 
  signal U1_q_01_LOGIC_ZERO_14823 : STD_LOGIC; 
  signal U1_q_01_CYSELG_14814 : STD_LOGIC; 
  signal U1_q_01_G : STD_LOGIC; 
  signal U1_q_01_SRINV_14812 : STD_LOGIC; 
  signal U1_q_01_CLKINV_14811 : STD_LOGIC; 
  signal U1_q_2_DXMUX_14906 : STD_LOGIC; 
  signal U1_q_2_XORF_14904 : STD_LOGIC; 
  signal U1_q_2_CYINIT_14903 : STD_LOGIC; 
  signal U1_q_2_F : STD_LOGIC; 
  signal U1_q_2_DYMUX_14887 : STD_LOGIC; 
  signal U1_q_2_XORG_14885 : STD_LOGIC; 
  signal U1_Mcount_q_cy_2_Q : STD_LOGIC; 
  signal U1_q_2_CYSELF_14883 : STD_LOGIC; 
  signal U1_q_2_CYMUXFAST_14882 : STD_LOGIC; 
  signal U1_q_2_CYAND_14881 : STD_LOGIC; 
  signal U1_q_2_FASTCARRY_14880 : STD_LOGIC; 
  signal U1_q_2_CYMUXG2_14879 : STD_LOGIC; 
  signal U1_q_2_CYMUXF2_14878 : STD_LOGIC; 
  signal U1_q_2_LOGIC_ZERO_14877 : STD_LOGIC; 
  signal U1_q_2_CYSELG_14868 : STD_LOGIC; 
  signal U1_q_2_G : STD_LOGIC; 
  signal U1_q_2_SRINV_14866 : STD_LOGIC; 
  signal U1_q_2_CLKINV_14865 : STD_LOGIC; 
  signal U1_q_4_DXMUX_14962 : STD_LOGIC; 
  signal U1_q_4_XORF_14960 : STD_LOGIC; 
  signal U1_q_4_CYINIT_14959 : STD_LOGIC; 
  signal U1_q_4_F : STD_LOGIC; 
  signal U1_q_4_DYMUX_14943 : STD_LOGIC; 
  signal U1_q_4_XORG_14941 : STD_LOGIC; 
  signal U1_Mcount_q_cy_4_Q : STD_LOGIC; 
  signal U1_q_4_CYSELF_14939 : STD_LOGIC; 
  signal U1_q_4_CYMUXFAST_14938 : STD_LOGIC; 
  signal U1_q_4_CYAND_14937 : STD_LOGIC; 
  signal U1_q_4_FASTCARRY_14936 : STD_LOGIC; 
  signal U1_q_4_CYMUXG2_14935 : STD_LOGIC; 
  signal U1_q_4_CYMUXF2_14934 : STD_LOGIC; 
  signal U1_q_4_LOGIC_ZERO_14933 : STD_LOGIC; 
  signal U1_q_4_CYSELG_14924 : STD_LOGIC; 
  signal U1_q_4_G : STD_LOGIC; 
  signal U1_q_4_SRINV_14922 : STD_LOGIC; 
  signal U1_q_4_CLKINV_14921 : STD_LOGIC; 
  signal U1_q_6_FFY_RST : STD_LOGIC; 
  signal U1_q_6_FFX_RST : STD_LOGIC; 
  signal U1_q_6_DXMUX_15018 : STD_LOGIC; 
  signal U1_q_6_XORF_15016 : STD_LOGIC; 
  signal U1_q_6_CYINIT_15015 : STD_LOGIC; 
  signal U1_q_6_F : STD_LOGIC; 
  signal U1_q_6_DYMUX_14999 : STD_LOGIC; 
  signal U1_q_6_XORG_14997 : STD_LOGIC; 
  signal U1_Mcount_q_cy_6_Q : STD_LOGIC; 
  signal U1_q_6_CYSELF_14995 : STD_LOGIC; 
  signal U1_q_6_CYMUXFAST_14994 : STD_LOGIC; 
  signal U1_q_6_CYAND_14993 : STD_LOGIC; 
  signal U1_q_6_FASTCARRY_14992 : STD_LOGIC; 
  signal U1_q_6_CYMUXG2_14991 : STD_LOGIC; 
  signal U1_q_6_CYMUXF2_14990 : STD_LOGIC; 
  signal U1_q_6_LOGIC_ZERO_14989 : STD_LOGIC; 
  signal U1_q_6_CYSELG_14980 : STD_LOGIC; 
  signal U1_q_6_G : STD_LOGIC; 
  signal U1_q_6_SRINV_14978 : STD_LOGIC; 
  signal U1_q_6_CLKINV_14977 : STD_LOGIC; 
  signal U1_q_8_DXMUX_15074 : STD_LOGIC; 
  signal U1_q_8_XORF_15072 : STD_LOGIC; 
  signal U1_q_8_CYINIT_15071 : STD_LOGIC; 
  signal U1_q_8_F : STD_LOGIC; 
  signal U1_q_8_DYMUX_15055 : STD_LOGIC; 
  signal U1_q_8_XORG_15053 : STD_LOGIC; 
  signal U1_Mcount_q_cy_8_Q : STD_LOGIC; 
  signal U1_q_8_CYSELF_15051 : STD_LOGIC; 
  signal U1_q_8_CYMUXFAST_15050 : STD_LOGIC; 
  signal U1_q_8_CYAND_15049 : STD_LOGIC; 
  signal U1_q_8_FASTCARRY_15048 : STD_LOGIC; 
  signal U1_q_8_CYMUXG2_15047 : STD_LOGIC; 
  signal U1_q_8_CYMUXF2_15046 : STD_LOGIC; 
  signal U1_q_8_LOGIC_ZERO_15045 : STD_LOGIC; 
  signal U1_q_8_CYSELG_15036 : STD_LOGIC; 
  signal U1_q_8_G : STD_LOGIC; 
  signal U1_q_8_SRINV_15034 : STD_LOGIC; 
  signal U1_q_8_CLKINV_15033 : STD_LOGIC; 
  signal U1_q_10_DXMUX_15130 : STD_LOGIC; 
  signal U1_q_10_XORF_15128 : STD_LOGIC; 
  signal U1_q_10_CYINIT_15127 : STD_LOGIC; 
  signal U1_q_10_F : STD_LOGIC; 
  signal U1_q_10_DYMUX_15111 : STD_LOGIC; 
  signal U1_q_10_XORG_15109 : STD_LOGIC; 
  signal U1_Mcount_q_cy_10_Q : STD_LOGIC; 
  signal U1_q_10_CYSELF_15107 : STD_LOGIC; 
  signal U1_q_10_CYMUXFAST_15106 : STD_LOGIC; 
  signal U1_q_10_CYAND_15105 : STD_LOGIC; 
  signal U1_q_10_FASTCARRY_15104 : STD_LOGIC; 
  signal U1_q_10_CYMUXG2_15103 : STD_LOGIC; 
  signal U1_q_10_CYMUXF2_15102 : STD_LOGIC; 
  signal U1_q_10_LOGIC_ZERO_15101 : STD_LOGIC; 
  signal U1_q_10_CYSELG_15092 : STD_LOGIC; 
  signal U1_q_10_G : STD_LOGIC; 
  signal U1_q_10_SRINV_15090 : STD_LOGIC; 
  signal U1_q_10_CLKINV_15089 : STD_LOGIC; 
  signal U1_q_12_DXMUX_15186 : STD_LOGIC; 
  signal U1_q_12_XORF_15184 : STD_LOGIC; 
  signal U1_q_12_CYINIT_15183 : STD_LOGIC; 
  signal U1_q_12_F : STD_LOGIC; 
  signal U1_q_12_DYMUX_15167 : STD_LOGIC; 
  signal U1_q_12_XORG_15165 : STD_LOGIC; 
  signal U1_Mcount_q_cy_12_Q : STD_LOGIC; 
  signal U1_q_12_CYSELF_15163 : STD_LOGIC; 
  signal U1_q_12_CYMUXFAST_15162 : STD_LOGIC; 
  signal U1_q_12_CYAND_15161 : STD_LOGIC; 
  signal U1_q_12_FASTCARRY_15160 : STD_LOGIC; 
  signal U1_q_12_CYMUXG2_15159 : STD_LOGIC; 
  signal U1_q_12_CYMUXF2_15158 : STD_LOGIC; 
  signal U1_q_12_LOGIC_ZERO_15157 : STD_LOGIC; 
  signal U1_q_12_CYSELG_15148 : STD_LOGIC; 
  signal U1_q_12_G : STD_LOGIC; 
  signal U1_q_12_SRINV_15146 : STD_LOGIC; 
  signal U1_q_12_CLKINV_15145 : STD_LOGIC; 
  signal U1_q_14_FFY_RST : STD_LOGIC; 
  signal U1_q_14_FFX_RST : STD_LOGIC; 
  signal U1_q_14_DXMUX_15242 : STD_LOGIC; 
  signal U1_q_14_XORF_15240 : STD_LOGIC; 
  signal U1_q_14_CYINIT_15239 : STD_LOGIC; 
  signal U1_q_14_F : STD_LOGIC; 
  signal U1_q_14_DYMUX_15223 : STD_LOGIC; 
  signal U1_q_14_XORG_15221 : STD_LOGIC; 
  signal U1_Mcount_q_cy_14_Q : STD_LOGIC; 
  signal U1_q_14_CYSELF_15219 : STD_LOGIC; 
  signal U1_q_14_CYMUXFAST_15218 : STD_LOGIC; 
  signal U1_q_14_CYAND_15217 : STD_LOGIC; 
  signal U1_q_14_FASTCARRY_15216 : STD_LOGIC; 
  signal U1_q_14_CYMUXG2_15215 : STD_LOGIC; 
  signal U1_q_14_CYMUXF2_15214 : STD_LOGIC; 
  signal U1_q_14_LOGIC_ZERO_15213 : STD_LOGIC; 
  signal U1_q_14_CYSELG_15204 : STD_LOGIC; 
  signal U1_q_14_G : STD_LOGIC; 
  signal U1_q_14_SRINV_15202 : STD_LOGIC; 
  signal U1_q_14_CLKINV_15201 : STD_LOGIC; 
  signal U1_q_16_DXMUX_15291 : STD_LOGIC; 
  signal U1_q_16_XORF_15289 : STD_LOGIC; 
  signal U1_q_16_LOGIC_ZERO_15288 : STD_LOGIC; 
  signal U1_q_16_CYINIT_15287 : STD_LOGIC; 
  signal U1_q_16_CYSELF_15278 : STD_LOGIC; 
  signal U1_q_16_F : STD_LOGIC; 
  signal U1_q_16_DYMUX_15270 : STD_LOGIC; 
  signal U1_q_16_XORG_15268 : STD_LOGIC; 
  signal U1_Mcount_q_cy_16_Q : STD_LOGIC; 
  signal U1_q_171_rt_15265 : STD_LOGIC; 
  signal U1_q_16_SRINV_15257 : STD_LOGIC; 
  signal U1_q_16_CLKINV_15256 : STD_LOGIC; 
  signal U3_CM1_add0000_0_XORF_15331 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYINIT_15330 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYSELF_15321 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_lut_0_Q : STD_LOGIC; 
  signal U3_CM1_add0000_0_BXINV_15319 : STD_LOGIC; 
  signal U3_CM1_add0000_0_XORG_15317 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYMUXG_15316 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_0_Q : STD_LOGIC; 
  signal U3_CM1_add0000_0_LOGIC_ONE_15314 : STD_LOGIC; 
  signal U3_CM1_add0000_0_CYSELG_15305 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_lut_1_Q : STD_LOGIC; 
  signal U3_CM1_add0000_2_XORF_15370 : STD_LOGIC; 
  signal U3_CM1_add0000_2_LOGIC_ZERO_15369 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYINIT_15368 : STD_LOGIC; 
  signal U3_CM1_add0000_2_F_15359 : STD_LOGIC; 
  signal U3_CM1_add0000_2_XORG_15357 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_2_Q : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYSELF_15355 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXFAST_15354 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYAND_15353 : STD_LOGIC; 
  signal U3_CM1_add0000_2_FASTCARRY_15352 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXG2_15351 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYMUXF2_15350 : STD_LOGIC; 
  signal U3_CM1_add0000_2_LOGIC_ONE_15349 : STD_LOGIC; 
  signal U3_CM1_add0000_2_CYSELG_15340 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_lut_3_Q : STD_LOGIC; 
  signal U3_CM1_add0000_4_XORF_15409 : STD_LOGIC; 
  signal U3_CM1_add0000_4_LOGIC_ONE_15408 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYINIT_15407 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_lut_4_1 : STD_LOGIC; 
  signal U3_CM1_add0000_4_XORG_15396 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_4_Q : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYSELF_15394 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXFAST_15393 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYAND_15392 : STD_LOGIC; 
  signal U3_CM1_add0000_4_FASTCARRY_15391 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXG2_15390 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYMUXF2_15389 : STD_LOGIC; 
  signal U3_CM1_add0000_4_LOGIC_ZERO_15388 : STD_LOGIC; 
  signal U3_CM1_add0000_4_CYSELG_15379 : STD_LOGIC; 
  signal U3_CM1_add0000_4_G_15378 : STD_LOGIC; 
  signal U3_CM1_add0000_6_XORF_15447 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYINIT_15446 : STD_LOGIC; 
  signal U3_CM1_add0000_6_F_15437 : STD_LOGIC; 
  signal U3_CM1_add0000_6_XORG_15435 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_6_Q : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYSELF_15433 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXFAST_15432 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYAND_15431 : STD_LOGIC; 
  signal U3_CM1_add0000_6_FASTCARRY_15430 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXG2_15429 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYMUXF2_15428 : STD_LOGIC; 
  signal U3_CM1_add0000_6_LOGIC_ZERO_15427 : STD_LOGIC; 
  signal U3_CM1_add0000_6_CYSELG_15418 : STD_LOGIC; 
  signal U3_CM1_add0000_6_G_15417 : STD_LOGIC; 
  signal U3_CM1_add0000_8_XORF_15478 : STD_LOGIC; 
  signal U3_CM1_add0000_8_LOGIC_ZERO_15477 : STD_LOGIC; 
  signal U3_CM1_add0000_8_CYINIT_15476 : STD_LOGIC; 
  signal U3_CM1_add0000_8_CYSELF_15467 : STD_LOGIC; 
  signal U3_CM1_add0000_8_F_15466 : STD_LOGIC; 
  signal U3_CM1_add0000_8_XORG_15464 : STD_LOGIC; 
  signal U3_Madd_CM1_add0000_cy_8_Q : STD_LOGIC; 
  signal U3_C1_9_rt_15461 : STD_LOGIC; 
  signal sig_tank1rom10s_4_XORF_15514 : STD_LOGIC; 
  signal sig_tank1rom10s_4_CYINIT_15513 : STD_LOGIC; 
  signal sig_tank1rom10s_4_CY0F_15512 : STD_LOGIC; 
  signal sig_tank1rom10s_4_CYSELF_15504 : STD_LOGIC; 
  signal sig_tank1rom10s_4_BXINV_15502 : STD_LOGIC; 
  signal sig_tank1rom10s_4_XORG_15500 : STD_LOGIC; 
  signal sig_tank1rom10s_4_CYMUXG_15499 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_4_Q : STD_LOGIC; 
  signal sig_tank1rom10s_4_CY0G_15497 : STD_LOGIC; 
  signal sig_tank1rom10s_4_CYSELG_15490 : STD_LOGIC; 
  signal sig_tank1rom10s_6_XORF_15553 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYINIT_15552 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CY0F_15551 : STD_LOGIC; 
  signal sig_tank1rom10s_6_XORG_15543 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_6_Q : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYSELF_15541 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYMUXFAST_15540 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYAND_15539 : STD_LOGIC; 
  signal sig_tank1rom10s_6_FASTCARRY_15538 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYMUXG2_15537 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYMUXF2_15536 : STD_LOGIC; 
  signal sig_tank1rom10s_6_LOGIC_ZERO_15535 : STD_LOGIC; 
  signal sig_tank1rom10s_6_CYSELG_15529 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_xor_7_11_15528 : STD_LOGIC; 
  signal sig_tank1rom10s_8_XORF_15592 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYINIT_15591 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CY0F_15590 : STD_LOGIC; 
  signal sig_tank1rom10s_8_XORG_15581 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_8_Q : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYSELF_15579 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYMUXFAST_15578 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYAND_15577 : STD_LOGIC; 
  signal sig_tank1rom10s_8_FASTCARRY_15576 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYMUXG2_15575 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYMUXF2_15574 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CY0G_15573 : STD_LOGIC; 
  signal sig_tank1rom10s_8_CYSELG_15567 : STD_LOGIC; 
  signal sig_tank1rom10s_10_XORF_15623 : STD_LOGIC; 
  signal sig_tank1rom10s_10_LOGIC_ZERO_15622 : STD_LOGIC; 
  signal sig_tank1rom10s_10_CYINIT_15621 : STD_LOGIC; 
  signal sig_tank1rom10s_10_CYSELF_15614 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_11_15613 : STD_LOGIC; 
  signal sig_tank1rom10s_10_XORG_15611 : STD_LOGIC; 
  signal U3_Madd_tank1rom10s_cy_10_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_112_15608 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT_15654 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F_15653 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF_15645 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV_15643 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG_15642 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G_15640 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG_15632 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_15685 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_15676 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST_15675 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND_15674 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY_15673 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2_15672 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2_15671 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G_15670 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_15662 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_15716 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_15708 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST_15707 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND_15706 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY_15705 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2_15704 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2_15703 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G_15702 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_15696 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_15749 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_15741 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST_15740 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND_15739 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY_15738 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2_15737 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2_15736 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G_15735 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_15727 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_15782 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_15775 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST_15774 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND_15773 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY_15772 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2_15771 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2_15770 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G_15769 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_15763 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT_15812 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F_15811 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF_15803 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV_15801 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG_15800 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G_15798 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG_15790 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_15843 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_15834 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST_15833 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND_15832 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY_15831 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2_15830 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2_15829 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G_15828 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_15820 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_15874 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_15865 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST_15864 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND_15863 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY_15862 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2_15861 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2_15860 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G_15859 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_15852 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_15905 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_15898 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST_15897 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND_15896 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY_15895 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2_15894 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2_15893 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G_15892 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_15886 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_15936 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_15929 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST_15928 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND_15927 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY_15926 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2_15925 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2_15924 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G_15923 : STD_LOGIC; 
  signal U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_15915 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_8_XORF_15971 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_8_CYINIT_15970 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_8_CY0F_15969 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_8_CYSELF_15962 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_8_BXINV_15960 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_8_XORG_15958 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_8_CYMUXG_15957 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_8_CY0G_15955 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_8_CYSELG_15949 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_XORF_16010 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_CYINIT_16009 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_CY0F_16008 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_XORG_15998 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_CYSELF_15996 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_CYMUXFAST_15995 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_CYAND_15994 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_FASTCARRY_15993 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_CYMUXG2_15992 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_CYMUXF2_15991 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_CY0G_15990 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_10_CYSELG_15984 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_XORF_16051 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_CYINIT_16050 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_CY0F_16049 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_XORG_16041 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_CYSELF_16039 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_CYMUXFAST_16038 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_CYAND_16037 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_FASTCARRY_16036 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_CYMUXG2_16035 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_CYMUXF2_16034 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_CY0G_16033 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_12_CYSELG_16027 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_14_XORF_16078 : STD_LOGIC; 
  signal title_rom_addr2_addsub0000_14_CYINIT_16077 : STD_LOGIC; 
  signal title_Msub_ypix_xor_6_11_16075 : STD_LOGIC; 
  signal title_ypix_6_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYINIT_16109 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0F_16108 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELF_16100 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_BXINV_16098 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYMUXG_16097 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0G_16095 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELG_16087 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0F_16140 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELF_16131 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXFAST_16130 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYAND_16129 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_FASTCARRY_16128 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXG2_16127 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXF2_16126 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0G_16125 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELG_16117 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0F_16171 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELF_16163 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXFAST_16162 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYAND_16161 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_FASTCARRY_16160 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXG2_16159 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXF2_16158 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0G_16157 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELG_16151 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0F_16204 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELF_16196 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXFAST_16195 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYAND_16194 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_FASTCARRY_16193 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXG2_16192 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXF2_16191 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0G_16190 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELG_16182 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0F_16237 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELF_16230 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXFAST_16229 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYAND_16228 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_FASTCARRY_16227 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXG2_16226 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXF2_16225 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0G_16224 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELG_16218 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYINIT_16267 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0F_16266 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELF_16258 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_BXINV_16256 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYMUXG_16255 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0G_16253 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELG_16245 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0F_16298 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELF_16289 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXFAST_16288 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYAND_16287 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_FASTCARRY_16286 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXG2_16285 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXF2_16284 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0G_16283 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELG_16275 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0F_16329 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELF_16320 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXFAST_16319 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYAND_16318 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_FASTCARRY_16317 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXG2_16316 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXF2_16315 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0G_16314 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELG_16306 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0F_16360 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELF_16351 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXFAST_16350 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYAND_16349 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_FASTCARRY_16348 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXG2_16347 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXF2_16346 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0G_16345 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELG_16337 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0F_16391 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELF_16382 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXFAST_16381 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYAND_16380 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_FASTCARRY_16379 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXG2_16378 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXF2_16377 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0G_16376 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELG_16368 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_XORF_16426 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_LOGIC_ONE_16425 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_CYINIT_16424 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_CYSELF_16415 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_lut_0_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_BXINV_16413 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_XORG_16411 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_CYMUXG_16410 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_LOGIC_ZERO_16408 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_CYSELG_16399 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_0_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_XORF_16465 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_LOGIC_ONE_16464 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYINIT_16463 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_lut_2_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_XORG_16452 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYSELF_16450 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYMUXFAST_16449 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYAND_16448 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_FASTCARRY_16447 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYMUXG2_16446 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYMUXF2_16445 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_LOGIC_ZERO_16444 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_CYSELG_16435 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_2_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_XORF_16503 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYINIT_16502 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0000_xor_4_11 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_XORG_16491 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYSELF_16489 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYMUXFAST_16488 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYAND_16487 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_FASTCARRY_16486 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYMUXG2_16485 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYMUXF2_16484 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_LOGIC_ZERO_16483 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_4_CYSELG_16475 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0000_xor_5_11_16474 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_XORF_16541 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYINIT_16540 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0000_xor_6_11_16533 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_XORG_16531 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYSELF_16529 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYMUXFAST_16528 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYAND_16527 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_FASTCARRY_16526 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYMUXG2_16525 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYMUXF2_16524 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_LOGIC_ZERO_16523 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_6_CYSELG_16517 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0000_xor_7_11_16516 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_8_XORF_16572 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_8_LOGIC_ZERO_16571 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_8_CYINIT_16570 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_8_CYSELF_16562 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_8_2_16561 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0001_8_XORG_16559 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0001_cy_8_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_9_1_16556 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_XORF_16607 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_CYINIT_16606 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_CYSELF_16597 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_BXINV_16595 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_XORG_16593 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_CYMUXG_16592 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_LOGIC_ONE_16590 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_0_CYSELG_16581 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_XORF_16645 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYINIT_16644 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_XORG_16633 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYSELF_16631 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYMUXFAST_16630 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYAND_16629 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_FASTCARRY_16628 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYMUXG2_16627 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYMUXF2_16626 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_LOGIC_ONE_16625 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_2_CYSELG_16616 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_XORF_16684 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_LOGIC_ONE_16683 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYINIT_16682 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_XORG_16671 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYSELF_16669 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYMUXFAST_16668 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYAND_16667 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_FASTCARRY_16666 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYMUXG2_16665 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYMUXF2_16664 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_LOGIC_ZERO_16663 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_CYSELG_16654 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_4_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_XORF_16722 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYINIT_16721 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_F : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_XORG_16710 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYSELF_16708 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYMUXFAST_16707 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYAND_16706 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_FASTCARRY_16705 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYMUXG2_16704 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYMUXF2_16703 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_LOGIC_ZERO_16702 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_CYSELG_16693 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_6_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_XORF_16753 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_LOGIC_ZERO_16752 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_CYINIT_16751 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_CYSELF_16742 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_F : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_8_XORG_16739 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0002_cy_8_Q : STD_LOGIC; 
  signal U3_RM1_9_rt_16736 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT_16784 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F_16783 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF_16775 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV_16773 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG_16772 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G_16770 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG_16762 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_16815 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_16806 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST_16805 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND_16804 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY_16803 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2_16802 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2_16801 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G_16800 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_16792 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_16846 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_16837 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST_16836 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND_16835 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY_16834 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2_16833 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2_16832 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G_16831 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_16824 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_16877 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_16870 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST_16869 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND_16868 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY_16867 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2_16866 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2_16865 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G_16864 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_16856 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_16908 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_16901 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST_16900 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND_16899 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY_16898 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2_16897 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2_16896 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G_16895 : STD_LOGIC; 
  signal U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_16887 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_XORF_16943 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_LOGIC_ONE_16942 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_CYINIT_16941 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_CYSELF_16932 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_lut_0_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_BXINV_16930 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_XORG_16928 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_CYMUXG_16927 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_LOGIC_ZERO_16925 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_CYSELG_16916 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_0_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_XORF_16982 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_LOGIC_ONE_16981 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYINIT_16980 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_lut_2_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_XORG_16969 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYSELF_16967 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYMUXFAST_16966 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYAND_16965 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_FASTCARRY_16964 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYMUXG2_16963 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYMUXF2_16962 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_LOGIC_ZERO_16961 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_CYSELG_16952 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_2_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_XORF_17020 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYINIT_17019 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_F : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_XORG_17008 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYSELF_17006 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYMUXFAST_17005 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYAND_17004 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_FASTCARRY_17003 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYMUXG2_17002 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYMUXF2_17001 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_LOGIC_ZERO_17000 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_CYSELG_16991 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_4_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_XORF_17058 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYINIT_17057 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_F : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_XORG_17046 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYSELF_17044 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYMUXFAST_17043 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYAND_17042 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_FASTCARRY_17041 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYMUXG2_17040 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYMUXF2_17039 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_LOGIC_ZERO_17038 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_CYSELG_17029 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_6_G : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_XORF_17089 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_LOGIC_ZERO_17088 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_CYINIT_17087 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_CYSELF_17078 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_F : STD_LOGIC; 
  signal U3_spriteonM1_addsub0003_8_XORG_17075 : STD_LOGIC; 
  signal U3_Madd_spriteonM1_addsub0003_cy_8_Q : STD_LOGIC; 
  signal U3_spriteonM1_addsub0002_9_rt_17072 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_XORF_17125 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_LOGIC_ONE_17124 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYINIT_17123 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYSELF_17114 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_BXINV_17112 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_XORG_17110 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYMUXG_17109 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_0_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_LOGIC_ZERO_17107 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_CYSELG_17098 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_0_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_XORF_17163 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYINIT_17162 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_XORG_17151 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_2_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYSELF_17149 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYMUXFAST_17148 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYAND_17147 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_FASTCARRY_17146 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYMUXG2_17145 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYMUXF2_17144 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_LOGIC_ZERO_17143 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_CYSELG_17134 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_2_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_XORF_17201 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYINIT_17200 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_XORG_17189 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_4_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYSELF_17187 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYMUXFAST_17186 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYAND_17185 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_FASTCARRY_17184 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYMUXG2_17183 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYMUXF2_17182 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_LOGIC_ZERO_17181 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_CYSELG_17172 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_4_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_XORF_17239 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYINIT_17238 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_XORG_17227 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_6_Q : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYSELF_17225 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYMUXFAST_17224 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYAND_17223 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_FASTCARRY_17222 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYMUXG2_17221 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYMUXF2_17220 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_LOGIC_ZERO_17219 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_CYSELG_17210 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_6_G : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_XORF_17270 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_LOGIC_ZERO_17269 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_CYINIT_17268 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_CYSELF_17259 : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_F : STD_LOGIC; 
  signal nes_scalar_next_addsub0000_8_XORG_17256 : STD_LOGIC; 
  signal nes_Madd_scalar_next_addsub0000_cy_8_Q : STD_LOGIC; 
  signal nes_scalar_reg_9_rt_17253 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYINIT_17301 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0F_17300 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELF_17292 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_BXINV_17290 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYMUXG_17289 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0G_17287 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELG_17279 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0F_17332 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELF_17323 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXFAST_17322 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYAND_17321 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_FASTCARRY_17320 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXG2_17319 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXF2_17318 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0G_17317 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELG_17309 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0F_17363 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELF_17355 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXFAST_17354 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYAND_17353 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_FASTCARRY_17352 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXG2_17351 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXF2_17350 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0G_17349 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELG_17343 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0F_17396 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELF_17388 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXFAST_17387 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYAND_17386 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_FASTCARRY_17385 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXG2_17384 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXF2_17383 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0G_17382 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELG_17374 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0F_17429 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELF_17422 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXFAST_17421 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYAND_17420 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_FASTCARRY_17419 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXG2_17418 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXF2_17417 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0G_17416 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELG_17410 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYINIT_17459 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0F_17458 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELF_17450 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_BXINV_17448 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYMUXG_17447 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_0_Q : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0G_17445 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELG_17437 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0F_17490 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELF_17481 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXFAST_17480 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYAND_17479 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_FASTCARRY_17478 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXG2_17477 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXF2_17476 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0G_17475 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELG_17467 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0F_17521 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELF_17512 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXFAST_17511 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYAND_17510 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_FASTCARRY_17509 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXG2_17508 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXF2_17507 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0G_17506 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELG_17498 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0F_17552 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELF_17543 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXFAST_17542 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYAND_17541 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_FASTCARRY_17540 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXG2_17539 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXF2_17538 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0G_17537 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELG_17529 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0F_17583 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELF_17574 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXFAST_17573 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYAND_17572 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_FASTCARRY_17571 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXG2_17570 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXF2_17569 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0G_17568 : STD_LOGIC; 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELG_17560 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_XORF_17618 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_LOGIC_ONE_17617 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_CYINIT_17616 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_CYSELF_17607 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_lut_0_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_BXINV_17605 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_XORG_17603 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_CYMUXG_17602 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_LOGIC_ZERO_17600 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_CYSELG_17591 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_0_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_XORF_17657 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_LOGIC_ONE_17656 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYINIT_17655 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_lut_2_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_XORG_17644 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYSELF_17642 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYMUXFAST_17641 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYAND_17640 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_FASTCARRY_17639 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYMUXG2_17638 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYMUXF2_17637 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_LOGIC_ZERO_17636 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_CYSELG_17627 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_2_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_XORF_17695 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYINIT_17694 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0000_xor_4_11 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_XORG_17683 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYSELF_17681 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYMUXFAST_17680 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYAND_17679 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_FASTCARRY_17678 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYMUXG2_17677 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYMUXF2_17676 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_LOGIC_ZERO_17675 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_4_CYSELG_17667 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0000_xor_5_11_17666 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_XORF_17733 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYINIT_17732 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0000_xor_6_11_17725 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_XORG_17723 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYSELF_17721 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYMUXFAST_17720 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYAND_17719 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_FASTCARRY_17718 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYMUXG2_17717 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYMUXF2_17716 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_LOGIC_ZERO_17715 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_6_CYSELG_17709 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0000_xor_7_11_17708 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_8_XORF_17764 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_8_LOGIC_ZERO_17763 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_8_CYINIT_17762 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_8_CYSELF_17754 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_8_2_17753 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0001_8_XORG_17751 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0001_cy_8_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_9_1_17748 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_XORF_17799 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_CYINIT_17798 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_CYSELF_17789 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_BXINV_17787 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_XORG_17785 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_CYMUXG_17784 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_LOGIC_ONE_17782 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_0_CYSELG_17773 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_XORF_17837 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYINIT_17836 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_XORG_17825 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYSELF_17823 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYMUXFAST_17822 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYAND_17821 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_FASTCARRY_17820 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYMUXG2_17819 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYMUXF2_17818 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_LOGIC_ONE_17817 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_2_CYSELG_17808 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_XORF_17876 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_LOGIC_ONE_17875 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYINIT_17874 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_XORG_17863 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYSELF_17861 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYMUXFAST_17860 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYAND_17859 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_FASTCARRY_17858 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYMUXG2_17857 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYMUXF2_17856 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_LOGIC_ZERO_17855 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_CYSELG_17846 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_4_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_XORF_17914 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYINIT_17913 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_F : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_XORG_17902 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYSELF_17900 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYMUXFAST_17899 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYAND_17898 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_FASTCARRY_17897 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYMUXG2_17896 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYMUXF2_17895 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17894 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_CYSELG_17885 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_6_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_XORF_17945 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_LOGIC_ZERO_17944 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_CYINIT_17943 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_CYSELF_17934 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_F : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_8_XORG_17931 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0002_cy_8_Q : STD_LOGIC; 
  signal U3_RM2_9_rt_17928 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_XORF_17981 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_LOGIC_ONE_17980 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_CYINIT_17979 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_CYSELF_17970 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_lut_0_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_BXINV_17968 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_XORG_17966 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_CYMUXG_17965 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_0_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_LOGIC_ZERO_17963 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_CYSELG_17954 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_0_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_XORF_18020 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_LOGIC_ONE_18019 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYINIT_18018 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_lut_2_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_XORG_18007 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_2_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYSELF_18005 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYMUXFAST_18004 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYAND_18003 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_FASTCARRY_18002 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYMUXG2_18001 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYMUXF2_18000 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_LOGIC_ZERO_17999 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_CYSELG_17990 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_2_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_XORF_18058 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYINIT_18057 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_F : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_XORG_18046 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_4_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYSELF_18044 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYMUXFAST_18043 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYAND_18042 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_FASTCARRY_18041 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYMUXG2_18040 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYMUXF2_18039 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_LOGIC_ZERO_18038 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_CYSELG_18029 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_4_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_XORF_18096 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYINIT_18095 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_F : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_XORG_18084 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_6_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYSELF_18082 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYMUXFAST_18081 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYAND_18080 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_FASTCARRY_18079 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYMUXG2_18078 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYMUXF2_18077 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_LOGIC_ZERO_18076 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_CYSELG_18067 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_6_G : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_XORF_18127 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_LOGIC_ZERO_18126 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_CYINIT_18125 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_CYSELF_18116 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_F : STD_LOGIC; 
  signal U3_spriteonM2_addsub0003_8_XORG_18113 : STD_LOGIC; 
  signal U3_Madd_spriteonM2_addsub0003_cy_8_Q : STD_LOGIC; 
  signal U3_spriteonM2_addsub0002_9_rt_18110 : STD_LOGIC; 
  signal U2_Result_0_1_XORF_18163 : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ONE_18162 : STD_LOGIC; 
  signal U2_Result_0_1_CYINIT_18161 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELF_18152 : STD_LOGIC; 
  signal U2_Result_0_1_BXINV_18150 : STD_LOGIC; 
  signal U2_Result_0_1_XORG_18148 : STD_LOGIC; 
  signal U2_Result_0_1_CYMUXG_18147 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_0_Q : STD_LOGIC; 
  signal U2_Result_0_1_LOGIC_ZERO_18145 : STD_LOGIC; 
  signal U2_Result_0_1_CYSELG_18136 : STD_LOGIC; 
  signal U2_Result_0_1_G : STD_LOGIC; 
  signal U2_Result_2_1_XORF_18201 : STD_LOGIC; 
  signal U2_Result_2_1_CYINIT_18200 : STD_LOGIC; 
  signal U2_Result_2_1_F : STD_LOGIC; 
  signal U2_Result_2_1_XORG_18189 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_2_Q : STD_LOGIC; 
  signal U2_Result_2_1_CYSELF_18187 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXFAST_18186 : STD_LOGIC; 
  signal U2_Result_2_1_CYAND_18185 : STD_LOGIC; 
  signal U2_Result_2_1_FASTCARRY_18184 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXG2_18183 : STD_LOGIC; 
  signal U2_Result_2_1_CYMUXF2_18182 : STD_LOGIC; 
  signal U2_Result_2_1_LOGIC_ZERO_18181 : STD_LOGIC; 
  signal U2_Result_2_1_CYSELG_18172 : STD_LOGIC; 
  signal U2_Result_2_1_G : STD_LOGIC; 
  signal U2_Result_4_1_XORF_18239 : STD_LOGIC; 
  signal U2_Result_4_1_CYINIT_18238 : STD_LOGIC; 
  signal U2_Result_4_1_F : STD_LOGIC; 
  signal U2_Result_4_1_XORG_18227 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_4_Q : STD_LOGIC; 
  signal U2_Result_4_1_CYSELF_18225 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXFAST_18224 : STD_LOGIC; 
  signal U2_Result_4_1_CYAND_18223 : STD_LOGIC; 
  signal U2_Result_4_1_FASTCARRY_18222 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXG2_18221 : STD_LOGIC; 
  signal U2_Result_4_1_CYMUXF2_18220 : STD_LOGIC; 
  signal U2_Result_4_1_LOGIC_ZERO_18219 : STD_LOGIC; 
  signal U2_Result_4_1_CYSELG_18210 : STD_LOGIC; 
  signal U2_Result_4_1_G : STD_LOGIC; 
  signal U2_Result_6_1_XORF_18277 : STD_LOGIC; 
  signal U2_Result_6_1_CYINIT_18276 : STD_LOGIC; 
  signal U2_Result_6_1_F : STD_LOGIC; 
  signal U2_Result_6_1_XORG_18265 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_6_Q : STD_LOGIC; 
  signal U2_Result_6_1_CYSELF_18263 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXFAST_18262 : STD_LOGIC; 
  signal U2_Result_6_1_CYAND_18261 : STD_LOGIC; 
  signal U2_Result_6_1_FASTCARRY_18260 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXG2_18259 : STD_LOGIC; 
  signal U2_Result_6_1_CYMUXF2_18258 : STD_LOGIC; 
  signal U2_Result_6_1_LOGIC_ZERO_18257 : STD_LOGIC; 
  signal U2_Result_6_1_CYSELG_18248 : STD_LOGIC; 
  signal U2_Result_6_1_G : STD_LOGIC; 
  signal U2_Result_8_1_XORF_18308 : STD_LOGIC; 
  signal U2_Result_8_1_LOGIC_ZERO_18307 : STD_LOGIC; 
  signal U2_Result_8_1_CYINIT_18306 : STD_LOGIC; 
  signal U2_Result_8_1_CYSELF_18297 : STD_LOGIC; 
  signal U2_Result_8_1_F : STD_LOGIC; 
  signal U2_Result_8_1_XORG_18294 : STD_LOGIC; 
  signal U2_Mcount_hcs_cy_8_Q : STD_LOGIC; 
  signal U2_hcs_9_rt_18291 : STD_LOGIC; 
  signal U3_RM1_share0000_0_XORF_18344 : STD_LOGIC; 
  signal U3_RM1_share0000_0_CYINIT_18343 : STD_LOGIC; 
  signal U3_RM1_share0000_0_CY0F_18342 : STD_LOGIC; 
  signal U3_RM1_share0000_0_CYSELF_18335 : STD_LOGIC; 
  signal U3_RM1_share0000_0_XORG_18331 : STD_LOGIC; 
  signal U3_RM1_share0000_0_CYMUXG_18330 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_0_Q : STD_LOGIC; 
  signal U3_RM1_share0000_0_CY0G_18328 : STD_LOGIC; 
  signal U3_RM1_share0000_0_CYSELG_18321 : STD_LOGIC; 
  signal U3_RM1_share0000_2_XORF_18383 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYINIT_18382 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CY0F_18381 : STD_LOGIC; 
  signal U3_RM1_share0000_2_XORG_18372 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_2_Q : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYSELF_18370 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYMUXFAST_18369 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYAND_18368 : STD_LOGIC; 
  signal U3_RM1_share0000_2_FASTCARRY_18367 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYMUXG2_18366 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYMUXF2_18365 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CY0G_18364 : STD_LOGIC; 
  signal U3_RM1_share0000_2_CYSELG_18357 : STD_LOGIC; 
  signal U3_RM1_share0000_4_XORF_18422 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYINIT_18421 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CY0F_18420 : STD_LOGIC; 
  signal U3_RM1_share0000_4_XORG_18411 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_4_Q : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYSELF_18409 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYMUXFAST_18408 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYAND_18407 : STD_LOGIC; 
  signal U3_RM1_share0000_4_FASTCARRY_18406 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYMUXG2_18405 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYMUXF2_18404 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CY0G_18403 : STD_LOGIC; 
  signal U3_RM1_share0000_4_CYSELG_18395 : STD_LOGIC; 
  signal U3_RM1_share0000_6_XORF_18461 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYINIT_18460 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CY0F_18459 : STD_LOGIC; 
  signal U3_RM1_share0000_6_XORG_18449 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_6_Q : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYSELF_18447 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYMUXFAST_18446 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYAND_18445 : STD_LOGIC; 
  signal U3_RM1_share0000_6_FASTCARRY_18444 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYMUXG2_18443 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYMUXF2_18442 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CY0G_18441 : STD_LOGIC; 
  signal U3_RM1_share0000_6_CYSELG_18433 : STD_LOGIC; 
  signal U3_RM1_share0000_8_XORF_18492 : STD_LOGIC; 
  signal U3_RM1_share0000_8_CYINIT_18491 : STD_LOGIC; 
  signal U3_RM1_share0000_8_CY0F_18490 : STD_LOGIC; 
  signal U3_RM1_share0000_8_CYSELF_18482 : STD_LOGIC; 
  signal U3_RM1_share0000_8_XORG_18479 : STD_LOGIC; 
  signal U3_Maddsub_RM1_share0000_cy_8_Q : STD_LOGIC; 
  signal sig_tank1rom10s_0_XORF_18527 : STD_LOGIC; 
  signal sig_tank1rom10s_0_CYINIT_18526 : STD_LOGIC; 
  signal sig_tank1rom10s_0_CYSELF_18517 : STD_LOGIC; 
  signal sig_tank1rom10s_0_F : STD_LOGIC; 
  signal sig_tank1rom10s_0_BXINV_18515 : STD_LOGIC; 
  signal sig_tank1rom10s_0_XORG_18513 : STD_LOGIC; 
  signal sig_tank1rom10s_0_CYMUXG_18512 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_0_Q : STD_LOGIC; 
  signal sig_tank1rom10s_0_LOGIC_ZERO_18510 : STD_LOGIC; 
  signal sig_tank1rom10s_0_CYSELG_18501 : STD_LOGIC; 
  signal sig_tank1rom10s_0_G : STD_LOGIC; 
  signal sig_tank1rom10s_2_XORF_18565 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYINIT_18564 : STD_LOGIC; 
  signal sig_tank1rom10s_2_F : STD_LOGIC; 
  signal sig_tank1rom10s_2_XORG_18553 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_2_Q : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYSELF_18551 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYMUXFAST_18550 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYAND_18549 : STD_LOGIC; 
  signal sig_tank1rom10s_2_FASTCARRY_18548 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYMUXG2_18547 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYMUXF2_18546 : STD_LOGIC; 
  signal sig_tank1rom10s_2_LOGIC_ZERO_18545 : STD_LOGIC; 
  signal sig_tank1rom10s_2_CYSELG_18536 : STD_LOGIC; 
  signal sig_tank1rom10s_2_G : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_XORF_18604 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO_18603 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYINIT_18602 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_F : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_XORG_18591 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_4_Q : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF_18589 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXFAST_18588 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYAND_18587 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_FASTCARRY_18586 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXG2_18585 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXF2_18584 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ONE_18583 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0001_cy_4_CYSELG_18574 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_XORF_18642 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYINIT_18641 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_XORG_18630 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_6_Q : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYSELF_18628 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYMUXFAST_18627 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYAND_18626 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_FASTCARRY_18625 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYMUXG2_18624 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYMUXF2_18623 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_LOGIC_ONE_18622 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_6_CYSELG_18613 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_8_XORF_18673 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_8_LOGIC_ONE_18672 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_8_CYINIT_18671 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_8_CYSELF_18662 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0000_8_XORG_18659 : STD_LOGIC; 
  signal U3_Msub_tank1rom10s_sub0000_cy_8_Q : STD_LOGIC; 
  signal nes_Result_0_XORF_18709 : STD_LOGIC; 
  signal nes_Result_0_LOGIC_ONE_18708 : STD_LOGIC; 
  signal nes_Result_0_CYINIT_18707 : STD_LOGIC; 
  signal nes_Result_0_CYSELF_18698 : STD_LOGIC; 
  signal nes_Result_0_BXINV_18696 : STD_LOGIC; 
  signal nes_Result_0_XORG_18694 : STD_LOGIC; 
  signal nes_Result_0_CYMUXG_18693 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_0_Q : STD_LOGIC; 
  signal nes_Result_0_LOGIC_ZERO_18691 : STD_LOGIC; 
  signal nes_Result_0_CYSELG_18682 : STD_LOGIC; 
  signal nes_Result_0_G : STD_LOGIC; 
  signal nes_Result_2_XORF_18747 : STD_LOGIC; 
  signal nes_Result_2_CYINIT_18746 : STD_LOGIC; 
  signal nes_Result_2_F : STD_LOGIC; 
  signal nes_Result_2_XORG_18735 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_2_Q : STD_LOGIC; 
  signal nes_Result_2_CYSELF_18733 : STD_LOGIC; 
  signal nes_Result_2_CYMUXFAST_18732 : STD_LOGIC; 
  signal nes_Result_2_CYAND_18731 : STD_LOGIC; 
  signal nes_Result_2_FASTCARRY_18730 : STD_LOGIC; 
  signal nes_Result_2_CYMUXG2_18729 : STD_LOGIC; 
  signal nes_Result_2_CYMUXF2_18728 : STD_LOGIC; 
  signal nes_Result_2_LOGIC_ZERO_18727 : STD_LOGIC; 
  signal nes_Result_2_CYSELG_18718 : STD_LOGIC; 
  signal nes_Result_2_G : STD_LOGIC; 
  signal nes_Result_4_XORF_18785 : STD_LOGIC; 
  signal nes_Result_4_CYINIT_18784 : STD_LOGIC; 
  signal nes_Result_4_F : STD_LOGIC; 
  signal nes_Result_4_XORG_18773 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_4_Q : STD_LOGIC; 
  signal nes_Result_4_CYSELF_18771 : STD_LOGIC; 
  signal nes_Result_4_CYMUXFAST_18770 : STD_LOGIC; 
  signal nes_Result_4_CYAND_18769 : STD_LOGIC; 
  signal nes_Result_4_FASTCARRY_18768 : STD_LOGIC; 
  signal nes_Result_4_CYMUXG2_18767 : STD_LOGIC; 
  signal nes_Result_4_CYMUXF2_18766 : STD_LOGIC; 
  signal nes_Result_4_LOGIC_ZERO_18765 : STD_LOGIC; 
  signal nes_Result_4_CYSELG_18756 : STD_LOGIC; 
  signal nes_Result_4_G : STD_LOGIC; 
  signal nes_Result_6_XORF_18823 : STD_LOGIC; 
  signal nes_Result_6_CYINIT_18822 : STD_LOGIC; 
  signal nes_Result_6_F : STD_LOGIC; 
  signal nes_Result_6_XORG_18811 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_6_Q : STD_LOGIC; 
  signal nes_Result_6_CYSELF_18809 : STD_LOGIC; 
  signal nes_Result_6_CYMUXFAST_18808 : STD_LOGIC; 
  signal nes_Result_6_CYAND_18807 : STD_LOGIC; 
  signal nes_Result_6_FASTCARRY_18806 : STD_LOGIC; 
  signal nes_Result_6_CYMUXG2_18805 : STD_LOGIC; 
  signal nes_Result_6_CYMUXF2_18804 : STD_LOGIC; 
  signal nes_Result_6_LOGIC_ZERO_18803 : STD_LOGIC; 
  signal nes_Result_6_CYSELG_18794 : STD_LOGIC; 
  signal nes_Result_6_G : STD_LOGIC; 
  signal nes_Result_8_XORF_18854 : STD_LOGIC; 
  signal nes_Result_8_LOGIC_ZERO_18853 : STD_LOGIC; 
  signal nes_Result_8_CYINIT_18852 : STD_LOGIC; 
  signal nes_Result_8_CYSELF_18843 : STD_LOGIC; 
  signal nes_Result_8_F : STD_LOGIC; 
  signal nes_Result_8_XORG_18840 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_cy_8_Q : STD_LOGIC; 
  signal nes_counter_reg_9_rt_18837 : STD_LOGIC; 
  signal U3_Q_0_FFY_RST : STD_LOGIC; 
  signal U3_Q_0_FFX_RST : STD_LOGIC; 
  signal U3_Q_0_DXMUX_18903 : STD_LOGIC; 
  signal U3_Q_0_XORF_18901 : STD_LOGIC; 
  signal U3_Q_0_LOGIC_ONE_18900 : STD_LOGIC; 
  signal U3_Q_0_CYINIT_18899 : STD_LOGIC; 
  signal U3_Q_0_CYSELF_18890 : STD_LOGIC; 
  signal U3_Q_0_BXINV_18888 : STD_LOGIC; 
  signal U3_Q_0_DYMUX_18881 : STD_LOGIC; 
  signal U3_Q_0_XORG_18879 : STD_LOGIC; 
  signal U3_Q_0_CYMUXG_18878 : STD_LOGIC; 
  signal U3_Q_0_LOGIC_ZERO_18876 : STD_LOGIC; 
  signal U3_Q_0_CYSELG_18867 : STD_LOGIC; 
  signal U3_Q_0_G : STD_LOGIC; 
  signal U3_Q_0_SRINV_18865 : STD_LOGIC; 
  signal U3_Q_0_CLKINV_18864 : STD_LOGIC; 
  signal U3_Q_2_FFY_RST : STD_LOGIC; 
  signal U3_Q_2_FFX_RST : STD_LOGIC; 
  signal U3_Q_2_DXMUX_18959 : STD_LOGIC; 
  signal U3_Q_2_XORF_18957 : STD_LOGIC; 
  signal U3_Q_2_CYINIT_18956 : STD_LOGIC; 
  signal U3_Q_2_F : STD_LOGIC; 
  signal U3_Q_2_DYMUX_18940 : STD_LOGIC; 
  signal U3_Q_2_XORG_18938 : STD_LOGIC; 
  signal U3_Q_2_CYSELF_18936 : STD_LOGIC; 
  signal U3_Q_2_CYMUXFAST_18935 : STD_LOGIC; 
  signal U3_Q_2_CYAND_18934 : STD_LOGIC; 
  signal U3_Q_2_FASTCARRY_18933 : STD_LOGIC; 
  signal U3_Q_2_CYMUXG2_18932 : STD_LOGIC; 
  signal U3_Q_2_CYMUXF2_18931 : STD_LOGIC; 
  signal U3_Q_2_LOGIC_ZERO_18930 : STD_LOGIC; 
  signal U3_Q_2_CYSELG_18921 : STD_LOGIC; 
  signal U3_Q_2_G : STD_LOGIC; 
  signal U3_Q_2_SRINV_18919 : STD_LOGIC; 
  signal U3_Q_2_CLKINV_18918 : STD_LOGIC; 
  signal U3_Q_4_FFY_RST : STD_LOGIC; 
  signal U3_Q_4_FFX_RST : STD_LOGIC; 
  signal U3_Q_4_DXMUX_19015 : STD_LOGIC; 
  signal U3_Q_4_XORF_19013 : STD_LOGIC; 
  signal U3_Q_4_CYINIT_19012 : STD_LOGIC; 
  signal U3_Q_4_F : STD_LOGIC; 
  signal U3_Q_4_DYMUX_18996 : STD_LOGIC; 
  signal U3_Q_4_XORG_18994 : STD_LOGIC; 
  signal U3_Q_4_CYSELF_18992 : STD_LOGIC; 
  signal U3_Q_4_CYMUXFAST_18991 : STD_LOGIC; 
  signal U3_Q_4_CYAND_18990 : STD_LOGIC; 
  signal U3_Q_4_FASTCARRY_18989 : STD_LOGIC; 
  signal U3_Q_4_CYMUXG2_18988 : STD_LOGIC; 
  signal U3_Q_4_CYMUXF2_18987 : STD_LOGIC; 
  signal U3_Q_4_LOGIC_ZERO_18986 : STD_LOGIC; 
  signal U3_Q_4_CYSELG_18977 : STD_LOGIC; 
  signal U3_Q_4_G : STD_LOGIC; 
  signal U3_Q_4_SRINV_18975 : STD_LOGIC; 
  signal U3_Q_4_CLKINV_18974 : STD_LOGIC; 
  signal U3_Q_6_FFY_RST : STD_LOGIC; 
  signal U3_Q_6_FFX_RST : STD_LOGIC; 
  signal U3_Q_6_DXMUX_19071 : STD_LOGIC; 
  signal U3_Q_6_XORF_19069 : STD_LOGIC; 
  signal U3_Q_6_CYINIT_19068 : STD_LOGIC; 
  signal U3_Q_6_F : STD_LOGIC; 
  signal U3_Q_6_DYMUX_19052 : STD_LOGIC; 
  signal U3_Q_6_XORG_19050 : STD_LOGIC; 
  signal U3_Q_6_CYSELF_19048 : STD_LOGIC; 
  signal U3_Q_6_CYMUXFAST_19047 : STD_LOGIC; 
  signal U3_Q_6_CYAND_19046 : STD_LOGIC; 
  signal U3_Q_6_FASTCARRY_19045 : STD_LOGIC; 
  signal U3_Q_6_CYMUXG2_19044 : STD_LOGIC; 
  signal U3_Q_6_CYMUXF2_19043 : STD_LOGIC; 
  signal U3_Q_6_LOGIC_ZERO_19042 : STD_LOGIC; 
  signal U3_Q_6_CYSELG_19033 : STD_LOGIC; 
  signal U3_Q_6_G : STD_LOGIC; 
  signal U3_Q_6_SRINV_19031 : STD_LOGIC; 
  signal U3_Q_6_CLKINV_19030 : STD_LOGIC; 
  signal U3_Q_8_FFY_RST : STD_LOGIC; 
  signal U3_Q_8_FFX_RST : STD_LOGIC; 
  signal U3_Q_8_DXMUX_19127 : STD_LOGIC; 
  signal U3_Q_8_XORF_19125 : STD_LOGIC; 
  signal U3_Q_8_CYINIT_19124 : STD_LOGIC; 
  signal U3_Q_8_F : STD_LOGIC; 
  signal U3_Q_8_DYMUX_19108 : STD_LOGIC; 
  signal U3_Q_8_XORG_19106 : STD_LOGIC; 
  signal U3_Q_8_CYSELF_19104 : STD_LOGIC; 
  signal U3_Q_8_CYMUXFAST_19103 : STD_LOGIC; 
  signal U3_Q_8_CYAND_19102 : STD_LOGIC; 
  signal U3_Q_8_FASTCARRY_19101 : STD_LOGIC; 
  signal U3_Q_8_CYMUXG2_19100 : STD_LOGIC; 
  signal U3_Q_8_CYMUXF2_19099 : STD_LOGIC; 
  signal U3_Q_8_LOGIC_ZERO_19098 : STD_LOGIC; 
  signal U3_Q_8_CYSELG_19089 : STD_LOGIC; 
  signal U3_Q_8_G : STD_LOGIC; 
  signal U3_Q_8_SRINV_19087 : STD_LOGIC; 
  signal U3_Q_8_CLKINV_19086 : STD_LOGIC; 
  signal U3_Q_10_FFY_RST : STD_LOGIC; 
  signal U3_Q_10_FFX_RST : STD_LOGIC; 
  signal U3_Q_10_DXMUX_19183 : STD_LOGIC; 
  signal U3_Q_10_XORF_19181 : STD_LOGIC; 
  signal U3_Q_10_CYINIT_19180 : STD_LOGIC; 
  signal U3_Q_10_F : STD_LOGIC; 
  signal U3_Q_10_DYMUX_19164 : STD_LOGIC; 
  signal U3_Q_10_XORG_19162 : STD_LOGIC; 
  signal U3_Q_10_CYSELF_19160 : STD_LOGIC; 
  signal U3_Q_10_CYMUXFAST_19159 : STD_LOGIC; 
  signal U3_Q_10_CYAND_19158 : STD_LOGIC; 
  signal U3_Q_10_FASTCARRY_19157 : STD_LOGIC; 
  signal U3_Q_10_CYMUXG2_19156 : STD_LOGIC; 
  signal U3_Q_10_CYMUXF2_19155 : STD_LOGIC; 
  signal U3_Q_10_LOGIC_ZERO_19154 : STD_LOGIC; 
  signal U3_Q_10_CYSELG_19145 : STD_LOGIC; 
  signal U3_Q_10_G : STD_LOGIC; 
  signal U3_Q_10_SRINV_19143 : STD_LOGIC; 
  signal U3_Q_10_CLKINV_19142 : STD_LOGIC; 
  signal U3_Q_12_FFY_RST : STD_LOGIC; 
  signal U3_Q_12_FFX_RST : STD_LOGIC; 
  signal U3_Q_12_DXMUX_19239 : STD_LOGIC; 
  signal U3_Q_12_XORF_19237 : STD_LOGIC; 
  signal U3_Q_12_CYINIT_19236 : STD_LOGIC; 
  signal U3_Q_12_F : STD_LOGIC; 
  signal U3_Q_12_DYMUX_19220 : STD_LOGIC; 
  signal U3_Q_12_XORG_19218 : STD_LOGIC; 
  signal U3_Q_12_CYSELF_19216 : STD_LOGIC; 
  signal U3_Q_12_CYMUXFAST_19215 : STD_LOGIC; 
  signal U3_Q_12_CYAND_19214 : STD_LOGIC; 
  signal U3_Q_12_FASTCARRY_19213 : STD_LOGIC; 
  signal U3_Q_12_CYMUXG2_19212 : STD_LOGIC; 
  signal U3_Q_12_CYMUXF2_19211 : STD_LOGIC; 
  signal U3_Q_12_LOGIC_ZERO_19210 : STD_LOGIC; 
  signal U3_Q_12_CYSELG_19201 : STD_LOGIC; 
  signal U3_Q_12_G : STD_LOGIC; 
  signal U3_Q_12_SRINV_19199 : STD_LOGIC; 
  signal U3_Q_12_CLKINV_19198 : STD_LOGIC; 
  signal U3_Q_14_FFY_RST : STD_LOGIC; 
  signal U3_Q_14_FFX_RST : STD_LOGIC; 
  signal U3_Q_14_DXMUX_19295 : STD_LOGIC; 
  signal U3_Q_14_XORF_19293 : STD_LOGIC; 
  signal U3_Q_14_CYINIT_19292 : STD_LOGIC; 
  signal U3_Q_14_F : STD_LOGIC; 
  signal U3_Q_14_DYMUX_19276 : STD_LOGIC; 
  signal U3_Q_14_XORG_19274 : STD_LOGIC; 
  signal U3_Q_14_CYSELF_19272 : STD_LOGIC; 
  signal U3_Q_14_CYMUXFAST_19271 : STD_LOGIC; 
  signal U3_Q_14_CYAND_19270 : STD_LOGIC; 
  signal U3_Q_14_FASTCARRY_19269 : STD_LOGIC; 
  signal U3_Q_14_CYMUXG2_19268 : STD_LOGIC; 
  signal U3_Q_14_CYMUXF2_19267 : STD_LOGIC; 
  signal U3_Q_14_LOGIC_ZERO_19266 : STD_LOGIC; 
  signal U3_Q_14_CYSELG_19257 : STD_LOGIC; 
  signal U3_Q_14_G : STD_LOGIC; 
  signal U3_Q_14_SRINV_19255 : STD_LOGIC; 
  signal U3_Q_14_CLKINV_19254 : STD_LOGIC; 
  signal U3_Q_16_FFY_RST : STD_LOGIC; 
  signal U3_Q_16_FFX_RST : STD_LOGIC; 
  signal U3_Q_16_DXMUX_19351 : STD_LOGIC; 
  signal U3_Q_16_XORF_19349 : STD_LOGIC; 
  signal U3_Q_16_CYINIT_19348 : STD_LOGIC; 
  signal U3_Q_16_F : STD_LOGIC; 
  signal U3_Q_16_DYMUX_19332 : STD_LOGIC; 
  signal U3_Q_16_XORG_19330 : STD_LOGIC; 
  signal U3_Q_16_CYSELF_19328 : STD_LOGIC; 
  signal U3_Q_16_CYMUXFAST_19327 : STD_LOGIC; 
  signal U3_Q_16_CYAND_19326 : STD_LOGIC; 
  signal U3_Q_16_FASTCARRY_19325 : STD_LOGIC; 
  signal U3_Q_16_CYMUXG2_19324 : STD_LOGIC; 
  signal U3_Q_16_CYMUXF2_19323 : STD_LOGIC; 
  signal U3_Q_16_LOGIC_ZERO_19322 : STD_LOGIC; 
  signal U3_Q_16_CYSELG_19313 : STD_LOGIC; 
  signal U3_Q_16_G : STD_LOGIC; 
  signal U3_Q_16_SRINV_19311 : STD_LOGIC; 
  signal U3_Q_16_CLKINV_19310 : STD_LOGIC; 
  signal U3_q_181_FFY_RST : STD_LOGIC; 
  signal U3_q_181_FFX_RST : STD_LOGIC; 
  signal U3_q_181_DXMUX_19407 : STD_LOGIC; 
  signal U3_q_181_XORF_19405 : STD_LOGIC; 
  signal U3_q_181_CYINIT_19404 : STD_LOGIC; 
  signal U3_q_181_F : STD_LOGIC; 
  signal U3_q_181_DYMUX_19388 : STD_LOGIC; 
  signal U3_q_181_XORG_19386 : STD_LOGIC; 
  signal U3_q_181_CYSELF_19384 : STD_LOGIC; 
  signal U3_q_181_CYMUXFAST_19383 : STD_LOGIC; 
  signal U3_q_181_CYAND_19382 : STD_LOGIC; 
  signal U3_q_181_FASTCARRY_19381 : STD_LOGIC; 
  signal U3_q_181_CYMUXG2_19380 : STD_LOGIC; 
  signal U3_q_181_CYMUXF2_19379 : STD_LOGIC; 
  signal U3_q_181_LOGIC_ZERO_19378 : STD_LOGIC; 
  signal U3_q_181_CYSELG_19369 : STD_LOGIC; 
  signal U3_q_181_G : STD_LOGIC; 
  signal U3_q_181_SRINV_19367 : STD_LOGIC; 
  signal U3_q_181_CLKINV_19366 : STD_LOGIC; 
  signal U3_q_201_FFX_RST : STD_LOGIC; 
  signal U3_q_201_DXMUX_19433 : STD_LOGIC; 
  signal U3_q_201_XORF_19431 : STD_LOGIC; 
  signal U3_q_201_CYINIT_19430 : STD_LOGIC; 
  signal U3_q_201_rt_19428 : STD_LOGIC; 
  signal U3_q_201_CLKINV_19419 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_F5MUX_19469 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_19467 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_BXINV_19462 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_F6MUX_19461 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_19459 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_5_f5_BYINV_19453 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_F5MUX_19499 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_71_19497 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_BXINV_19491 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_F6MUX_19490 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_19488 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f5_BYINV_19482 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_F5MUX_19529 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_73_19527 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_BXINV_19521 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_F6MUX_19520 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_83_19518 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f52_BYINV_19513 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_F5MUX_19559 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_84_19557 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_BXINV_19551 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_F6MUX_19550 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_91_19548 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f51_BYINV_19542 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_F5MUX_19589 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_72_19587 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_BXINV_19581 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_F6MUX_19580 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_81_19578 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_6_f51_BYINV_19572 : STD_LOGIC; 
  signal U3_M2a_mux0000_F5MUX_19620 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_82_19618 : STD_LOGIC; 
  signal U3_M2a_mux0000_BXINV_19612 : STD_LOGIC; 
  signal U3_M2a_mux0000_F6MUX_19610 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_9_19608 : STD_LOGIC; 
  signal U3_M2a_mux0000_BYINV_19602 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_F5MUX_19650 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_85_19648 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_BXINV_19642 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_F6MUX_19641 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_92_19639 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_7_f52_BYINV_19633 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_f5_F5MUX_19674 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_93_19672 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_8_f5_BXINV_19666 : STD_LOGIC; 
  signal U3_Mmux_M2a_mux0000_10_19664 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_F5MUX_19704 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_19702 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_BXINV_19696 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_F6MUX_19695 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_19693 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_5_f5_BYINV_19687 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_F5MUX_19734 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_71_19732 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_BXINV_19726 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_F6MUX_19725 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_19723 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f5_BYINV_19717 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_F5MUX_19764 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_73_19762 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_BXINV_19756 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_F6MUX_19755 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_83_19753 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f52_BYINV_19747 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_F5MUX_19794 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_84_19792 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_BXINV_19786 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_F6MUX_19785 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_91_19783 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f51_BYINV_19777 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_F5MUX_19824 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_72_19822 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_BXINV_19816 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_F6MUX_19815 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_81_19813 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_6_f51_BYINV_19807 : STD_LOGIC; 
  signal U3_M2_mux0000_F5MUX_19855 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_82_19853 : STD_LOGIC; 
  signal U3_M2_mux0000_BXINV_19847 : STD_LOGIC; 
  signal U3_M2_mux0000_F6MUX_19845 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_9_19843 : STD_LOGIC; 
  signal U3_M2_mux0000_BYINV_19837 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_F5MUX_19885 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_85_19883 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_BXINV_19877 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_F6MUX_19876 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_92_19874 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_7_f52_BYINV_19868 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_f5_F5MUX_19909 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_93_19907 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_8_f5_BXINV_19901 : STD_LOGIC; 
  signal U3_Mmux_M2_mux0000_10_19899 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_F5MUX_19939 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_19937 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_BXINV_19931 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_F6MUX_19930 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_19928 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_5_f5_BYINV_19922 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_F5MUX_19969 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_71_19967 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_BXINV_19961 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_F6MUX_19960 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_19958 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f5_BYINV_19952 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_F5MUX_19999 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_73_19997 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_BXINV_19991 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_F6MUX_19990 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_83_19988 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f52_BYINV_19983 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_F5MUX_20029 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_84_20027 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_BXINV_20021 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_F6MUX_20020 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_91_20018 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f51_BYINV_20012 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_F5MUX_20059 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_72_20057 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_BXINV_20051 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_F6MUX_20050 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_81_20048 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_6_f51_BYINV_20042 : STD_LOGIC; 
  signal U3_M1_mux0000_F5MUX_20090 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_82_20088 : STD_LOGIC; 
  signal U3_M1_mux0000_BXINV_20082 : STD_LOGIC; 
  signal U3_M1_mux0000_F6MUX_20080 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_9_20078 : STD_LOGIC; 
  signal U3_M1_mux0000_BYINV_20072 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_F5MUX_20120 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_85_20118 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_BXINV_20112 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_F6MUX_20111 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_92_20109 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_7_f52_BYINV_20103 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_f5_F5MUX_20144 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_93_20142 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_8_f5_BXINV_20136 : STD_LOGIC; 
  signal U3_Mmux_M1_mux0000_10_20134 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_F5MUX_20174 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_20172 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_BXINV_20167 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_F6MUX_20166 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_20164 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_5_f5_BYINV_20158 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_F5MUX_20204 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_71_20202 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_BXINV_20196 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_F6MUX_20195 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_20193 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f5_BYINV_20187 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_F5MUX_20234 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_73_20232 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_BXINV_20226 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_F6MUX_20225 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_83_20223 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f52_BYINV_20217 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_F5MUX_20264 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_84_20262 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_BXINV_20256 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_F6MUX_20255 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_91_20253 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f51_BYINV_20247 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_F5MUX_20294 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_72_20292 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_BXINV_20286 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_F6MUX_20285 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_81_20283 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_6_f51_BYINV_20277 : STD_LOGIC; 
  signal U3_M1a_mux0000_F5MUX_20325 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_82_20323 : STD_LOGIC; 
  signal U3_M1a_mux0000_BXINV_20317 : STD_LOGIC; 
  signal U3_M1a_mux0000_F6MUX_20315 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_9_20313 : STD_LOGIC; 
  signal U3_M1a_mux0000_BYINV_20307 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_F5MUX_20355 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_85_20353 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_BXINV_20347 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_F6MUX_20346 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_92_20344 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_7_f52_BYINV_20338 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_f5_F5MUX_20379 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_93_20377 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_8_f5_BXINV_20371 : STD_LOGIC; 
  signal U3_Mmux_M1a_mux0000_10_20369 : STD_LOGIC; 
  signal U3_tank110sM_mux0000_F5MUX_20410 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_4_20408 : STD_LOGIC; 
  signal U3_tank110sM_mux0000_BXINV_20402 : STD_LOGIC; 
  signal U3_tank110sM_mux0000_F6MUX_20400 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_5_20398 : STD_LOGIC; 
  signal U3_tank110sM_mux0000_BYINV_20392 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_4_f5_F5MUX_20434 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_51_20432 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_4_f5_BXINV_20426 : STD_LOGIC; 
  signal U3_Mmux_tank110sM_mux0000_6_20424 : STD_LOGIC; 
  signal U3_tank11sM_mux0000_F5MUX_20465 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_4_20463 : STD_LOGIC; 
  signal U3_tank11sM_mux0000_BXINV_20457 : STD_LOGIC; 
  signal U3_tank11sM_mux0000_F6MUX_20455 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_5_20453 : STD_LOGIC; 
  signal U3_tank11sM_mux0000_BYINV_20447 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_4_f5_F5MUX_20489 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_51_20487 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_4_f5_BXINV_20481 : STD_LOGIC; 
  signal U3_Mmux_tank11sM_mux0000_6_20479 : STD_LOGIC; 
  signal dp_O : STD_LOGIC; 
  signal ja1_INBUF : STD_LOGIC; 
  signal ja2_O : STD_LOGIC; 
  signal ja3_O : STD_LOGIC; 
  signal a_to_g_0_O : STD_LOGIC; 
  signal a_to_g_1_O : STD_LOGIC; 
  signal a_to_g_2_O : STD_LOGIC; 
  signal a_to_g_3_O : STD_LOGIC; 
  signal a_to_g_4_O : STD_LOGIC; 
  signal a_to_g_5_O : STD_LOGIC; 
  signal a_to_g_6_O : STD_LOGIC; 
  signal mclk_INBUF : STD_LOGIC; 
  signal blue_0_O : STD_LOGIC; 
  signal blue_1_O : STD_LOGIC; 
  signal an_0_O : STD_LOGIC; 
  signal an_1_O : STD_LOGIC; 
  signal an_2_O : STD_LOGIC; 
  signal an_3_O : STD_LOGIC; 
  signal ld_0_O : STD_LOGIC; 
  signal ld_1_O : STD_LOGIC; 
  signal ld_2_O : STD_LOGIC; 
  signal ld_3_O : STD_LOGIC; 
  signal ld_4_O : STD_LOGIC; 
  signal ld_5_O : STD_LOGIC; 
  signal ld_6_O : STD_LOGIC; 
  signal ld_7_O : STD_LOGIC; 
  signal sw_0_INBUF : STD_LOGIC; 
  signal sw_1_INBUF : STD_LOGIC; 
  signal sw_2_INBUF : STD_LOGIC; 
  signal sw_3_INBUF : STD_LOGIC; 
  signal sw_4_INBUF : STD_LOGIC; 
  signal sw_5_INBUF : STD_LOGIC; 
  signal sw_6_INBUF : STD_LOGIC; 
  signal sw_7_INBUF : STD_LOGIC; 
  signal hsync_O : STD_LOGIC; 
  signal vsync_O : STD_LOGIC; 
  signal btn_0_INBUF : STD_LOGIC; 
  signal btn_1_INBUF : STD_LOGIC; 
  signal btn_2_INBUF : STD_LOGIC; 
  signal btn_3_INBUF : STD_LOGIC; 
  signal red_0_O : STD_LOGIC; 
  signal red_1_O : STD_LOGIC; 
  signal red_2_O : STD_LOGIC; 
  signal green_0_O : STD_LOGIC; 
  signal green_1_O : STD_LOGIC; 
  signal green_2_O : STD_LOGIC; 
  signal U1_q_17_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_17_BUFG_I0_INV : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal mclk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal U3_q_20_BUFG_S_INVNOT : STD_LOGIC; 
  signal U3_q_20_BUFG_I0_INV : STD_LOGIC; 
  signal U1_q_0_BUFG_S_INVNOT : STD_LOGIC; 
  signal U1_q_0_BUFG_I0_INV : STD_LOGIC; 
  signal U3_q_18_BUFG_S_INVNOT : STD_LOGIC; 
  signal U3_q_18_BUFG_I0_INV : STD_LOGIC; 
  signal U3_q_19_BUFG_S_INVNOT : STD_LOGIC; 
  signal U3_q_19_BUFG_I0_INV : STD_LOGIC; 
  signal tank1font10s_B10_DIA3 : STD_LOGIC; 
  signal tank1font10s_B10_DIA2 : STD_LOGIC; 
  signal tank1font10s_B10_DIA1 : STD_LOGIC; 
  signal tank1font10s_B10_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0 : STD_LOGIC; 
  signal t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0 : STD_LOGIC; 
  signal tank1font10s_B6_DIA3 : STD_LOGIC; 
  signal tank1font10s_B6_DIA2 : STD_LOGIC; 
  signal tank1font10s_B6_DIA1 : STD_LOGIC; 
  signal tank1font10s_B6_DIA0 : STD_LOGIC; 
  signal tank1font1s_B10_DIA3 : STD_LOGIC; 
  signal tank1font1s_B10_DIA2 : STD_LOGIC; 
  signal tank1font1s_B10_DIA1 : STD_LOGIC; 
  signal tank1font1s_B10_DIA0 : STD_LOGIC; 
  signal tank1font1s_B6_DIA3 : STD_LOGIC; 
  signal tank1font1s_B6_DIA2 : STD_LOGIC; 
  signal tank1font1s_B6_DIA1 : STD_LOGIC; 
  signal tank1font1s_B6_DIA0 : STD_LOGIC; 
  signal green_1_OBUF_F5MUX_21627 : STD_LOGIC; 
  signal selector_green_1_66 : STD_LOGIC; 
  signal green_1_OBUF_BXINV_21620 : STD_LOGIC; 
  signal selector_green_1_661_21618 : STD_LOGIC; 
  signal x7_digit_1_F5MUX_21652 : STD_LOGIC; 
  signal x7_Mmux_digit_31_21650 : STD_LOGIC; 
  signal x7_digit_1_BXINV_21644 : STD_LOGIC; 
  signal x7_Mmux_digit_41_21642 : STD_LOGIC; 
  signal x7_digit_2_F5MUX_21677 : STD_LOGIC; 
  signal N508 : STD_LOGIC; 
  signal x7_digit_2_BXINV_21669 : STD_LOGIC; 
  signal N507 : STD_LOGIC; 
  signal x7_digit_3_F5MUX_21702 : STD_LOGIC; 
  signal N502 : STD_LOGIC; 
  signal x7_digit_3_BXINV_21695 : STD_LOGIC; 
  signal N501 : STD_LOGIC; 
  signal N375_F5MUX_21727 : STD_LOGIC; 
  signal N506 : STD_LOGIC; 
  signal N375_BXINV_21720 : STD_LOGIC; 
  signal N505 : STD_LOGIC; 
  signal M1a_26_F5MUX_21752 : STD_LOGIC; 
  signal N552 : STD_LOGIC; 
  signal M1a_26_BXINV_21745 : STD_LOGIC; 
  signal N551 : STD_LOGIC; 
  signal M1a_27_F5MUX_21777 : STD_LOGIC; 
  signal N616 : STD_LOGIC; 
  signal M1a_27_BXINV_21770 : STD_LOGIC; 
  signal N615 : STD_LOGIC; 
  signal N325_F5MUX_21802 : STD_LOGIC; 
  signal N602 : STD_LOGIC; 
  signal N325_BXINV_21795 : STD_LOGIC; 
  signal N601 : STD_LOGIC; 
  signal N255_F5MUX_21827 : STD_LOGIC; 
  signal N564 : STD_LOGIC; 
  signal N255_BXINV_21820 : STD_LOGIC; 
  signal N563 : STD_LOGIC; 
  signal M1a_11_F5MUX_21854 : STD_LOGIC; 
  signal M1a_11_1_rt_21852 : STD_LOGIC; 
  signal M1a_11_BXINV_21844 : STD_LOGIC; 
  signal M1a_11_2 : STD_LOGIC; 
  signal blue_1_OBUF_F5MUX_21879 : STD_LOGIC; 
  signal N490 : STD_LOGIC; 
  signal blue_1_OBUF_BXINV_21871 : STD_LOGIC; 
  signal N489 : STD_LOGIC; 
  signal U3_font2_2_and0000_bdd0_F5MUX_21904 : STD_LOGIC; 
  signal N482 : STD_LOGIC; 
  signal U3_font2_2_and0000_bdd0_BXINV_21897 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal M2a_14_F5MUX_21931 : STD_LOGIC; 
  signal M2a_14_1_21929 : STD_LOGIC; 
  signal M2a_14_BXINV_21924 : STD_LOGIC; 
  signal M2a_14_2 : STD_LOGIC; 
  signal M2a_18_F5MUX_21958 : STD_LOGIC; 
  signal M2a_18_1_21956 : STD_LOGIC; 
  signal M2a_18_BXINV_21951 : STD_LOGIC; 
  signal M2a_18_2 : STD_LOGIC; 
  signal M1_5_F5MUX_21983 : STD_LOGIC; 
  signal N594 : STD_LOGIC; 
  signal M1_5_BXINV_21976 : STD_LOGIC; 
  signal N593 : STD_LOGIC; 
  signal M2a_19_F5MUX_22008 : STD_LOGIC; 
  signal M2a_19_1_22006 : STD_LOGIC; 
  signal M2a_19_BXINV_22001 : STD_LOGIC; 
  signal M2a_18_2_rt_21999 : STD_LOGIC; 
  signal rom1_addr_4_F5MUX_22033 : STD_LOGIC; 
  signal U3_ypix2_4_1 : STD_LOGIC; 
  signal rom1_addr_4_BXINV_22026 : STD_LOGIC; 
  signal U3_ypix2_4_11_22024 : STD_LOGIC; 
  signal U3_tank1Angle1s_and00009_F5MUX_22058 : STD_LOGIC; 
  signal U3_tank1Angle1s_and000091_22056 : STD_LOGIC; 
  signal U3_tank1Angle1s_and00009_BXINV_22051 : STD_LOGIC; 
  signal U3_tank1Angle1s_and00009_G : STD_LOGIC; 
  signal N365_F5MUX_22083 : STD_LOGIC; 
  signal N638 : STD_LOGIC; 
  signal N365_BXINV_22076 : STD_LOGIC; 
  signal N637 : STD_LOGIC; 
  signal N323_F5MUX_22108 : STD_LOGIC; 
  signal N626 : STD_LOGIC; 
  signal N323_BXINV_22100 : STD_LOGIC; 
  signal N625 : STD_LOGIC; 
  signal U3_RMht1_5_DXMUX_22139 : STD_LOGIC; 
  signal U3_RMht1_5_F5MUX_22137 : STD_LOGIC; 
  signal N498 : STD_LOGIC; 
  signal U3_RMht1_5_BXINV_22129 : STD_LOGIC; 
  signal N497 : STD_LOGIC; 
  signal U3_RMht1_5_CLKINV_22122 : STD_LOGIC; 
  signal U3_RMht1_5_CEINV_22121 : STD_LOGIC; 
  signal U3_RMht2_5_DXMUX_22173 : STD_LOGIC; 
  signal U3_RMht2_5_F5MUX_22171 : STD_LOGIC; 
  signal N496 : STD_LOGIC; 
  signal U3_RMht2_5_BXINV_22163 : STD_LOGIC; 
  signal N495 : STD_LOGIC; 
  signal U3_RMht2_5_CLKINV_22156 : STD_LOGIC; 
  signal U3_RMht2_5_CEINV_22155 : STD_LOGIC; 
  signal M1_31_25_F5MUX_22201 : STD_LOGIC; 
  signal M1_31_251_22199 : STD_LOGIC; 
  signal M1_31_25_BXINV_22193 : STD_LOGIC; 
  signal M1_31_252_22191 : STD_LOGIC; 
  signal N275_F5MUX_22226 : STD_LOGIC; 
  signal N528 : STD_LOGIC; 
  signal N275_BXINV_22219 : STD_LOGIC; 
  signal N527 : STD_LOGIC; 
  signal U3_font2_3_and0000_bdd0_F5MUX_22251 : STD_LOGIC; 
  signal N494 : STD_LOGIC; 
  signal U3_font2_3_and0000_bdd0_BXINV_22244 : STD_LOGIC; 
  signal N493 : STD_LOGIC; 
  signal M1_24_F5MUX_22276 : STD_LOGIC; 
  signal N624 : STD_LOGIC; 
  signal M1_24_BXINV_22269 : STD_LOGIC; 
  signal N623 : STD_LOGIC; 
  signal M1_25_F5MUX_22301 : STD_LOGIC; 
  signal N612 : STD_LOGIC; 
  signal M1_25_BXINV_22294 : STD_LOGIC; 
  signal N611 : STD_LOGIC; 
  signal M1_29_26_F5MUX_22326 : STD_LOGIC; 
  signal M1_29_261_22324 : STD_LOGIC; 
  signal M1_29_26_BXINV_22317 : STD_LOGIC; 
  signal M1_29_262_22315 : STD_LOGIC; 
  signal M1_26_F5MUX_22351 : STD_LOGIC; 
  signal N590 : STD_LOGIC; 
  signal M1_26_BXINV_22344 : STD_LOGIC; 
  signal N589 : STD_LOGIC; 
  signal M1_27_105_F5MUX_22376 : STD_LOGIC; 
  signal N504 : STD_LOGIC; 
  signal M1_27_105_BXINV_22368 : STD_LOGIC; 
  signal N503 : STD_LOGIC; 
  signal M1_27_F5MUX_22401 : STD_LOGIC; 
  signal N588 : STD_LOGIC; 
  signal M1_27_BXINV_22394 : STD_LOGIC; 
  signal N587 : STD_LOGIC; 
  signal M1_29_F5MUX_22426 : STD_LOGIC; 
  signal N576 : STD_LOGIC; 
  signal M1_29_BXINV_22419 : STD_LOGIC; 
  signal N575 : STD_LOGIC; 
  signal U3_RMcnt_1_DXMUX_22462 : STD_LOGIC; 
  signal U3_RMcnt_1_F5MUX_22460 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_1_1 : STD_LOGIC; 
  signal U3_RMcnt_1_BXINV_22453 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_1_11_22450 : STD_LOGIC; 
  signal U3_RMcnt_1_CLKINV_22443 : STD_LOGIC; 
  signal U3_RMcnt_1_CEINV_22442 : STD_LOGIC; 
  signal U3_RMcnt_2_DXMUX_22506 : STD_LOGIC; 
  signal U3_RMcnt_2_F5MUX_22504 : STD_LOGIC; 
  signal U3_RMht1_2_rt_22502 : STD_LOGIC; 
  signal U3_RMcnt_2_BXINV_22494 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_2_1 : STD_LOGIC; 
  signal U3_RMcnt_2_CLKINV_22484 : STD_LOGIC; 
  signal U3_RMcnt_2_CEINV_22483 : STD_LOGIC; 
  signal M1_10_F5MUX_22541 : STD_LOGIC; 
  signal M1_10_1_rt_22539 : STD_LOGIC; 
  signal M1_10_BXINV_22531 : STD_LOGIC; 
  signal M1_10_2 : STD_LOGIC; 
  signal U3_RMcnt_4_DXMUX_22577 : STD_LOGIC; 
  signal U3_RMcnt_4_F5MUX_22575 : STD_LOGIC; 
  signal U3_RMht1_4_rt_22573 : STD_LOGIC; 
  signal U3_RMcnt_4_BXINV_22565 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_4_1 : STD_LOGIC; 
  signal U3_RMcnt_4_CLKINV_22555 : STD_LOGIC; 
  signal U3_RMcnt_4_CEINV_22554 : STD_LOGIC; 
  signal M2_20_F5MUX_22610 : STD_LOGIC; 
  signal M2_20_1_22608 : STD_LOGIC; 
  signal M2_20_BXINV_22603 : STD_LOGIC; 
  signal M2_20_2_22601 : STD_LOGIC; 
  signal U3_font2_mux0007_2_596_F5MUX_22635 : STD_LOGIC; 
  signal N484 : STD_LOGIC; 
  signal U3_font2_mux0007_2_596_BXINV_22628 : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal M1_18_F5MUX_22662 : STD_LOGIC; 
  signal M2_13_Q : STD_LOGIC; 
  signal M1_18_BXINV_22655 : STD_LOGIC; 
  signal M2_13_1_22652 : STD_LOGIC; 
  signal U3_font2_mux0007_3_197_F5MUX_22687 : STD_LOGIC; 
  signal N486 : STD_LOGIC; 
  signal U3_font2_mux0007_3_197_BXINV_22680 : STD_LOGIC; 
  signal N485 : STD_LOGIC; 
  signal M2_22_F5MUX_22714 : STD_LOGIC; 
  signal M1_9_1_rt_22712 : STD_LOGIC; 
  signal M2_22_BXINV_22704 : STD_LOGIC; 
  signal M1_9_2 : STD_LOGIC; 
  signal M2_28_F5MUX_22741 : STD_LOGIC; 
  signal M1_3_1_rt_22739 : STD_LOGIC; 
  signal M2_28_BXINV_22731 : STD_LOGIC; 
  signal M1_3_2_22728 : STD_LOGIC; 
  signal M2_3_127_F5MUX_22766 : STD_LOGIC; 
  signal M2_3_1271_22764 : STD_LOGIC; 
  signal M2_3_127_BXINV_22759 : STD_LOGIC; 
  signal M2_3_1272_22757 : STD_LOGIC; 
  signal M1a_8_F5MUX_22791 : STD_LOGIC; 
  signal M2a_23_1 : STD_LOGIC; 
  signal M1a_8_BXINV_22784 : STD_LOGIC; 
  signal M2a_23_11_22782 : STD_LOGIC; 
  signal M1_11_F5MUX_22816 : STD_LOGIC; 
  signal N592 : STD_LOGIC; 
  signal M1_11_BXINV_22809 : STD_LOGIC; 
  signal N591 : STD_LOGIC; 
  signal M1_20_F5MUX_22841 : STD_LOGIC; 
  signal N642 : STD_LOGIC; 
  signal M1_20_BXINV_22834 : STD_LOGIC; 
  signal N641 : STD_LOGIC; 
  signal M1_15_F5MUX_22866 : STD_LOGIC; 
  signal N554 : STD_LOGIC; 
  signal M1_15_BXINV_22859 : STD_LOGIC; 
  signal N553 : STD_LOGIC; 
  signal M2_11_F5MUX_22891 : STD_LOGIC; 
  signal N596 : STD_LOGIC; 
  signal M2_11_BXINV_22884 : STD_LOGIC; 
  signal N595 : STD_LOGIC; 
  signal M2_12_F5MUX_22916 : STD_LOGIC; 
  signal N640 : STD_LOGIC; 
  signal M2_12_BXINV_22909 : STD_LOGIC; 
  signal N639 : STD_LOGIC; 
  signal M1_8_F5MUX_22941 : STD_LOGIC; 
  signal N530 : STD_LOGIC; 
  signal M1_8_BXINV_22934 : STD_LOGIC; 
  signal N529 : STD_LOGIC; 
  signal M2_16_F5MUX_22966 : STD_LOGIC; 
  signal N606 : STD_LOGIC; 
  signal M2_16_BXINV_22959 : STD_LOGIC; 
  signal N605 : STD_LOGIC; 
  signal M1_4_F5MUX_22991 : STD_LOGIC; 
  signal N568 : STD_LOGIC; 
  signal M1_4_BXINV_22984 : STD_LOGIC; 
  signal N567 : STD_LOGIC; 
  signal M1_6_F5MUX_23016 : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal M1_6_BXINV_23009 : STD_LOGIC; 
  signal N543 : STD_LOGIC; 
  signal M2_26_F5MUX_23041 : STD_LOGIC; 
  signal N558 : STD_LOGIC; 
  signal M2_26_BXINV_23034 : STD_LOGIC; 
  signal N557 : STD_LOGIC; 
  signal M2_19_F5MUX_23066 : STD_LOGIC; 
  signal N598 : STD_LOGIC; 
  signal M2_19_BXINV_23059 : STD_LOGIC; 
  signal N597 : STD_LOGIC; 
  signal M2_5_bdd0_F5MUX_23091 : STD_LOGIC; 
  signal N534 : STD_LOGIC; 
  signal M2_5_bdd0_BXINV_23083 : STD_LOGIC; 
  signal N533 : STD_LOGIC; 
  signal M1a_1_F5MUX_23116 : STD_LOGIC; 
  signal N562 : STD_LOGIC; 
  signal M1a_1_BXINV_23109 : STD_LOGIC; 
  signal N561 : STD_LOGIC; 
  signal M1a_2_F5MUX_23141 : STD_LOGIC; 
  signal N516 : STD_LOGIC; 
  signal M1a_2_BXINV_23134 : STD_LOGIC; 
  signal N515 : STD_LOGIC; 
  signal U3_tank1Angle10s_and000025_F5MUX_23166 : STD_LOGIC; 
  signal N500 : STD_LOGIC; 
  signal U3_tank1Angle10s_and000025_BXINV_23159 : STD_LOGIC; 
  signal N499 : STD_LOGIC; 
  signal N211_F5MUX_23191 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N211_BXINV_23182 : STD_LOGIC; 
  signal N233 : STD_LOGIC; 
  signal M1_30_F5MUX_23216 : STD_LOGIC; 
  signal M1_30_108 : STD_LOGIC; 
  signal M1_30_BXINV_23209 : STD_LOGIC; 
  signal M1_30_1081_23207 : STD_LOGIC; 
  signal N397_F5MUX_23241 : STD_LOGIC; 
  signal N397_F : STD_LOGIC; 
  signal N397_BXINV_23230 : STD_LOGIC; 
  signal M2a_3_63_SW0 : STD_LOGIC; 
  signal N417_F5MUX_23266 : STD_LOGIC; 
  signal N646 : STD_LOGIC; 
  signal N417_BXINV_23259 : STD_LOGIC; 
  signal N645 : STD_LOGIC; 
  signal U2_vidon_and000026_F5MUX_23291 : STD_LOGIC; 
  signal U2_vidon_and0000261_23289 : STD_LOGIC; 
  signal U2_vidon_and000026_BXINV_23284 : STD_LOGIC; 
  signal U2_vidon_and000026_G : STD_LOGIC; 
  signal U2_vidon_and000065_F5MUX_23316 : STD_LOGIC; 
  signal U2_vidon_and0000651_23314 : STD_LOGIC; 
  signal U2_vidon_and000065_BXINV_23309 : STD_LOGIC; 
  signal U2_vidon_and000065_G : STD_LOGIC; 
  signal M1a_21_F5MUX_23341 : STD_LOGIC; 
  signal N632 : STD_LOGIC; 
  signal M1a_21_BXINV_23334 : STD_LOGIC; 
  signal N631 : STD_LOGIC; 
  signal M1a_22_F5MUX_23366 : STD_LOGIC; 
  signal N550 : STD_LOGIC; 
  signal M1a_22_BXINV_23359 : STD_LOGIC; 
  signal N549 : STD_LOGIC; 
  signal M1a_23_F5MUX_23391 : STD_LOGIC; 
  signal N510 : STD_LOGIC; 
  signal M1a_23_BXINV_23383 : STD_LOGIC; 
  signal N509 : STD_LOGIC; 
  signal M1a_24_38_F5MUX_23416 : STD_LOGIC; 
  signal N556 : STD_LOGIC; 
  signal M1a_24_38_BXINV_23409 : STD_LOGIC; 
  signal N555 : STD_LOGIC; 
  signal M1a_24_F5MUX_23441 : STD_LOGIC; 
  signal N522 : STD_LOGIC; 
  signal M1a_24_BXINV_23434 : STD_LOGIC; 
  signal N521 : STD_LOGIC; 
  signal M1a_19_F5MUX_23466 : STD_LOGIC; 
  signal N514 : STD_LOGIC; 
  signal M1a_19_BXINV_23459 : STD_LOGIC; 
  signal N513 : STD_LOGIC; 
  signal M2a_10_F5MUX_23491 : STD_LOGIC; 
  signal N630 : STD_LOGIC; 
  signal M2a_10_BXINV_23484 : STD_LOGIC; 
  signal N629 : STD_LOGIC; 
  signal M1_28_129_F5MUX_23516 : STD_LOGIC; 
  signal M1_28_1291_23514 : STD_LOGIC; 
  signal M1_28_129_BXINV_23509 : STD_LOGIC; 
  signal M1_28_1292_23507 : STD_LOGIC; 
  signal M1a_10_F5MUX_23541 : STD_LOGIC; 
  signal N560 : STD_LOGIC; 
  signal M1a_10_BXINV_23534 : STD_LOGIC; 
  signal N559 : STD_LOGIC; 
  signal M2a_22_F5MUX_23566 : STD_LOGIC; 
  signal N608 : STD_LOGIC; 
  signal M2a_22_BXINV_23559 : STD_LOGIC; 
  signal N607 : STD_LOGIC; 
  signal M2a_26_F5MUX_23591 : STD_LOGIC; 
  signal N634 : STD_LOGIC; 
  signal M2a_26_BXINV_23584 : STD_LOGIC; 
  signal N633 : STD_LOGIC; 
  signal M2a_29_F5MUX_23616 : STD_LOGIC; 
  signal N570 : STD_LOGIC; 
  signal M2a_29_BXINV_23609 : STD_LOGIC; 
  signal N569 : STD_LOGIC; 
  signal M2a_4_F5MUX_23641 : STD_LOGIC; 
  signal N614 : STD_LOGIC; 
  signal M2a_4_BXINV_23634 : STD_LOGIC; 
  signal N613 : STD_LOGIC; 
  signal M2a_5_F5MUX_23666 : STD_LOGIC; 
  signal N548 : STD_LOGIC; 
  signal M2a_5_BXINV_23659 : STD_LOGIC; 
  signal N547 : STD_LOGIC; 
  signal N297_F5MUX_23691 : STD_LOGIC; 
  signal selector_red_0_34_SW0 : STD_LOGIC; 
  signal N297_BXINV_23684 : STD_LOGIC; 
  signal selector_red_0_34_SW01_23682 : STD_LOGIC; 
  signal M1a_3_F5MUX_23718 : STD_LOGIC; 
  signal M1a_3_1_rt_23716 : STD_LOGIC; 
  signal M1a_3_BXINV_23708 : STD_LOGIC; 
  signal M1a_3_2 : STD_LOGIC; 
  signal N263_F5MUX_23743 : STD_LOGIC; 
  signal N263_F : STD_LOGIC; 
  signal N263_BXINV_23732 : STD_LOGIC; 
  signal M1a_28_63_SW0 : STD_LOGIC; 
  signal red_0_OBUF_F5MUX_23768 : STD_LOGIC; 
  signal N492 : STD_LOGIC; 
  signal red_0_OBUF_BXINV_23760 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal M1a_25_F5MUX_23793 : STD_LOGIC; 
  signal M1a_25_36 : STD_LOGIC; 
  signal M1a_25_BXINV_23786 : STD_LOGIC; 
  signal N275_rt_23784 : STD_LOGIC; 
  signal M1_30_51_F5MUX_23818 : STD_LOGIC; 
  signal N540 : STD_LOGIC; 
  signal M1_30_51_BXINV_23810 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal M1_22_F5MUX_23843 : STD_LOGIC; 
  signal N620 : STD_LOGIC; 
  signal M1_22_BXINV_23836 : STD_LOGIC; 
  signal N619 : STD_LOGIC; 
  signal M1_23_F5MUX_23868 : STD_LOGIC; 
  signal N524 : STD_LOGIC; 
  signal M1_23_BXINV_23861 : STD_LOGIC; 
  signal N523 : STD_LOGIC; 
  signal M1_25_54_F5MUX_23893 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal M1_25_54_BXINV_23885 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal M1_19_F5MUX_23918 : STD_LOGIC; 
  signal N586 : STD_LOGIC; 
  signal M1_19_BXINV_23911 : STD_LOGIC; 
  signal N585 : STD_LOGIC; 
  signal M1_28_33_F5MUX_23943 : STD_LOGIC; 
  signal N582 : STD_LOGIC; 
  signal M1_28_33_BXINV_23935 : STD_LOGIC; 
  signal N581 : STD_LOGIC; 
  signal M2_30_F5MUX_23968 : STD_LOGIC; 
  signal N512 : STD_LOGIC; 
  signal M2_30_BXINV_23961 : STD_LOGIC; 
  signal N511 : STD_LOGIC; 
  signal M2_2_F5MUX_23993 : STD_LOGIC; 
  signal N578 : STD_LOGIC; 
  signal M2_2_BXINV_23986 : STD_LOGIC; 
  signal N577 : STD_LOGIC; 
  signal M2_4_107_F5MUX_24018 : STD_LOGIC; 
  signal N532 : STD_LOGIC; 
  signal M2_4_107_BXINV_24010 : STD_LOGIC; 
  signal N531 : STD_LOGIC; 
  signal M2_4_F5MUX_24043 : STD_LOGIC; 
  signal N650 : STD_LOGIC; 
  signal M2_4_BXINV_24036 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal M2_5_F5MUX_24068 : STD_LOGIC; 
  signal N648 : STD_LOGIC; 
  signal M2_5_BXINV_24061 : STD_LOGIC; 
  signal N647 : STD_LOGIC; 
  signal M2_6_F5MUX_24093 : STD_LOGIC; 
  signal N604 : STD_LOGIC; 
  signal M2_6_BXINV_24086 : STD_LOGIC; 
  signal N603 : STD_LOGIC; 
  signal M2_7_F5MUX_24118 : STD_LOGIC; 
  signal N622 : STD_LOGIC; 
  signal M2_7_BXINV_24111 : STD_LOGIC; 
  signal N621 : STD_LOGIC; 
  signal M2_0_25_F5MUX_24143 : STD_LOGIC; 
  signal M2_0_251_24141 : STD_LOGIC; 
  signal M2_0_25_BXINV_24135 : STD_LOGIC; 
  signal M2_0_252_24133 : STD_LOGIC; 
  signal U3_RMcnt2_1_DXMUX_24179 : STD_LOGIC; 
  signal U3_RMcnt2_1_F5MUX_24177 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_1_1 : STD_LOGIC; 
  signal U3_RMcnt2_1_BXINV_24170 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_1_11_24167 : STD_LOGIC; 
  signal U3_RMcnt2_1_CLKINV_24160 : STD_LOGIC; 
  signal U3_RMcnt2_1_CEINV_24159 : STD_LOGIC; 
  signal M2_2_26_F5MUX_24212 : STD_LOGIC; 
  signal M2_2_261_24210 : STD_LOGIC; 
  signal M2_2_26_BXINV_24203 : STD_LOGIC; 
  signal M2_2_262_24201 : STD_LOGIC; 
  signal U3_RMcnt2_2_DXMUX_24248 : STD_LOGIC; 
  signal U3_RMcnt2_2_F5MUX_24246 : STD_LOGIC; 
  signal U3_RMht2_2_rt_24244 : STD_LOGIC; 
  signal U3_RMcnt2_2_BXINV_24236 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_2_1 : STD_LOGIC; 
  signal U3_RMcnt2_2_CLKINV_24226 : STD_LOGIC; 
  signal U3_RMcnt2_2_CEINV_24225 : STD_LOGIC; 
  signal U3_RMcnt2_4_FFX_RST : STD_LOGIC; 
  signal U3_RMcnt2_4_DXMUX_24292 : STD_LOGIC; 
  signal U3_RMcnt2_4_F5MUX_24290 : STD_LOGIC; 
  signal U3_RMht2_4_rt_24288 : STD_LOGIC; 
  signal U3_RMcnt2_4_BXINV_24280 : STD_LOGIC; 
  signal U3_RMcnt2_4_REVUSED_24279 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_4_1 : STD_LOGIC; 
  signal U3_RMcnt2_4_CLKINV_24270 : STD_LOGIC; 
  signal U3_RMcnt2_4_CEINV_24269 : STD_LOGIC; 
  signal M1a_19_13_F5MUX_24325 : STD_LOGIC; 
  signal M2a_12_13 : STD_LOGIC; 
  signal M1a_19_13_BXINV_24318 : STD_LOGIC; 
  signal M2a_12_131_24316 : STD_LOGIC; 
  signal M2_4_40_F5MUX_24350 : STD_LOGIC; 
  signal M2_4_401_24348 : STD_LOGIC; 
  signal M2_4_40_BXINV_24343 : STD_LOGIC; 
  signal M2_4_402_24341 : STD_LOGIC; 
  signal M2a_12_28_F5MUX_24375 : STD_LOGIC; 
  signal M2a_12_281_24373 : STD_LOGIC; 
  signal M2a_12_28_BXINV_24368 : STD_LOGIC; 
  signal M2a_12_282_24366 : STD_LOGIC; 
  signal U3_font1_0_and0000_bdd0_F5MUX_24400 : STD_LOGIC; 
  signal U3_font1_0_and00002 : STD_LOGIC; 
  signal U3_font1_0_and0000_bdd0_BXINV_24393 : STD_LOGIC; 
  signal U3_font1_0_and0000_bdd0_G : STD_LOGIC; 
  signal U3_spriteonB4_and000031_F5MUX_24425 : STD_LOGIC; 
  signal U3_spriteonB4_and0000311_24423 : STD_LOGIC; 
  signal U3_spriteonB4_and000031_BXINV_24418 : STD_LOGIC; 
  signal U3_spriteonB4_and0000312_24416 : STD_LOGIC; 
  signal x7_digit_0_F5MUX_24450 : STD_LOGIC; 
  signal x7_Mmux_digit_3_24448 : STD_LOGIC; 
  signal x7_digit_0_BXINV_24442 : STD_LOGIC; 
  signal x7_Mmux_digit_4_24440 : STD_LOGIC; 
  signal title_spriteon_and000087_F5MUX_24475 : STD_LOGIC; 
  signal title_spriteon_and0000871_24473 : STD_LOGIC; 
  signal title_spriteon_and000087_BXINV_24468 : STD_LOGIC; 
  signal title_spriteon_and000087_G : STD_LOGIC; 
  signal N58_F5MUX_24500 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_5_SW0 : STD_LOGIC; 
  signal N58_BXINV_24493 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_5_SW01_24491 : STD_LOGIC; 
  signal M1a_5_F5MUX_24525 : STD_LOGIC; 
  signal N584 : STD_LOGIC; 
  signal M1a_5_BXINV_24518 : STD_LOGIC; 
  signal N583 : STD_LOGIC; 
  signal U3_font2_mux0007_1_180_F5MUX_24550 : STD_LOGIC; 
  signal U3_font2_mux0007_1_1801_24548 : STD_LOGIC; 
  signal U3_font2_mux0007_1_180_BXINV_24543 : STD_LOGIC; 
  signal U3_font2_mux0007_1_1802 : STD_LOGIC; 
  signal M1a_9_F5MUX_24575 : STD_LOGIC; 
  signal N572 : STD_LOGIC; 
  signal M1a_9_BXINV_24568 : STD_LOGIC; 
  signal N571 : STD_LOGIC; 
  signal M2a_7_38_F5MUX_24600 : STD_LOGIC; 
  signal N628 : STD_LOGIC; 
  signal M2a_7_38_BXINV_24593 : STD_LOGIC; 
  signal N627 : STD_LOGIC; 
  signal M2a_7_F5MUX_24625 : STD_LOGIC; 
  signal N520 : STD_LOGIC; 
  signal M2a_7_BXINV_24618 : STD_LOGIC; 
  signal N519 : STD_LOGIC; 
  signal M2a_9_F5MUX_24650 : STD_LOGIC; 
  signal N546 : STD_LOGIC; 
  signal M2a_9_BXINV_24643 : STD_LOGIC; 
  signal N545 : STD_LOGIC; 
  signal M2a_8_F5MUX_24675 : STD_LOGIC; 
  signal N488 : STD_LOGIC; 
  signal M2a_8_BXINV_24667 : STD_LOGIC; 
  signal N487 : STD_LOGIC; 
  signal U3_font2_1_and0000_bdd0_F5MUX_24700 : STD_LOGIC; 
  signal U3_font2_1_and00002 : STD_LOGIC; 
  signal U3_font2_1_and0000_bdd0_BXINV_24693 : STD_LOGIC; 
  signal U3_RMht1_1_rt_24691 : STD_LOGIC; 
  signal N287_F5MUX_24725 : STD_LOGIC; 
  signal N287_F : STD_LOGIC; 
  signal N287_BXINV_24714 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_le0000130_SW0 : STD_LOGIC; 
  signal M1_26_bdd0_F5MUX_24750 : STD_LOGIC; 
  signal N536 : STD_LOGIC; 
  signal M1_26_bdd0_BXINV_24742 : STD_LOGIC; 
  signal N535 : STD_LOGIC; 
  signal M1_1_F5MUX_24775 : STD_LOGIC; 
  signal N610 : STD_LOGIC; 
  signal M1_1_BXINV_24768 : STD_LOGIC; 
  signal N609 : STD_LOGIC; 
  signal M2_1_51_F5MUX_24800 : STD_LOGIC; 
  signal N538 : STD_LOGIC; 
  signal M2_1_51_BXINV_24792 : STD_LOGIC; 
  signal N537 : STD_LOGIC; 
  signal M1_2_F5MUX_24825 : STD_LOGIC; 
  signal N600 : STD_LOGIC; 
  signal M1_2_BXINV_24818 : STD_LOGIC; 
  signal N599 : STD_LOGIC; 
  signal M2_3_34_F5MUX_24850 : STD_LOGIC; 
  signal N580 : STD_LOGIC; 
  signal M2_3_34_BXINV_24842 : STD_LOGIC; 
  signal N579 : STD_LOGIC; 
  signal M2_8_F5MUX_24875 : STD_LOGIC; 
  signal N526 : STD_LOGIC; 
  signal M2_8_BXINV_24868 : STD_LOGIC; 
  signal N525 : STD_LOGIC; 
  signal M2_9_F5MUX_24900 : STD_LOGIC; 
  signal N618 : STD_LOGIC; 
  signal M2_9_BXINV_24893 : STD_LOGIC; 
  signal N617 : STD_LOGIC; 
  signal N261_F5MUX_24925 : STD_LOGIC; 
  signal N644 : STD_LOGIC; 
  signal N261_BXINV_24918 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal U3_N35_F5MUX_24950 : STD_LOGIC; 
  signal U3_N35_F : STD_LOGIC; 
  signal U3_N35_BXINV_24939 : STD_LOGIC; 
  signal U3_destroy2_mux001731 : STD_LOGIC; 
  signal U3_destroy2_mux001719_F5MUX_24975 : STD_LOGIC; 
  signal U3_destroy2_mux001719_F : STD_LOGIC; 
  signal U3_destroy2_mux001719_BXINV_24964 : STD_LOGIC; 
  signal U3_destroy2_mux0017191_24962 : STD_LOGIC; 
  signal N339_F5MUX_25000 : STD_LOGIC; 
  signal N636 : STD_LOGIC; 
  signal N339_BXINV_24993 : STD_LOGIC; 
  signal N635 : STD_LOGIC; 
  signal M1a_20_F5MUX_25025 : STD_LOGIC; 
  signal N574 : STD_LOGIC; 
  signal M1a_20_BXINV_25018 : STD_LOGIC; 
  signal N573 : STD_LOGIC; 
  signal M2a_11_F5MUX_25050 : STD_LOGIC; 
  signal N518 : STD_LOGIC; 
  signal M2a_11_BXINV_25043 : STD_LOGIC; 
  signal N517 : STD_LOGIC; 
  signal M2a_15_F5MUX_25075 : STD_LOGIC; 
  signal N566 : STD_LOGIC; 
  signal M2a_15_BXINV_25068 : STD_LOGIC; 
  signal N565 : STD_LOGIC; 
  signal N60_F5MUX_25100 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_5_SW0 : STD_LOGIC; 
  signal N60_BXINV_25093 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_5_SW01_25091 : STD_LOGIC; 
  signal N289_F5MUX_25125 : STD_LOGIC; 
  signal N289_F : STD_LOGIC; 
  signal N289_BXINV_25114 : STD_LOGIC; 
  signal U3_blue_and0001132_SW0 : STD_LOGIC; 
  signal U3_Mhorz_not0001_F5MUX_25150 : STD_LOGIC; 
  signal N236 : STD_LOGIC; 
  signal U3_Mhorz_not0001_BXINV_25143 : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le0000_F5MUX_25175 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le0000135 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le0000_BXINV_25168 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le00001351_25166 : STD_LOGIC; 
  signal U3_font2_0_and0000_bdd0_F5MUX_25200 : STD_LOGIC; 
  signal U3_font2_0_and00002 : STD_LOGIC; 
  signal U3_font2_0_and0000_bdd0_BXINV_25193 : STD_LOGIC; 
  signal U3_font2_0_and000021_25191 : STD_LOGIC; 
  signal selector_green_1_29_F5MUX_25225 : STD_LOGIC; 
  signal selector_green_1_291_25223 : STD_LOGIC; 
  signal selector_green_1_29_BXINV_25218 : STD_LOGIC; 
  signal selector_green_1_292_25216 : STD_LOGIC; 
  signal N213 : STD_LOGIC; 
  signal U3_RMht2_not00011218_SW0_SW0_O_pack_1 : STD_LOGIC; 
  signal U3_C1_not000127_25272 : STD_LOGIC; 
  signal U3_C1_not00014_O_pack_1 : STD_LOGIC; 
  signal U3_C1_not0001 : STD_LOGIC; 
  signal U3_C1_not000183_O_pack_1 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_FFX_RST : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_DXMUX_25327 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_In : STD_LOGIC; 
  signal who_present_state_FSM_N0_pack_3 : STD_LOGIC; 
  signal who_present_state_FSM_FFd1_CLKINV_25311 : STD_LOGIC; 
  signal nes_counter_reg_not0001 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal U3_rise2_and0000_25379 : STD_LOGIC; 
  signal U3_rise2_and0000_SW0_O_pack_1 : STD_LOGIC; 
  signal nes_N11 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000112_pack_1 : STD_LOGIC; 
  signal U3_rise_and0000_25427 : STD_LOGIC; 
  signal U3_rise_and0000_SW0_O_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_and0001 : STD_LOGIC; 
  signal U3_RMcnt_and000136_SW0_O_pack_1 : STD_LOGIC; 
  signal U3_C2_not000164_25475 : STD_LOGIC; 
  signal U3_C2_not000150_O_pack_1 : STD_LOGIC; 
  signal U3_C2_not0001 : STD_LOGIC; 
  signal U3_C2_not000123_O_pack_1 : STD_LOGIC; 
  signal U3_RMht2_not0001 : STD_LOGIC; 
  signal U3_RMht2_not0001157_SW0_O_pack_1 : STD_LOGIC; 
  signal U3_destroy1_DXMUX_25552 : STD_LOGIC; 
  signal U3_destroy1_mux0015 : STD_LOGIC; 
  signal U3_destroy1_mux001562_O_pack_1 : STD_LOGIC; 
  signal U3_destroy1_CLKINVNOT : STD_LOGIC; 
  signal U2_hcs_cmp_eq00005_25577 : STD_LOGIC; 
  signal U2_N3_pack_1 : STD_LOGIC; 
  signal U3_RM1_5_FFX_RST : STD_LOGIC; 
  signal U3_RM1_5_DXMUX_25610 : STD_LOGIC; 
  signal U3_N14_pack_1 : STD_LOGIC; 
  signal U3_RM1_5_CLKINV_25592 : STD_LOGIC; 
  signal U3_RM1_5_CEINV_25591 : STD_LOGIC; 
  signal U2_vcs_0_FFX_RST : STD_LOGIC; 
  signal U2_vcs_0_DXMUX_25648 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_0 : STD_LOGIC; 
  signal U2_vcs_cmp_eq0000_pack_2 : STD_LOGIC; 
  signal U2_vcs_0_CLKINV_25630 : STD_LOGIC; 
  signal U2_vcs_0_CEINV_25629 : STD_LOGIC; 
  signal U3_C2_not00016_25677 : STD_LOGIC; 
  signal U3_C2_not00011_O_pack_1 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0000 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000032_pack_1 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0001 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000132_pack_1 : STD_LOGIC; 
  signal U3_RMcnt2_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_and000136_SW0_O_pack_1 : STD_LOGIC; 
  signal U2_vsenable_DXMUX_25780 : STD_LOGIC; 
  signal U2_hcs_cmp_eq0000 : STD_LOGIC; 
  signal U2_hcs_cmp_eq000010_pack_1 : STD_LOGIC; 
  signal U2_vsenable_CLKINV_25763 : STD_LOGIC; 
  signal U2_vsenable_CEINVNOT : STD_LOGIC; 
  signal U3_RM2_6_DXMUX_25815 : STD_LOGIC; 
  signal U3_N15_pack_1 : STD_LOGIC; 
  signal U3_RM2_6_SRINV_25798 : STD_LOGIC; 
  signal U3_RM2_6_CLKINV_25797 : STD_LOGIC; 
  signal U3_RM2_6_CEINV_25796 : STD_LOGIC; 
  signal U3_RMht1_not00011114_25843 : STD_LOGIC; 
  signal U3_RMht1_not00011114_SW0_O_pack_1 : STD_LOGIC; 
  signal U3_RMht1_not0001 : STD_LOGIC; 
  signal U3_RMht1_not00011171_O_pack_1 : STD_LOGIC; 
  signal nes_up_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_N0_pack_1 : STD_LOGIC; 
  signal U3_RMht1_not0001164_25915 : STD_LOGIC; 
  signal U3_RMht1_not0001164_SW0_O_pack_1 : STD_LOGIC; 
  signal who_delay1_FFX_RST : STD_LOGIC; 
  signal who_delay1_FFY_RST : STD_LOGIC; 
  signal who_delay1_DXMUX_25945 : STD_LOGIC; 
  signal who_delay1_FXMUX_25944 : STD_LOGIC; 
  signal sig_gameA : STD_LOGIC; 
  signal who_delay1_DYMUX_25931 : STD_LOGIC; 
  signal who_delay1_SRINV_25929 : STD_LOGIC; 
  signal who_delay1_CLKINV_25928 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal U3_RMht1_2_DYMUX_25974 : STD_LOGIC; 
  signal U3_RMht1_2_GYMUX_25973 : STD_LOGIC; 
  signal U3_Result_2_1 : STD_LOGIC; 
  signal U3_RMht1_2_CLKINV_25966 : STD_LOGIC; 
  signal U3_RMht1_2_CEINV_25965 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal U3_RMht2_2_DYMUX_26006 : STD_LOGIC; 
  signal U3_Result_2_2 : STD_LOGIC; 
  signal U3_RMht2_2_CLKINV_25998 : STD_LOGIC; 
  signal U3_RMht2_2_CEINV_25997 : STD_LOGIC; 
  signal nes_counter_reg_1_FFY_RST : STD_LOGIC; 
  signal nes_counter_reg_1_FFX_RST : STD_LOGIC; 
  signal nes_counter_reg_1_DXMUX_26057 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_1 : STD_LOGIC; 
  signal nes_counter_reg_1_DYMUX_26042 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_0 : STD_LOGIC; 
  signal nes_counter_reg_1_SRINV_26034 : STD_LOGIC; 
  signal nes_counter_reg_1_CLKINV_26033 : STD_LOGIC; 
  signal nes_counter_reg_1_CEINV_26032 : STD_LOGIC; 
  signal nes_counter_reg_3_FFY_RST : STD_LOGIC; 
  signal nes_counter_reg_3_FFX_RST : STD_LOGIC; 
  signal nes_counter_reg_3_DXMUX_26103 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_3 : STD_LOGIC; 
  signal nes_counter_reg_3_DYMUX_26088 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_2 : STD_LOGIC; 
  signal nes_counter_reg_3_SRINV_26080 : STD_LOGIC; 
  signal nes_counter_reg_3_CLKINV_26079 : STD_LOGIC; 
  signal nes_counter_reg_3_CEINV_26078 : STD_LOGIC; 
  signal nes_counter_reg_5_FFY_RST : STD_LOGIC; 
  signal nes_counter_reg_5_FFX_RST : STD_LOGIC; 
  signal nes_counter_reg_5_DXMUX_26149 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_5 : STD_LOGIC; 
  signal nes_counter_reg_5_DYMUX_26134 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_4 : STD_LOGIC; 
  signal nes_counter_reg_5_SRINV_26126 : STD_LOGIC; 
  signal nes_counter_reg_5_CLKINV_26125 : STD_LOGIC; 
  signal nes_counter_reg_5_CEINV_26124 : STD_LOGIC; 
  signal nes_counter_reg_7_FFY_RST : STD_LOGIC; 
  signal nes_counter_reg_7_FFX_RST : STD_LOGIC; 
  signal nes_counter_reg_7_DXMUX_26195 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_7 : STD_LOGIC; 
  signal nes_counter_reg_7_DYMUX_26180 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_6 : STD_LOGIC; 
  signal nes_counter_reg_7_SRINV_26172 : STD_LOGIC; 
  signal nes_counter_reg_7_CLKINV_26171 : STD_LOGIC; 
  signal nes_counter_reg_7_CEINV_26170 : STD_LOGIC; 
  signal nes_counter_reg_9_FFY_RST : STD_LOGIC; 
  signal nes_counter_reg_9_FFX_RST : STD_LOGIC; 
  signal nes_counter_reg_9_DXMUX_26241 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_9 : STD_LOGIC; 
  signal nes_counter_reg_9_DYMUX_26226 : STD_LOGIC; 
  signal nes_Mcount_counter_reg_eqn_8 : STD_LOGIC; 
  signal nes_counter_reg_9_SRINV_26218 : STD_LOGIC; 
  signal nes_counter_reg_9_CLKINV_26217 : STD_LOGIC; 
  signal nes_counter_reg_9_CEINV_26216 : STD_LOGIC; 
  signal U3_RMcnt_0_FFY_RST : STD_LOGIC; 
  signal U3_RMcnt_0_and0000_pack_3 : STD_LOGIC; 
  signal U3_RMcnt_0_REVUSED_26275 : STD_LOGIC; 
  signal U3_RMcnt_0_DYMUX_26274 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_0_Q : STD_LOGIC; 
  signal U3_RMcnt_0_CLKINV_26264 : STD_LOGIC; 
  signal U3_RMcnt_0_CEINV_26263 : STD_LOGIC; 
  signal U3_destroy2_mux001727_26319 : STD_LOGIC; 
  signal U3_tank1HP_2_DYMUX_26311 : STD_LOGIC; 
  signal U3_tank1HP_mux0005_0_Q_26308 : STD_LOGIC; 
  signal U3_tank1HP_2_CLKINVNOT : STD_LOGIC; 
  signal U3_destroy2_mux001754_26349 : STD_LOGIC; 
  signal U3_tank2HP_0_DYMUX_26340 : STD_LOGIC; 
  signal U3_tank2HP_mux0007_2_Q_26337 : STD_LOGIC; 
  signal U3_tank2HP_0_CLKINVNOT : STD_LOGIC; 
  signal U3_font2_0_and0000_pack_2 : STD_LOGIC; 
  signal U3_font2_0_DYMUX_26374 : STD_LOGIC; 
  signal U3_font2_0_CLKINVNOT : STD_LOGIC; 
  signal U3_font2_1_and0000_pack_4 : STD_LOGIC; 
  signal U3_font2_1_DYMUX_26414 : STD_LOGIC; 
  signal U3_font2_1_CLKINVNOT : STD_LOGIC; 
  signal U3_font2_2_and0000_pack_4 : STD_LOGIC; 
  signal U3_font2_2_DYMUX_26454 : STD_LOGIC; 
  signal U3_font2_2_CLKINVNOT : STD_LOGIC; 
  signal U3_font2_3_and0000_pack_4 : STD_LOGIC; 
  signal U3_font2_3_DYMUX_26494 : STD_LOGIC; 
  signal U3_font2_3_CLKINVNOT : STD_LOGIC; 
  signal U3_RMcnt2_0_and0000_pack_3 : STD_LOGIC; 
  signal U3_RMcnt2_0_DYMUX_26537 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_0_Q : STD_LOGIC; 
  signal U3_RMcnt2_0_CLKINV_26527 : STD_LOGIC; 
  signal U3_RMcnt2_0_CEINV_26526 : STD_LOGIC; 
  signal selector_green_1_2_26586 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_DYMUX_26574 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_In : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_CLKINV_26563 : STD_LOGIC; 
  signal U3_CM1_0_and0000_pack_4 : STD_LOGIC; 
  signal U3_CM1_0_DYMUX_26613 : STD_LOGIC; 
  signal U3_CM1_0_CLKINV_26603 : STD_LOGIC; 
  signal U3_CM1_0_CEINV_26602 : STD_LOGIC; 
  signal U3_CM1_1_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_1_DYMUX_26656 : STD_LOGIC; 
  signal U3_CM1_1_CLKINV_26645 : STD_LOGIC; 
  signal U3_CM1_1_CEINV_26644 : STD_LOGIC; 
  signal U3_CM1_2_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_2_DYMUX_26699 : STD_LOGIC; 
  signal U3_CM1_2_CLKINV_26688 : STD_LOGIC; 
  signal U3_CM1_2_CEINV_26687 : STD_LOGIC; 
  signal U3_CM1_3_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_3_DYMUX_26742 : STD_LOGIC; 
  signal U3_CM1_3_CLKINV_26731 : STD_LOGIC; 
  signal U3_CM1_3_CEINV_26730 : STD_LOGIC; 
  signal U3_CM2_0_and0000_pack_4 : STD_LOGIC; 
  signal U3_CM2_0_DYMUX_26785 : STD_LOGIC; 
  signal U3_CM2_0_CLKINV_26775 : STD_LOGIC; 
  signal U3_CM2_0_CEINV_26774 : STD_LOGIC; 
  signal U3_CM1_4_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_4_DYMUX_26828 : STD_LOGIC; 
  signal U3_CM1_4_CLKINV_26817 : STD_LOGIC; 
  signal U3_CM1_4_CEINV_26816 : STD_LOGIC; 
  signal U3_CM2_1_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_1_DYMUX_26871 : STD_LOGIC; 
  signal U3_CM2_1_CLKINV_26860 : STD_LOGIC; 
  signal U3_CM2_1_CEINV_26859 : STD_LOGIC; 
  signal U3_CM1_5_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_5_DYMUX_26914 : STD_LOGIC; 
  signal U3_CM1_5_CLKINV_26903 : STD_LOGIC; 
  signal U3_CM1_5_CEINV_26902 : STD_LOGIC; 
  signal U3_CM2_2_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_2_DYMUX_26957 : STD_LOGIC; 
  signal U3_CM2_2_CLKINV_26946 : STD_LOGIC; 
  signal U3_CM2_2_CEINV_26945 : STD_LOGIC; 
  signal U3_CM1_6_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_6_DYMUX_27000 : STD_LOGIC; 
  signal U3_CM1_6_CLKINV_26989 : STD_LOGIC; 
  signal U3_CM1_6_CEINV_26988 : STD_LOGIC; 
  signal U3_CM2_3_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_3_DYMUX_27043 : STD_LOGIC; 
  signal U3_CM2_3_CLKINV_27032 : STD_LOGIC; 
  signal U3_CM2_3_CEINV_27031 : STD_LOGIC; 
  signal U3_CM1_7_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_7_DYMUX_27086 : STD_LOGIC; 
  signal U3_CM1_7_CLKINV_27075 : STD_LOGIC; 
  signal U3_CM1_7_CEINV_27074 : STD_LOGIC; 
  signal U3_CM2_4_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_4_DYMUX_27129 : STD_LOGIC; 
  signal U3_CM2_4_CLKINV_27118 : STD_LOGIC; 
  signal U3_CM2_4_CEINV_27117 : STD_LOGIC; 
  signal U3_CM1_8_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_8_DYMUX_27172 : STD_LOGIC; 
  signal U3_CM1_8_CLKINV_27161 : STD_LOGIC; 
  signal U3_CM1_8_CEINV_27160 : STD_LOGIC; 
  signal U3_CM2_5_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_5_DYMUX_27215 : STD_LOGIC; 
  signal U3_CM2_5_CLKINV_27204 : STD_LOGIC; 
  signal U3_CM2_5_CEINV_27203 : STD_LOGIC; 
  signal U3_CM1_9_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM1_9_DYMUX_27258 : STD_LOGIC; 
  signal U3_CM1_9_CLKINV_27247 : STD_LOGIC; 
  signal U3_CM1_9_CEINV_27246 : STD_LOGIC; 
  signal U3_CM2_6_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_6_DYMUX_27301 : STD_LOGIC; 
  signal U3_CM2_6_CLKINV_27290 : STD_LOGIC; 
  signal U3_CM2_6_CEINV_27289 : STD_LOGIC; 
  signal U3_CM2_7_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_7_DYMUX_27344 : STD_LOGIC; 
  signal U3_CM2_7_CLKINV_27333 : STD_LOGIC; 
  signal U3_CM2_7_CEINV_27332 : STD_LOGIC; 
  signal U3_CM2_8_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_8_DYMUX_27387 : STD_LOGIC; 
  signal U3_CM2_8_CLKINV_27376 : STD_LOGIC; 
  signal U3_CM2_8_CEINV_27375 : STD_LOGIC; 
  signal U3_CM2_9_and0000_pack_2 : STD_LOGIC; 
  signal U3_CM2_9_DYMUX_27430 : STD_LOGIC; 
  signal U3_CM2_9_CLKINV_27419 : STD_LOGIC; 
  signal U3_CM2_9_CEINV_27418 : STD_LOGIC; 
  signal U3_RM1_1_DXMUX_27486 : STD_LOGIC; 
  signal U3_RM1_1_DYMUX_27470 : STD_LOGIC; 
  signal U3_RM1_1_SRINV_27460 : STD_LOGIC; 
  signal U3_RM1_1_CLKINV_27459 : STD_LOGIC; 
  signal U3_RM1_1_CEINV_27458 : STD_LOGIC; 
  signal U3_RM1_3_DXMUX_27530 : STD_LOGIC; 
  signal U3_RM1_3_DYMUX_27514 : STD_LOGIC; 
  signal U3_RM1_3_SRINV_27504 : STD_LOGIC; 
  signal U3_RM1_3_CLKINV_27503 : STD_LOGIC; 
  signal U3_RM1_3_CEINV_27502 : STD_LOGIC; 
  signal U3_RM2_1_DXMUX_27575 : STD_LOGIC; 
  signal U3_RM2_1_DYMUX_27559 : STD_LOGIC; 
  signal U3_RM2_1_SRINV_27549 : STD_LOGIC; 
  signal U3_RM2_1_CLKINV_27548 : STD_LOGIC; 
  signal U3_RM2_1_CEINV_27547 : STD_LOGIC; 
  signal U3_RM1_4_DYMUX_27600 : STD_LOGIC; 
  signal U3_RM1_4_CLKINV_27589 : STD_LOGIC; 
  signal U3_RM1_4_CEINV_27588 : STD_LOGIC; 
  signal U3_RM2_3_DXMUX_27644 : STD_LOGIC; 
  signal U3_RM2_3_DYMUX_27628 : STD_LOGIC; 
  signal U3_RM2_3_SRINV_27618 : STD_LOGIC; 
  signal U3_RM2_3_CLKINV_27617 : STD_LOGIC; 
  signal U3_RM2_3_CEINV_27616 : STD_LOGIC; 
  signal U3_RM1_7_DXMUX_27689 : STD_LOGIC; 
  signal U3_RM1_7_DYMUX_27673 : STD_LOGIC; 
  signal U3_RM1_7_SRINV_27663 : STD_LOGIC; 
  signal U3_RM1_7_CLKINV_27662 : STD_LOGIC; 
  signal U3_RM1_7_CEINV_27661 : STD_LOGIC; 
  signal U3_RM2_5_DXMUX_27733 : STD_LOGIC; 
  signal U3_RM2_5_DYMUX_27717 : STD_LOGIC; 
  signal U3_RM2_5_SRINV_27707 : STD_LOGIC; 
  signal U3_RM2_5_CLKINV_27706 : STD_LOGIC; 
  signal U3_RM2_5_CEINV_27705 : STD_LOGIC; 
  signal U3_RM1_9_DXMUX_27778 : STD_LOGIC; 
  signal U3_RM1_9_DYMUX_27762 : STD_LOGIC; 
  signal U3_RM1_9_SRINV_27752 : STD_LOGIC; 
  signal U3_RM1_9_CLKINV_27751 : STD_LOGIC; 
  signal U3_RM1_9_CEINV_27750 : STD_LOGIC; 
  signal U3_RM2_7_DYMUX_27804 : STD_LOGIC; 
  signal U3_RM2_7_CLKINV_27793 : STD_LOGIC; 
  signal U3_RM2_7_CEINV_27792 : STD_LOGIC; 
  signal U3_RM2_9_DXMUX_27848 : STD_LOGIC; 
  signal U3_RM2_9_DYMUX_27832 : STD_LOGIC; 
  signal U3_RM2_9_SRINV_27822 : STD_LOGIC; 
  signal U3_RM2_9_CLKINV_27821 : STD_LOGIC; 
  signal U3_RM2_9_CEINV_27820 : STD_LOGIC; 
  signal U2_hcs_1_DXMUX_27891 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_1 : STD_LOGIC; 
  signal U2_hcs_1_DYMUX_27876 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_0 : STD_LOGIC; 
  signal U2_hcs_1_SRINV_27867 : STD_LOGIC; 
  signal U2_hcs_1_CLKINV_27866 : STD_LOGIC; 
  signal U2_hcs_3_DXMUX_27933 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_3 : STD_LOGIC; 
  signal U2_hcs_3_DYMUX_27918 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_2 : STD_LOGIC; 
  signal U2_hcs_3_SRINV_27909 : STD_LOGIC; 
  signal U2_hcs_3_CLKINV_27908 : STD_LOGIC; 
  signal U2_hcs_5_DXMUX_27975 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_5 : STD_LOGIC; 
  signal U2_hcs_5_DYMUX_27960 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_4 : STD_LOGIC; 
  signal U2_hcs_5_SRINV_27951 : STD_LOGIC; 
  signal U2_hcs_5_CLKINV_27950 : STD_LOGIC; 
  signal U2_hcs_7_DXMUX_28017 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_7 : STD_LOGIC; 
  signal U2_hcs_7_DYMUX_28002 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_6 : STD_LOGIC; 
  signal U2_hcs_7_SRINV_27993 : STD_LOGIC; 
  signal U2_hcs_7_CLKINV_27992 : STD_LOGIC; 
  signal U2_hcs_9_DXMUX_28059 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_9 : STD_LOGIC; 
  signal U2_hcs_9_DYMUX_28044 : STD_LOGIC; 
  signal U2_Mcount_hcs_eqn_8 : STD_LOGIC; 
  signal U2_hcs_9_SRINV_28035 : STD_LOGIC; 
  signal U2_hcs_9_CLKINV_28034 : STD_LOGIC; 
  signal U2_vcs_1_DYMUX_28084 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_1 : STD_LOGIC; 
  signal U2_vcs_1_CLKINV_28073 : STD_LOGIC; 
  signal U2_vcs_1_CEINV_28072 : STD_LOGIC; 
  signal U2_vcs_3_DXMUX_28130 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_3 : STD_LOGIC; 
  signal U2_vcs_3_DYMUX_28113 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_2 : STD_LOGIC; 
  signal U2_vcs_3_SRINV_28103 : STD_LOGIC; 
  signal U2_vcs_3_CLKINV_28102 : STD_LOGIC; 
  signal U2_vcs_3_CEINV_28101 : STD_LOGIC; 
  signal U2_vcs_5_DXMUX_28176 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_5 : STD_LOGIC; 
  signal U2_vcs_5_DYMUX_28159 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_4 : STD_LOGIC; 
  signal U2_vcs_5_SRINV_28149 : STD_LOGIC; 
  signal U2_vcs_5_CLKINV_28148 : STD_LOGIC; 
  signal U2_vcs_5_CEINV_28147 : STD_LOGIC; 
  signal U2_vcs_7_DXMUX_28222 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_7 : STD_LOGIC; 
  signal U2_vcs_7_DYMUX_28205 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_6 : STD_LOGIC; 
  signal U2_vcs_7_SRINV_28195 : STD_LOGIC; 
  signal U2_vcs_7_CLKINV_28194 : STD_LOGIC; 
  signal U2_vcs_7_CEINV_28193 : STD_LOGIC; 
  signal U2_vcs_9_DXMUX_28268 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_9 : STD_LOGIC; 
  signal U2_vcs_9_DYMUX_28251 : STD_LOGIC; 
  signal U2_Mcount_vcs_eqn_8 : STD_LOGIC; 
  signal U2_vcs_9_SRINV_28241 : STD_LOGIC; 
  signal U2_vcs_9_CLKINV_28240 : STD_LOGIC; 
  signal U2_vcs_9_CEINV_28239 : STD_LOGIC; 
  signal nes_scalar_reg_1_DXMUX_28311 : STD_LOGIC; 
  signal nes_scalar_reg_1_DYMUX_28295 : STD_LOGIC; 
  signal nes_scalar_reg_1_SRINV_28285 : STD_LOGIC; 
  signal nes_scalar_reg_1_CLKINV_28284 : STD_LOGIC; 
  signal nes_scalar_reg_3_DXMUX_28353 : STD_LOGIC; 
  signal nes_scalar_reg_3_DYMUX_28337 : STD_LOGIC; 
  signal nes_scalar_reg_3_SRINV_28327 : STD_LOGIC; 
  signal nes_scalar_reg_3_CLKINV_28326 : STD_LOGIC; 
  signal nes_scalar_reg_5_DXMUX_28395 : STD_LOGIC; 
  signal nes_scalar_reg_5_DYMUX_28379 : STD_LOGIC; 
  signal nes_scalar_reg_5_SRINV_28369 : STD_LOGIC; 
  signal nes_scalar_reg_5_CLKINV_28368 : STD_LOGIC; 
  signal nes_scalar_reg_7_DXMUX_28437 : STD_LOGIC; 
  signal nes_scalar_reg_7_DYMUX_28421 : STD_LOGIC; 
  signal nes_scalar_reg_7_SRINV_28411 : STD_LOGIC; 
  signal nes_scalar_reg_7_CLKINV_28410 : STD_LOGIC; 
  signal nes_scalar_reg_9_DXMUX_28479 : STD_LOGIC; 
  signal nes_scalar_reg_9_DYMUX_28463 : STD_LOGIC; 
  signal nes_scalar_reg_9_SRINV_28453 : STD_LOGIC; 
  signal nes_scalar_reg_9_CLKINV_28452 : STD_LOGIC; 
  signal U3_Mhorz_or0000 : STD_LOGIC; 
  signal U3_CM1_9_and0001 : STD_LOGIC; 
  signal U3_CM1_0_and0001 : STD_LOGIC; 
  signal U3_CM2_5_and0001 : STD_LOGIC; 
  signal N389 : STD_LOGIC; 
  signal nes_a_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_left_reg_cmp_eq0000 : STD_LOGIC; 
  signal U3_CM1_and0000 : STD_LOGIC; 
  signal U3_font2_5_and0000 : STD_LOGIC; 
  signal U3_font2_5_and0001 : STD_LOGIC; 
  signal U3_font2_5_and0000_bdd0_pack_1 : STD_LOGIC; 
  signal selector_blue_1_14_28639 : STD_LOGIC; 
  signal N437_pack_1 : STD_LOGIC; 
  signal U3_C1_not000110_28740 : STD_LOGIC; 
  signal U3_C1_not000147_28763 : STD_LOGIC; 
  signal U3_RM1_and0000 : STD_LOGIC; 
  signal ld_0_OBUF_pack_1 : STD_LOGIC; 
  signal U3_destroy1_mux001527_28819 : STD_LOGIC; 
  signal ld_1_OBUF_pack_1 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_DXMUX_28859 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_In : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_DYMUX_28845 : STD_LOGIC; 
  signal ld_2_OBUF_pack_3 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_BYINV_28836 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_SRINV_28835 : STD_LOGIC; 
  signal screenstate_present_state_FSM_FFd1_CLKINV_28834 : STD_LOGIC; 
  signal ld_3_OBUF_28875 : STD_LOGIC; 
  signal ld_4_OBUF_28887 : STD_LOGIC; 
  signal U3_RMht1_not00011131_28911 : STD_LOGIC; 
  signal ld_5_OBUF_pack_1 : STD_LOGIC; 
  signal U3_RMht2_not0001_bdd1 : STD_LOGIC; 
  signal ld_6_OBUF_pack_1 : STD_LOGIC; 
  signal U3_leftBTN_inv1_inv1 : STD_LOGIC; 
  signal ld_7_OBUF_28952 : STD_LOGIC; 
  signal green_2_OBUF_28983 : STD_LOGIC; 
  signal N393_pack_1 : STD_LOGIC; 
  signal U3_Result_5_236_29007 : STD_LOGIC; 
  signal x7_an_1_mux000134_29000 : STD_LOGIC; 
  signal an_0_OBUF_29031 : STD_LOGIC; 
  signal an_1_OBUF_29022 : STD_LOGIC; 
  signal nes_b_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_right_reg_cmp_eq0000 : STD_LOGIC; 
  signal U3_spriteonB4_and00002_29079 : STD_LOGIC; 
  signal U3_N32 : STD_LOGIC; 
  signal U3_blue_and0001 : STD_LOGIC; 
  signal U3_N109_pack_1 : STD_LOGIC; 
  signal U3_RMcnt2_1_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_1_and0000 : STD_LOGIC; 
  signal U3_B_mux001651_29139 : STD_LOGIC; 
  signal U3_N84 : STD_LOGIC; 
  signal U3_B_mux001663_29156 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal U3_B_mux001672_pack_1 : STD_LOGIC; 
  signal M2_0_bdd6 : STD_LOGIC; 
  signal N175_pack_1 : STD_LOGIC; 
  signal U3_spriteonB5_and000027_29235 : STD_LOGIC; 
  signal N383_pack_1 : STD_LOGIC; 
  signal N210 : STD_LOGIC; 
  signal U3_RMcnt_3_and0001 : STD_LOGIC; 
  signal U3_RMcnt_3_and0000 : STD_LOGIC; 
  signal U3_destroy1_mux001541_29307 : STD_LOGIC; 
  signal N303 : STD_LOGIC; 
  signal N327 : STD_LOGIC; 
  signal N331 : STD_LOGIC; 
  signal U3_RMht1_not00011168_29355 : STD_LOGIC; 
  signal U3_RMht2_not0001_bdd3 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal sig_gameDown_pack_1 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000221_29396 : STD_LOGIC; 
  signal U3_spriteonB4 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000_pack_2 : STD_LOGIC; 
  signal U3_N0 : STD_LOGIC; 
  signal N299 : STD_LOGIC; 
  signal U3_Madd_spriteon1_addsub0001_cy_7_pack_1 : STD_LOGIC; 
  signal nes_nes_clk31_29499 : STD_LOGIC; 
  signal nes_counter_reg_cmp_eq0000125_29492 : STD_LOGIC; 
  signal hsync_OBUF_29523 : STD_LOGIC; 
  signal U3_spriteonB5_and000042_29515 : STD_LOGIC; 
  signal U3_spriteonB5 : STD_LOGIC; 
  signal U3_spriteonB5_and000059_pack_1 : STD_LOGIC; 
  signal U3_CM1_1_and0001 : STD_LOGIC; 
  signal U3_CM2_6_and0001 : STD_LOGIC; 
  signal who_delay3_FFY_RST : STD_LOGIC; 
  signal who_delay3_DYMUX_29581 : STD_LOGIC; 
  signal who_delay3_CLKINV_29578 : STD_LOGIC; 
  signal U3_spriteonB2_and00005_29609 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000072_29602 : STD_LOGIC; 
  signal U3_spriteonB3_and00002_29633 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000074_29626 : STD_LOGIC; 
  signal U3_C2_not000113_29648 : STD_LOGIC; 
  signal an_2_OBUF_29681 : STD_LOGIC; 
  signal x7_an_1_mux000126_pack_1 : STD_LOGIC; 
  signal M2_8_22_29729 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal title_spriteon_and0000124_29753 : STD_LOGIC; 
  signal title_spriteon_and0000119_pack_1 : STD_LOGIC; 
  signal U3_spriteonB1_cmp_lt0000212_29777 : STD_LOGIC; 
  signal title_spriteon_and0000169_pack_1 : STD_LOGIC; 
  signal title_spriteon_and0000205_29801 : STD_LOGIC; 
  signal title_spriteon_and0000178_pack_1 : STD_LOGIC; 
  signal U3_font1_0_and0000 : STD_LOGIC; 
  signal U3_CM2_and0000 : STD_LOGIC; 
  signal U3_RMcnt2_2_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_2_and0000 : STD_LOGIC; 
  signal selector_red_1_14_29873 : STD_LOGIC; 
  signal U3_N105_pack_1 : STD_LOGIC; 
  signal U3_font1_1_and0000 : STD_LOGIC; 
  signal U3_font1_0_and0001 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_le0000121_29921 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000112_29914 : STD_LOGIC; 
  signal U3_spriteonB3_and000045_29945 : STD_LOGIC; 
  signal U3_spriteonB3_cmp_le0000128_pack_1 : STD_LOGIC; 
  signal ja3_OBUF_29969 : STD_LOGIC; 
  signal N283_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_4_and0001 : STD_LOGIC; 
  signal U3_RMcnt_4_and0000 : STD_LOGIC; 
  signal blue_0_OBUF_30017 : STD_LOGIC; 
  signal selector_blue_0_25_pack_1 : STD_LOGIC; 
  signal U3_font2_0_and0001 : STD_LOGIC; 
  signal U3_font2_1_and0001 : STD_LOGIC; 
  signal nes_sel_reg_cmp_eq0000 : STD_LOGIC; 
  signal nes_down_reg_cmp_eq0000 : STD_LOGIC; 
  signal U3_CM1_2_and0001 : STD_LOGIC; 
  signal U3_CM2_7_and0001 : STD_LOGIC; 
  signal a_to_g_6_OBUF_30113 : STD_LOGIC; 
  signal a_to_g_0_OBUF_30106 : STD_LOGIC; 
  signal title_ypix_5_Q : STD_LOGIC; 
  signal title_ypix_4_Q : STD_LOGIC; 
  signal a_to_g_3_OBUF_30161 : STD_LOGIC; 
  signal a_to_g_2_OBUF_30154 : STD_LOGIC; 
  signal a_to_g_5_OBUF_30185 : STD_LOGIC; 
  signal a_to_g_4_OBUF_30178 : STD_LOGIC; 
  signal title_ypix_8_Q : STD_LOGIC; 
  signal U2_vidon_and000039_30221 : STD_LOGIC; 
  signal U2_vidon_and00000_pack_1 : STD_LOGIC; 
  signal M1a_4_Q_30245 : STD_LOGIC; 
  signal N131_pack_1 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000040_30269 : STD_LOGIC; 
  signal U2_vidon_and00006_pack_1 : STD_LOGIC; 
  signal U3_C1_not0001105_30293 : STD_LOGIC; 
  signal sig_gameRight_pack_1 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_7_pack_1 : STD_LOGIC; 
  signal U3_tank1Angle10s_cmp_gt0000 : STD_LOGIC; 
  signal N62_pack_1 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal U3_RMcnt2_3_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_3_and0000 : STD_LOGIC; 
  signal U3_Madd_spriteon2f_add0004_cy_7_pack_1 : STD_LOGIC; 
  signal U3_destroy1_mux00154_30437 : STD_LOGIC; 
  signal U3_B_and0000_pack_1 : STD_LOGIC; 
  signal U3_spriteonB2 : STD_LOGIC; 
  signal U3_N57_pack_1 : STD_LOGIC; 
  signal N231 : STD_LOGIC; 
  signal sig_gameUp_pack_1 : STD_LOGIC; 
  signal U3_spriteonM2_addsub0000_8_bdd0_pack_1 : STD_LOGIC; 
  signal U3_spriteonGrnd_and000096_30533 : STD_LOGIC; 
  signal N381_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_5_and0001 : STD_LOGIC; 
  signal U3_RMcnt_5_and0000 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000165_30581 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne000065_30605 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal U3_font1_2_and0001 : STD_LOGIC; 
  signal sig_tank2_pack_1 : STD_LOGIC; 
  signal U3_RMht2_not0001183_30653 : STD_LOGIC; 
  signal U3_C2_not000186_pack_1 : STD_LOGIC; 
  signal nes_a_reg_DYMUX_30663 : STD_LOGIC; 
  signal nes_a_reg_CLKINV_30661 : STD_LOGIC; 
  signal nes_a_reg_CEINV_30660 : STD_LOGIC; 
  signal nes_b_reg_DYMUX_30675 : STD_LOGIC; 
  signal nes_b_reg_CLKINV_30673 : STD_LOGIC; 
  signal nes_b_reg_CEINV_30672 : STD_LOGIC; 
  signal M1_28_12_30701 : STD_LOGIC; 
  signal M1_22_bdd4_pack_1 : STD_LOGIC; 
  signal U3_CM1_3_and0001 : STD_LOGIC; 
  signal U3_CM2_8_and0001 : STD_LOGIC; 
  signal selector_red_0_34_30749 : STD_LOGIC; 
  signal selector_red_1_2_30742 : STD_LOGIC; 
  signal N433 : STD_LOGIC; 
  signal selector_red_2_4_30766 : STD_LOGIC; 
  signal U3_RMht1_0_DXMUX_30801 : STD_LOGIC; 
  signal U3_RMht1_0_DYMUX_30795 : STD_LOGIC; 
  signal U3_RMht1_0_GYMUX_30794 : STD_LOGIC; 
  signal U3_Result_1_1 : STD_LOGIC; 
  signal U3_RMht1_0_CLKINV_30787 : STD_LOGIC; 
  signal U3_RMht1_0_CEINV_30786 : STD_LOGIC; 
  signal U3_RMht2_0_DXMUX_30842 : STD_LOGIC; 
  signal U3_RMcnt2_0_and0001 : STD_LOGIC; 
  signal U3_RMht2_0_DYMUX_30829 : STD_LOGIC; 
  signal U3_Result_1_2 : STD_LOGIC; 
  signal U3_RMht2_0_CLKINV_30821 : STD_LOGIC; 
  signal U3_RMht2_0_CEINV_30820 : STD_LOGIC; 
  signal U3_RMht1_1_1_DYMUX_30854 : STD_LOGIC; 
  signal U3_RMht1_1_1_CLKINV_30852 : STD_LOGIC; 
  signal U3_RMht1_1_1_CEINV_30851 : STD_LOGIC; 
  signal U3_RMht1_2_1_DYMUX_30866 : STD_LOGIC; 
  signal U3_RMht1_2_1_CLKINV_30864 : STD_LOGIC; 
  signal U3_RMht1_2_1_CEINV_30863 : STD_LOGIC; 
  signal U3_spriteonB1_and00005_30885 : STD_LOGIC; 
  signal nes_sel_reg_DYMUX_30902 : STD_LOGIC; 
  signal nes_sel_reg_CLKINV_30900 : STD_LOGIC; 
  signal nes_sel_reg_CEINV_30899 : STD_LOGIC; 
  signal U3_RMcnt2_4_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_4_and0000 : STD_LOGIC; 
  signal N405_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_3_DYMUX_30956 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_3_Q : STD_LOGIC; 
  signal U3_RMcnt_3_CLKINV_30946 : STD_LOGIC; 
  signal U3_RMcnt_3_CEINV_30945 : STD_LOGIC; 
  signal U3_font1_1_and0001 : STD_LOGIC; 
  signal U3_font1_1_and0000_bdd0_pack_1 : STD_LOGIC; 
  signal M2_1_bdd1 : STD_LOGIC; 
  signal N447 : STD_LOGIC; 
  signal U3_font2_2_and0001 : STD_LOGIC; 
  signal N208 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal U3_N20_pack_1 : STD_LOGIC; 
  signal U3_N19 : STD_LOGIC; 
  signal U3_N100_pack_1 : STD_LOGIC; 
  signal U3_font2_3_and0001 : STD_LOGIC; 
  signal U3_RM2_and0000 : STD_LOGIC; 
  signal N407_pack_1 : STD_LOGIC; 
  signal U3_RMcnt2_3_DYMUX_31143 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_3_Q : STD_LOGIC; 
  signal U3_RMcnt2_3_CLKINV_31133 : STD_LOGIC; 
  signal U3_RMcnt2_3_CEINV_31132 : STD_LOGIC; 
  signal M1a_18_Q_31182 : STD_LOGIC; 
  signal N75_pack_1 : STD_LOGIC; 
  signal N435 : STD_LOGIC; 
  signal U3_font2_2_and0000_bdd2_pack_1 : STD_LOGIC; 
  signal N267 : STD_LOGIC; 
  signal N457_pack_1 : STD_LOGIC; 
  signal M2a_24_Q_31254 : STD_LOGIC; 
  signal N67_pack_1 : STD_LOGIC; 
  signal U3_CM1_4_and0001 : STD_LOGIC; 
  signal U3_CM2_9_and0001 : STD_LOGIC; 
  signal M1_3_Q : STD_LOGIC; 
  signal M1_3_1_pack_1 : STD_LOGIC; 
  signal M1_28_2 : STD_LOGIC; 
  signal M1_9_Q : STD_LOGIC; 
  signal M1_9_1_pack_1 : STD_LOGIC; 
  signal title_green_cmp_lt0000 : STD_LOGIC; 
  signal N285_pack_1 : STD_LOGIC; 
  signal nes_start_reg_cmp_eq0000 : STD_LOGIC; 
  signal ja2_OBUF_31379 : STD_LOGIC; 
  signal a_to_g_1_OBUF_31398 : STD_LOGIC; 
  signal N239 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal title_ypix_9_Q : STD_LOGIC; 
  signal title_N7_pack_1 : STD_LOGIC; 
  signal title_green_cmp_lt0000225_31470 : STD_LOGIC; 
  signal U2_vidon_and000018_31463 : STD_LOGIC; 
  signal N291 : STD_LOGIC; 
  signal U2_vidon_and000080_31487 : STD_LOGIC; 
  signal N2_pack_1 : STD_LOGIC; 
  signal U3_font2_4_DYMUX_31520 : STD_LOGIC; 
  signal U3_font2_4_CLKINVNOT : STD_LOGIC; 
  signal U3_tank1Angle10s : STD_LOGIC; 
  signal U3_spriteonB1_cmp_le00002 : STD_LOGIC; 
  signal U3_tank1Angle10s_and000055_31563 : STD_LOGIC; 
  signal N01_pack_1 : STD_LOGIC; 
  signal U3_font2_5_DYMUX_31596 : STD_LOGIC; 
  signal U3_font2_5_CLKINVNOT : STD_LOGIC; 
  signal M2_5_25_31634 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal nes_right_reg_DYMUX_31644 : STD_LOGIC; 
  signal nes_right_reg_CLKINV_31642 : STD_LOGIC; 
  signal nes_right_reg_CEINV_31641 : STD_LOGIC; 
  signal U3_RMcnt2_5_and0001 : STD_LOGIC; 
  signal U3_RMcnt2_5_and0000 : STD_LOGIC; 
  signal U3_blue_and0003 : STD_LOGIC; 
  signal U3_spriteonM1_pack_1 : STD_LOGIC; 
  signal U3_N33 : STD_LOGIC; 
  signal U3_N30_pack_1 : STD_LOGIC; 
  signal U3_destroy2_DXMUX_31747 : STD_LOGIC; 
  signal U3_destroy2_mux0017 : STD_LOGIC; 
  signal U3_destroy2_mux001766_pack_2 : STD_LOGIC; 
  signal U3_destroy2_CLKINVNOT : STD_LOGIC; 
  signal M2_8_30_31772 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal U3_CM1_5_and0001 : STD_LOGIC; 
  signal U3_CM2_0_and0001 : STD_LOGIC; 
  signal an_3_OBUF_31820 : STD_LOGIC; 
  signal sig_tank1_angle_calc_4_pack_1 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal U3_blue_and0002 : STD_LOGIC; 
  signal U3_blue_and0000 : STD_LOGIC; 
  signal U3_C1_not00015_31892 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal U3_blue_and0004_pack_1 : STD_LOGIC; 
  signal U3_spriteonM2 : STD_LOGIC; 
  signal U3_B_DXMUX_31959 : STD_LOGIC; 
  signal U3_B_mux0016 : STD_LOGIC; 
  signal U3_B_mux00164_pack_2 : STD_LOGIC; 
  signal U3_B_CLKINV_31944 : STD_LOGIC; 
  signal U3_B_CEINV_31943 : STD_LOGIC; 
  signal N329 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal U3_Madd_spriteon2_addsub0000_cy_5_Q : STD_LOGIC; 
  signal M1_25_2 : STD_LOGIC; 
  signal N351 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal U3_spriteonB5_and00009_32109 : STD_LOGIC; 
  signal U3_tank1rom10s_sub0001_10_bdd0_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_and0000_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_5_DYMUX_32168 : STD_LOGIC; 
  signal U3_RMcnt_Q_mux0000_5_Q_32165 : STD_LOGIC; 
  signal U3_RMcnt_5_CLKINV_32158 : STD_LOGIC; 
  signal U3_RMcnt_5_CEINV_32157 : STD_LOGIC; 
  signal U3_tank1Angle10s_cmp_le00002 : STD_LOGIC; 
  signal U3_tank1Angle10s_cmp_le000018_pack_1 : STD_LOGIC; 
  signal U3_spriteonB4_and000010_32232 : STD_LOGIC; 
  signal U3_spriteonB4_cmp_ge00001_pack_1 : STD_LOGIC; 
  signal M1a_12_bdd1 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal M1a_22_bdd0_pack_1 : STD_LOGIC; 
  signal title_spriteon_and000038_32292 : STD_LOGIC; 
  signal M1_27_13 : STD_LOGIC; 
  signal M1_21_bdd5_pack_1 : STD_LOGIC; 
  signal M1a_26_33_32340 : STD_LOGIC; 
  signal M1a_24_bdd1 : STD_LOGIC; 
  signal U3_spriteonB1_and000035_32364 : STD_LOGIC; 
  signal U3_spriteonB1_and000032_pack_1 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal title_spriteon_and000035_32380 : STD_LOGIC; 
  signal title_spriteon : STD_LOGIC; 
  signal title_spriteon_and000019_pack_1 : STD_LOGIC; 
  signal N257 : STD_LOGIC; 
  signal title_spriteon_and000052_pack_1 : STD_LOGIC; 
  signal U3_tank1Angle1s_and000033_32460 : STD_LOGIC; 
  signal U3_tank1Angle1s_and000023_pack_1 : STD_LOGIC; 
  signal N367 : STD_LOGIC; 
  signal M1a_26_55_pack_1 : STD_LOGIC; 
  signal N445 : STD_LOGIC; 
  signal M1a_27_52_32501 : STD_LOGIC; 
  signal M2a_3_Q : STD_LOGIC; 
  signal M1a_28_Q : STD_LOGIC; 
  signal M1a_29_Q : STD_LOGIC; 
  signal M1a_29_32_pack_1 : STD_LOGIC; 
  signal U3_Result_5_136_32580 : STD_LOGIC; 
  signal U3_font1_2_and0000 : STD_LOGIC; 
  signal M1a_21_22 : STD_LOGIC; 
  signal M2a_30_22_32604 : STD_LOGIC; 
  signal N377 : STD_LOGIC; 
  signal N206 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal M1a_4_bdd0_pack_1 : STD_LOGIC; 
  signal M1a_23_41 : STD_LOGIC; 
  signal U3_RMht1_3_DXMUX_32695 : STD_LOGIC; 
  signal U3_Result_3_1_32692 : STD_LOGIC; 
  signal N46_pack_2 : STD_LOGIC; 
  signal U3_RMht1_3_CLKINV_32678 : STD_LOGIC; 
  signal U3_RMht1_3_CEINV_32677 : STD_LOGIC; 
  signal U3_RMht2_3_DXMUX_32728 : STD_LOGIC; 
  signal U3_Result_3_2_32725 : STD_LOGIC; 
  signal N44_pack_2 : STD_LOGIC; 
  signal U3_RMht2_3_CLKINV_32711 : STD_LOGIC; 
  signal U3_RMht2_3_CEINV_32710 : STD_LOGIC; 
  signal U3_CM1_6_and0001 : STD_LOGIC; 
  signal U3_CM2_1_and0001 : STD_LOGIC; 
  signal U3_RMht1_4_DXMUX_32785 : STD_LOGIC; 
  signal U3_Result_4_1_32782 : STD_LOGIC; 
  signal N52_pack_2 : STD_LOGIC; 
  signal U3_RMht1_4_CLKINV_32770 : STD_LOGIC; 
  signal U3_RMht1_4_CEINV_32769 : STD_LOGIC; 
  signal U3_RMht2_4_DXMUX_32818 : STD_LOGIC; 
  signal U3_Result_4_2_32815 : STD_LOGIC; 
  signal N49_pack_2 : STD_LOGIC; 
  signal U3_RMht2_4_CLKINV_32803 : STD_LOGIC; 
  signal U3_RMht2_4_CEINV_32802 : STD_LOGIC; 
  signal M1_27_129_32844 : STD_LOGIC; 
  signal N311_pack_1 : STD_LOGIC; 
  signal title_N27 : STD_LOGIC; 
  signal title_N01_pack_1 : STD_LOGIC; 
  signal nes_start_reg_DYMUX_32878 : STD_LOGIC; 
  signal nes_start_reg_CLKINV_32876 : STD_LOGIC; 
  signal nes_start_reg_CEINV_32875 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal sig_gameB_pack_1 : STD_LOGIC; 
  signal M2_3_48_32928 : STD_LOGIC; 
  signal M2_0_bdd13_pack_1 : STD_LOGIC; 
  signal red_1_OBUF_32952 : STD_LOGIC; 
  signal selector_red_1_47_pack_1 : STD_LOGIC; 
  signal red_2_OBUF_32976 : STD_LOGIC; 
  signal selector_red_2_31_pack_1 : STD_LOGIC; 
  signal nes_left_reg_DYMUX_32986 : STD_LOGIC; 
  signal nes_left_reg_CLKINV_32984 : STD_LOGIC; 
  signal nes_left_reg_CEINV_32983 : STD_LOGIC; 
  signal nes_down_reg_DYMUX_32998 : STD_LOGIC; 
  signal nes_down_reg_CLKINV_32996 : STD_LOGIC; 
  signal nes_down_reg_CEINV_32995 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000010_33012 : STD_LOGIC; 
  signal nes_scalar_next_cmp_eq000021_33024 : STD_LOGIC; 
  signal M1_21_2 : STD_LOGIC; 
  signal M1_21_Q : STD_LOGIC; 
  signal M1_21_27_pack_1 : STD_LOGIC; 
  signal M1_26_25_33084 : STD_LOGIC; 
  signal M1_22_bdd0 : STD_LOGIC; 
  signal M1_29_77_33108 : STD_LOGIC; 
  signal M1_21_bdd8_pack_3 : STD_LOGIC; 
  signal M1a_30_37_33132 : STD_LOGIC; 
  signal M1_22_bdd7_pack_3 : STD_LOGIC; 
  signal M1_25_bdd1 : STD_LOGIC; 
  signal M1_22_27_33149 : STD_LOGIC; 
  signal M1_23_bdd0 : STD_LOGIC; 
  signal N423 : STD_LOGIC; 
  signal M1_23_22_33185 : STD_LOGIC; 
  signal M1_23_bdd1 : STD_LOGIC; 
  signal M1_23_bdd6_pack_1 : STD_LOGIC; 
  signal M1_23_30_33240 : STD_LOGIC; 
  signal M1_22_bdd12_pack_1 : STD_LOGIC; 
  signal M1_26_58_33264 : STD_LOGIC; 
  signal M1_24_bdd0 : STD_LOGIC; 
  signal M1_31_Q : STD_LOGIC; 
  signal M1_31_62_pack_2 : STD_LOGIC; 
  signal M1_22_bdd9 : STD_LOGIC; 
  signal N177_pack_1 : STD_LOGIC; 
  signal M1_12_bdd0 : STD_LOGIC; 
  signal M1_0_Q : STD_LOGIC; 
  signal M1_0_bdd2_pack_1 : STD_LOGIC; 
  signal M2_10_Q : STD_LOGIC; 
  signal M2_10_27_pack_1 : STD_LOGIC; 
  signal M1_27_bdd0 : STD_LOGIC; 
  signal M1a_29_58_33408 : STD_LOGIC; 
  signal M1_27_bdd4_pack_1 : STD_LOGIC; 
  signal M2_2_77_33432 : STD_LOGIC; 
  signal M2_10_bdd14_pack_3 : STD_LOGIC; 
  signal M2_13_bdd4 : STD_LOGIC; 
  signal M1_29_69_33468 : STD_LOGIC; 
  signal M1_29_bdd5_pack_3 : STD_LOGIC; 
  signal M1_28_Q : STD_LOGIC; 
  signal M1_28_71_pack_1 : STD_LOGIC; 
  signal M1_3_bdd3 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0000113_33520 : STD_LOGIC; 
  signal N223 : STD_LOGIC; 
  signal U3_Mhorz_cmp_ne0001113_33544 : STD_LOGIC; 
  signal M2a_1_37_33576 : STD_LOGIC; 
  signal M2_0_bdd9_pack_3 : STD_LOGIC; 
  signal M2_6_93_33600 : STD_LOGIC; 
  signal M2_1_108_33593 : STD_LOGIC; 
  signal M2_0_Q : STD_LOGIC; 
  signal M2_0_71_pack_2 : STD_LOGIC; 
  signal M1_13_Q_33648 : STD_LOGIC; 
  signal N120_pack_1 : STD_LOGIC; 
  signal N313 : STD_LOGIC; 
  signal N121_pack_1 : STD_LOGIC; 
  signal U3_font2_mux0007_4_bdd2_pack_1 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal U3_tank1HP_0_DXMUX_33749 : STD_LOGIC; 
  signal U3_tank1HP_mux0005_2_Q_33746 : STD_LOGIC; 
  signal N31_pack_2 : STD_LOGIC; 
  signal U3_tank1HP_0_CLKINVNOT : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal U3_spriteonB1 : STD_LOGIC; 
  signal U3_spriteonB1_and000017_pack_1 : STD_LOGIC; 
  signal selector_blue_0_8_33810 : STD_LOGIC; 
  signal U3_N24_pack_1 : STD_LOGIC; 
  signal nes_up_reg_DYMUX_33820 : STD_LOGIC; 
  signal nes_up_reg_CLKINV_33818 : STD_LOGIC; 
  signal nes_up_reg_CEINV_33817 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal U3_tank1Angle1s_pack_1 : STD_LOGIC; 
  signal selector_green_2_17_33870 : STD_LOGIC; 
  signal U3_N97_pack_1 : STD_LOGIC; 
  signal U3_CM1_7_and0001 : STD_LOGIC; 
  signal U3_CM2_2_and0001 : STD_LOGIC; 
  signal M1_14_Q : STD_LOGIC; 
  signal N127_pack_1 : STD_LOGIC; 
  signal M2_15_Q_33942 : STD_LOGIC; 
  signal N102_pack_1 : STD_LOGIC; 
  signal N281 : STD_LOGIC; 
  signal U3_spriteonM1_addsub0000_8_bdd0_pack_1 : STD_LOGIC; 
  signal green_0_OBUF_34002 : STD_LOGIC; 
  signal selector_green_0_16_pack_1 : STD_LOGIC; 
  signal selector_green_0_42_34014 : STD_LOGIC; 
  signal M2a_29_10_34038 : STD_LOGIC; 
  signal rom1_addr_1_pack_1 : STD_LOGIC; 
  signal M2_0_bdd16 : STD_LOGIC; 
  signal rom1_addr_2_pack_1 : STD_LOGIC; 
  signal M2a_8_11_34086 : STD_LOGIC; 
  signal rom1_addr_3_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_1_and0000 : STD_LOGIC; 
  signal U3_RMcnt_0_and0001 : STD_LOGIC; 
  signal vsync_OBUF_34134 : STD_LOGIC; 
  signal U2_N2_pack_1 : STD_LOGIC; 
  signal U3_spriteonB1_and000055_34170 : STD_LOGIC; 
  signal U2_vidon_and000013_pack_1 : STD_LOGIC; 
  signal title_spriteon_and00006_34182 : STD_LOGIC; 
  signal bounce_delay1_1_DXMUX_34202 : STD_LOGIC; 
  signal bounce_delay1_1_DYMUX_34194 : STD_LOGIC; 
  signal bounce_delay1_1_SRINV_34192 : STD_LOGIC; 
  signal bounce_delay1_1_CLKINV_34191 : STD_LOGIC; 
  signal bounce_delay1_3_DXMUX_34226 : STD_LOGIC; 
  signal bounce_delay1_3_DYMUX_34218 : STD_LOGIC; 
  signal bounce_delay1_3_SRINV_34216 : STD_LOGIC; 
  signal bounce_delay1_3_CLKINV_34215 : STD_LOGIC; 
  signal bounce_delay1_5_DXMUX_34250 : STD_LOGIC; 
  signal bounce_delay1_5_DYMUX_34242 : STD_LOGIC; 
  signal bounce_delay1_5_SRINV_34240 : STD_LOGIC; 
  signal bounce_delay1_5_CLKINV_34239 : STD_LOGIC; 
  signal bounce_delay2_1_FFY_RST : STD_LOGIC; 
  signal bounce_delay2_1_FFX_RST : STD_LOGIC; 
  signal bounce_delay2_1_DXMUX_34274 : STD_LOGIC; 
  signal bounce_delay2_1_DYMUX_34266 : STD_LOGIC; 
  signal bounce_delay2_1_SRINV_34264 : STD_LOGIC; 
  signal bounce_delay2_1_CLKINV_34263 : STD_LOGIC; 
  signal bounce_delay1_7_FFY_RST : STD_LOGIC; 
  signal bounce_delay1_7_FFX_RST : STD_LOGIC; 
  signal bounce_delay1_7_DXMUX_34298 : STD_LOGIC; 
  signal bounce_delay1_7_DYMUX_34290 : STD_LOGIC; 
  signal bounce_delay1_7_SRINV_34288 : STD_LOGIC; 
  signal bounce_delay1_7_CLKINV_34287 : STD_LOGIC; 
  signal bounce_delay2_3_FFY_RST : STD_LOGIC; 
  signal bounce_delay2_3_FFX_RST : STD_LOGIC; 
  signal bounce_delay2_3_DXMUX_34322 : STD_LOGIC; 
  signal bounce_delay2_3_DYMUX_34314 : STD_LOGIC; 
  signal bounce_delay2_3_SRINV_34312 : STD_LOGIC; 
  signal bounce_delay2_3_CLKINV_34311 : STD_LOGIC; 
  signal M2a_20_Q : STD_LOGIC; 
  signal M1a_11_1_pack_1 : STD_LOGIC; 
  signal bounce_delay2_5_FFY_RST : STD_LOGIC; 
  signal bounce_delay2_5_FFX_RST : STD_LOGIC; 
  signal bounce_delay2_5_DXMUX_34370 : STD_LOGIC; 
  signal bounce_delay2_5_DYMUX_34362 : STD_LOGIC; 
  signal bounce_delay2_5_SRINV_34360 : STD_LOGIC; 
  signal bounce_delay2_5_CLKINV_34359 : STD_LOGIC; 
  signal bounce_delay3_1_FFY_RST : STD_LOGIC; 
  signal bounce_delay3_1_FFX_RST : STD_LOGIC; 
  signal bounce_delay3_1_DXMUX_34394 : STD_LOGIC; 
  signal bounce_delay3_1_DYMUX_34386 : STD_LOGIC; 
  signal bounce_delay3_1_SRINV_34384 : STD_LOGIC; 
  signal bounce_delay3_1_CLKINV_34383 : STD_LOGIC; 
  signal bounce_delay2_7_FFY_RST : STD_LOGIC; 
  signal bounce_delay2_7_FFX_RST : STD_LOGIC; 
  signal bounce_delay2_7_DXMUX_34418 : STD_LOGIC; 
  signal bounce_delay2_7_DYMUX_34410 : STD_LOGIC; 
  signal bounce_delay2_7_SRINV_34408 : STD_LOGIC; 
  signal bounce_delay2_7_CLKINV_34407 : STD_LOGIC; 
  signal bounce_delay3_3_FFY_RST : STD_LOGIC; 
  signal bounce_delay3_3_FFX_RST : STD_LOGIC; 
  signal bounce_delay3_3_DXMUX_34442 : STD_LOGIC; 
  signal bounce_delay3_3_DYMUX_34434 : STD_LOGIC; 
  signal bounce_delay3_3_SRINV_34432 : STD_LOGIC; 
  signal bounce_delay3_3_CLKINV_34431 : STD_LOGIC; 
  signal bounce_delay3_5_FFY_RST : STD_LOGIC; 
  signal bounce_delay3_5_FFX_RST : STD_LOGIC; 
  signal bounce_delay3_5_DXMUX_34466 : STD_LOGIC; 
  signal bounce_delay3_5_DYMUX_34458 : STD_LOGIC; 
  signal bounce_delay3_5_SRINV_34456 : STD_LOGIC; 
  signal bounce_delay3_5_CLKINV_34455 : STD_LOGIC; 
  signal bounce_delay3_7_FFY_RST : STD_LOGIC; 
  signal bounce_delay3_7_FFX_RST : STD_LOGIC; 
  signal bounce_delay3_7_DXMUX_34490 : STD_LOGIC; 
  signal bounce_delay3_7_DYMUX_34482 : STD_LOGIC; 
  signal bounce_delay3_7_SRINV_34480 : STD_LOGIC; 
  signal bounce_delay3_7_CLKINV_34479 : STD_LOGIC; 
  signal M2a_28_Q : STD_LOGIC; 
  signal M1a_3_1_pack_1 : STD_LOGIC; 
  signal M2a_2_Q : STD_LOGIC; 
  signal M2a_2_32_pack_1 : STD_LOGIC; 
  signal M2_6_54_34566 : STD_LOGIC; 
  signal M2a_4_52_34559 : STD_LOGIC; 
  signal M2_9_bdd0 : STD_LOGIC; 
  signal M2a_5_33_34583 : STD_LOGIC; 
  signal M2_9_27_34614 : STD_LOGIC; 
  signal M2a_6_bdd0 : STD_LOGIC; 
  signal N347 : STD_LOGIC; 
  signal M2a_5_55_pack_1 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal U3_CM1_8_and0001 : STD_LOGIC; 
  signal U3_CM2_3_and0001 : STD_LOGIC; 
  signal U3_tank2HP_2_DXMUX_34727 : STD_LOGIC; 
  signal U3_tank2HP_mux0007_0_Q_34724 : STD_LOGIC; 
  signal N301_pack_2 : STD_LOGIC; 
  signal U3_tank2HP_2_CLKINVNOT : STD_LOGIC; 
  signal U3_font2_4_and0000 : STD_LOGIC; 
  signal U3_font2_4_and0001 : STD_LOGIC; 
  signal U3_font2_4_and0000_bdd0_pack_1 : STD_LOGIC; 
  signal M2_21_Q : STD_LOGIC; 
  signal M1_10_1_pack_1 : STD_LOGIC; 
  signal M2a_1_65_34812 : STD_LOGIC; 
  signal M2_0_bdd1_pack_1 : STD_LOGIC; 
  signal M2_1_Q : STD_LOGIC; 
  signal M2_1_2_pack_1 : STD_LOGIC; 
  signal M2_2_69_34860 : STD_LOGIC; 
  signal M2_2_bdd5_pack_3 : STD_LOGIC; 
  signal M1_28_bdd1 : STD_LOGIC; 
  signal M1_30_91 : STD_LOGIC; 
  signal U3_RMcnt2_5_FFY_RST : STD_LOGIC; 
  signal U3_RMcnt2_and0000_pack_1 : STD_LOGIC; 
  signal U3_RMcnt2_5_REVUSED_34912 : STD_LOGIC; 
  signal U3_RMcnt2_5_DYMUX_34911 : STD_LOGIC; 
  signal U3_RMcnt2_Q_mux0000_5_Q_34908 : STD_LOGIC; 
  signal U3_RMcnt2_5_CLKINV_34901 : STD_LOGIC; 
  signal U3_RMcnt2_5_CEINV_34900 : STD_LOGIC; 
  signal M2_3_12_34951 : STD_LOGIC; 
  signal M2_3_bdd6_pack_1 : STD_LOGIC; 
  signal M2_5_58_34975 : STD_LOGIC; 
  signal M2_4_bdd0 : STD_LOGIC; 
  signal M2_8_bdd1 : STD_LOGIC; 
  signal M2_3_bdd9_pack_1 : STD_LOGIC; 
  signal M2_3_Q : STD_LOGIC; 
  signal M2_3_72_pack_1 : STD_LOGIC; 
  signal M2a_6_Q : STD_LOGIC; 
  signal M2_6_bdd0_pack_1 : STD_LOGIC; 
  signal M2_7_bdd0 : STD_LOGIC; 
  signal U3_Mhorz_DYMUX_35071 : STD_LOGIC; 
  signal U3_Mhorz_BYINV_35070 : STD_LOGIC; 
  signal U3_Mhorz_SRINV_35069 : STD_LOGIC; 
  signal U3_Mhorz_CLKINV_35068 : STD_LOGIC; 
  signal U3_Mhorz_CEINV_35067 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal U2_vidon_and0000117_35111 : STD_LOGIC; 
  signal U2_vidon_and0000105_pack_1 : STD_LOGIC; 
  signal U3_N29 : STD_LOGIC; 
  signal vidon_pack_1 : STD_LOGIC; 
  signal U3_RMcnt_2_and0000 : STD_LOGIC; 
  signal U3_RMcnt_1_and0001 : STD_LOGIC; 
  signal U3_C2_5_DYMUX_35169 : STD_LOGIC; 
  signal U3_C2_5_CLKINV_35167 : STD_LOGIC; 
  signal U3_C2_5_CEINV_35166 : STD_LOGIC; 
  signal U3_spriteonB3 : STD_LOGIC; 
  signal U3_spriteonB3_and000015_pack_1 : STD_LOGIC; 
  signal title_ypix_3_Q : STD_LOGIC; 
  signal U3_RMcnt_2_and0001 : STD_LOGIC; 
  signal U3_CM2_4_and0001 : STD_LOGIC; 
  signal U3_rise2_DYMUX_35243 : STD_LOGIC; 
  signal U3_rise2_BYINV_35242 : STD_LOGIC; 
  signal U3_rise2_CLKINV_35240 : STD_LOGIC; 
  signal U3_rise2_CEINV_35239 : STD_LOGIC; 
  signal N371_pack_1 : STD_LOGIC; 
  signal U3_font1_2_DYMUX_35272 : STD_LOGIC; 
  signal U3_font1_2_CLKINVNOT : STD_LOGIC; 
  signal N369_pack_1 : STD_LOGIC; 
  signal U3_font1_1_DYMUX_35313 : STD_LOGIC; 
  signal U3_font1_1_CLKINVNOT : STD_LOGIC; 
  signal N391 : STD_LOGIC; 
  signal sig_MTitle_2_pack_1 : STD_LOGIC; 
  signal selector_green_2_81_35447 : STD_LOGIC; 
  signal sig_MTitle_4_pack_1 : STD_LOGIC; 
  signal N20_pack_1 : STD_LOGIC; 
  signal U3_font1_0_DYMUX_35473 : STD_LOGIC; 
  signal U3_font1_0_CLKINVNOT : STD_LOGIC; 
  signal U3_B_mux001615_35511 : STD_LOGIC; 
  signal N373_pack_1 : STD_LOGIC; 
  signal U3_N28 : STD_LOGIC; 
  signal U3_spriteonGrnd_pack_1 : STD_LOGIC; 
  signal U3_rise_DYMUX_35547 : STD_LOGIC; 
  signal U3_rise_BYINV_35546 : STD_LOGIC; 
  signal U3_rise_CLKINV_35544 : STD_LOGIC; 
  signal U3_rise_CEINV_35543 : STD_LOGIC; 
  signal U3_RMcnt_1_FFX_SET : STD_LOGIC; 
  signal U3_RMcnt_1_FFX_RSTAND_22469 : STD_LOGIC; 
  signal U3_RMcnt_2_FFX_SET : STD_LOGIC; 
  signal U3_RMcnt_2_FFX_RSTAND_22513 : STD_LOGIC; 
  signal U3_RMcnt_4_FFX_SET : STD_LOGIC; 
  signal U3_RMcnt_4_FFX_RSTAND_22584 : STD_LOGIC; 
  signal U3_RMcnt2_1_FFX_SET : STD_LOGIC; 
  signal U3_RMcnt2_1_FFX_RSTAND_24186 : STD_LOGIC; 
  signal U3_RMcnt2_2_FFX_SET : STD_LOGIC; 
  signal U3_RMcnt2_2_FFX_RSTAND_24255 : STD_LOGIC; 
  signal U3_font2_0_FFY_SET : STD_LOGIC; 
  signal U3_font2_0_FFY_RSTAND_26381 : STD_LOGIC; 
  signal U3_font2_1_FFY_SET : STD_LOGIC; 
  signal U3_font2_1_FFY_RSTAND_26421 : STD_LOGIC; 
  signal U3_font2_2_FFY_SET : STD_LOGIC; 
  signal U3_font2_2_FFY_RSTAND_26461 : STD_LOGIC; 
  signal U3_font2_3_FFY_SET : STD_LOGIC; 
  signal U3_font2_3_FFY_RSTAND_26501 : STD_LOGIC; 
  signal U3_RMcnt2_0_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt2_0_FFY_RSTAND_26545 : STD_LOGIC; 
  signal who_present_state_FSM_FFd2_FFY_SET : STD_LOGIC; 
  signal U3_CM1_0_FFY_SET : STD_LOGIC; 
  signal U3_CM1_0_FFY_RSTAND_26621 : STD_LOGIC; 
  signal U3_CM1_1_FFY_SET : STD_LOGIC; 
  signal U3_CM1_1_FFY_RSTAND_26664 : STD_LOGIC; 
  signal U3_CM1_2_FFY_SET : STD_LOGIC; 
  signal U3_CM1_2_FFY_RSTAND_26707 : STD_LOGIC; 
  signal U3_CM1_3_FFY_SET : STD_LOGIC; 
  signal U3_CM1_3_FFY_RSTAND_26750 : STD_LOGIC; 
  signal U3_CM2_0_FFY_SET : STD_LOGIC; 
  signal U3_CM2_0_FFY_RSTAND_26793 : STD_LOGIC; 
  signal U3_CM1_4_FFY_SET : STD_LOGIC; 
  signal U3_CM1_4_FFY_RSTAND_26836 : STD_LOGIC; 
  signal U3_CM2_1_FFY_SET : STD_LOGIC; 
  signal U3_CM2_1_FFY_RSTAND_26879 : STD_LOGIC; 
  signal U3_CM1_5_FFY_SET : STD_LOGIC; 
  signal U3_CM1_5_FFY_RSTAND_26922 : STD_LOGIC; 
  signal U3_CM2_2_FFY_SET : STD_LOGIC; 
  signal U3_CM2_2_FFY_RSTAND_26965 : STD_LOGIC; 
  signal U3_CM1_6_FFY_SET : STD_LOGIC; 
  signal U3_CM1_6_FFY_RSTAND_27008 : STD_LOGIC; 
  signal U3_CM2_3_FFY_SET : STD_LOGIC; 
  signal U3_CM2_3_FFY_RSTAND_27051 : STD_LOGIC; 
  signal U3_CM1_7_FFY_SET : STD_LOGIC; 
  signal U3_CM1_7_FFY_RSTAND_27094 : STD_LOGIC; 
  signal U3_CM2_4_FFY_SET : STD_LOGIC; 
  signal U3_CM2_4_FFY_RSTAND_27137 : STD_LOGIC; 
  signal U3_CM1_8_FFY_SET : STD_LOGIC; 
  signal U3_CM1_8_FFY_RSTAND_27180 : STD_LOGIC; 
  signal U3_CM2_5_FFY_SET : STD_LOGIC; 
  signal U3_CM2_5_FFY_RSTAND_27223 : STD_LOGIC; 
  signal U3_CM1_9_FFY_SET : STD_LOGIC; 
  signal U3_CM1_9_FFY_RSTAND_27266 : STD_LOGIC; 
  signal U3_CM2_6_FFY_SET : STD_LOGIC; 
  signal U3_CM2_6_FFY_RSTAND_27309 : STD_LOGIC; 
  signal U3_CM2_7_FFY_SET : STD_LOGIC; 
  signal U3_CM2_7_FFY_RSTAND_27352 : STD_LOGIC; 
  signal U3_CM2_8_FFY_SET : STD_LOGIC; 
  signal U3_CM2_8_FFY_RSTAND_27395 : STD_LOGIC; 
  signal U3_CM2_9_FFY_SET : STD_LOGIC; 
  signal U3_CM2_9_FFY_RSTAND_27438 : STD_LOGIC; 
  signal U3_RM1_4_FFY_SET : STD_LOGIC; 
  signal U3_RM2_7_FFY_SET : STD_LOGIC; 
  signal U2_vcs_1_FFY_RSTAND_28090 : STD_LOGIC; 
  signal U3_RMcnt_3_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt_3_FFY_RSTAND_30964 : STD_LOGIC; 
  signal U3_RMcnt2_3_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt2_3_FFY_RSTAND_31151 : STD_LOGIC; 
  signal U3_font2_4_FFY_SET : STD_LOGIC; 
  signal U3_font2_4_FFY_RSTAND_31527 : STD_LOGIC; 
  signal U3_font2_5_FFY_SET : STD_LOGIC; 
  signal U3_font2_5_FFY_RSTAND_31603 : STD_LOGIC; 
  signal U3_RMcnt_5_FFY_SET : STD_LOGIC; 
  signal U3_RMcnt_5_FFY_RSTAND_32176 : STD_LOGIC; 
  signal U3_rise2_FFY_SET : STD_LOGIC; 
  signal U3_font1_2_FFY_SET : STD_LOGIC; 
  signal U3_font1_2_FFY_RSTAND_35279 : STD_LOGIC; 
  signal U3_font1_1_FFY_SET : STD_LOGIC; 
  signal U3_font1_1_FFY_RSTAND_35320 : STD_LOGIC; 
  signal U3_font1_0_FFY_SET : STD_LOGIC; 
  signal U3_font1_0_FFY_RSTAND_35480 : STD_LOGIC; 
  signal U3_rise_FFY_SET : STD_LOGIC; 
  signal dp_OUTPUT_OFF_O1INV_20497 : STD_LOGIC; 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : STD_LOGIC;
 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NlwInverterSignal_U3_destroy1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_tank1HP_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_tank2HP_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_tank2HP_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_font2_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_font2_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_font2_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_font2_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_font2_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_font2_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_destroy2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_B_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_tank1HP_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_font1_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_font1_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_U3_font1_0_CLK : STD_LOGIC; 
  signal U2_hcs : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_C1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_C2 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Madd_spriteon2f_add0004_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal U3_q : STD_LOGIC_VECTOR ( 20 downto 18 ); 
  signal U2_vcs : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_spriteonM1_addsub0002 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_spriteonM1_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_rom_pix1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_Msub_rom_pix1_Madd_cy : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U3_CM2_sub0000 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U3_Msub_CM2_sub0000_cy : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U3_CM2 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_CM2_sub0000_0 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal title_Msub_ypix_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal U3_CM1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_CM1_add0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U2_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_font2 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U3_Msub_tank1rom10s_sub0001_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal U3_Msub_ypix1_Madd_lut : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal sig_tank1rom1s : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal U3_tank1rom10s_sub0000 : STD_LOGIC_VECTOR ( 9 downto 6 ); 
  signal title_rom_addr2_addsub0001 : STD_LOGIC_VECTOR ( 14 downto 4 ); 
  signal sig_romTitle_addr14 : STD_LOGIC_VECTOR ( 14 downto 3 ); 
  signal U1_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal U3_spriteonM2_addsub0002 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_spriteonM2_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal x7_clkdiv : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal U3_rom_pix2 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_Msub_rom_pix2_Madd_cy : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal title_Madd_rom_addr2_addsub0001_Madd_cy : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal title_rom_addr2_addsub0000 : STD_LOGIC_VECTOR ( 14 downto 8 ); 
  signal U3_RM2 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_RMcnt2 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U3_RM2_share0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_CM1_add0000_1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_font1 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal sig_tank1rom10s : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal title_Madd_rom_addr2_addsub0000_Madd_cy : STD_LOGIC_VECTOR ( 10 downto 6 ); 
  signal U3_spriteonM1_addsub0003 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_RM1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_scalar_reg : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_scalar_next_addsub0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_spriteonM2_addsub0003 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_RMcnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U3_RM1_share0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_counter_reg : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcount_q_cy : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal rom1_addr : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal sig_tank110sM : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal sig_tank11sM : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U3_RMht1 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U3_RMht2 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal x7_digit : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal sig_tank1_angle_calc : STD_LOGIC_VECTOR ( 5 downto 4 ); 
  signal bounce_delay3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal bounce_delay2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal bounce_delay1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal sig_MTitle : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U3_Mcompar_spriteon1_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon1_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteon2f_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon2f_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcount_C1_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcount_C2_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM1_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteon2_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon2_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonM1_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM1_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Msub_rom_pix1_Madd_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_Msub_CM2_sub0000_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal U3_CM2_Msub_sub0000_lut : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal title_Msub_ypix_addsub0000_lut : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal U3_CM1_Madd_add0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U2_Mcount_vcs_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Madd_tank1rom1s_lut : STD_LOGIC_VECTOR ( 10 downto 4 ); 
  signal title_Madd_rom_addr2_add0000_Madd_lut : STD_LOGIC_VECTOR ( 9 downto 3 ); 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM2_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonM2_cmp_le0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM2_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal x7_Mcount_clkdiv_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Msub_rom_pix2_Madd_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_spriteon2f_add0004 : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal title_Madd_rom_addr2_addsub0001_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal U3_Maddsub_RM2_share0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U1_Mcount_q_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Madd_tank1rom10s_lut : STD_LOGIC_VECTOR ( 10 downto 4 ); 
  signal U3_Mcompar_spriteon2f_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteon1_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal title_Madd_rom_addr2_addsub0000_Madd_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal U3_Mcompar_spriteonM1_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM1_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Madd_spriteonM1_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U3_Mcompar_spriteon2_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_Madd_scalar_next_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcompar_spriteonM2_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Mcompar_spriteonM2_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Madd_spriteonM2_addsub0002_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U2_Mcount_hcs_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Maddsub_RM1_share0000_lut : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_Msub_tank1rom10s_sub0000_lut : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal nes_Mcount_counter_reg_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_Mcount_q_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U3_RM1_mux0002 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_RM2_mux0002 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_font2_mux0007 : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U3_CM1_Q_mux0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_CM2_Q_mux0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal nes_scalar_next : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U3_spriteonM1_addsub0000 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal U3_spriteonM2_addsub0000 : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal U3_Madd_spriteon1_addsub0001_lut : STD_LOGIC_VECTOR ( 7 downto 6 ); 
  signal U3_Madd_spriteon1_addsub0000_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal U3_spriteon1_addsub0001 : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal U3_Madd_spriteon2_addsub0000_lut : STD_LOGIC_VECTOR ( 9 downto 6 ); 
  signal U3_tank1rom10s_sub0001 : STD_LOGIC_VECTOR ( 9 downto 8 ); 
  signal U3_spriteon2_addsub0000 : STD_LOGIC_VECTOR ( 9 downto 5 ); 
  signal title_xpix : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal U3_tank110sRomPix : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal sig_tank2_angle_calc : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal U3_font1_mux0007 : STD_LOGIC_VECTOR ( 7 downto 5 ); 
  signal NlwBufferSignal_tank1font10s_B10_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_tank1font10s_B6_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_tank1font1s_B10_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal NlwBufferSignal_tank1font1s_B6_ADDR : STD_LOGIC_VECTOR ( 11 downto 0 ); 
begin
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y36"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F_10831,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT_10832,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF_10823,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV_10821,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYINIT_10832
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0F_10831
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELF_10823
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_BXINV_10821
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y36"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G_10818,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG_10810,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG_10820
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CY0G_10818
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYSELG_10810
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y37"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_10863,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_10863,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_10854,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2_10849
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0F_10863
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_10854
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_1_CYMUXG_10820,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY_10851
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y37"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_10840,
      I1 => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELF_10854,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND_10852
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y37"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2_10850,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_FASTCARRY_10851,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYAND_10852,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST_10853
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y37"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G_10848,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXF2_10849,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_10840,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXG2_10850
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CY0G_10848
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYSELG_10840
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y38"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_10894,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_10894,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_10885,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2_10880
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0F_10894
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_10885
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_3_CYMUXFAST_10853,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY_10882
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y38"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_10872,
      I1 => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELF_10885,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND_10883
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y38"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2_10881,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_FASTCARRY_10882,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYAND_10883,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST_10884
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y38"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G_10879,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXF2_10880,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_10872,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXG2_10881
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CY0G_10879
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYSELG_10872
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_10925,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_10925,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_10918,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2_10913
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0F_10925
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_10918
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_5_CYMUXFAST_10884,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY_10915
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y39"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_10904,
      I1 => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELF_10918,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND_10916
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2_10914,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_FASTCARRY_10915,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYAND_10916,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST_10917
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G_10912,
      IB => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXF2_10913,
      SEL => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_10904,
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXG2_10914
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CY0G_10912
    );
  U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYSELG_10904
    );
  U3_spriteon1_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y40"
    )
    port map (
      IA => U3_spriteon1_cmp_ge0000_CY0F_10956,
      IB => U3_spriteon1_cmp_ge0000_CY0F_10956,
      SEL => U3_spriteon1_cmp_ge0000_CYSELF_10948,
      O => U3_spriteon1_cmp_ge0000_CYMUXF2_10943
    );
  U3_spriteon1_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_spriteon1_cmp_ge0000_CY0F_10956
    );
  U3_spriteon1_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(8),
      O => U3_spriteon1_cmp_ge0000_CYSELF_10948
    );
  U3_spriteon1_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon1_cmp_ge0000_CYMUXFAST_10947,
      O => U3_spriteon1_cmp_ge0000
    );
  U3_spriteon1_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_cy_7_CYMUXFAST_10917,
      O => U3_spriteon1_cmp_ge0000_FASTCARRY_10945
    );
  U3_spriteon1_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y40"
    )
    port map (
      I0 => U3_spriteon1_cmp_ge0000_CYSELG_10936,
      I1 => U3_spriteon1_cmp_ge0000_CYSELF_10948,
      O => U3_spriteon1_cmp_ge0000_CYAND_10946
    );
  U3_spriteon1_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y40"
    )
    port map (
      IA => U3_spriteon1_cmp_ge0000_CYMUXG2_10944,
      IB => U3_spriteon1_cmp_ge0000_FASTCARRY_10945,
      SEL => U3_spriteon1_cmp_ge0000_CYAND_10946,
      O => U3_spriteon1_cmp_ge0000_CYMUXFAST_10947
    );
  U3_spriteon1_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y40"
    )
    port map (
      IA => U3_spriteon1_cmp_ge0000_CY0G_10942,
      IB => U3_spriteon1_cmp_ge0000_CYMUXF2_10943,
      SEL => U3_spriteon1_cmp_ge0000_CYSELG_10936,
      O => U3_spriteon1_cmp_ge0000_CYMUXG2_10944
    );
  U3_spriteon1_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_spriteon1_cmp_ge0000_CY0G_10942
    );
  U3_spriteon1_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_ge0000_lut(9),
      O => U3_spriteon1_cmp_ge0000_CYSELG_10936
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F_10985,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT_10986,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF_10977,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy(0)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV_10975,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYINIT_10986
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(0),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0F_10985
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(0),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELF_10977
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_BXINV_10975
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X21Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G_10972,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy(0),
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG_10964,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG_10974
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(1),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CY0G_10972
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(1),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYSELG_10964
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_11017,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_11017,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_11008,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2_11003
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(2),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0F_11017
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(2),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_11008
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_1_CYMUXG_10974,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY_11005
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_10994,
      I1 => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELF_11008,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND_11006
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2_11004,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_FASTCARRY_11005,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYAND_11006,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST_11007
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G_11002,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXF2_11003,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_10994,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXG2_11004
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(3),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CY0G_11002
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(3),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYSELG_10994
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_11048,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_11048,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_11040,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2_11035
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_add0004_4_0,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0F_11048
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(4),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_11040
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_3_CYMUXFAST_11007,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY_11037
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_11028,
      I1 => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELF_11040,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND_11038
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2_11036,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_FASTCARRY_11037,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYAND_11038,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST_11039
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G_11034,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXF2_11035,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_11028,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXG2_11036
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000_5_0,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CY0G_11034
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(5),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYSELG_11028
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X21Y46"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(4),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(6)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_11081,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_11081,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_11073,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2_11068
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(6),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0F_11081
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(6),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_11073
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_5_CYMUXFAST_11039,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY_11070
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_11059,
      I1 => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELF_11073,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND_11071
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2_11069,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_FASTCARRY_11070,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYAND_11071,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST_11072
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G_11067,
      IB => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXF2_11068,
      SEL => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_11059,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXG2_11069
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000_7_0,
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CY0G_11067
    );
  U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(7),
      O => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYSELG_11059
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X21Y47"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR2 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      ADR3 => U3_C2(8),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(8)
    );
  U3_spriteon2f_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => U3_spriteon2f_cmp_le0000_CY0F_11114,
      IB => U3_spriteon2f_cmp_le0000_CY0F_11114,
      SEL => U3_spriteon2f_cmp_le0000_CYSELF_11106,
      O => U3_spriteon2f_cmp_le0000_CYMUXF2_11101
    );
  U3_spriteon2f_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(8),
      O => U3_spriteon2f_cmp_le0000_CY0F_11114
    );
  U3_spriteon2f_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(8),
      O => U3_spriteon2f_cmp_le0000_CYSELF_11106
    );
  U3_spriteon2f_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_cmp_le0000_CYMUXFAST_11105,
      O => U3_spriteon2f_cmp_le0000
    );
  U3_spriteon2f_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_cy_7_CYMUXFAST_11072,
      O => U3_spriteon2f_cmp_le0000_FASTCARRY_11103
    );
  U3_spriteon2f_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      I0 => U3_spriteon2f_cmp_le0000_CYSELG_11092,
      I1 => U3_spriteon2f_cmp_le0000_CYSELF_11106,
      O => U3_spriteon2f_cmp_le0000_CYAND_11104
    );
  U3_spriteon2f_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => U3_spriteon2f_cmp_le0000_CYMUXG2_11102,
      IB => U3_spriteon2f_cmp_le0000_FASTCARRY_11103,
      SEL => U3_spriteon2f_cmp_le0000_CYAND_11104,
      O => U3_spriteon2f_cmp_le0000_CYMUXFAST_11105
    );
  U3_spriteon2f_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X21Y47"
    )
    port map (
      IA => U3_spriteon2f_cmp_le0000_CY0G_11100,
      IB => U3_spriteon2f_cmp_le0000_CYMUXF2_11101,
      SEL => U3_spriteon2f_cmp_le0000_CYSELG_11092,
      O => U3_spriteon2f_cmp_le0000_CYMUXG2_11102
    );
  U3_spriteon2f_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000_9_0,
      O => U3_spriteon2f_cmp_le0000_CY0G_11100
    );
  U3_spriteon2f_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X21Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_le0000_lut(9),
      O => U3_spriteon2f_cmp_le0000_CYSELG_11092
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X21Y47"
    )
    port map (
      ADR0 => U3_spriteon2_addsub0000_9_0,
      ADR1 => VCC,
      ADR2 => U2_hcs(9),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(9)
    );
  U3_C1_1 : X_FF
    generic map(
      LOC => "SLICE_X35Y43",
      INIT => '0'
    )
    port map (
      I => U3_C1_0_DYMUX_11142,
      CE => U3_C1_0_CEINV_11127,
      CLK => U3_C1_0_CLKINV_11128,
      SET => GND,
      RST => GND,
      O => U3_C1(1)
    );
  U3_Mcount_C1_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9595",
      LOC => "SLICE_X35Y43"
    )
    port map (
      ADR0 => U3_C1(0),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(0)
    );
  U3_C1_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_0_XORF_11158,
      O => U3_C1_0_DXMUX_11160
    );
  U3_C1_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y43"
    )
    port map (
      I0 => U3_C1_0_CYINIT_11157,
      I1 => U3_Mcount_C1_lut(0),
      O => U3_C1_0_XORF_11158
    );
  U3_C1_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y43"
    )
    port map (
      IA => U3_C1_0_CY0F_11156,
      IB => U3_C1_0_CYINIT_11157,
      SEL => U3_C1_0_CYSELF_11149,
      O => U3_Mcount_C1_cy_0_Q
    );
  U3_C1_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_leftBTN_inv1_inv1_0,
      O => U3_C1_0_CYINIT_11157
    );
  U3_C1_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(0),
      O => U3_C1_0_CY0F_11156
    );
  U3_C1_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(0),
      O => U3_C1_0_CYSELF_11149
    );
  U3_C1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_0_XORG_11140,
      O => U3_C1_0_DYMUX_11142
    );
  U3_C1_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y43"
    )
    port map (
      I0 => U3_Mcount_C1_cy_0_Q,
      I1 => U3_Mcount_C1_lut(1),
      O => U3_C1_0_XORG_11140
    );
  U3_C1_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_0_CYMUXG_11139,
      O => U3_Mcount_C1_cy_1_Q
    );
  U3_C1_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y43"
    )
    port map (
      IA => U3_C1_0_CY0G_11137,
      IB => U3_Mcount_C1_cy_0_Q,
      SEL => U3_C1_0_CYSELG_11130,
      O => U3_C1_0_CYMUXG_11139
    );
  U3_C1_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(1),
      O => U3_C1_0_CY0G_11137
    );
  U3_C1_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(1),
      O => U3_C1_0_CYSELG_11130
    );
  U3_C1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C1_0_CLKINV_11128
    );
  U3_C1_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_0_CEINV_11127
    );
  U3_Mcount_C1_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X35Y43"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_C1(1),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(1)
    );
  U3_C1_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_2_XORF_11211,
      O => U3_C1_2_DXMUX_11213
    );
  U3_C1_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      I0 => U3_C1_2_CYINIT_11210,
      I1 => U3_Mcount_C1_lut(2),
      O => U3_C1_2_XORF_11211
    );
  U3_C1_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      IA => U3_C1_2_CY0F_11209,
      IB => U3_C1_2_CYINIT_11210,
      SEL => U3_C1_2_CYSELF_11193,
      O => U3_Mcount_C1_cy_2_Q
    );
  U3_C1_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      IA => U3_C1_2_CY0F_11209,
      IB => U3_C1_2_CY0F_11209,
      SEL => U3_C1_2_CYSELF_11193,
      O => U3_C1_2_CYMUXF2_11188
    );
  U3_C1_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_1_Q,
      O => U3_C1_2_CYINIT_11210
    );
  U3_C1_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(2),
      O => U3_C1_2_CY0F_11209
    );
  U3_C1_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(2),
      O => U3_C1_2_CYSELF_11193
    );
  U3_C1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_2_XORG_11195,
      O => U3_C1_2_DYMUX_11197
    );
  U3_C1_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      I0 => U3_Mcount_C1_cy_2_Q,
      I1 => U3_Mcount_C1_lut(3),
      O => U3_C1_2_XORG_11195
    );
  U3_C1_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_2_CYMUXFAST_11192,
      O => U3_Mcount_C1_cy_3_Q
    );
  U3_C1_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_1_Q,
      O => U3_C1_2_FASTCARRY_11190
    );
  U3_C1_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      I0 => U3_C1_2_CYSELG_11180,
      I1 => U3_C1_2_CYSELF_11193,
      O => U3_C1_2_CYAND_11191
    );
  U3_C1_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      IA => U3_C1_2_CYMUXG2_11189,
      IB => U3_C1_2_FASTCARRY_11190,
      SEL => U3_C1_2_CYAND_11191,
      O => U3_C1_2_CYMUXFAST_11192
    );
  U3_C1_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y44"
    )
    port map (
      IA => U3_C1_2_CY0G_11187,
      IB => U3_C1_2_CYMUXF2_11188,
      SEL => U3_C1_2_CYSELG_11180,
      O => U3_C1_2_CYMUXG2_11189
    );
  U3_C1_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(3),
      O => U3_C1_2_CY0G_11187
    );
  U3_C1_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(3),
      O => U3_C1_2_CYSELG_11180
    );
  U3_C1_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C1_2_CLKINV_11178
    );
  U3_C1_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_2_CEINV_11177
    );
  U3_C1_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_4_XORF_11264,
      O => U3_C1_4_DXMUX_11266
    );
  U3_C1_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      I0 => U3_C1_4_CYINIT_11263,
      I1 => U3_Mcount_C1_lut(4),
      O => U3_C1_4_XORF_11264
    );
  U3_C1_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      IA => U3_C1_4_CY0F_11262,
      IB => U3_C1_4_CYINIT_11263,
      SEL => U3_C1_4_CYSELF_11246,
      O => U3_Mcount_C1_cy_4_Q
    );
  U3_C1_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      IA => U3_C1_4_CY0F_11262,
      IB => U3_C1_4_CY0F_11262,
      SEL => U3_C1_4_CYSELF_11246,
      O => U3_C1_4_CYMUXF2_11241
    );
  U3_C1_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_3_Q,
      O => U3_C1_4_CYINIT_11263
    );
  U3_C1_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(4),
      O => U3_C1_4_CY0F_11262
    );
  U3_C1_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(4),
      O => U3_C1_4_CYSELF_11246
    );
  U3_C1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_4_XORG_11248,
      O => U3_C1_4_DYMUX_11250
    );
  U3_C1_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      I0 => U3_Mcount_C1_cy_4_Q,
      I1 => U3_Mcount_C1_lut(5),
      O => U3_C1_4_XORG_11248
    );
  U3_C1_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_4_CYMUXFAST_11245,
      O => U3_Mcount_C1_cy_5_Q
    );
  U3_C1_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_3_Q,
      O => U3_C1_4_FASTCARRY_11243
    );
  U3_C1_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      I0 => U3_C1_4_CYSELG_11233,
      I1 => U3_C1_4_CYSELF_11246,
      O => U3_C1_4_CYAND_11244
    );
  U3_C1_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      IA => U3_C1_4_CYMUXG2_11242,
      IB => U3_C1_4_FASTCARRY_11243,
      SEL => U3_C1_4_CYAND_11244,
      O => U3_C1_4_CYMUXFAST_11245
    );
  U3_C1_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y45"
    )
    port map (
      IA => U3_C1_4_CY0G_11240,
      IB => U3_C1_4_CYMUXF2_11241,
      SEL => U3_C1_4_CYSELG_11233,
      O => U3_C1_4_CYMUXG2_11242
    );
  U3_C1_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(5),
      O => U3_C1_4_CY0G_11240
    );
  U3_C1_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(5),
      O => U3_C1_4_CYSELG_11233
    );
  U3_C1_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C1_4_CLKINV_11231
    );
  U3_C1_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_4_CEINV_11230
    );
  U3_C1_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_6_XORF_11317,
      O => U3_C1_6_DXMUX_11319
    );
  U3_C1_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      I0 => U3_C1_6_CYINIT_11316,
      I1 => U3_Mcount_C1_lut(6),
      O => U3_C1_6_XORF_11317
    );
  U3_C1_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      IA => U3_C1_6_CY0F_11315,
      IB => U3_C1_6_CYINIT_11316,
      SEL => U3_C1_6_CYSELF_11299,
      O => U3_Mcount_C1_cy_6_Q
    );
  U3_C1_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      IA => U3_C1_6_CY0F_11315,
      IB => U3_C1_6_CY0F_11315,
      SEL => U3_C1_6_CYSELF_11299,
      O => U3_C1_6_CYMUXF2_11294
    );
  U3_C1_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_5_Q,
      O => U3_C1_6_CYINIT_11316
    );
  U3_C1_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(6),
      O => U3_C1_6_CY0F_11315
    );
  U3_C1_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(6),
      O => U3_C1_6_CYSELF_11299
    );
  U3_C1_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_6_XORG_11301,
      O => U3_C1_6_DYMUX_11303
    );
  U3_C1_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      I0 => U3_Mcount_C1_cy_6_Q,
      I1 => U3_Mcount_C1_lut(7),
      O => U3_C1_6_XORG_11301
    );
  U3_C1_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_cy_5_Q,
      O => U3_C1_6_FASTCARRY_11296
    );
  U3_C1_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      I0 => U3_C1_6_CYSELG_11286,
      I1 => U3_C1_6_CYSELF_11299,
      O => U3_C1_6_CYAND_11297
    );
  U3_C1_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      IA => U3_C1_6_CYMUXG2_11295,
      IB => U3_C1_6_FASTCARRY_11296,
      SEL => U3_C1_6_CYAND_11297,
      O => U3_C1_6_CYMUXFAST_11298
    );
  U3_C1_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y46"
    )
    port map (
      IA => U3_C1_6_CY0G_11293,
      IB => U3_C1_6_CYMUXF2_11294,
      SEL => U3_C1_6_CYSELG_11286,
      O => U3_C1_6_CYMUXG2_11295
    );
  U3_C1_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(7),
      O => U3_C1_6_CY0G_11293
    );
  U3_C1_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(7),
      O => U3_C1_6_CYSELG_11286
    );
  U3_C1_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C1_6_CLKINV_11284
    );
  U3_C1_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_6_CEINV_11283
    );
  U3_C1_6 : X_FF
    generic map(
      LOC => "SLICE_X35Y46",
      INIT => '1'
    )
    port map (
      I => U3_C1_6_DXMUX_11319,
      CE => U3_C1_6_CEINV_11283,
      CLK => U3_C1_6_CLKINV_11284,
      SET => GND,
      RST => GND,
      O => U3_C1(6)
    );
  U3_C1_9 : X_FF
    generic map(
      LOC => "SLICE_X35Y47",
      INIT => '0'
    )
    port map (
      I => U3_C1_8_DYMUX_11347,
      CE => U3_C1_8_CEINV_11335,
      CLK => U3_C1_8_CLKINV_11336,
      SET => GND,
      RST => GND,
      O => U3_C1(9)
    );
  U3_Mcount_C1_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X35Y47"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_C1(8),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(8)
    );
  U3_C1_8 : X_FF
    generic map(
      LOC => "SLICE_X35Y47",
      INIT => '0'
    )
    port map (
      I => U3_C1_8_DXMUX_11364,
      CE => U3_C1_8_CEINV_11335,
      CLK => U3_C1_8_CLKINV_11336,
      SET => GND,
      RST => GND,
      O => U3_C1(8)
    );
  U3_C1_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_8_XORF_11362,
      O => U3_C1_8_DXMUX_11364
    );
  U3_C1_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y47"
    )
    port map (
      I0 => U3_C1_8_CYINIT_11361,
      I1 => U3_Mcount_C1_lut(8),
      O => U3_C1_8_XORF_11362
    );
  U3_C1_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y47"
    )
    port map (
      IA => U3_C1_8_CY0F_11360,
      IB => U3_C1_8_CYINIT_11361,
      SEL => U3_C1_8_CYSELF_11353,
      O => U3_Mcount_C1_cy_8_Q
    );
  U3_C1_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_6_CYMUXFAST_11298,
      O => U3_C1_8_CYINIT_11361
    );
  U3_C1_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(8),
      O => U3_C1_8_CY0F_11360
    );
  U3_C1_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C1_lut(8),
      O => U3_C1_8_CYSELF_11353
    );
  U3_C1_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_8_XORG_11345,
      O => U3_C1_8_DYMUX_11347
    );
  U3_C1_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y47"
    )
    port map (
      I0 => U3_Mcount_C1_cy_8_Q,
      I1 => U3_Mcount_C1_lut(9),
      O => U3_C1_8_XORG_11345
    );
  U3_C1_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C1_8_CLKINV_11336
    );
  U3_C1_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001_0,
      O => U3_C1_8_CEINV_11335
    );
  U3_Mcount_C1_lut_9_Q : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X35Y47"
    )
    port map (
      ADR0 => ld_7_OBUF_0,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => VCC,
      ADR3 => U3_C1(9),
      O => U3_Mcount_C1_lut(9)
    );
  U3_C2_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_0_XORF_11412,
      O => U3_C2_0_DXMUX_11414
    );
  U3_C2_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => U3_C2_0_CYINIT_11411,
      I1 => U3_Mcount_C2_lut(0),
      O => U3_C2_0_XORF_11412
    );
  U3_C2_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U3_C2_0_CY0F_11410,
      IB => U3_C2_0_CYINIT_11411,
      SEL => U3_C2_0_CYSELF_11403,
      O => U3_Mcount_C2_cy_0_Q
    );
  U3_C2_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_leftBTN_inv1_inv1_0,
      O => U3_C2_0_CYINIT_11411
    );
  U3_C2_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(0),
      O => U3_C2_0_CY0F_11410
    );
  U3_C2_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(0),
      O => U3_C2_0_CYSELF_11403
    );
  U3_C2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_0_XORG_11394,
      O => U3_C2_0_DYMUX_11396
    );
  U3_C2_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      I0 => U3_Mcount_C2_cy_0_Q,
      I1 => U3_Mcount_C2_lut(1),
      O => U3_C2_0_XORG_11394
    );
  U3_C2_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_0_CYMUXG_11393,
      O => U3_Mcount_C2_cy_1_Q
    );
  U3_C2_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y45"
    )
    port map (
      IA => U3_C2_0_CY0G_11391,
      IB => U3_Mcount_C2_cy_0_Q,
      SEL => U3_C2_0_CYSELG_11384,
      O => U3_C2_0_CYMUXG_11393
    );
  U3_C2_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(1),
      O => U3_C2_0_CY0G_11391
    );
  U3_C2_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(1),
      O => U3_C2_0_CYSELG_11384
    );
  U3_C2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_0_CLKINV_11382
    );
  U3_C2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_0_CEINV_11381
    );
  U3_Mcount_C2_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => U3_C2(1),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(1)
    );
  U3_C2_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_2_XORF_11465,
      O => U3_C2_2_DXMUX_11467
    );
  U3_C2_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => U3_C2_2_CYINIT_11464,
      I1 => U3_Mcount_C2_lut(2),
      O => U3_C2_2_XORF_11465
    );
  U3_C2_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_C2_2_CY0F_11463,
      IB => U3_C2_2_CYINIT_11464,
      SEL => U3_C2_2_CYSELF_11447,
      O => U3_Mcount_C2_cy_2_Q
    );
  U3_C2_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_C2_2_CY0F_11463,
      IB => U3_C2_2_CY0F_11463,
      SEL => U3_C2_2_CYSELF_11447,
      O => U3_C2_2_CYMUXF2_11442
    );
  U3_C2_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_1_Q,
      O => U3_C2_2_CYINIT_11464
    );
  U3_C2_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(2),
      O => U3_C2_2_CY0F_11463
    );
  U3_C2_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(2),
      O => U3_C2_2_CYSELF_11447
    );
  U3_C2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_2_XORG_11449,
      O => U3_C2_2_DYMUX_11451
    );
  U3_C2_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => U3_Mcount_C2_cy_2_Q,
      I1 => U3_Mcount_C2_lut(3),
      O => U3_C2_2_XORG_11449
    );
  U3_C2_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_2_CYMUXFAST_11446,
      O => U3_Mcount_C2_cy_3_Q
    );
  U3_C2_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_1_Q,
      O => U3_C2_2_FASTCARRY_11444
    );
  U3_C2_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      I0 => U3_C2_2_CYSELG_11434,
      I1 => U3_C2_2_CYSELF_11447,
      O => U3_C2_2_CYAND_11445
    );
  U3_C2_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_C2_2_CYMUXG2_11443,
      IB => U3_C2_2_FASTCARRY_11444,
      SEL => U3_C2_2_CYAND_11445,
      O => U3_C2_2_CYMUXFAST_11446
    );
  U3_C2_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y46"
    )
    port map (
      IA => U3_C2_2_CY0G_11441,
      IB => U3_C2_2_CYMUXF2_11442,
      SEL => U3_C2_2_CYSELG_11434,
      O => U3_C2_2_CYMUXG2_11443
    );
  U3_C2_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(3),
      O => U3_C2_2_CY0G_11441
    );
  U3_C2_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(3),
      O => U3_C2_2_CYSELG_11434
    );
  U3_C2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_2_CLKINV_11432
    );
  U3_C2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_2_CEINV_11431
    );
  U3_C2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_XORF_11519,
      O => U3_C2_4_DXMUX_11521
    );
  U3_C2_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      I0 => U3_C2_4_CYINIT_11518,
      I1 => U3_Mcount_C2_lut(4),
      O => U3_C2_4_XORF_11519
    );
  U3_C2_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_C2_4_CY0F_11517,
      IB => U3_C2_4_CYINIT_11518,
      SEL => U3_C2_4_CYSELF_11501,
      O => U3_Mcount_C2_cy_4_Q
    );
  U3_C2_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_C2_4_CY0F_11517,
      IB => U3_C2_4_CY0F_11517,
      SEL => U3_C2_4_CYSELF_11501,
      O => U3_C2_4_CYMUXF2_11496
    );
  U3_C2_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_3_Q,
      O => U3_C2_4_CYINIT_11518
    );
  U3_C2_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(4),
      O => U3_C2_4_CY0F_11517
    );
  U3_C2_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(4),
      O => U3_C2_4_CYSELF_11501
    );
  U3_C2_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_GYMUX_11504,
      O => U3_C2_4_DYMUX_11505
    );
  U3_C2_4_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_XORG_11503,
      O => U3_C2_4_GYMUX_11504
    );
  U3_C2_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      I0 => U3_Mcount_C2_cy_4_Q,
      I1 => U3_Mcount_C2_lut(5),
      O => U3_C2_4_XORG_11503
    );
  U3_C2_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_CYMUXFAST_11500,
      O => U3_Mcount_C2_cy_5_Q
    );
  U3_C2_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_3_Q,
      O => U3_C2_4_FASTCARRY_11498
    );
  U3_C2_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      I0 => U3_C2_4_CYSELG_11488,
      I1 => U3_C2_4_CYSELF_11501,
      O => U3_C2_4_CYAND_11499
    );
  U3_C2_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_C2_4_CYMUXG2_11497,
      IB => U3_C2_4_FASTCARRY_11498,
      SEL => U3_C2_4_CYAND_11499,
      O => U3_C2_4_CYMUXFAST_11500
    );
  U3_C2_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y47"
    )
    port map (
      IA => U3_C2_4_CY0G_11495,
      IB => U3_C2_4_CYMUXF2_11496,
      SEL => U3_C2_4_CYSELG_11488,
      O => U3_C2_4_CYMUXG2_11497
    );
  U3_C2_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_5_1_9334,
      O => U3_C2_4_CY0G_11495
    );
  U3_C2_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(5),
      O => U3_C2_4_CYSELG_11488
    );
  U3_C2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_4_CLKINV_11486
    );
  U3_C2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_4_CEINV_11485
    );
  U3_Mcount_C2_lut_6_Q : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X27Y48"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C2_lut(6)
    );
  U3_C2_6 : X_FF
    generic map(
      LOC => "SLICE_X27Y48",
      INIT => '1'
    )
    port map (
      I => U3_C2_6_DXMUX_11574,
      CE => U3_C2_6_CEINV_11538,
      CLK => U3_C2_6_CLKINV_11539,
      SET => GND,
      RST => GND,
      O => U3_C2(6)
    );
  U3_C2_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_6_XORF_11572,
      O => U3_C2_6_DXMUX_11574
    );
  U3_C2_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      I0 => U3_C2_6_CYINIT_11571,
      I1 => U3_Mcount_C2_lut(6),
      O => U3_C2_6_XORF_11572
    );
  U3_C2_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => U3_C2_6_CY0F_11570,
      IB => U3_C2_6_CYINIT_11571,
      SEL => U3_C2_6_CYSELF_11554,
      O => U3_Mcount_C2_cy_6_Q
    );
  U3_C2_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => U3_C2_6_CY0F_11570,
      IB => U3_C2_6_CY0F_11570,
      SEL => U3_C2_6_CYSELF_11554,
      O => U3_C2_6_CYMUXF2_11549
    );
  U3_C2_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_5_Q,
      O => U3_C2_6_CYINIT_11571
    );
  U3_C2_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(6),
      O => U3_C2_6_CY0F_11570
    );
  U3_C2_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(6),
      O => U3_C2_6_CYSELF_11554
    );
  U3_C2_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_6_XORG_11556,
      O => U3_C2_6_DYMUX_11558
    );
  U3_C2_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      I0 => U3_Mcount_C2_cy_6_Q,
      I1 => U3_Mcount_C2_lut(7),
      O => U3_C2_6_XORG_11556
    );
  U3_C2_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_cy_5_Q,
      O => U3_C2_6_FASTCARRY_11551
    );
  U3_C2_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      I0 => U3_C2_6_CYSELG_11541,
      I1 => U3_C2_6_CYSELF_11554,
      O => U3_C2_6_CYAND_11552
    );
  U3_C2_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => U3_C2_6_CYMUXG2_11550,
      IB => U3_C2_6_FASTCARRY_11551,
      SEL => U3_C2_6_CYAND_11552,
      O => U3_C2_6_CYMUXFAST_11553
    );
  U3_C2_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y48"
    )
    port map (
      IA => U3_C2_6_CY0G_11548,
      IB => U3_C2_6_CYMUXF2_11549,
      SEL => U3_C2_6_CYSELG_11541,
      O => U3_C2_6_CYMUXG2_11550
    );
  U3_C2_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(7),
      O => U3_C2_6_CY0G_11548
    );
  U3_C2_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(7),
      O => U3_C2_6_CYSELG_11541
    );
  U3_C2_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_6_CLKINV_11539
    );
  U3_C2_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_6_CEINV_11538
    );
  U3_C2_7 : X_FF
    generic map(
      LOC => "SLICE_X27Y48",
      INIT => '1'
    )
    port map (
      I => U3_C2_6_DYMUX_11558,
      CE => U3_C2_6_CEINV_11538,
      CLK => U3_C2_6_CLKINV_11539,
      SET => GND,
      RST => GND,
      O => U3_C2(7)
    );
  U3_C2_9 : X_FF
    generic map(
      LOC => "SLICE_X27Y49",
      INIT => '0'
    )
    port map (
      I => U3_C2_8_DYMUX_11602,
      CE => U3_C2_8_CEINV_11590,
      CLK => U3_C2_8_CLKINV_11591,
      SET => GND,
      RST => GND,
      O => U3_C2(9)
    );
  U3_Mcount_C2_lut_8_Q : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X27Y49"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C2_lut(8)
    );
  U3_C2_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_8_XORF_11617,
      O => U3_C2_8_DXMUX_11619
    );
  U3_C2_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      I0 => U3_C2_8_CYINIT_11616,
      I1 => U3_Mcount_C2_lut(8),
      O => U3_C2_8_XORF_11617
    );
  U3_C2_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      IA => U3_C2_8_CY0F_11615,
      IB => U3_C2_8_CYINIT_11616,
      SEL => U3_C2_8_CYSELF_11608,
      O => U3_Mcount_C2_cy_8_Q
    );
  U3_C2_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_6_CYMUXFAST_11553,
      O => U3_C2_8_CYINIT_11616
    );
  U3_C2_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(8),
      O => U3_C2_8_CY0F_11615
    );
  U3_C2_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_C2_lut(8),
      O => U3_C2_8_CYSELF_11608
    );
  U3_C2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_8_XORG_11600,
      O => U3_C2_8_DYMUX_11602
    );
  U3_C2_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y49"
    )
    port map (
      I0 => U3_Mcount_C2_cy_8_Q,
      I1 => U3_Mcount_C2_lut(9),
      O => U3_C2_8_XORG_11600
    );
  U3_C2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_8_CLKINV_11591
    );
  U3_C2_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_8_CEINV_11590
    );
  U3_Mcount_C2_lut_9_Q : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X27Y49"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => ld_7_OBUF_0,
      ADR2 => VCC,
      ADR3 => U3_C2(9),
      O => U3_Mcount_C2_lut(9)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y45"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0F_11652,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYINIT_11653,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELF_11644,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_BXINV_11642,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYINIT_11653
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0F_11652
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELF_11644
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_BXINV_11642
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y45"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0G_11639,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELG_11631,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYMUXG_11641
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CY0G_11639
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYSELG_11631
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y46"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0F_11684,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0F_11684,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELF_11675,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXF2_11670
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0F_11684
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELF_11675
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_cy_1_CYMUXG_11641,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_FASTCARRY_11672
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y46"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELG_11661,
      I1 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELF_11675,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYAND_11673
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y46"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXG2_11671,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_FASTCARRY_11672,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYAND_11673,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXFAST_11674
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y46"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0G_11669,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXF2_11670,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELG_11661,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXG2_11671
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CY0G_11669
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYSELG_11661
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y47"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0F_11715,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0F_11715,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELF_11706,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXF2_11701
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0F_11715
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELF_11706
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_cy_3_CYMUXFAST_11674,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_FASTCARRY_11703
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y47"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELG_11692,
      I1 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELF_11706,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYAND_11704
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y47"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXG2_11702,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_FASTCARRY_11703,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYAND_11704,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXFAST_11705
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y47"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0G_11700,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXF2_11701,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELG_11692,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXG2_11702
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CY0G_11700
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYSELG_11692
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y48"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0F_11746,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0F_11746,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELF_11737,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXF2_11732
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0F_11746
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELF_11737
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_cy_5_CYMUXFAST_11705,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_FASTCARRY_11734
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y48"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELG_11723,
      I1 => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELF_11737,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYAND_11735
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y48"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXG2_11733,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_FASTCARRY_11734,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYAND_11735,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXFAST_11736
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y48"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0G_11731,
      IB => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXF2_11732,
      SEL => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELG_11723,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXG2_11733
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CY0G_11731
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYSELG_11723
    );
  U3_spriteonM1_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y49"
    )
    port map (
      IA => U3_spriteonM1_cmp_ge0000_CY0F_11777,
      IB => U3_spriteonM1_cmp_ge0000_CY0F_11777,
      SEL => U3_spriteonM1_cmp_ge0000_CYSELF_11768,
      O => U3_spriteonM1_cmp_ge0000_CYMUXF2_11763
    );
  U3_spriteonM1_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U3_spriteonM1_cmp_ge0000_CY0F_11777
    );
  U3_spriteonM1_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(8),
      O => U3_spriteonM1_cmp_ge0000_CYSELF_11768
    );
  U3_spriteonM1_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_cmp_ge0000_CYMUXFAST_11767,
      O => U3_spriteonM1_cmp_ge0000
    );
  U3_spriteonM1_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_cy_7_CYMUXFAST_11736,
      O => U3_spriteonM1_cmp_ge0000_FASTCARRY_11765
    );
  U3_spriteonM1_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y49"
    )
    port map (
      I0 => U3_spriteonM1_cmp_ge0000_CYSELG_11754,
      I1 => U3_spriteonM1_cmp_ge0000_CYSELF_11768,
      O => U3_spriteonM1_cmp_ge0000_CYAND_11766
    );
  U3_spriteonM1_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y49"
    )
    port map (
      IA => U3_spriteonM1_cmp_ge0000_CYMUXG2_11764,
      IB => U3_spriteonM1_cmp_ge0000_FASTCARRY_11765,
      SEL => U3_spriteonM1_cmp_ge0000_CYAND_11766,
      O => U3_spriteonM1_cmp_ge0000_CYMUXFAST_11767
    );
  U3_spriteonM1_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y49"
    )
    port map (
      IA => U3_spriteonM1_cmp_ge0000_CY0G_11762,
      IB => U3_spriteonM1_cmp_ge0000_CYMUXF2_11763,
      SEL => U3_spriteonM1_cmp_ge0000_CYSELG_11754,
      O => U3_spriteonM1_cmp_ge0000_CYMUXG2_11764
    );
  U3_spriteonM1_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U3_spriteonM1_cmp_ge0000_CY0G_11762
    );
  U3_spriteonM1_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_ge0000_lut(9),
      O => U3_spriteonM1_cmp_ge0000_CYSELG_11754
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y39"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(0),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F_11806,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT_11807,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF_11798,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV_11796,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYINIT_11807
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0F_11806
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELF_11798
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_BXINV_11796
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G_11793,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG_11785,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG_11795
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CY0G_11793
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYSELG_11785
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(1),
      ADR2 => VCC,
      ADR3 => U3_C2(1),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X23Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => U3_C2(2),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_11838,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_11838,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_11829,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2_11824
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0F_11838
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_11829
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_1_CYMUXG_11795,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY_11826
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_11815,
      I1 => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELF_11829,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND_11827
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2_11825,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_FASTCARRY_11826,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYAND_11827,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST_11828
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G_11823,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXF2_11824,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_11815,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXG2_11825
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CY0G_11823
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYSELG_11815
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y40"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_C2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_11869,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_11869,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_11860,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2_11855
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0F_11869
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_11860
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_3_CYMUXFAST_11828,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY_11857
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_11847,
      I1 => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELF_11860,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND_11858
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2_11856,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_FASTCARRY_11857,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYAND_11858,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST_11859
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G_11854,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXF2_11855,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_11847,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXG2_11856
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CY0G_11854
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYSELG_11847
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_11900,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_11900,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_11893,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2_11888
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0F_11900
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_11893
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_5_CYMUXFAST_11859,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY_11890
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_11879,
      I1 => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELF_11893,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND_11891
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2_11889,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_FASTCARRY_11890,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYAND_11891,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST_11892
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G_11887,
      IB => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXF2_11888,
      SEL => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_11879,
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXG2_11889
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CY0G_11887
    );
  U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYSELG_11879
    );
  U3_spriteon2_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      IA => U3_spriteon2_cmp_ge0000_CY0F_11931,
      IB => U3_spriteon2_cmp_ge0000_CY0F_11931,
      SEL => U3_spriteon2_cmp_ge0000_CYSELF_11923,
      O => U3_spriteon2_cmp_ge0000_CYMUXF2_11918
    );
  U3_spriteon2_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_spriteon2_cmp_ge0000_CY0F_11931
    );
  U3_spriteon2_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(8),
      O => U3_spriteon2_cmp_ge0000_CYSELF_11923
    );
  U3_spriteon2_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_cmp_ge0000_CYMUXFAST_11922,
      O => U3_spriteon2_cmp_ge0000
    );
  U3_spriteon2_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_cy_7_CYMUXFAST_11892,
      O => U3_spriteon2_cmp_ge0000_FASTCARRY_11920
    );
  U3_spriteon2_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      I0 => U3_spriteon2_cmp_ge0000_CYSELG_11911,
      I1 => U3_spriteon2_cmp_ge0000_CYSELF_11923,
      O => U3_spriteon2_cmp_ge0000_CYAND_11921
    );
  U3_spriteon2_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      IA => U3_spriteon2_cmp_ge0000_CYMUXG2_11919,
      IB => U3_spriteon2_cmp_ge0000_FASTCARRY_11920,
      SEL => U3_spriteon2_cmp_ge0000_CYAND_11921,
      O => U3_spriteon2_cmp_ge0000_CYMUXFAST_11922
    );
  U3_spriteon2_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y43"
    )
    port map (
      IA => U3_spriteon2_cmp_ge0000_CY0G_11917,
      IB => U3_spriteon2_cmp_ge0000_CYMUXF2_11918,
      SEL => U3_spriteon2_cmp_ge0000_CYSELG_11911,
      O => U3_spriteon2_cmp_ge0000_CYMUXG2_11919
    );
  U3_spriteon2_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_spriteon2_cmp_ge0000_CY0G_11917
    );
  U3_spriteon2_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_ge0000_lut(9),
      O => U3_spriteon2_cmp_ge0000_CYSELG_11911
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y17"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0F_11960,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYINIT_11961,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELF_11952,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy(0)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_BXINV_11950,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYINIT_11961
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(0),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0F_11960
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(0),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELF_11952
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_BXINV_11950
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y17"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0G_11947,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy(0),
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELG_11939,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYMUXG_11949
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(1),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CY0G_11947
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(1),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYSELG_11939
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y18"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0F_11992,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0F_11992,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELF_11983,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXF2_11978
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(2),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0F_11992
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(2),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELF_11983
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_cy_1_CYMUXG_11949,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_FASTCARRY_11980
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y18"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELG_11969,
      I1 => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELF_11983,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYAND_11981
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y18"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXG2_11979,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_FASTCARRY_11980,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYAND_11981,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXFAST_11982
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y18"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0G_11977,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXF2_11978,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELG_11969,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXG2_11979
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(3),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CY0G_11977
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(3),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYSELG_11969
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y19"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0F_12023,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0F_12023,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELF_12014,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXF2_12009
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(4),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0F_12023
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(4),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELF_12014
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_cy_3_CYMUXFAST_11982,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_FASTCARRY_12011
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y19"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELG_12000,
      I1 => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELF_12014,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYAND_12012
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y19"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXG2_12010,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_FASTCARRY_12011,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYAND_12012,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXFAST_12013
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y19"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0G_12008,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXF2_12009,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELG_12000,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXG2_12010
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(5),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CY0G_12008
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(5),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYSELG_12000
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X51Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0001(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(4)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X51Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0001(6),
      ADR2 => VCC,
      ADR3 => U2_hcs(6),
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(6)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y20"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0F_12054,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0F_12054,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELF_12045,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXF2_12040
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(6),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0F_12054
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(6),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELF_12045
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_cy_5_CYMUXFAST_12013,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_FASTCARRY_12042
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y20"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELG_12031,
      I1 => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELF_12045,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYAND_12043
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y20"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXG2_12041,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_FASTCARRY_12042,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYAND_12043,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXFAST_12044
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y20"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0G_12039,
      IB => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXF2_12040,
      SEL => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELG_12031,
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXG2_12041
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(7),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CY0G_12039
    );
  U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(7),
      O => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYSELG_12031
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X51Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0001(7),
      ADR2 => U2_hcs(7),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(7)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X51Y21"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0001(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(8),
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(8)
    );
  U3_spriteonM1_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y21"
    )
    port map (
      IA => U3_spriteonM1_cmp_le0000_CY0F_12085,
      IB => U3_spriteonM1_cmp_le0000_CY0F_12085,
      SEL => U3_spriteonM1_cmp_le0000_CYSELF_12076,
      O => U3_spriteonM1_cmp_le0000_CYMUXF2_12071
    );
  U3_spriteonM1_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(8),
      O => U3_spriteonM1_cmp_le0000_CY0F_12085
    );
  U3_spriteonM1_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(8),
      O => U3_spriteonM1_cmp_le0000_CYSELF_12076
    );
  U3_spriteonM1_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_cmp_le0000_CYMUXFAST_12075,
      O => U3_spriteonM1_cmp_le0000
    );
  U3_spriteonM1_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_cy_7_CYMUXFAST_12044,
      O => U3_spriteonM1_cmp_le0000_FASTCARRY_12073
    );
  U3_spriteonM1_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y21"
    )
    port map (
      I0 => U3_spriteonM1_cmp_le0000_CYSELG_12062,
      I1 => U3_spriteonM1_cmp_le0000_CYSELF_12076,
      O => U3_spriteonM1_cmp_le0000_CYAND_12074
    );
  U3_spriteonM1_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y21"
    )
    port map (
      IA => U3_spriteonM1_cmp_le0000_CYMUXG2_12072,
      IB => U3_spriteonM1_cmp_le0000_FASTCARRY_12073,
      SEL => U3_spriteonM1_cmp_le0000_CYAND_12074,
      O => U3_spriteonM1_cmp_le0000_CYMUXFAST_12075
    );
  U3_spriteonM1_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y21"
    )
    port map (
      IA => U3_spriteonM1_cmp_le0000_CY0G_12070,
      IB => U3_spriteonM1_cmp_le0000_CYMUXF2_12071,
      SEL => U3_spriteonM1_cmp_le0000_CYSELG_12062,
      O => U3_spriteonM1_cmp_le0000_CYMUXG2_12072
    );
  U3_spriteonM1_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001(9),
      O => U3_spriteonM1_cmp_le0000_CY0G_12070
    );
  U3_spriteonM1_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_le0000_lut(9),
      O => U3_spriteonM1_cmp_le0000_CYSELG_12062
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X51Y21"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0001(9),
      ADR1 => U2_hcs(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(9)
    );
  U3_rom_pix1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_0_XORF_12120,
      O => U3_rom_pix1(0)
    );
  U3_rom_pix1_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y47"
    )
    port map (
      I0 => U3_rom_pix1_0_CYINIT_12119,
      I1 => U3_Msub_rom_pix1_Madd_lut(0),
      O => U3_rom_pix1_0_XORF_12120
    );
  U3_rom_pix1_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y47"
    )
    port map (
      IA => U3_rom_pix1_0_CY0F_12118,
      IB => U3_rom_pix1_0_CYINIT_12119,
      SEL => U3_rom_pix1_0_CYSELF_12110,
      O => U3_Msub_rom_pix1_Madd_cy(0)
    );
  U3_rom_pix1_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_0_BXINV_12108,
      O => U3_rom_pix1_0_CYINIT_12119
    );
  U3_rom_pix1_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_rom_pix1_0_CY0F_12118
    );
  U3_rom_pix1_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_lut(0),
      O => U3_rom_pix1_0_CYSELF_12110
    );
  U3_rom_pix1_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_rom_pix1_0_BXINV_12108
    );
  U3_rom_pix1_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_0_XORG_12106,
      O => U3_rom_pix1(1)
    );
  U3_rom_pix1_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y47"
    )
    port map (
      I0 => U3_Msub_rom_pix1_Madd_cy(0),
      I1 => U3_Msub_rom_pix1_Madd_lut(1),
      O => U3_rom_pix1_0_XORG_12106
    );
  U3_rom_pix1_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_0_CYMUXG_12105,
      O => U3_Msub_rom_pix1_Madd_cy(1)
    );
  U3_rom_pix1_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y47"
    )
    port map (
      IA => U3_rom_pix1_0_CY0G_12103,
      IB => U3_Msub_rom_pix1_Madd_cy(0),
      SEL => U3_rom_pix1_0_CYSELG_12095,
      O => U3_rom_pix1_0_CYMUXG_12105
    );
  U3_rom_pix1_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_rom_pix1_0_CY0G_12103
    );
  U3_rom_pix1_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_lut(1),
      O => U3_rom_pix1_0_CYSELG_12095
    );
  U3_rom_pix1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_2_XORF_12159,
      O => U3_rom_pix1(2)
    );
  U3_rom_pix1_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y48"
    )
    port map (
      I0 => U3_rom_pix1_2_CYINIT_12158,
      I1 => U3_Msub_rom_pix1_Madd_lut(2),
      O => U3_rom_pix1_2_XORF_12159
    );
  U3_rom_pix1_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y48"
    )
    port map (
      IA => U3_rom_pix1_2_CY0F_12157,
      IB => U3_rom_pix1_2_CYINIT_12158,
      SEL => U3_rom_pix1_2_CYSELF_12145,
      O => U3_Msub_rom_pix1_Madd_cy(2)
    );
  U3_rom_pix1_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y48"
    )
    port map (
      IA => U3_rom_pix1_2_CY0F_12157,
      IB => U3_rom_pix1_2_CY0F_12157,
      SEL => U3_rom_pix1_2_CYSELF_12145,
      O => U3_rom_pix1_2_CYMUXF2_12140
    );
  U3_rom_pix1_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_cy(1),
      O => U3_rom_pix1_2_CYINIT_12158
    );
  U3_rom_pix1_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_rom_pix1_2_CY0F_12157
    );
  U3_rom_pix1_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_lut(2),
      O => U3_rom_pix1_2_CYSELF_12145
    );
  U3_rom_pix1_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_2_XORG_12147,
      O => U3_rom_pix1(3)
    );
  U3_rom_pix1_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y48"
    )
    port map (
      I0 => U3_Msub_rom_pix1_Madd_cy(2),
      I1 => U3_Msub_rom_pix1_Madd_lut(3),
      O => U3_rom_pix1_2_XORG_12147
    );
  U3_rom_pix1_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_cy(1),
      O => U3_rom_pix1_2_FASTCARRY_12142
    );
  U3_rom_pix1_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y48"
    )
    port map (
      I0 => U3_rom_pix1_2_CYSELG_12131,
      I1 => U3_rom_pix1_2_CYSELF_12145,
      O => U3_rom_pix1_2_CYAND_12143
    );
  U3_rom_pix1_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y48"
    )
    port map (
      IA => U3_rom_pix1_2_CYMUXG2_12141,
      IB => U3_rom_pix1_2_FASTCARRY_12142,
      SEL => U3_rom_pix1_2_CYAND_12143,
      O => U3_rom_pix1_2_CYMUXFAST_12144
    );
  U3_rom_pix1_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y48"
    )
    port map (
      IA => U3_rom_pix1_2_CY0G_12139,
      IB => U3_rom_pix1_2_CYMUXF2_12140,
      SEL => U3_rom_pix1_2_CYSELG_12131,
      O => U3_rom_pix1_2_CYMUXG2_12141
    );
  U3_rom_pix1_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_rom_pix1_2_CY0G_12139
    );
  U3_rom_pix1_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix1_Madd_lut(3),
      O => U3_rom_pix1_2_CYSELG_12131
    );
  U3_rom_pix1_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_4_XORF_12186,
      O => U3_rom_pix1(4)
    );
  U3_rom_pix1_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y49"
    )
    port map (
      I0 => U3_rom_pix1_4_CYINIT_12185,
      I1 => U3_Msub_rom_pix1_Madd_lut(4),
      O => U3_rom_pix1_4_XORF_12186
    );
  U3_rom_pix1_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1_2_CYMUXFAST_12144,
      O => U3_rom_pix1_4_CYINIT_12185
    );
  U3_rom_pix1_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_cy_5_Q,
      O => U3_Madd_spriteon1_addsub0001_cy_5_0
    );
  U3_CM2_sub0000_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y32"
    )
    port map (
      O => U3_CM2_sub0000_1_LOGIC_ONE_12204
    );
  U3_CM2_sub0000_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X49Y32"
    )
    port map (
      O => U3_CM2_sub0000_1_LOGIC_ZERO_12221
    );
  U3_CM2_sub0000_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_1_XORF_12222,
      O => U3_CM2_sub0000(1)
    );
  U3_CM2_sub0000_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y32"
    )
    port map (
      I0 => U3_CM2_sub0000_1_CYINIT_12220,
      I1 => U3_CM2_sub0000_1_F,
      O => U3_CM2_sub0000_1_XORF_12222
    );
  U3_CM2_sub0000_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y32"
    )
    port map (
      IA => U3_CM2_sub0000_1_LOGIC_ZERO_12221,
      IB => U3_CM2_sub0000_1_CYINIT_12220,
      SEL => U3_CM2_sub0000_1_CYSELF_12211,
      O => U3_Msub_CM2_sub0000_cy(1)
    );
  U3_CM2_sub0000_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_1_BXINV_12209,
      O => U3_CM2_sub0000_1_CYINIT_12220
    );
  U3_CM2_sub0000_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_1_F,
      O => U3_CM2_sub0000_1_CYSELF_12211
    );
  U3_CM2_sub0000_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_CM2_sub0000_1_BXINV_12209
    );
  U3_CM2_sub0000_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_1_XORG_12207,
      O => U3_CM2_sub0000(2)
    );
  U3_CM2_sub0000_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y32"
    )
    port map (
      I0 => U3_Msub_CM2_sub0000_cy(1),
      I1 => U3_Msub_CM2_sub0000_lut(2),
      O => U3_CM2_sub0000_1_XORG_12207
    );
  U3_CM2_sub0000_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_1_CYMUXG_12206,
      O => U3_Msub_CM2_sub0000_cy(2)
    );
  U3_CM2_sub0000_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X49Y32"
    )
    port map (
      IA => U3_CM2_sub0000_1_LOGIC_ONE_12204,
      IB => U3_Msub_CM2_sub0000_cy(1),
      SEL => U3_CM2_sub0000_1_CYSELG_12195,
      O => U3_CM2_sub0000_1_CYMUXG_12206
    );
  U3_CM2_sub0000_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(2),
      O => U3_CM2_sub0000_1_CYSELG_12195
    );
  U3_CM2_sub0000_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y33"
    )
    port map (
      O => U3_CM2_sub0000_3_LOGIC_ONE_12240
    );
  U3_CM2_sub0000_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_3_XORF_12260,
      O => U3_CM2_sub0000(3)
    );
  U3_CM2_sub0000_3_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y33"
    )
    port map (
      I0 => U3_CM2_sub0000_3_CYINIT_12259,
      I1 => U3_Msub_CM2_sub0000_lut(3),
      O => U3_CM2_sub0000_3_XORF_12260
    );
  U3_CM2_sub0000_3_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y33"
    )
    port map (
      IA => U3_CM2_sub0000_3_LOGIC_ONE_12240,
      IB => U3_CM2_sub0000_3_CYINIT_12259,
      SEL => U3_CM2_sub0000_3_CYSELF_12246,
      O => U3_Msub_CM2_sub0000_cy(3)
    );
  U3_CM2_sub0000_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y33"
    )
    port map (
      IA => U3_CM2_sub0000_3_LOGIC_ONE_12240,
      IB => U3_CM2_sub0000_3_LOGIC_ONE_12240,
      SEL => U3_CM2_sub0000_3_CYSELF_12246,
      O => U3_CM2_sub0000_3_CYMUXF2_12241
    );
  U3_CM2_sub0000_3_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(2),
      O => U3_CM2_sub0000_3_CYINIT_12259
    );
  U3_CM2_sub0000_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(3),
      O => U3_CM2_sub0000_3_CYSELF_12246
    );
  U3_CM2_sub0000_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_3_XORG_12248,
      O => U3_CM2_sub0000(4)
    );
  U3_CM2_sub0000_3_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y33"
    )
    port map (
      I0 => U3_Msub_CM2_sub0000_cy(3),
      I1 => U3_Msub_CM2_sub0000_lut(4),
      O => U3_CM2_sub0000_3_XORG_12248
    );
  U3_CM2_sub0000_3_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_3_CYMUXFAST_12245,
      O => U3_Msub_CM2_sub0000_cy(4)
    );
  U3_CM2_sub0000_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(2),
      O => U3_CM2_sub0000_3_FASTCARRY_12243
    );
  U3_CM2_sub0000_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y33"
    )
    port map (
      I0 => U3_CM2_sub0000_3_CYSELG_12231,
      I1 => U3_CM2_sub0000_3_CYSELF_12246,
      O => U3_CM2_sub0000_3_CYAND_12244
    );
  U3_CM2_sub0000_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y33"
    )
    port map (
      IA => U3_CM2_sub0000_3_CYMUXG2_12242,
      IB => U3_CM2_sub0000_3_FASTCARRY_12243,
      SEL => U3_CM2_sub0000_3_CYAND_12244,
      O => U3_CM2_sub0000_3_CYMUXFAST_12245
    );
  U3_CM2_sub0000_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y33"
    )
    port map (
      IA => U3_CM2_sub0000_3_LOGIC_ONE_12240,
      IB => U3_CM2_sub0000_3_CYMUXF2_12241,
      SEL => U3_CM2_sub0000_3_CYSELG_12231,
      O => U3_CM2_sub0000_3_CYMUXG2_12242
    );
  U3_CM2_sub0000_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(4),
      O => U3_CM2_sub0000_3_CYSELG_12231
    );
  U3_Msub_CM2_sub0000_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C2(3),
      ADR3 => VCC,
      O => U3_Msub_CM2_sub0000_lut(3)
    );
  U3_Msub_CM2_sub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(5),
      O => U3_Msub_CM2_sub0000_lut(5)
    );
  U3_CM2_sub0000_5_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y34"
    )
    port map (
      O => U3_CM2_sub0000_5_LOGIC_ONE_12278
    );
  U3_CM2_sub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_5_XORF_12298,
      O => U3_CM2_sub0000(5)
    );
  U3_CM2_sub0000_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y34"
    )
    port map (
      I0 => U3_CM2_sub0000_5_CYINIT_12297,
      I1 => U3_Msub_CM2_sub0000_lut(5),
      O => U3_CM2_sub0000_5_XORF_12298
    );
  U3_CM2_sub0000_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y34"
    )
    port map (
      IA => U3_CM2_sub0000_5_LOGIC_ONE_12278,
      IB => U3_CM2_sub0000_5_CYINIT_12297,
      SEL => U3_CM2_sub0000_5_CYSELF_12284,
      O => U3_Msub_CM2_sub0000_cy(5)
    );
  U3_CM2_sub0000_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y34"
    )
    port map (
      IA => U3_CM2_sub0000_5_LOGIC_ONE_12278,
      IB => U3_CM2_sub0000_5_LOGIC_ONE_12278,
      SEL => U3_CM2_sub0000_5_CYSELF_12284,
      O => U3_CM2_sub0000_5_CYMUXF2_12279
    );
  U3_CM2_sub0000_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(4),
      O => U3_CM2_sub0000_5_CYINIT_12297
    );
  U3_CM2_sub0000_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(5),
      O => U3_CM2_sub0000_5_CYSELF_12284
    );
  U3_CM2_sub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_5_XORG_12286,
      O => U3_CM2_sub0000(6)
    );
  U3_CM2_sub0000_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y34"
    )
    port map (
      I0 => U3_Msub_CM2_sub0000_cy(5),
      I1 => U3_Msub_CM2_sub0000_lut(6),
      O => U3_CM2_sub0000_5_XORG_12286
    );
  U3_CM2_sub0000_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_5_CYMUXFAST_12283,
      O => U3_Msub_CM2_sub0000_cy(6)
    );
  U3_CM2_sub0000_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(4),
      O => U3_CM2_sub0000_5_FASTCARRY_12281
    );
  U3_CM2_sub0000_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y34"
    )
    port map (
      I0 => U3_CM2_sub0000_5_CYSELG_12269,
      I1 => U3_CM2_sub0000_5_CYSELF_12284,
      O => U3_CM2_sub0000_5_CYAND_12282
    );
  U3_CM2_sub0000_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y34"
    )
    port map (
      IA => U3_CM2_sub0000_5_CYMUXG2_12280,
      IB => U3_CM2_sub0000_5_FASTCARRY_12281,
      SEL => U3_CM2_sub0000_5_CYAND_12282,
      O => U3_CM2_sub0000_5_CYMUXFAST_12283
    );
  U3_CM2_sub0000_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y34"
    )
    port map (
      IA => U3_CM2_sub0000_5_LOGIC_ONE_12278,
      IB => U3_CM2_sub0000_5_CYMUXF2_12279,
      SEL => U3_CM2_sub0000_5_CYSELG_12269,
      O => U3_CM2_sub0000_5_CYMUXG2_12280
    );
  U3_CM2_sub0000_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(6),
      O => U3_CM2_sub0000_5_CYSELG_12269
    );
  U3_Msub_CM2_sub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(6),
      O => U3_Msub_CM2_sub0000_lut(6)
    );
  U3_Msub_CM2_sub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X49Y35"
    )
    port map (
      ADR0 => U3_C2(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_CM2_sub0000_lut(7)
    );
  U3_CM2_sub0000_7_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y35"
    )
    port map (
      O => U3_CM2_sub0000_7_LOGIC_ONE_12316
    );
  U3_CM2_sub0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_7_XORF_12336,
      O => U3_CM2_sub0000(7)
    );
  U3_CM2_sub0000_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y35"
    )
    port map (
      I0 => U3_CM2_sub0000_7_CYINIT_12335,
      I1 => U3_Msub_CM2_sub0000_lut(7),
      O => U3_CM2_sub0000_7_XORF_12336
    );
  U3_CM2_sub0000_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y35"
    )
    port map (
      IA => U3_CM2_sub0000_7_LOGIC_ONE_12316,
      IB => U3_CM2_sub0000_7_CYINIT_12335,
      SEL => U3_CM2_sub0000_7_CYSELF_12322,
      O => U3_Msub_CM2_sub0000_cy(7)
    );
  U3_CM2_sub0000_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y35"
    )
    port map (
      IA => U3_CM2_sub0000_7_LOGIC_ONE_12316,
      IB => U3_CM2_sub0000_7_LOGIC_ONE_12316,
      SEL => U3_CM2_sub0000_7_CYSELF_12322,
      O => U3_CM2_sub0000_7_CYMUXF2_12317
    );
  U3_CM2_sub0000_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(6),
      O => U3_CM2_sub0000_7_CYINIT_12335
    );
  U3_CM2_sub0000_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(7),
      O => U3_CM2_sub0000_7_CYSELF_12322
    );
  U3_CM2_sub0000_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_7_XORG_12324,
      O => U3_CM2_sub0000(8)
    );
  U3_CM2_sub0000_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y35"
    )
    port map (
      I0 => U3_Msub_CM2_sub0000_cy(7),
      I1 => U3_Msub_CM2_sub0000_lut(8),
      O => U3_CM2_sub0000_7_XORG_12324
    );
  U3_CM2_sub0000_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_cy(6),
      O => U3_CM2_sub0000_7_FASTCARRY_12319
    );
  U3_CM2_sub0000_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y35"
    )
    port map (
      I0 => U3_CM2_sub0000_7_CYSELG_12307,
      I1 => U3_CM2_sub0000_7_CYSELF_12322,
      O => U3_CM2_sub0000_7_CYAND_12320
    );
  U3_CM2_sub0000_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y35"
    )
    port map (
      IA => U3_CM2_sub0000_7_CYMUXG2_12318,
      IB => U3_CM2_sub0000_7_FASTCARRY_12319,
      SEL => U3_CM2_sub0000_7_CYAND_12320,
      O => U3_CM2_sub0000_7_CYMUXFAST_12321
    );
  U3_CM2_sub0000_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y35"
    )
    port map (
      IA => U3_CM2_sub0000_7_LOGIC_ONE_12316,
      IB => U3_CM2_sub0000_7_CYMUXF2_12317,
      SEL => U3_CM2_sub0000_7_CYSELG_12307,
      O => U3_CM2_sub0000_7_CYMUXG2_12318
    );
  U3_CM2_sub0000_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_CM2_sub0000_lut(8),
      O => U3_CM2_sub0000_7_CYSELG_12307
    );
  U3_Msub_CM2_sub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(8),
      O => U3_Msub_CM2_sub0000_lut(8)
    );
  U3_CM2_sub0000_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_9_XORF_12351,
      O => U3_CM2_sub0000(9)
    );
  U3_CM2_sub0000_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y36"
    )
    port map (
      I0 => U3_CM2_sub0000_9_CYINIT_12350,
      I1 => U3_Msub_CM2_sub0000_lut(9),
      O => U3_CM2_sub0000_9_XORF_12351
    );
  U3_CM2_sub0000_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_7_CYMUXFAST_12321,
      O => U3_CM2_sub0000_9_CYINIT_12350
    );
  U3_CM2_sub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y27"
    )
    port map (
      O => U3_CM2_sub0000_0_LOGIC_ONE_12369
    );
  U3_CM2_sub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X49Y27"
    )
    port map (
      O => U3_CM2_sub0000_0_LOGIC_ZERO_12386
    );
  U3_CM2_sub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_0_XORF_12387,
      O => U3_CM2_sub0000_0(0)
    );
  U3_CM2_sub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y27"
    )
    port map (
      I0 => U3_CM2_sub0000_0_CYINIT_12385,
      I1 => U3_CM2_sub0000_0_F,
      O => U3_CM2_sub0000_0_XORF_12387
    );
  U3_CM2_sub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y27"
    )
    port map (
      IA => U3_CM2_sub0000_0_LOGIC_ZERO_12386,
      IB => U3_CM2_sub0000_0_CYINIT_12385,
      SEL => U3_CM2_sub0000_0_CYSELF_12376,
      O => U3_CM2_Msub_sub0000_cy_0_Q
    );
  U3_CM2_sub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_0_BXINV_12374,
      O => U3_CM2_sub0000_0_CYINIT_12385
    );
  U3_CM2_sub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_0_F,
      O => U3_CM2_sub0000_0_CYSELF_12376
    );
  U3_CM2_sub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_CM2_sub0000_0_BXINV_12374
    );
  U3_CM2_sub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_0_XORG_12372,
      O => U3_CM2_sub0000_0(1)
    );
  U3_CM2_sub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y27"
    )
    port map (
      I0 => U3_CM2_Msub_sub0000_cy_0_Q,
      I1 => U3_CM2_Msub_sub0000_lut(1),
      O => U3_CM2_sub0000_0_XORG_12372
    );
  U3_CM2_sub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_0_CYMUXG_12371,
      O => U3_CM2_Msub_sub0000_cy_1_Q
    );
  U3_CM2_sub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X49Y27"
    )
    port map (
      IA => U3_CM2_sub0000_0_LOGIC_ONE_12369,
      IB => U3_CM2_Msub_sub0000_cy_0_Q,
      SEL => U3_CM2_sub0000_0_CYSELG_12360,
      O => U3_CM2_sub0000_0_CYMUXG_12371
    );
  U3_CM2_sub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(1),
      O => U3_CM2_sub0000_0_CYSELG_12360
    );
  U3_CM2_sub0000_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y28"
    )
    port map (
      O => U3_CM2_sub0000_2_LOGIC_ONE_12405
    );
  U3_CM2_sub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_2_XORF_12425,
      O => U3_CM2_sub0000_0(2)
    );
  U3_CM2_sub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y28"
    )
    port map (
      I0 => U3_CM2_sub0000_2_CYINIT_12424,
      I1 => U3_CM2_Msub_sub0000_lut(2),
      O => U3_CM2_sub0000_2_XORF_12425
    );
  U3_CM2_sub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y28"
    )
    port map (
      IA => U3_CM2_sub0000_2_LOGIC_ONE_12405,
      IB => U3_CM2_sub0000_2_CYINIT_12424,
      SEL => U3_CM2_sub0000_2_CYSELF_12411,
      O => U3_CM2_Msub_sub0000_cy_2_Q
    );
  U3_CM2_sub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y28"
    )
    port map (
      IA => U3_CM2_sub0000_2_LOGIC_ONE_12405,
      IB => U3_CM2_sub0000_2_LOGIC_ONE_12405,
      SEL => U3_CM2_sub0000_2_CYSELF_12411,
      O => U3_CM2_sub0000_2_CYMUXF2_12406
    );
  U3_CM2_sub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_1_Q,
      O => U3_CM2_sub0000_2_CYINIT_12424
    );
  U3_CM2_sub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(2),
      O => U3_CM2_sub0000_2_CYSELF_12411
    );
  U3_CM2_sub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_2_XORG_12413,
      O => U3_CM2_sub0000_0(3)
    );
  U3_CM2_sub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y28"
    )
    port map (
      I0 => U3_CM2_Msub_sub0000_cy_2_Q,
      I1 => U3_CM2_Msub_sub0000_lut(3),
      O => U3_CM2_sub0000_2_XORG_12413
    );
  U3_CM2_sub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_2_CYMUXFAST_12410,
      O => U3_CM2_Msub_sub0000_cy_3_Q
    );
  U3_CM2_sub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_1_Q,
      O => U3_CM2_sub0000_2_FASTCARRY_12408
    );
  U3_CM2_sub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y28"
    )
    port map (
      I0 => U3_CM2_sub0000_2_CYSELG_12396,
      I1 => U3_CM2_sub0000_2_CYSELF_12411,
      O => U3_CM2_sub0000_2_CYAND_12409
    );
  U3_CM2_sub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y28"
    )
    port map (
      IA => U3_CM2_sub0000_2_CYMUXG2_12407,
      IB => U3_CM2_sub0000_2_FASTCARRY_12408,
      SEL => U3_CM2_sub0000_2_CYAND_12409,
      O => U3_CM2_sub0000_2_CYMUXFAST_12410
    );
  U3_CM2_sub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y28"
    )
    port map (
      IA => U3_CM2_sub0000_2_LOGIC_ONE_12405,
      IB => U3_CM2_sub0000_2_CYMUXF2_12406,
      SEL => U3_CM2_sub0000_2_CYSELG_12396,
      O => U3_CM2_sub0000_2_CYMUXG2_12407
    );
  U3_CM2_sub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(3),
      O => U3_CM2_sub0000_2_CYSELG_12396
    );
  U3_CM2_sub0000_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y29"
    )
    port map (
      O => U3_CM2_sub0000_4_LOGIC_ONE_12443
    );
  U3_CM2_sub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_4_XORF_12463,
      O => U3_CM2_sub0000_0(4)
    );
  U3_CM2_sub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y29"
    )
    port map (
      I0 => U3_CM2_sub0000_4_CYINIT_12462,
      I1 => U3_CM2_Msub_sub0000_lut(4),
      O => U3_CM2_sub0000_4_XORF_12463
    );
  U3_CM2_sub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y29"
    )
    port map (
      IA => U3_CM2_sub0000_4_LOGIC_ONE_12443,
      IB => U3_CM2_sub0000_4_CYINIT_12462,
      SEL => U3_CM2_sub0000_4_CYSELF_12449,
      O => U3_CM2_Msub_sub0000_cy_4_Q
    );
  U3_CM2_sub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y29"
    )
    port map (
      IA => U3_CM2_sub0000_4_LOGIC_ONE_12443,
      IB => U3_CM2_sub0000_4_LOGIC_ONE_12443,
      SEL => U3_CM2_sub0000_4_CYSELF_12449,
      O => U3_CM2_sub0000_4_CYMUXF2_12444
    );
  U3_CM2_sub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_3_Q,
      O => U3_CM2_sub0000_4_CYINIT_12462
    );
  U3_CM2_sub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(4),
      O => U3_CM2_sub0000_4_CYSELF_12449
    );
  U3_CM2_sub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_4_XORG_12451,
      O => U3_CM2_sub0000_0(5)
    );
  U3_CM2_sub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y29"
    )
    port map (
      I0 => U3_CM2_Msub_sub0000_cy_4_Q,
      I1 => U3_CM2_Msub_sub0000_lut(5),
      O => U3_CM2_sub0000_4_XORG_12451
    );
  U3_CM2_sub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_4_CYMUXFAST_12448,
      O => U3_CM2_Msub_sub0000_cy_5_Q
    );
  U3_CM2_sub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_3_Q,
      O => U3_CM2_sub0000_4_FASTCARRY_12446
    );
  U3_CM2_sub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y29"
    )
    port map (
      I0 => U3_CM2_sub0000_4_CYSELG_12434,
      I1 => U3_CM2_sub0000_4_CYSELF_12449,
      O => U3_CM2_sub0000_4_CYAND_12447
    );
  U3_CM2_sub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y29"
    )
    port map (
      IA => U3_CM2_sub0000_4_CYMUXG2_12445,
      IB => U3_CM2_sub0000_4_FASTCARRY_12446,
      SEL => U3_CM2_sub0000_4_CYAND_12447,
      O => U3_CM2_sub0000_4_CYMUXFAST_12448
    );
  U3_CM2_sub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y29"
    )
    port map (
      IA => U3_CM2_sub0000_4_LOGIC_ONE_12443,
      IB => U3_CM2_sub0000_4_CYMUXF2_12444,
      SEL => U3_CM2_sub0000_4_CYSELG_12434,
      O => U3_CM2_sub0000_4_CYMUXG2_12445
    );
  U3_CM2_sub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(5),
      O => U3_CM2_sub0000_4_CYSELG_12434
    );
  U3_CM2_sub0000_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y30"
    )
    port map (
      O => U3_CM2_sub0000_6_LOGIC_ONE_12481
    );
  U3_CM2_sub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_6_XORF_12501,
      O => U3_CM2_sub0000_0(6)
    );
  U3_CM2_sub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y30"
    )
    port map (
      I0 => U3_CM2_sub0000_6_CYINIT_12500,
      I1 => U3_CM2_Msub_sub0000_lut(6),
      O => U3_CM2_sub0000_6_XORF_12501
    );
  U3_CM2_sub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y30"
    )
    port map (
      IA => U3_CM2_sub0000_6_LOGIC_ONE_12481,
      IB => U3_CM2_sub0000_6_CYINIT_12500,
      SEL => U3_CM2_sub0000_6_CYSELF_12487,
      O => U3_CM2_Msub_sub0000_cy_6_Q
    );
  U3_CM2_sub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y30"
    )
    port map (
      IA => U3_CM2_sub0000_6_LOGIC_ONE_12481,
      IB => U3_CM2_sub0000_6_LOGIC_ONE_12481,
      SEL => U3_CM2_sub0000_6_CYSELF_12487,
      O => U3_CM2_sub0000_6_CYMUXF2_12482
    );
  U3_CM2_sub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_5_Q,
      O => U3_CM2_sub0000_6_CYINIT_12500
    );
  U3_CM2_sub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(6),
      O => U3_CM2_sub0000_6_CYSELF_12487
    );
  U3_CM2_sub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_6_XORG_12489,
      O => U3_CM2_sub0000_0(7)
    );
  U3_CM2_sub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y30"
    )
    port map (
      I0 => U3_CM2_Msub_sub0000_cy_6_Q,
      I1 => U3_CM2_Msub_sub0000_lut(7),
      O => U3_CM2_sub0000_6_XORG_12489
    );
  U3_CM2_sub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_cy_5_Q,
      O => U3_CM2_sub0000_6_FASTCARRY_12484
    );
  U3_CM2_sub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y30"
    )
    port map (
      I0 => U3_CM2_sub0000_6_CYSELG_12472,
      I1 => U3_CM2_sub0000_6_CYSELF_12487,
      O => U3_CM2_sub0000_6_CYAND_12485
    );
  U3_CM2_sub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y30"
    )
    port map (
      IA => U3_CM2_sub0000_6_CYMUXG2_12483,
      IB => U3_CM2_sub0000_6_FASTCARRY_12484,
      SEL => U3_CM2_sub0000_6_CYAND_12485,
      O => U3_CM2_sub0000_6_CYMUXFAST_12486
    );
  U3_CM2_sub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y30"
    )
    port map (
      IA => U3_CM2_sub0000_6_LOGIC_ONE_12481,
      IB => U3_CM2_sub0000_6_CYMUXF2_12482,
      SEL => U3_CM2_sub0000_6_CYSELG_12472,
      O => U3_CM2_sub0000_6_CYMUXG2_12483
    );
  U3_CM2_sub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(7),
      O => U3_CM2_sub0000_6_CYSELG_12472
    );
  U3_CM2_Msub_sub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(6),
      O => U3_CM2_Msub_sub0000_lut(6)
    );
  U3_CM2_Msub_sub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM2_Msub_sub0000_lut(8)
    );
  U3_CM2_sub0000_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X49Y31"
    )
    port map (
      O => U3_CM2_sub0000_8_LOGIC_ONE_12531
    );
  U3_CM2_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_8_XORF_12532,
      O => U3_CM2_sub0000_0(8)
    );
  U3_CM2_sub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y31"
    )
    port map (
      I0 => U3_CM2_sub0000_8_CYINIT_12530,
      I1 => U3_CM2_Msub_sub0000_lut(8),
      O => U3_CM2_sub0000_8_XORF_12532
    );
  U3_CM2_sub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y31"
    )
    port map (
      IA => U3_CM2_sub0000_8_LOGIC_ONE_12531,
      IB => U3_CM2_sub0000_8_CYINIT_12530,
      SEL => U3_CM2_sub0000_8_CYSELF_12521,
      O => U3_CM2_Msub_sub0000_cy_8_Q
    );
  U3_CM2_sub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_6_CYMUXFAST_12486,
      O => U3_CM2_sub0000_8_CYINIT_12530
    );
  U3_CM2_sub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Msub_sub0000_lut(8),
      O => U3_CM2_sub0000_8_CYSELF_12521
    );
  U3_CM2_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_sub0000_8_XORG_12518,
      O => U3_CM2_sub0000_0(9)
    );
  U3_CM2_sub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y31"
    )
    port map (
      I0 => U3_CM2_Msub_sub0000_cy_8_Q,
      I1 => U3_CM2_Msub_sub0000_lut(9),
      O => U3_CM2_sub0000_8_XORG_12518
    );
  U3_CM2_Msub_sub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM2_Msub_sub0000_lut(9)
    );
  title_ypix_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      O => title_ypix_addsub0000_0_LOGIC_ZERO_12550
    );
  title_ypix_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_0_XORF_12567,
      O => title_ypix_addsub0000_0_Q
    );
  title_ypix_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      I0 => title_ypix_addsub0000_0_CYINIT_12566,
      I1 => title_ypix_addsub0000_0_F,
      O => title_ypix_addsub0000_0_XORF_12567
    );
  title_ypix_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      IA => title_ypix_addsub0000_0_LOGIC_ZERO_12550,
      IB => title_ypix_addsub0000_0_CYINIT_12566,
      SEL => title_ypix_addsub0000_0_CYSELF_12557,
      O => title_Msub_ypix_addsub0000_cy_0_Q
    );
  title_ypix_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_0_BXINV_12555,
      O => title_ypix_addsub0000_0_CYINIT_12566
    );
  title_ypix_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_0_F,
      O => title_ypix_addsub0000_0_CYSELF_12557
    );
  title_ypix_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => title_ypix_addsub0000_0_BXINV_12555
    );
  title_ypix_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_0_XORG_12553,
      O => title_ypix_addsub0000_1_Q
    );
  title_ypix_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      I0 => title_Msub_ypix_addsub0000_cy_0_Q,
      I1 => title_ypix_addsub0000_0_G,
      O => title_ypix_addsub0000_0_XORG_12553
    );
  title_ypix_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_0_CYMUXG_12552,
      O => title_Msub_ypix_addsub0000_cy_1_Q
    );
  title_ypix_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y24"
    )
    port map (
      IA => title_ypix_addsub0000_0_LOGIC_ZERO_12550,
      IB => title_Msub_ypix_addsub0000_cy_0_Q,
      SEL => title_ypix_addsub0000_0_CYSELG_12541,
      O => title_ypix_addsub0000_0_CYMUXG_12552
    );
  title_ypix_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_0_G,
      O => title_ypix_addsub0000_0_CYSELG_12541
    );
  title_ypix_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      O => title_ypix_addsub0000_2_LOGIC_ZERO_12585
    );
  title_ypix_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_2_XORF_12605,
      O => title_ypix_addsub0000_2_Q
    );
  title_ypix_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      I0 => title_ypix_addsub0000_2_CYINIT_12604,
      I1 => title_ypix_addsub0000_2_F,
      O => title_ypix_addsub0000_2_XORF_12605
    );
  title_ypix_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      IA => title_ypix_addsub0000_2_LOGIC_ZERO_12585,
      IB => title_ypix_addsub0000_2_CYINIT_12604,
      SEL => title_ypix_addsub0000_2_CYSELF_12591,
      O => title_Msub_ypix_addsub0000_cy_2_Q
    );
  title_ypix_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      IA => title_ypix_addsub0000_2_LOGIC_ZERO_12585,
      IB => title_ypix_addsub0000_2_LOGIC_ZERO_12585,
      SEL => title_ypix_addsub0000_2_CYSELF_12591,
      O => title_ypix_addsub0000_2_CYMUXF2_12586
    );
  title_ypix_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_addsub0000_cy_1_Q,
      O => title_ypix_addsub0000_2_CYINIT_12604
    );
  title_ypix_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_2_F,
      O => title_ypix_addsub0000_2_CYSELF_12591
    );
  title_ypix_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_2_XORG_12593,
      O => title_Msub_ypix_cy(3)
    );
  title_ypix_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      I0 => title_Msub_ypix_addsub0000_cy_2_Q,
      I1 => title_ypix_addsub0000_2_G,
      O => title_ypix_addsub0000_2_XORG_12593
    );
  title_ypix_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_2_CYMUXFAST_12590,
      O => title_Msub_ypix_addsub0000_cy_3_Q
    );
  title_ypix_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_addsub0000_cy_1_Q,
      O => title_ypix_addsub0000_2_FASTCARRY_12588
    );
  title_ypix_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      I0 => title_ypix_addsub0000_2_CYSELG_12576,
      I1 => title_ypix_addsub0000_2_CYSELF_12591,
      O => title_ypix_addsub0000_2_CYAND_12589
    );
  title_ypix_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      IA => title_ypix_addsub0000_2_CYMUXG2_12587,
      IB => title_ypix_addsub0000_2_FASTCARRY_12588,
      SEL => title_ypix_addsub0000_2_CYAND_12589,
      O => title_ypix_addsub0000_2_CYMUXFAST_12590
    );
  title_ypix_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y25"
    )
    port map (
      IA => title_ypix_addsub0000_2_LOGIC_ZERO_12585,
      IB => title_ypix_addsub0000_2_CYMUXF2_12586,
      SEL => title_ypix_addsub0000_2_CYSELG_12576,
      O => title_ypix_addsub0000_2_CYMUXG2_12587
    );
  title_ypix_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_2_G,
      O => title_ypix_addsub0000_2_CYSELG_12576
    );
  title_Msub_ypix_lut_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      O => title_Msub_ypix_lut_4_LOGIC_ONE_12623
    );
  title_Msub_ypix_lut_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      O => title_Msub_ypix_lut_4_LOGIC_ZERO_12643
    );
  title_Msub_ypix_lut_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_lut_4_XORF_12644,
      O => title_Msub_ypix_lut_4_Q
    );
  title_Msub_ypix_lut_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      I0 => title_Msub_ypix_lut_4_CYINIT_12642,
      I1 => title_Msub_ypix_lut_4_F,
      O => title_Msub_ypix_lut_4_XORF_12644
    );
  title_Msub_ypix_lut_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      IA => title_Msub_ypix_lut_4_LOGIC_ZERO_12643,
      IB => title_Msub_ypix_lut_4_CYINIT_12642,
      SEL => title_Msub_ypix_lut_4_CYSELF_12629,
      O => title_Msub_ypix_addsub0000_cy_4_Q
    );
  title_Msub_ypix_lut_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      IA => title_Msub_ypix_lut_4_LOGIC_ZERO_12643,
      IB => title_Msub_ypix_lut_4_LOGIC_ZERO_12643,
      SEL => title_Msub_ypix_lut_4_CYSELF_12629,
      O => title_Msub_ypix_lut_4_CYMUXF2_12624
    );
  title_Msub_ypix_lut_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_addsub0000_cy_3_Q,
      O => title_Msub_ypix_lut_4_CYINIT_12642
    );
  title_Msub_ypix_lut_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_lut_4_F,
      O => title_Msub_ypix_lut_4_CYSELF_12629
    );
  title_Msub_ypix_lut_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_lut_4_XORG_12631,
      O => title_Msub_ypix_lut_5_Q
    );
  title_Msub_ypix_lut_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      I0 => title_Msub_ypix_addsub0000_cy_4_Q,
      I1 => title_Msub_ypix_addsub0000_lut(5),
      O => title_Msub_ypix_lut_4_XORG_12631
    );
  title_Msub_ypix_lut_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_lut_4_CYMUXFAST_12628,
      O => title_Msub_ypix_addsub0000_cy_5_Q
    );
  title_Msub_ypix_lut_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_addsub0000_cy_3_Q,
      O => title_Msub_ypix_lut_4_FASTCARRY_12626
    );
  title_Msub_ypix_lut_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      I0 => title_Msub_ypix_lut_4_CYSELG_12614,
      I1 => title_Msub_ypix_lut_4_CYSELF_12629,
      O => title_Msub_ypix_lut_4_CYAND_12627
    );
  title_Msub_ypix_lut_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      IA => title_Msub_ypix_lut_4_CYMUXG2_12625,
      IB => title_Msub_ypix_lut_4_FASTCARRY_12626,
      SEL => title_Msub_ypix_lut_4_CYAND_12627,
      O => title_Msub_ypix_lut_4_CYMUXFAST_12628
    );
  title_Msub_ypix_lut_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y26"
    )
    port map (
      IA => title_Msub_ypix_lut_4_LOGIC_ONE_12623,
      IB => title_Msub_ypix_lut_4_CYMUXF2_12624,
      SEL => title_Msub_ypix_lut_4_CYSELG_12614,
      O => title_Msub_ypix_lut_4_CYMUXG2_12625
    );
  title_Msub_ypix_lut_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_addsub0000_lut(5),
      O => title_Msub_ypix_lut_4_CYSELG_12614
    );
  title_ypix_addsub0000_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      O => title_ypix_addsub0000_6_LOGIC_ONE_12662
    );
  title_ypix_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_6_XORF_12682,
      O => title_ypix_addsub0000_6_Q
    );
  title_ypix_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      I0 => title_ypix_addsub0000_6_CYINIT_12681,
      I1 => title_Msub_ypix_addsub0000_lut(6),
      O => title_ypix_addsub0000_6_XORF_12682
    );
  title_ypix_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      IA => title_ypix_addsub0000_6_LOGIC_ONE_12662,
      IB => title_ypix_addsub0000_6_CYINIT_12681,
      SEL => title_ypix_addsub0000_6_CYSELF_12668,
      O => title_Msub_ypix_addsub0000_cy_6_Q
    );
  title_ypix_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      IA => title_ypix_addsub0000_6_LOGIC_ONE_12662,
      IB => title_ypix_addsub0000_6_LOGIC_ONE_12662,
      SEL => title_ypix_addsub0000_6_CYSELF_12668,
      O => title_ypix_addsub0000_6_CYMUXF2_12663
    );
  title_ypix_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_addsub0000_cy_5_Q,
      O => title_ypix_addsub0000_6_CYINIT_12681
    );
  title_ypix_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_addsub0000_lut(6),
      O => title_ypix_addsub0000_6_CYSELF_12668
    );
  title_ypix_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_6_XORG_12670,
      O => title_Msub_ypix_lut_7_Q
    );
  title_ypix_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      I0 => title_Msub_ypix_addsub0000_cy_6_Q,
      I1 => title_Msub_ypix_addsub0000_lut(7),
      O => title_ypix_addsub0000_6_XORG_12670
    );
  title_ypix_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_addsub0000_cy_5_Q,
      O => title_ypix_addsub0000_6_FASTCARRY_12665
    );
  title_ypix_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      I0 => title_ypix_addsub0000_6_CYSELG_12653,
      I1 => title_ypix_addsub0000_6_CYSELF_12668,
      O => title_ypix_addsub0000_6_CYAND_12666
    );
  title_ypix_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      IA => title_ypix_addsub0000_6_CYMUXG2_12664,
      IB => title_ypix_addsub0000_6_FASTCARRY_12665,
      SEL => title_ypix_addsub0000_6_CYAND_12666,
      O => title_ypix_addsub0000_6_CYMUXFAST_12667
    );
  title_ypix_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y27"
    )
    port map (
      IA => title_ypix_addsub0000_6_LOGIC_ONE_12662,
      IB => title_ypix_addsub0000_6_CYMUXF2_12663,
      SEL => title_ypix_addsub0000_6_CYSELG_12653,
      O => title_ypix_addsub0000_6_CYMUXG2_12664
    );
  title_ypix_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_addsub0000_lut(7),
      O => title_ypix_addsub0000_6_CYSELG_12653
    );
  title_ypix_addsub0000_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      O => title_ypix_addsub0000_8_LOGIC_ONE_12712
    );
  title_ypix_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_8_XORF_12713,
      O => title_ypix_addsub0000_8_Q
    );
  title_ypix_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      I0 => title_ypix_addsub0000_8_CYINIT_12711,
      I1 => title_Msub_ypix_addsub0000_lut(8),
      O => title_ypix_addsub0000_8_XORF_12713
    );
  title_ypix_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      IA => title_ypix_addsub0000_8_LOGIC_ONE_12712,
      IB => title_ypix_addsub0000_8_CYINIT_12711,
      SEL => title_ypix_addsub0000_8_CYSELF_12702,
      O => title_Msub_ypix_addsub0000_cy_8_Q
    );
  title_ypix_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_6_CYMUXFAST_12667,
      O => title_ypix_addsub0000_8_CYINIT_12711
    );
  title_ypix_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Msub_ypix_addsub0000_lut(8),
      O => title_ypix_addsub0000_8_CYSELF_12702
    );
  title_ypix_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_8_XORG_12699,
      O => title_ypix_addsub0000_9_Q
    );
  title_ypix_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X33Y28"
    )
    port map (
      I0 => title_Msub_ypix_addsub0000_cy_8_Q,
      I1 => title_Msub_ypix_addsub0000_lut(9),
      O => title_ypix_addsub0000_8_XORG_12699
    );
  U3_CM1_add0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y20"
    )
    port map (
      O => U3_CM1_add0000_0_LOGIC_ZERO_12731
    );
  U3_CM1_add0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X55Y20"
    )
    port map (
      O => U3_CM1_add0000_0_LOGIC_ONE_12748
    );
  U3_CM1_add0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_XORF_12749,
      O => U3_CM1_add0000(0)
    );
  U3_CM1_add0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y20"
    )
    port map (
      I0 => U3_CM1_add0000_0_CYINIT_12747,
      I1 => U3_CM1_Madd_add0000_lut(0),
      O => U3_CM1_add0000_0_XORF_12749
    );
  U3_CM1_add0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y20"
    )
    port map (
      IA => U3_CM1_add0000_0_LOGIC_ONE_12748,
      IB => U3_CM1_add0000_0_CYINIT_12747,
      SEL => U3_CM1_add0000_0_CYSELF_12738,
      O => U3_CM1_Madd_add0000_cy_0_Q
    );
  U3_CM1_add0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_BXINV_12736,
      O => U3_CM1_add0000_0_CYINIT_12747
    );
  U3_CM1_add0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_lut(0),
      O => U3_CM1_add0000_0_CYSELF_12738
    );
  U3_CM1_add0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_CM1_add0000_0_BXINV_12736
    );
  U3_CM1_add0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_XORG_12734,
      O => U3_CM1_add0000(1)
    );
  U3_CM1_add0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y20"
    )
    port map (
      I0 => U3_CM1_Madd_add0000_cy_0_Q,
      I1 => U3_CM1_add0000_0_G,
      O => U3_CM1_add0000_0_XORG_12734
    );
  U3_CM1_add0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_CYMUXG_12733,
      O => U3_CM1_Madd_add0000_cy_1_Q
    );
  U3_CM1_add0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y20"
    )
    port map (
      IA => U3_CM1_add0000_0_LOGIC_ZERO_12731,
      IB => U3_CM1_Madd_add0000_cy_0_Q,
      SEL => U3_CM1_add0000_0_CYSELG_12722,
      O => U3_CM1_add0000_0_CYMUXG_12733
    );
  U3_CM1_add0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_G,
      O => U3_CM1_add0000_0_CYSELG_12722
    );
  U3_CM1_Madd_add0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X55Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(0),
      O => U3_CM1_Madd_add0000_lut(0)
    );
  U3_CM1_add0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y21"
    )
    port map (
      O => U3_CM1_add0000_2_LOGIC_ZERO_12767
    );
  U3_CM1_add0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_XORF_12787,
      O => U3_CM1_add0000(2)
    );
  U3_CM1_add0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y21"
    )
    port map (
      I0 => U3_CM1_add0000_2_CYINIT_12786,
      I1 => U3_CM1_add0000_2_F,
      O => U3_CM1_add0000_2_XORF_12787
    );
  U3_CM1_add0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y21"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ZERO_12767,
      IB => U3_CM1_add0000_2_CYINIT_12786,
      SEL => U3_CM1_add0000_2_CYSELF_12773,
      O => U3_CM1_Madd_add0000_cy_2_Q
    );
  U3_CM1_add0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y21"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ZERO_12767,
      IB => U3_CM1_add0000_2_LOGIC_ZERO_12767,
      SEL => U3_CM1_add0000_2_CYSELF_12773,
      O => U3_CM1_add0000_2_CYMUXF2_12768
    );
  U3_CM1_add0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_1_Q,
      O => U3_CM1_add0000_2_CYINIT_12786
    );
  U3_CM1_add0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_F,
      O => U3_CM1_add0000_2_CYSELF_12773
    );
  U3_CM1_add0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_XORG_12775,
      O => U3_CM1_add0000(3)
    );
  U3_CM1_add0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y21"
    )
    port map (
      I0 => U3_CM1_Madd_add0000_cy_2_Q,
      I1 => U3_CM1_add0000_2_G,
      O => U3_CM1_add0000_2_XORG_12775
    );
  U3_CM1_add0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_CYMUXFAST_12772,
      O => U3_CM1_Madd_add0000_cy_3_Q
    );
  U3_CM1_add0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_1_Q,
      O => U3_CM1_add0000_2_FASTCARRY_12770
    );
  U3_CM1_add0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y21"
    )
    port map (
      I0 => U3_CM1_add0000_2_CYSELG_12758,
      I1 => U3_CM1_add0000_2_CYSELF_12773,
      O => U3_CM1_add0000_2_CYAND_12771
    );
  U3_CM1_add0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y21"
    )
    port map (
      IA => U3_CM1_add0000_2_CYMUXG2_12769,
      IB => U3_CM1_add0000_2_FASTCARRY_12770,
      SEL => U3_CM1_add0000_2_CYAND_12771,
      O => U3_CM1_add0000_2_CYMUXFAST_12772
    );
  U3_CM1_add0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y21"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ZERO_12767,
      IB => U3_CM1_add0000_2_CYMUXF2_12768,
      SEL => U3_CM1_add0000_2_CYSELG_12758,
      O => U3_CM1_add0000_2_CYMUXG2_12769
    );
  U3_CM1_add0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_G,
      O => U3_CM1_add0000_2_CYSELG_12758
    );
  U3_CM1_add0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      O => U3_CM1_add0000_4_LOGIC_ZERO_12805
    );
  U3_CM1_add0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_XORF_12825,
      O => U3_CM1_add0000(4)
    );
  U3_CM1_add0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      I0 => U3_CM1_add0000_4_CYINIT_12824,
      I1 => U3_CM1_add0000_4_F,
      O => U3_CM1_add0000_4_XORF_12825
    );
  U3_CM1_add0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ZERO_12805,
      IB => U3_CM1_add0000_4_CYINIT_12824,
      SEL => U3_CM1_add0000_4_CYSELF_12811,
      O => U3_CM1_Madd_add0000_cy_4_Q
    );
  U3_CM1_add0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ZERO_12805,
      IB => U3_CM1_add0000_4_LOGIC_ZERO_12805,
      SEL => U3_CM1_add0000_4_CYSELF_12811,
      O => U3_CM1_add0000_4_CYMUXF2_12806
    );
  U3_CM1_add0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_3_Q,
      O => U3_CM1_add0000_4_CYINIT_12824
    );
  U3_CM1_add0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_F,
      O => U3_CM1_add0000_4_CYSELF_12811
    );
  U3_CM1_add0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_XORG_12813,
      O => U3_CM1_add0000(5)
    );
  U3_CM1_add0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      I0 => U3_CM1_Madd_add0000_cy_4_Q,
      I1 => U3_CM1_add0000_4_G,
      O => U3_CM1_add0000_4_XORG_12813
    );
  U3_CM1_add0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_CYMUXFAST_12810,
      O => U3_CM1_Madd_add0000_cy_5_Q
    );
  U3_CM1_add0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_3_Q,
      O => U3_CM1_add0000_4_FASTCARRY_12808
    );
  U3_CM1_add0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      I0 => U3_CM1_add0000_4_CYSELG_12796,
      I1 => U3_CM1_add0000_4_CYSELF_12811,
      O => U3_CM1_add0000_4_CYAND_12809
    );
  U3_CM1_add0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      IA => U3_CM1_add0000_4_CYMUXG2_12807,
      IB => U3_CM1_add0000_4_FASTCARRY_12808,
      SEL => U3_CM1_add0000_4_CYAND_12809,
      O => U3_CM1_add0000_4_CYMUXFAST_12810
    );
  U3_CM1_add0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y22"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ZERO_12805,
      IB => U3_CM1_add0000_4_CYMUXF2_12806,
      SEL => U3_CM1_add0000_4_CYSELG_12796,
      O => U3_CM1_add0000_4_CYMUXG2_12807
    );
  U3_CM1_add0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_G,
      O => U3_CM1_add0000_4_CYSELG_12796
    );
  U3_CM1_add0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y23"
    )
    port map (
      O => U3_CM1_add0000_6_LOGIC_ZERO_12843
    );
  U3_CM1_add0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_XORF_12863,
      O => U3_CM1_add0000(6)
    );
  U3_CM1_add0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y23"
    )
    port map (
      I0 => U3_CM1_add0000_6_CYINIT_12862,
      I1 => U3_CM1_add0000_6_F,
      O => U3_CM1_add0000_6_XORF_12863
    );
  U3_CM1_add0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y23"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_12843,
      IB => U3_CM1_add0000_6_CYINIT_12862,
      SEL => U3_CM1_add0000_6_CYSELF_12849,
      O => U3_CM1_Madd_add0000_cy_6_Q
    );
  U3_CM1_add0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y23"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_12843,
      IB => U3_CM1_add0000_6_LOGIC_ZERO_12843,
      SEL => U3_CM1_add0000_6_CYSELF_12849,
      O => U3_CM1_add0000_6_CYMUXF2_12844
    );
  U3_CM1_add0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_5_Q,
      O => U3_CM1_add0000_6_CYINIT_12862
    );
  U3_CM1_add0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_F,
      O => U3_CM1_add0000_6_CYSELF_12849
    );
  U3_CM1_add0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_XORG_12851,
      O => U3_CM1_add0000(7)
    );
  U3_CM1_add0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y23"
    )
    port map (
      I0 => U3_CM1_Madd_add0000_cy_6_Q,
      I1 => U3_CM1_add0000_6_G,
      O => U3_CM1_add0000_6_XORG_12851
    );
  U3_CM1_add0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Madd_add0000_cy_5_Q,
      O => U3_CM1_add0000_6_FASTCARRY_12846
    );
  U3_CM1_add0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y23"
    )
    port map (
      I0 => U3_CM1_add0000_6_CYSELG_12834,
      I1 => U3_CM1_add0000_6_CYSELF_12849,
      O => U3_CM1_add0000_6_CYAND_12847
    );
  U3_CM1_add0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y23"
    )
    port map (
      IA => U3_CM1_add0000_6_CYMUXG2_12845,
      IB => U3_CM1_add0000_6_FASTCARRY_12846,
      SEL => U3_CM1_add0000_6_CYAND_12847,
      O => U3_CM1_add0000_6_CYMUXFAST_12848
    );
  U3_CM1_add0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y23"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_12843,
      IB => U3_CM1_add0000_6_CYMUXF2_12844,
      SEL => U3_CM1_add0000_6_CYSELG_12834,
      O => U3_CM1_add0000_6_CYMUXG2_12845
    );
  U3_CM1_add0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_G,
      O => U3_CM1_add0000_6_CYSELG_12834
    );
  U3_CM1_add0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X55Y24"
    )
    port map (
      O => U3_CM1_add0000_8_LOGIC_ZERO_12893
    );
  U3_CM1_add0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_XORF_12894,
      O => U3_CM1_add0000(8)
    );
  U3_CM1_add0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y24"
    )
    port map (
      I0 => U3_CM1_add0000_8_CYINIT_12892,
      I1 => U3_CM1_add0000_8_F,
      O => U3_CM1_add0000_8_XORF_12894
    );
  U3_CM1_add0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y24"
    )
    port map (
      IA => U3_CM1_add0000_8_LOGIC_ZERO_12893,
      IB => U3_CM1_add0000_8_CYINIT_12892,
      SEL => U3_CM1_add0000_8_CYSELF_12883,
      O => U3_CM1_Madd_add0000_cy_8_Q
    );
  U3_CM1_add0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_CYMUXFAST_12848,
      O => U3_CM1_add0000_8_CYINIT_12892
    );
  U3_CM1_add0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_F,
      O => U3_CM1_add0000_8_CYSELF_12883
    );
  U3_CM1_add0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_XORG_12880,
      O => U3_CM1_add0000(9)
    );
  U3_CM1_add0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y24"
    )
    port map (
      I0 => U3_CM1_Madd_add0000_cy_8_Q,
      I1 => U3_CM1_9_rt_12877,
      O => U3_CM1_add0000_8_XORG_12880
    );
  U2_Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y24"
    )
    port map (
      O => U2_Result_0_LOGIC_ZERO_12912
    );
  U2_Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y24"
    )
    port map (
      O => U2_Result_0_LOGIC_ONE_12929
    );
  U2_Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORF_12930,
      O => U2_Result(0)
    );
  U2_Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y24"
    )
    port map (
      I0 => U2_Result_0_CYINIT_12928,
      I1 => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_XORF_12930
    );
  U2_Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y24"
    )
    port map (
      IA => U2_Result_0_LOGIC_ONE_12929,
      IB => U2_Result_0_CYINIT_12928,
      SEL => U2_Result_0_CYSELF_12919,
      O => U2_Mcount_vcs_cy_0_Q
    );
  U2_Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_BXINV_12917,
      O => U2_Result_0_CYINIT_12928
    );
  U2_Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_lut(0),
      O => U2_Result_0_CYSELF_12919
    );
  U2_Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_BXINV_12917
    );
  U2_Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_XORG_12915,
      O => U2_Result(1)
    );
  U2_Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y24"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_0_Q,
      I1 => U2_Result_0_G,
      O => U2_Result_0_XORG_12915
    );
  U2_Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_CYMUXG_12914,
      O => U2_Mcount_vcs_cy_1_Q
    );
  U2_Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y24"
    )
    port map (
      IA => U2_Result_0_LOGIC_ZERO_12912,
      IB => U2_Mcount_vcs_cy_0_Q,
      SEL => U2_Result_0_CYSELG_12903,
      O => U2_Result_0_CYMUXG_12914
    );
  U2_Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_G,
      O => U2_Result_0_CYSELG_12903
    );
  U2_Result_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y25"
    )
    port map (
      O => U2_Result_2_LOGIC_ZERO_12948
    );
  U2_Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORF_12968,
      O => U2_Result(2)
    );
  U2_Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y25"
    )
    port map (
      I0 => U2_Result_2_CYINIT_12967,
      I1 => U2_Result_2_F,
      O => U2_Result_2_XORF_12968
    );
  U2_Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y25"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_12948,
      IB => U2_Result_2_CYINIT_12967,
      SEL => U2_Result_2_CYSELF_12954,
      O => U2_Mcount_vcs_cy_2_Q
    );
  U2_Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y25"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_12948,
      IB => U2_Result_2_LOGIC_ZERO_12948,
      SEL => U2_Result_2_CYSELF_12954,
      O => U2_Result_2_CYMUXF2_12949
    );
  U2_Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_CYINIT_12967
    );
  U2_Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_F,
      O => U2_Result_2_CYSELF_12954
    );
  U2_Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_XORG_12956,
      O => U2_Result(3)
    );
  U2_Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y25"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_2_Q,
      I1 => U2_Result_2_G,
      O => U2_Result_2_XORG_12956
    );
  U2_Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_CYMUXFAST_12953,
      O => U2_Mcount_vcs_cy_3_Q
    );
  U2_Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_1_Q,
      O => U2_Result_2_FASTCARRY_12951
    );
  U2_Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y25"
    )
    port map (
      I0 => U2_Result_2_CYSELG_12939,
      I1 => U2_Result_2_CYSELF_12954,
      O => U2_Result_2_CYAND_12952
    );
  U2_Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y25"
    )
    port map (
      IA => U2_Result_2_CYMUXG2_12950,
      IB => U2_Result_2_FASTCARRY_12951,
      SEL => U2_Result_2_CYAND_12952,
      O => U2_Result_2_CYMUXFAST_12953
    );
  U2_Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y25"
    )
    port map (
      IA => U2_Result_2_LOGIC_ZERO_12948,
      IB => U2_Result_2_CYMUXF2_12949,
      SEL => U2_Result_2_CYSELG_12939,
      O => U2_Result_2_CYMUXG2_12950
    );
  U2_Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_G,
      O => U2_Result_2_CYSELG_12939
    );
  U2_Result_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      O => U2_Result_4_LOGIC_ZERO_12986
    );
  U2_Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORF_13006,
      O => U2_Result(4)
    );
  U2_Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      I0 => U2_Result_4_CYINIT_13005,
      I1 => U2_Result_4_F,
      O => U2_Result_4_XORF_13006
    );
  U2_Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_12986,
      IB => U2_Result_4_CYINIT_13005,
      SEL => U2_Result_4_CYSELF_12992,
      O => U2_Mcount_vcs_cy_4_Q
    );
  U2_Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_12986,
      IB => U2_Result_4_LOGIC_ZERO_12986,
      SEL => U2_Result_4_CYSELF_12992,
      O => U2_Result_4_CYMUXF2_12987
    );
  U2_Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_CYINIT_13005
    );
  U2_Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_F,
      O => U2_Result_4_CYSELF_12992
    );
  U2_Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_XORG_12994,
      O => U2_Result(5)
    );
  U2_Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_4_Q,
      I1 => U2_Result_4_G,
      O => U2_Result_4_XORG_12994
    );
  U2_Result_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_CYMUXFAST_12991,
      O => U2_Mcount_vcs_cy_5_Q
    );
  U2_Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_3_Q,
      O => U2_Result_4_FASTCARRY_12989
    );
  U2_Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      I0 => U2_Result_4_CYSELG_12977,
      I1 => U2_Result_4_CYSELF_12992,
      O => U2_Result_4_CYAND_12990
    );
  U2_Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      IA => U2_Result_4_CYMUXG2_12988,
      IB => U2_Result_4_FASTCARRY_12989,
      SEL => U2_Result_4_CYAND_12990,
      O => U2_Result_4_CYMUXFAST_12991
    );
  U2_Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      IA => U2_Result_4_LOGIC_ZERO_12986,
      IB => U2_Result_4_CYMUXF2_12987,
      SEL => U2_Result_4_CYSELG_12977,
      O => U2_Result_4_CYMUXG2_12988
    );
  U2_Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_G,
      O => U2_Result_4_CYSELG_12977
    );
  U2_Result_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      O => U2_Result_6_LOGIC_ZERO_13024
    );
  U2_Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORF_13044,
      O => U2_Result(6)
    );
  U2_Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      I0 => U2_Result_6_CYINIT_13043,
      I1 => U2_Result_6_F,
      O => U2_Result_6_XORF_13044
    );
  U2_Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_13024,
      IB => U2_Result_6_CYINIT_13043,
      SEL => U2_Result_6_CYSELF_13030,
      O => U2_Mcount_vcs_cy_6_Q
    );
  U2_Result_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_13024,
      IB => U2_Result_6_LOGIC_ZERO_13024,
      SEL => U2_Result_6_CYSELF_13030,
      O => U2_Result_6_CYMUXF2_13025
    );
  U2_Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_CYINIT_13043
    );
  U2_Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_F,
      O => U2_Result_6_CYSELF_13030
    );
  U2_Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_XORG_13032,
      O => U2_Result(7)
    );
  U2_Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_6_Q,
      I1 => U2_Result_6_G,
      O => U2_Result_6_XORG_13032
    );
  U2_Result_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_cy_5_Q,
      O => U2_Result_6_FASTCARRY_13027
    );
  U2_Result_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      I0 => U2_Result_6_CYSELG_13015,
      I1 => U2_Result_6_CYSELF_13030,
      O => U2_Result_6_CYAND_13028
    );
  U2_Result_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      IA => U2_Result_6_CYMUXG2_13026,
      IB => U2_Result_6_FASTCARRY_13027,
      SEL => U2_Result_6_CYAND_13028,
      O => U2_Result_6_CYMUXFAST_13029
    );
  U2_Result_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      IA => U2_Result_6_LOGIC_ZERO_13024,
      IB => U2_Result_6_CYMUXF2_13025,
      SEL => U2_Result_6_CYSELG_13015,
      O => U2_Result_6_CYMUXG2_13026
    );
  U2_Result_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_G,
      O => U2_Result_6_CYSELG_13015
    );
  U2_Result_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y28"
    )
    port map (
      O => U2_Result_8_LOGIC_ZERO_13074
    );
  U2_Result_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORF_13075,
      O => U2_Result(8)
    );
  U2_Result_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y28"
    )
    port map (
      I0 => U2_Result_8_CYINIT_13073,
      I1 => U2_Result_8_F,
      O => U2_Result_8_XORF_13075
    );
  U2_Result_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y28"
    )
    port map (
      IA => U2_Result_8_LOGIC_ZERO_13074,
      IB => U2_Result_8_CYINIT_13073,
      SEL => U2_Result_8_CYSELF_13064,
      O => U2_Mcount_vcs_cy_8_Q
    );
  U2_Result_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_CYMUXFAST_13029,
      O => U2_Result_8_CYINIT_13073
    );
  U2_Result_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_F,
      O => U2_Result_8_CYSELF_13064
    );
  U2_Result_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_XORG_13061,
      O => U2_Result(9)
    );
  U2_Result_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y28"
    )
    port map (
      I0 => U2_Mcount_vcs_cy_8_Q,
      I1 => U2_vcs_9_rt_13058,
      O => U2_Result_8_XORG_13061
    );
  sig_tank1rom1s_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_4_XORF_13111,
      O => sig_tank1rom1s(4)
    );
  sig_tank1rom1s_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y64"
    )
    port map (
      I0 => sig_tank1rom1s_4_CYINIT_13110,
      I1 => U3_Madd_tank1rom1s_lut(4),
      O => sig_tank1rom1s_4_XORF_13111
    );
  sig_tank1rom1s_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y64"
    )
    port map (
      IA => sig_tank1rom1s_4_CY0F_13109,
      IB => sig_tank1rom1s_4_CYINIT_13110,
      SEL => sig_tank1rom1s_4_CYSELF_13101,
      O => U3_Madd_tank1rom1s_cy_4_Q
    );
  sig_tank1rom1s_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_4_BXINV_13099,
      O => sig_tank1rom1s_4_CYINIT_13110
    );
  sig_tank1rom1s_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2(0),
      O => sig_tank1rom1s_4_CY0F_13109
    );
  sig_tank1rom1s_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(4),
      O => sig_tank1rom1s_4_CYSELF_13101
    );
  sig_tank1rom1s_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => sig_tank1rom1s_4_BXINV_13099
    );
  sig_tank1rom1s_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_4_XORG_13097,
      O => sig_tank1rom1s(5)
    );
  sig_tank1rom1s_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y64"
    )
    port map (
      I0 => U3_Madd_tank1rom1s_cy_4_Q,
      I1 => U3_Madd_tank1rom1s_lut(5),
      O => sig_tank1rom1s_4_XORG_13097
    );
  sig_tank1rom1s_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_4_CYMUXG_13096,
      O => U3_Madd_tank1rom1s_cy_5_Q
    );
  sig_tank1rom1s_4_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y64"
    )
    port map (
      IA => sig_tank1rom1s_4_CY0G_13094,
      IB => U3_Madd_tank1rom1s_cy_4_Q,
      SEL => sig_tank1rom1s_4_CYSELG_13087,
      O => sig_tank1rom1s_4_CYMUXG_13096
    );
  sig_tank1rom1s_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2(1),
      O => sig_tank1rom1s_4_CY0G_13094
    );
  sig_tank1rom1s_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(5),
      O => sig_tank1rom1s_4_CYSELG_13087
    );
  sig_tank1rom1s_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_6_XORF_13150,
      O => sig_tank1rom1s(6)
    );
  sig_tank1rom1s_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y65"
    )
    port map (
      I0 => sig_tank1rom1s_6_CYINIT_13149,
      I1 => U3_Madd_tank1rom1s_lut(6),
      O => sig_tank1rom1s_6_XORF_13150
    );
  sig_tank1rom1s_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y65"
    )
    port map (
      IA => sig_tank1rom1s_6_CY0F_13148,
      IB => sig_tank1rom1s_6_CYINIT_13149,
      SEL => sig_tank1rom1s_6_CYSELF_13138,
      O => U3_Madd_tank1rom1s_cy_6_Q
    );
  sig_tank1rom1s_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y65"
    )
    port map (
      IA => sig_tank1rom1s_6_CY0F_13148,
      IB => sig_tank1rom1s_6_CY0F_13148,
      SEL => sig_tank1rom1s_6_CYSELF_13138,
      O => sig_tank1rom1s_6_CYMUXF2_13133
    );
  sig_tank1rom1s_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_cy_5_Q,
      O => sig_tank1rom1s_6_CYINIT_13149
    );
  sig_tank1rom1s_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2(2),
      O => sig_tank1rom1s_6_CY0F_13148
    );
  sig_tank1rom1s_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(6),
      O => sig_tank1rom1s_6_CYSELF_13138
    );
  sig_tank1rom1s_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_6_XORG_13140,
      O => sig_tank1rom1s(7)
    );
  sig_tank1rom1s_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y65"
    )
    port map (
      I0 => U3_Madd_tank1rom1s_cy_6_Q,
      I1 => U3_Madd_tank1rom1s_lut(7),
      O => sig_tank1rom1s_6_XORG_13140
    );
  sig_tank1rom1s_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_6_CYMUXFAST_13137,
      O => U3_Madd_tank1rom1s_cy_7_Q
    );
  sig_tank1rom1s_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_cy_5_Q,
      O => sig_tank1rom1s_6_FASTCARRY_13135
    );
  sig_tank1rom1s_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y65"
    )
    port map (
      I0 => sig_tank1rom1s_6_CYSELG_13124,
      I1 => sig_tank1rom1s_6_CYSELF_13138,
      O => sig_tank1rom1s_6_CYAND_13136
    );
  sig_tank1rom1s_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y65"
    )
    port map (
      IA => sig_tank1rom1s_6_CYMUXG2_13134,
      IB => sig_tank1rom1s_6_FASTCARRY_13135,
      SEL => sig_tank1rom1s_6_CYAND_13136,
      O => sig_tank1rom1s_6_CYMUXFAST_13137
    );
  sig_tank1rom1s_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y65"
    )
    port map (
      IA => sig_tank1rom1s_6_CY0G_13132,
      IB => sig_tank1rom1s_6_CYMUXF2_13133,
      SEL => sig_tank1rom1s_6_CYSELG_13124,
      O => sig_tank1rom1s_6_CYMUXG2_13134
    );
  sig_tank1rom1s_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2(3),
      O => sig_tank1rom1s_6_CY0G_13132
    );
  sig_tank1rom1s_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(7),
      O => sig_tank1rom1s_6_CYSELG_13124
    );
  sig_tank1rom1s_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_8_XORF_13189,
      O => sig_tank1rom1s(8)
    );
  sig_tank1rom1s_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y66"
    )
    port map (
      I0 => sig_tank1rom1s_8_CYINIT_13188,
      I1 => U3_Madd_tank1rom1s_lut(8),
      O => sig_tank1rom1s_8_XORF_13189
    );
  sig_tank1rom1s_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y66"
    )
    port map (
      IA => sig_tank1rom1s_8_CY0F_13187,
      IB => sig_tank1rom1s_8_CYINIT_13188,
      SEL => sig_tank1rom1s_8_CYSELF_13177,
      O => U3_Madd_tank1rom1s_cy_8_Q
    );
  sig_tank1rom1s_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y66"
    )
    port map (
      IA => sig_tank1rom1s_8_CY0F_13187,
      IB => sig_tank1rom1s_8_CY0F_13187,
      SEL => sig_tank1rom1s_8_CYSELF_13177,
      O => sig_tank1rom1s_8_CYMUXF2_13172
    );
  sig_tank1rom1s_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_cy_7_Q,
      O => sig_tank1rom1s_8_CYINIT_13188
    );
  sig_tank1rom1s_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_8_0,
      O => sig_tank1rom1s_8_CY0F_13187
    );
  sig_tank1rom1s_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(8),
      O => sig_tank1rom1s_8_CYSELF_13177
    );
  sig_tank1rom1s_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_8_XORG_13179,
      O => sig_tank1rom1s(9)
    );
  sig_tank1rom1s_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y66"
    )
    port map (
      I0 => U3_Madd_tank1rom1s_cy_8_Q,
      I1 => U3_Madd_tank1rom1s_lut(9),
      O => sig_tank1rom1s_8_XORG_13179
    );
  sig_tank1rom1s_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_cy_7_Q,
      O => sig_tank1rom1s_8_FASTCARRY_13174
    );
  sig_tank1rom1s_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y66"
    )
    port map (
      I0 => sig_tank1rom1s_8_CYSELG_13164,
      I1 => sig_tank1rom1s_8_CYSELF_13177,
      O => sig_tank1rom1s_8_CYAND_13175
    );
  sig_tank1rom1s_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y66"
    )
    port map (
      IA => sig_tank1rom1s_8_CYMUXG2_13173,
      IB => sig_tank1rom1s_8_FASTCARRY_13174,
      SEL => sig_tank1rom1s_8_CYAND_13175,
      O => sig_tank1rom1s_8_CYMUXFAST_13176
    );
  sig_tank1rom1s_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y66"
    )
    port map (
      IA => sig_tank1rom1s_8_CY0G_13171,
      IB => sig_tank1rom1s_8_CYMUXF2_13172,
      SEL => sig_tank1rom1s_8_CYSELG_13164,
      O => sig_tank1rom1s_8_CYMUXG2_13173
    );
  sig_tank1rom1s_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_9_0,
      O => sig_tank1rom1s_8_CY0G_13171
    );
  sig_tank1rom1s_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(9),
      O => sig_tank1rom1s_8_CYSELG_13164
    );
  U3_Madd_tank1rom1s_lut_10_Q : X_LUT4
    generic map(
      INIT => X"3636",
      LOC => "SLICE_X55Y67"
    )
    port map (
      ADR0 => U3_font2(5),
      ADR1 => U3_Madd_tank1rom10s_lut_10_0,
      ADR2 => U3_font2(4),
      ADR3 => VCC,
      O => U3_Madd_tank1rom1s_lut(10)
    );
  sig_tank1rom1s_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_10_XORF_13220,
      O => sig_tank1rom1s(10)
    );
  sig_tank1rom1s_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y67"
    )
    port map (
      I0 => sig_tank1rom1s_10_CYINIT_13219,
      I1 => U3_Madd_tank1rom1s_lut(10),
      O => sig_tank1rom1s_10_XORF_13220
    );
  sig_tank1rom1s_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y67"
    )
    port map (
      IA => sig_tank1rom1s_10_CY0F_13218,
      IB => sig_tank1rom1s_10_CYINIT_13219,
      SEL => sig_tank1rom1s_10_CYSELF_13211,
      O => U3_Madd_tank1rom1s_cy_10_Q
    );
  sig_tank1rom1s_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_8_CYMUXFAST_13176,
      O => sig_tank1rom1s_10_CYINIT_13219
    );
  sig_tank1rom1s_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut_10_0,
      O => sig_tank1rom1s_10_CY0F_13218
    );
  sig_tank1rom1s_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom1s_lut(10),
      O => sig_tank1rom1s_10_CYSELF_13211
    );
  sig_tank1rom1s_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s_10_XORG_13208,
      O => sig_tank1rom1s(11)
    );
  sig_tank1rom1s_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y67"
    )
    port map (
      I0 => U3_Madd_tank1rom1s_cy_10_Q,
      I1 => U3_tank1rom10s_sub0001_10_111_13205,
      O => sig_tank1rom1s_10_XORG_13208
    );
  U3_tank1rom10s_sub0001_10_112 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X55Y67"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR1 => U3_tank1rom10s_sub0000(9),
      ADR2 => U3_tank1rom10s_sub0000(8),
      ADR3 => VCC,
      O => U3_tank1rom10s_sub0001_10_111_13205
    );
  title_Madd_rom_addr2_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X37Y25"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => title_ypix_addsub0000_0_Q,
      ADR2 => VCC,
      ADR3 => U2_hcs(2),
      O => title_Madd_rom_addr2_add0000_Madd_lut(3)
    );
  sig_romTitle_addr14_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_3_XORF_13256,
      O => sig_romTitle_addr14(3)
    );
  sig_romTitle_addr14_3_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y25"
    )
    port map (
      I0 => sig_romTitle_addr14_3_CYINIT_13255,
      I1 => title_Madd_rom_addr2_add0000_Madd_lut(3),
      O => sig_romTitle_addr14_3_XORF_13256
    );
  sig_romTitle_addr14_3_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y25"
    )
    port map (
      IA => sig_romTitle_addr14_3_CY0F_13254,
      IB => sig_romTitle_addr14_3_CYINIT_13255,
      SEL => sig_romTitle_addr14_3_CYSELF_13247,
      O => title_Madd_rom_addr2_add0000_Madd_cy_3_Q
    );
  sig_romTitle_addr14_3_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_3_BXINV_13245,
      O => sig_romTitle_addr14_3_CYINIT_13255
    );
  sig_romTitle_addr14_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_0_Q,
      O => sig_romTitle_addr14_3_CY0F_13254
    );
  sig_romTitle_addr14_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_lut(3),
      O => sig_romTitle_addr14_3_CYSELF_13247
    );
  sig_romTitle_addr14_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => sig_romTitle_addr14_3_BXINV_13245
    );
  sig_romTitle_addr14_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_3_XORG_13243,
      O => sig_romTitle_addr14(4)
    );
  sig_romTitle_addr14_3_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y25"
    )
    port map (
      I0 => title_Madd_rom_addr2_add0000_Madd_cy_3_Q,
      I1 => title_Madd_rom_addr2_add0000_Madd_lut(4),
      O => sig_romTitle_addr14_3_XORG_13243
    );
  sig_romTitle_addr14_3_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_3_CYMUXG_13242,
      O => title_Madd_rom_addr2_add0000_Madd_cy_4_Q
    );
  sig_romTitle_addr14_3_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y25"
    )
    port map (
      IA => sig_romTitle_addr14_3_CY0G_13240,
      IB => title_Madd_rom_addr2_add0000_Madd_cy_3_Q,
      SEL => sig_romTitle_addr14_3_CYSELG_13234,
      O => sig_romTitle_addr14_3_CYMUXG_13242
    );
  sig_romTitle_addr14_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001(4),
      O => sig_romTitle_addr14_3_CY0G_13240
    );
  sig_romTitle_addr14_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_lut(4),
      O => sig_romTitle_addr14_3_CYSELG_13234
    );
  title_Madd_rom_addr2_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X37Y25"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => title_rom_addr2_addsub0001(4),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(2),
      O => title_Madd_rom_addr2_add0000_Madd_lut(4)
    );
  sig_romTitle_addr14_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_5_XORF_13295,
      O => sig_romTitle_addr14(5)
    );
  sig_romTitle_addr14_5_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y26"
    )
    port map (
      I0 => sig_romTitle_addr14_5_CYINIT_13294,
      I1 => title_Madd_rom_addr2_add0000_Madd_lut(5),
      O => sig_romTitle_addr14_5_XORF_13295
    );
  sig_romTitle_addr14_5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y26"
    )
    port map (
      IA => sig_romTitle_addr14_5_CY0F_13293,
      IB => sig_romTitle_addr14_5_CYINIT_13294,
      SEL => sig_romTitle_addr14_5_CYSELF_13281,
      O => title_Madd_rom_addr2_add0000_Madd_cy_5_Q
    );
  sig_romTitle_addr14_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y26"
    )
    port map (
      IA => sig_romTitle_addr14_5_CY0F_13293,
      IB => sig_romTitle_addr14_5_CY0F_13293,
      SEL => sig_romTitle_addr14_5_CYSELF_13281,
      O => sig_romTitle_addr14_5_CYMUXF2_13276
    );
  sig_romTitle_addr14_5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_cy_4_Q,
      O => sig_romTitle_addr14_5_CYINIT_13294
    );
  sig_romTitle_addr14_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001(5),
      O => sig_romTitle_addr14_5_CY0F_13293
    );
  sig_romTitle_addr14_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_lut(5),
      O => sig_romTitle_addr14_5_CYSELF_13281
    );
  sig_romTitle_addr14_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_5_XORG_13283,
      O => sig_romTitle_addr14(6)
    );
  sig_romTitle_addr14_5_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y26"
    )
    port map (
      I0 => title_Madd_rom_addr2_add0000_Madd_cy_5_Q,
      I1 => title_Madd_rom_addr2_add0000_Madd_lut(6),
      O => sig_romTitle_addr14_5_XORG_13283
    );
  sig_romTitle_addr14_5_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_5_CYMUXFAST_13280,
      O => title_Madd_rom_addr2_add0000_Madd_cy_6_Q
    );
  sig_romTitle_addr14_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_cy_4_Q,
      O => sig_romTitle_addr14_5_FASTCARRY_13278
    );
  sig_romTitle_addr14_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y26"
    )
    port map (
      I0 => sig_romTitle_addr14_5_CYSELG_13268,
      I1 => sig_romTitle_addr14_5_CYSELF_13281,
      O => sig_romTitle_addr14_5_CYAND_13279
    );
  sig_romTitle_addr14_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y26"
    )
    port map (
      IA => sig_romTitle_addr14_5_CYMUXG2_13277,
      IB => sig_romTitle_addr14_5_FASTCARRY_13278,
      SEL => sig_romTitle_addr14_5_CYAND_13279,
      O => sig_romTitle_addr14_5_CYMUXFAST_13280
    );
  sig_romTitle_addr14_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y26"
    )
    port map (
      IA => sig_romTitle_addr14_5_CY0G_13275,
      IB => sig_romTitle_addr14_5_CYMUXF2_13276,
      SEL => sig_romTitle_addr14_5_CYSELG_13268,
      O => sig_romTitle_addr14_5_CYMUXG2_13277
    );
  sig_romTitle_addr14_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001(6),
      O => sig_romTitle_addr14_5_CY0G_13275
    );
  sig_romTitle_addr14_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_lut(6),
      O => sig_romTitle_addr14_5_CYSELG_13268
    );
  title_Madd_rom_addr2_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X37Y26"
    )
    port map (
      ADR0 => title_rom_addr2_addsub0001(6),
      ADR1 => U2_hcs(6),
      ADR2 => title_N01,
      ADR3 => VCC,
      O => title_Madd_rom_addr2_add0000_Madd_lut(6)
    );
  sig_romTitle_addr14_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_7_XORF_13334,
      O => sig_romTitle_addr14(7)
    );
  sig_romTitle_addr14_7_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y27"
    )
    port map (
      I0 => sig_romTitle_addr14_7_CYINIT_13333,
      I1 => title_Madd_rom_addr2_add0000_Madd_lut(7),
      O => sig_romTitle_addr14_7_XORF_13334
    );
  sig_romTitle_addr14_7_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y27"
    )
    port map (
      IA => sig_romTitle_addr14_7_CY0F_13332,
      IB => sig_romTitle_addr14_7_CYINIT_13333,
      SEL => sig_romTitle_addr14_7_CYSELF_13322,
      O => title_Madd_rom_addr2_add0000_Madd_cy_7_Q
    );
  sig_romTitle_addr14_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y27"
    )
    port map (
      IA => sig_romTitle_addr14_7_CY0F_13332,
      IB => sig_romTitle_addr14_7_CY0F_13332,
      SEL => sig_romTitle_addr14_7_CYSELF_13322,
      O => sig_romTitle_addr14_7_CYMUXF2_13317
    );
  sig_romTitle_addr14_7_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_cy_6_Q,
      O => sig_romTitle_addr14_7_CYINIT_13333
    );
  sig_romTitle_addr14_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001(7),
      O => sig_romTitle_addr14_7_CY0F_13332
    );
  sig_romTitle_addr14_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_lut(7),
      O => sig_romTitle_addr14_7_CYSELF_13322
    );
  sig_romTitle_addr14_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_7_XORG_13324,
      O => sig_romTitle_addr14(8)
    );
  sig_romTitle_addr14_7_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y27"
    )
    port map (
      I0 => title_Madd_rom_addr2_add0000_Madd_cy_7_Q,
      I1 => title_Madd_rom_addr2_add0000_Madd_lut(8),
      O => sig_romTitle_addr14_7_XORG_13324
    );
  sig_romTitle_addr14_7_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_7_CYMUXFAST_13321,
      O => title_Madd_rom_addr2_add0000_Madd_cy_8_Q
    );
  sig_romTitle_addr14_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_cy_6_Q,
      O => sig_romTitle_addr14_7_FASTCARRY_13319
    );
  sig_romTitle_addr14_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y27"
    )
    port map (
      I0 => sig_romTitle_addr14_7_CYSELG_13309,
      I1 => sig_romTitle_addr14_7_CYSELF_13322,
      O => sig_romTitle_addr14_7_CYAND_13320
    );
  sig_romTitle_addr14_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y27"
    )
    port map (
      IA => sig_romTitle_addr14_7_CYMUXG2_13318,
      IB => sig_romTitle_addr14_7_FASTCARRY_13319,
      SEL => sig_romTitle_addr14_7_CYAND_13320,
      O => sig_romTitle_addr14_7_CYMUXFAST_13321
    );
  sig_romTitle_addr14_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y27"
    )
    port map (
      IA => sig_romTitle_addr14_7_CY0G_13316,
      IB => sig_romTitle_addr14_7_CYMUXF2_13317,
      SEL => sig_romTitle_addr14_7_CYSELG_13309,
      O => sig_romTitle_addr14_7_CYMUXG2_13318
    );
  sig_romTitle_addr14_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001(8),
      O => sig_romTitle_addr14_7_CY0G_13316
    );
  sig_romTitle_addr14_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_lut(8),
      O => sig_romTitle_addr14_7_CYSELG_13309
    );
  sig_romTitle_addr14_9_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      O => sig_romTitle_addr14_9_LOGIC_ZERO_13355
    );
  sig_romTitle_addr14_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_9_XORF_13373,
      O => sig_romTitle_addr14(9)
    );
  sig_romTitle_addr14_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      I0 => sig_romTitle_addr14_9_CYINIT_13372,
      I1 => title_Madd_rom_addr2_add0000_Madd_lut(9),
      O => sig_romTitle_addr14_9_XORF_13373
    );
  sig_romTitle_addr14_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      IA => sig_romTitle_addr14_9_CY0F_13371,
      IB => sig_romTitle_addr14_9_CYINIT_13372,
      SEL => sig_romTitle_addr14_9_CYSELF_13361,
      O => title_Madd_rom_addr2_add0000_Madd_cy_9_Q
    );
  sig_romTitle_addr14_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      IA => sig_romTitle_addr14_9_CY0F_13371,
      IB => sig_romTitle_addr14_9_CY0F_13371,
      SEL => sig_romTitle_addr14_9_CYSELF_13361,
      O => sig_romTitle_addr14_9_CYMUXF2_13356
    );
  sig_romTitle_addr14_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_cy_8_Q,
      O => sig_romTitle_addr14_9_CYINIT_13372
    );
  sig_romTitle_addr14_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001(9),
      O => sig_romTitle_addr14_9_CY0F_13371
    );
  sig_romTitle_addr14_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_lut(9),
      O => sig_romTitle_addr14_9_CYSELF_13361
    );
  sig_romTitle_addr14_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_9_XORG_13363,
      O => sig_romTitle_addr14(10)
    );
  sig_romTitle_addr14_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      I0 => title_Madd_rom_addr2_add0000_Madd_cy_9_Q,
      I1 => sig_romTitle_addr14_9_G,
      O => sig_romTitle_addr14_9_XORG_13363
    );
  sig_romTitle_addr14_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_9_CYMUXFAST_13360,
      O => title_Madd_rom_addr2_add0000_Madd_cy_10_Q
    );
  sig_romTitle_addr14_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_cy_8_Q,
      O => sig_romTitle_addr14_9_FASTCARRY_13358
    );
  sig_romTitle_addr14_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      I0 => sig_romTitle_addr14_9_CYSELG_13346,
      I1 => sig_romTitle_addr14_9_CYSELF_13361,
      O => sig_romTitle_addr14_9_CYAND_13359
    );
  sig_romTitle_addr14_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      IA => sig_romTitle_addr14_9_CYMUXG2_13357,
      IB => sig_romTitle_addr14_9_FASTCARRY_13358,
      SEL => sig_romTitle_addr14_9_CYAND_13359,
      O => sig_romTitle_addr14_9_CYMUXFAST_13360
    );
  sig_romTitle_addr14_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y28"
    )
    port map (
      IA => sig_romTitle_addr14_9_LOGIC_ZERO_13355,
      IB => sig_romTitle_addr14_9_CYMUXF2_13356,
      SEL => sig_romTitle_addr14_9_CYSELG_13346,
      O => sig_romTitle_addr14_9_CYMUXG2_13357
    );
  sig_romTitle_addr14_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_9_G,
      O => sig_romTitle_addr14_9_CYSELG_13346
    );
  sig_romTitle_addr14_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      O => sig_romTitle_addr14_11_LOGIC_ZERO_13391
    );
  sig_romTitle_addr14_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_11_XORF_13411,
      O => sig_romTitle_addr14(11)
    );
  sig_romTitle_addr14_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      I0 => sig_romTitle_addr14_11_CYINIT_13410,
      I1 => sig_romTitle_addr14_11_F,
      O => sig_romTitle_addr14_11_XORF_13411
    );
  sig_romTitle_addr14_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      IA => sig_romTitle_addr14_11_LOGIC_ZERO_13391,
      IB => sig_romTitle_addr14_11_CYINIT_13410,
      SEL => sig_romTitle_addr14_11_CYSELF_13397,
      O => title_Madd_rom_addr2_add0000_Madd_cy_11_Q
    );
  sig_romTitle_addr14_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      IA => sig_romTitle_addr14_11_LOGIC_ZERO_13391,
      IB => sig_romTitle_addr14_11_LOGIC_ZERO_13391,
      SEL => sig_romTitle_addr14_11_CYSELF_13397,
      O => sig_romTitle_addr14_11_CYMUXF2_13392
    );
  sig_romTitle_addr14_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_cy_10_Q,
      O => sig_romTitle_addr14_11_CYINIT_13410
    );
  sig_romTitle_addr14_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_11_F,
      O => sig_romTitle_addr14_11_CYSELF_13397
    );
  sig_romTitle_addr14_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_11_XORG_13399,
      O => sig_romTitle_addr14(12)
    );
  sig_romTitle_addr14_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      I0 => title_Madd_rom_addr2_add0000_Madd_cy_11_Q,
      I1 => sig_romTitle_addr14_11_G,
      O => sig_romTitle_addr14_11_XORG_13399
    );
  sig_romTitle_addr14_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_add0000_Madd_cy_10_Q,
      O => sig_romTitle_addr14_11_FASTCARRY_13394
    );
  sig_romTitle_addr14_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      I0 => sig_romTitle_addr14_11_CYSELG_13382,
      I1 => sig_romTitle_addr14_11_CYSELF_13397,
      O => sig_romTitle_addr14_11_CYAND_13395
    );
  sig_romTitle_addr14_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      IA => sig_romTitle_addr14_11_CYMUXG2_13393,
      IB => sig_romTitle_addr14_11_FASTCARRY_13394,
      SEL => sig_romTitle_addr14_11_CYAND_13395,
      O => sig_romTitle_addr14_11_CYMUXFAST_13396
    );
  sig_romTitle_addr14_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y29"
    )
    port map (
      IA => sig_romTitle_addr14_11_LOGIC_ZERO_13391,
      IB => sig_romTitle_addr14_11_CYMUXF2_13392,
      SEL => sig_romTitle_addr14_11_CYSELG_13382,
      O => sig_romTitle_addr14_11_CYMUXG2_13393
    );
  sig_romTitle_addr14_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_11_G,
      O => sig_romTitle_addr14_11_CYSELG_13382
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y30"
    )
    port map (
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_13448
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_13449,
      O => sig_romTitle_addr14(13)
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y30"
    )
    port map (
      I0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_13447,
      I1 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORF_13449
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y30"
    )
    port map (
      IA => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_LOGIC_ZERO_13448,
      IB => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_13447,
      SEL => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_13438,
      O => title_Madd_rom_addr2_add0000_Madd_cy_13_Q
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14_11_CYMUXFAST_13396,
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYINIT_13447
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F,
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CYSELF_13438
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_13432,
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_13433
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_13432,
      O => sig_romTitle_addr14(14)
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_13431,
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_GYMUX_13432
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y30"
    )
    port map (
      I0 => title_Madd_rom_addr2_add0000_Madd_cy_13_Q,
      I1 => title_rom_addr2_addsub0001_14_rt_13428,
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_XORG_13431
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_13420
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X37Y30",
      INIT => '0'
    )
    port map (
      I => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_DYMUX_13433,
      CE => VCC,
      CLK => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLKINV_13420,
      SET => GND,
      RST => GND,
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_9543
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y60"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U3_spriteonM2_addsub0002(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y60"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0F_13479,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYINIT_13480,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELF_13471,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy(0)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_BXINV_13469,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYINIT_13480
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0F_13479
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(0),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELF_13471
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_BXINV_13469
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y60"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0G_13466,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy(0),
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELG_13458,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYMUXG_13468
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CY0G_13466
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(1),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYSELG_13458
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X47Y60"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => U3_spriteonM2_addsub0002(1),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y61"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0F_13511,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0F_13511,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELF_13502,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXF2_13497
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0F_13511
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(2),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELF_13502
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_cy_1_CYMUXG_13468,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_FASTCARRY_13499
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y61"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELG_13488,
      I1 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELF_13502,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYAND_13500
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y61"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXG2_13498,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_FASTCARRY_13499,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYAND_13500,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXFAST_13501
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y61"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0G_13496,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXF2_13497,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELG_13488,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXG2_13498
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CY0G_13496
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(3),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYSELG_13488
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y61"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U3_spriteonM2_addsub0002(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y62"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0F_13542,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0F_13542,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELF_13533,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXF2_13528
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0F_13542
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(4),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELF_13533
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_cy_3_CYMUXFAST_13501,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_FASTCARRY_13530
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y62"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELG_13519,
      I1 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELF_13533,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYAND_13531
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y62"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXG2_13529,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_FASTCARRY_13530,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYAND_13531,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXFAST_13532
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y62"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0G_13527,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXF2_13528,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELG_13519,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXG2_13529
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CY0G_13527
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(5),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYSELG_13519
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0F_13573,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0F_13573,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELF_13564,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXF2_13559
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0F_13573
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(6),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELF_13564
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_cy_5_CYMUXFAST_13532,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_FASTCARRY_13561
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y63"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELG_13550,
      I1 => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELF_13564,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYAND_13562
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXG2_13560,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_FASTCARRY_13561,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYAND_13562,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXFAST_13563
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0G_13558,
      IB => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXF2_13559,
      SEL => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELG_13550,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXG2_13560
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CY0G_13558
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(7),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYSELG_13550
    );
  U3_spriteonM2_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y64"
    )
    port map (
      IA => U3_spriteonM2_cmp_ge0000_CY0F_13604,
      IB => U3_spriteonM2_cmp_ge0000_CY0F_13604,
      SEL => U3_spriteonM2_cmp_ge0000_CYSELF_13595,
      O => U3_spriteonM2_cmp_ge0000_CYMUXF2_13590
    );
  U3_spriteonM2_cmp_ge0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U3_spriteonM2_cmp_ge0000_CY0F_13604
    );
  U3_spriteonM2_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(8),
      O => U3_spriteonM2_cmp_ge0000_CYSELF_13595
    );
  U3_spriteonM2_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_cmp_ge0000_CYMUXFAST_13594,
      O => U3_spriteonM2_cmp_ge0000
    );
  U3_spriteonM2_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_cy_7_CYMUXFAST_13563,
      O => U3_spriteonM2_cmp_ge0000_FASTCARRY_13592
    );
  U3_spriteonM2_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y64"
    )
    port map (
      I0 => U3_spriteonM2_cmp_ge0000_CYSELG_13581,
      I1 => U3_spriteonM2_cmp_ge0000_CYSELF_13595,
      O => U3_spriteonM2_cmp_ge0000_CYAND_13593
    );
  U3_spriteonM2_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y64"
    )
    port map (
      IA => U3_spriteonM2_cmp_ge0000_CYMUXG2_13591,
      IB => U3_spriteonM2_cmp_ge0000_FASTCARRY_13592,
      SEL => U3_spriteonM2_cmp_ge0000_CYAND_13593,
      O => U3_spriteonM2_cmp_ge0000_CYMUXFAST_13594
    );
  U3_spriteonM2_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y64"
    )
    port map (
      IA => U3_spriteonM2_cmp_ge0000_CY0G_13589,
      IB => U3_spriteonM2_cmp_ge0000_CYMUXF2_13590,
      SEL => U3_spriteonM2_cmp_ge0000_CYSELG_13581,
      O => U3_spriteonM2_cmp_ge0000_CYMUXG2_13591
    );
  U3_spriteonM2_cmp_ge0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U3_spriteonM2_cmp_ge0000_CY0G_13589
    );
  U3_spriteonM2_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_ge0000_lut(9),
      O => U3_spriteonM2_cmp_ge0000_CYSELG_13581
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0F_13633,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYINIT_13634,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELF_13625,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy(0)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_BXINV_13623,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYINIT_13634
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(0),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0F_13633
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(0),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELF_13625
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_BXINV_13623
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X43Y24"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0G_13620,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy(0),
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELG_13612,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYMUXG_13622
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(1),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CY0G_13620
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(1),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYSELG_13612
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0F_13665,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0F_13665,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELF_13656,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXF2_13651
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(2),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0F_13665
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(2),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELF_13656
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_cy_1_CYMUXG_13622,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_FASTCARRY_13653
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELG_13642,
      I1 => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELF_13656,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYAND_13654
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXG2_13652,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_FASTCARRY_13653,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYAND_13654,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXFAST_13655
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y25"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0G_13650,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXF2_13651,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELG_13642,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXG2_13652
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(3),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CY0G_13650
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(3),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYSELG_13642
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X43Y26"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0001(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(4)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0F_13696,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0F_13696,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELF_13687,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXF2_13682
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(4),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0F_13696
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(4),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELF_13687
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_cy_3_CYMUXFAST_13655,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_FASTCARRY_13684
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELG_13673,
      I1 => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELF_13687,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYAND_13685
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXG2_13683,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_FASTCARRY_13684,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYAND_13685,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXFAST_13686
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y26"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0G_13681,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXF2_13682,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELG_13673,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXG2_13683
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(5),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CY0G_13681
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(5),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYSELG_13673
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X43Y27"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0001(6),
      ADR1 => VCC,
      ADR2 => U2_hcs(6),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(6)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y27"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0F_13727,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0F_13727,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELF_13718,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXF2_13713
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(6),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0F_13727
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(6),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELF_13718
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_cy_5_CYMUXFAST_13686,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_FASTCARRY_13715
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y27"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELG_13704,
      I1 => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELF_13718,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYAND_13716
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y27"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXG2_13714,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_FASTCARRY_13715,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYAND_13716,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXFAST_13717
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y27"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0G_13712,
      IB => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXF2_13713,
      SEL => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELG_13704,
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXG2_13714
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(7),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CY0G_13712
    );
  U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(7),
      O => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYSELG_13704
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X43Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0001(7),
      ADR2 => U2_hcs(7),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(7)
    );
  U3_spriteonM2_cmp_le0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y28"
    )
    port map (
      IA => U3_spriteonM2_cmp_le0000_CY0F_13758,
      IB => U3_spriteonM2_cmp_le0000_CY0F_13758,
      SEL => U3_spriteonM2_cmp_le0000_CYSELF_13749,
      O => U3_spriteonM2_cmp_le0000_CYMUXF2_13744
    );
  U3_spriteonM2_cmp_le0000_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(8),
      O => U3_spriteonM2_cmp_le0000_CY0F_13758
    );
  U3_spriteonM2_cmp_le0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(8),
      O => U3_spriteonM2_cmp_le0000_CYSELF_13749
    );
  U3_spriteonM2_cmp_le0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_cmp_le0000_CYMUXFAST_13748,
      O => U3_spriteonM2_cmp_le0000
    );
  U3_spriteonM2_cmp_le0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_cy_7_CYMUXFAST_13717,
      O => U3_spriteonM2_cmp_le0000_FASTCARRY_13746
    );
  U3_spriteonM2_cmp_le0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y28"
    )
    port map (
      I0 => U3_spriteonM2_cmp_le0000_CYSELG_13735,
      I1 => U3_spriteonM2_cmp_le0000_CYSELF_13749,
      O => U3_spriteonM2_cmp_le0000_CYAND_13747
    );
  U3_spriteonM2_cmp_le0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y28"
    )
    port map (
      IA => U3_spriteonM2_cmp_le0000_CYMUXG2_13745,
      IB => U3_spriteonM2_cmp_le0000_FASTCARRY_13746,
      SEL => U3_spriteonM2_cmp_le0000_CYAND_13747,
      O => U3_spriteonM2_cmp_le0000_CYMUXFAST_13748
    );
  U3_spriteonM2_cmp_le0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y28"
    )
    port map (
      IA => U3_spriteonM2_cmp_le0000_CY0G_13743,
      IB => U3_spriteonM2_cmp_le0000_CYMUXF2_13744,
      SEL => U3_spriteonM2_cmp_le0000_CYSELG_13735,
      O => U3_spriteonM2_cmp_le0000_CYMUXG2_13745
    );
  U3_spriteonM2_cmp_le0000_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001(9),
      O => U3_spriteonM2_cmp_le0000_CY0G_13743
    );
  U3_spriteonM2_cmp_le0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_le0000_lut(9),
      O => U3_spriteonM2_cmp_le0000_CYSELG_13735
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X43Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0001(9),
      ADR2 => U2_hcs(9),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(9)
    );
  x7_clkdiv_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y80"
    )
    port map (
      O => x7_clkdiv_0_LOGIC_ZERO_13779
    );
  x7_clkdiv_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X67Y80"
    )
    port map (
      O => x7_clkdiv_0_LOGIC_ONE_13803
    );
  x7_clkdiv_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_XORF_13804,
      O => x7_clkdiv_0_DXMUX_13806
    );
  x7_clkdiv_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y80"
    )
    port map (
      I0 => x7_clkdiv_0_CYINIT_13802,
      I1 => x7_Mcount_clkdiv_lut(0),
      O => x7_clkdiv_0_XORF_13804
    );
  x7_clkdiv_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y80"
    )
    port map (
      IA => x7_clkdiv_0_LOGIC_ONE_13803,
      IB => x7_clkdiv_0_CYINIT_13802,
      SEL => x7_clkdiv_0_CYSELF_13793,
      O => x7_Mcount_clkdiv_cy_0_Q
    );
  x7_clkdiv_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_BXINV_13791,
      O => x7_clkdiv_0_CYINIT_13802
    );
  x7_clkdiv_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_lut(0),
      O => x7_clkdiv_0_CYSELF_13793
    );
  x7_clkdiv_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => x7_clkdiv_0_BXINV_13791
    );
  x7_clkdiv_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_XORG_13782,
      O => x7_clkdiv_0_DYMUX_13784
    );
  x7_clkdiv_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y80"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_0_Q,
      I1 => x7_clkdiv_0_G,
      O => x7_clkdiv_0_XORG_13782
    );
  x7_clkdiv_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_CYMUXG_13781,
      O => x7_Mcount_clkdiv_cy_1_Q
    );
  x7_clkdiv_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X67Y80"
    )
    port map (
      IA => x7_clkdiv_0_LOGIC_ZERO_13779,
      IB => x7_Mcount_clkdiv_cy_0_Q,
      SEL => x7_clkdiv_0_CYSELG_13770,
      O => x7_clkdiv_0_CYMUXG_13781
    );
  x7_clkdiv_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_0_G,
      O => x7_clkdiv_0_CYSELG_13770
    );
  x7_clkdiv_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => x7_clkdiv_0_SRINV_13768
    );
  x7_clkdiv_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_0_CLKINV_13767
    );
  x7_clkdiv_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y81"
    )
    port map (
      O => x7_clkdiv_2_LOGIC_ZERO_13833
    );
  x7_clkdiv_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_XORF_13860,
      O => x7_clkdiv_2_DXMUX_13862
    );
  x7_clkdiv_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y81"
    )
    port map (
      I0 => x7_clkdiv_2_CYINIT_13859,
      I1 => x7_clkdiv_2_F,
      O => x7_clkdiv_2_XORF_13860
    );
  x7_clkdiv_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y81"
    )
    port map (
      IA => x7_clkdiv_2_LOGIC_ZERO_13833,
      IB => x7_clkdiv_2_CYINIT_13859,
      SEL => x7_clkdiv_2_CYSELF_13839,
      O => x7_Mcount_clkdiv_cy_2_Q
    );
  x7_clkdiv_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y81"
    )
    port map (
      IA => x7_clkdiv_2_LOGIC_ZERO_13833,
      IB => x7_clkdiv_2_LOGIC_ZERO_13833,
      SEL => x7_clkdiv_2_CYSELF_13839,
      O => x7_clkdiv_2_CYMUXF2_13834
    );
  x7_clkdiv_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_1_Q,
      O => x7_clkdiv_2_CYINIT_13859
    );
  x7_clkdiv_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_F,
      O => x7_clkdiv_2_CYSELF_13839
    );
  x7_clkdiv_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_XORG_13841,
      O => x7_clkdiv_2_DYMUX_13843
    );
  x7_clkdiv_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y81"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_2_Q,
      I1 => x7_clkdiv_2_G,
      O => x7_clkdiv_2_XORG_13841
    );
  x7_clkdiv_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_CYMUXFAST_13838,
      O => x7_Mcount_clkdiv_cy_3_Q
    );
  x7_clkdiv_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_1_Q,
      O => x7_clkdiv_2_FASTCARRY_13836
    );
  x7_clkdiv_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y81"
    )
    port map (
      I0 => x7_clkdiv_2_CYSELG_13824,
      I1 => x7_clkdiv_2_CYSELF_13839,
      O => x7_clkdiv_2_CYAND_13837
    );
  x7_clkdiv_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y81"
    )
    port map (
      IA => x7_clkdiv_2_CYMUXG2_13835,
      IB => x7_clkdiv_2_FASTCARRY_13836,
      SEL => x7_clkdiv_2_CYAND_13837,
      O => x7_clkdiv_2_CYMUXFAST_13838
    );
  x7_clkdiv_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y81"
    )
    port map (
      IA => x7_clkdiv_2_LOGIC_ZERO_13833,
      IB => x7_clkdiv_2_CYMUXF2_13834,
      SEL => x7_clkdiv_2_CYSELG_13824,
      O => x7_clkdiv_2_CYMUXG2_13835
    );
  x7_clkdiv_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_2_G,
      O => x7_clkdiv_2_CYSELG_13824
    );
  x7_clkdiv_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => x7_clkdiv_2_SRINV_13822
    );
  x7_clkdiv_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_2_CLKINV_13821
    );
  x7_clkdiv_4_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_SRINV_13878,
      O => x7_clkdiv_4_FFX_RST
    );
  x7_clkdiv_4 : X_FF
    generic map(
      LOC => "SLICE_X67Y82",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_4_DXMUX_13918,
      CE => VCC,
      CLK => x7_clkdiv_4_CLKINV_13877,
      SET => GND,
      RST => x7_clkdiv_4_FFX_RST,
      O => x7_clkdiv(4)
    );
  x7_clkdiv_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y82"
    )
    port map (
      O => x7_clkdiv_4_LOGIC_ZERO_13889
    );
  x7_clkdiv_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_XORF_13916,
      O => x7_clkdiv_4_DXMUX_13918
    );
  x7_clkdiv_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y82"
    )
    port map (
      I0 => x7_clkdiv_4_CYINIT_13915,
      I1 => x7_clkdiv_4_F,
      O => x7_clkdiv_4_XORF_13916
    );
  x7_clkdiv_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y82"
    )
    port map (
      IA => x7_clkdiv_4_LOGIC_ZERO_13889,
      IB => x7_clkdiv_4_CYINIT_13915,
      SEL => x7_clkdiv_4_CYSELF_13895,
      O => x7_Mcount_clkdiv_cy_4_Q
    );
  x7_clkdiv_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y82"
    )
    port map (
      IA => x7_clkdiv_4_LOGIC_ZERO_13889,
      IB => x7_clkdiv_4_LOGIC_ZERO_13889,
      SEL => x7_clkdiv_4_CYSELF_13895,
      O => x7_clkdiv_4_CYMUXF2_13890
    );
  x7_clkdiv_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_3_Q,
      O => x7_clkdiv_4_CYINIT_13915
    );
  x7_clkdiv_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_F,
      O => x7_clkdiv_4_CYSELF_13895
    );
  x7_clkdiv_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_XORG_13897,
      O => x7_clkdiv_4_DYMUX_13899
    );
  x7_clkdiv_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y82"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_4_Q,
      I1 => x7_clkdiv_4_G,
      O => x7_clkdiv_4_XORG_13897
    );
  x7_clkdiv_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_CYMUXFAST_13894,
      O => x7_Mcount_clkdiv_cy_5_Q
    );
  x7_clkdiv_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_3_Q,
      O => x7_clkdiv_4_FASTCARRY_13892
    );
  x7_clkdiv_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y82"
    )
    port map (
      I0 => x7_clkdiv_4_CYSELG_13880,
      I1 => x7_clkdiv_4_CYSELF_13895,
      O => x7_clkdiv_4_CYAND_13893
    );
  x7_clkdiv_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y82"
    )
    port map (
      IA => x7_clkdiv_4_CYMUXG2_13891,
      IB => x7_clkdiv_4_FASTCARRY_13892,
      SEL => x7_clkdiv_4_CYAND_13893,
      O => x7_clkdiv_4_CYMUXFAST_13894
    );
  x7_clkdiv_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y82"
    )
    port map (
      IA => x7_clkdiv_4_LOGIC_ZERO_13889,
      IB => x7_clkdiv_4_CYMUXF2_13890,
      SEL => x7_clkdiv_4_CYSELG_13880,
      O => x7_clkdiv_4_CYMUXG2_13891
    );
  x7_clkdiv_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_4_G,
      O => x7_clkdiv_4_CYSELG_13880
    );
  x7_clkdiv_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => x7_clkdiv_4_SRINV_13878
    );
  x7_clkdiv_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_4_CLKINV_13877
    );
  x7_clkdiv_6_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_SRINV_13934,
      O => x7_clkdiv_6_FFY_RST
    );
  x7_clkdiv_7 : X_FF
    generic map(
      LOC => "SLICE_X67Y83",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_6_DYMUX_13955,
      CE => VCC,
      CLK => x7_clkdiv_6_CLKINV_13933,
      SET => GND,
      RST => x7_clkdiv_6_FFY_RST,
      O => x7_clkdiv(7)
    );
  x7_clkdiv_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y83"
    )
    port map (
      O => x7_clkdiv_6_LOGIC_ZERO_13945
    );
  x7_clkdiv_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_XORF_13972,
      O => x7_clkdiv_6_DXMUX_13974
    );
  x7_clkdiv_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y83"
    )
    port map (
      I0 => x7_clkdiv_6_CYINIT_13971,
      I1 => x7_clkdiv_6_F,
      O => x7_clkdiv_6_XORF_13972
    );
  x7_clkdiv_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y83"
    )
    port map (
      IA => x7_clkdiv_6_LOGIC_ZERO_13945,
      IB => x7_clkdiv_6_CYINIT_13971,
      SEL => x7_clkdiv_6_CYSELF_13951,
      O => x7_Mcount_clkdiv_cy_6_Q
    );
  x7_clkdiv_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y83"
    )
    port map (
      IA => x7_clkdiv_6_LOGIC_ZERO_13945,
      IB => x7_clkdiv_6_LOGIC_ZERO_13945,
      SEL => x7_clkdiv_6_CYSELF_13951,
      O => x7_clkdiv_6_CYMUXF2_13946
    );
  x7_clkdiv_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_5_Q,
      O => x7_clkdiv_6_CYINIT_13971
    );
  x7_clkdiv_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_F,
      O => x7_clkdiv_6_CYSELF_13951
    );
  x7_clkdiv_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_XORG_13953,
      O => x7_clkdiv_6_DYMUX_13955
    );
  x7_clkdiv_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y83"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_6_Q,
      I1 => x7_clkdiv_6_G,
      O => x7_clkdiv_6_XORG_13953
    );
  x7_clkdiv_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_CYMUXFAST_13950,
      O => x7_Mcount_clkdiv_cy_7_Q
    );
  x7_clkdiv_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_5_Q,
      O => x7_clkdiv_6_FASTCARRY_13948
    );
  x7_clkdiv_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y83"
    )
    port map (
      I0 => x7_clkdiv_6_CYSELG_13936,
      I1 => x7_clkdiv_6_CYSELF_13951,
      O => x7_clkdiv_6_CYAND_13949
    );
  x7_clkdiv_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y83"
    )
    port map (
      IA => x7_clkdiv_6_CYMUXG2_13947,
      IB => x7_clkdiv_6_FASTCARRY_13948,
      SEL => x7_clkdiv_6_CYAND_13949,
      O => x7_clkdiv_6_CYMUXFAST_13950
    );
  x7_clkdiv_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y83"
    )
    port map (
      IA => x7_clkdiv_6_LOGIC_ZERO_13945,
      IB => x7_clkdiv_6_CYMUXF2_13946,
      SEL => x7_clkdiv_6_CYSELG_13936,
      O => x7_clkdiv_6_CYMUXG2_13947
    );
  x7_clkdiv_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_6_G,
      O => x7_clkdiv_6_CYSELG_13936
    );
  x7_clkdiv_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => x7_clkdiv_6_SRINV_13934
    );
  x7_clkdiv_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_6_CLKINV_13933
    );
  x7_clkdiv_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y84"
    )
    port map (
      O => x7_clkdiv_8_LOGIC_ZERO_14001
    );
  x7_clkdiv_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_XORF_14028,
      O => x7_clkdiv_8_DXMUX_14030
    );
  x7_clkdiv_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y84"
    )
    port map (
      I0 => x7_clkdiv_8_CYINIT_14027,
      I1 => x7_clkdiv_8_F,
      O => x7_clkdiv_8_XORF_14028
    );
  x7_clkdiv_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y84"
    )
    port map (
      IA => x7_clkdiv_8_LOGIC_ZERO_14001,
      IB => x7_clkdiv_8_CYINIT_14027,
      SEL => x7_clkdiv_8_CYSELF_14007,
      O => x7_Mcount_clkdiv_cy_8_Q
    );
  x7_clkdiv_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y84"
    )
    port map (
      IA => x7_clkdiv_8_LOGIC_ZERO_14001,
      IB => x7_clkdiv_8_LOGIC_ZERO_14001,
      SEL => x7_clkdiv_8_CYSELF_14007,
      O => x7_clkdiv_8_CYMUXF2_14002
    );
  x7_clkdiv_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_7_Q,
      O => x7_clkdiv_8_CYINIT_14027
    );
  x7_clkdiv_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_F,
      O => x7_clkdiv_8_CYSELF_14007
    );
  x7_clkdiv_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_XORG_14009,
      O => x7_clkdiv_8_DYMUX_14011
    );
  x7_clkdiv_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y84"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_8_Q,
      I1 => x7_clkdiv_8_G,
      O => x7_clkdiv_8_XORG_14009
    );
  x7_clkdiv_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_CYMUXFAST_14006,
      O => x7_Mcount_clkdiv_cy_9_Q
    );
  x7_clkdiv_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_7_Q,
      O => x7_clkdiv_8_FASTCARRY_14004
    );
  x7_clkdiv_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y84"
    )
    port map (
      I0 => x7_clkdiv_8_CYSELG_13992,
      I1 => x7_clkdiv_8_CYSELF_14007,
      O => x7_clkdiv_8_CYAND_14005
    );
  x7_clkdiv_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y84"
    )
    port map (
      IA => x7_clkdiv_8_CYMUXG2_14003,
      IB => x7_clkdiv_8_FASTCARRY_14004,
      SEL => x7_clkdiv_8_CYAND_14005,
      O => x7_clkdiv_8_CYMUXFAST_14006
    );
  x7_clkdiv_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y84"
    )
    port map (
      IA => x7_clkdiv_8_LOGIC_ZERO_14001,
      IB => x7_clkdiv_8_CYMUXF2_14002,
      SEL => x7_clkdiv_8_CYSELG_13992,
      O => x7_clkdiv_8_CYMUXG2_14003
    );
  x7_clkdiv_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_8_G,
      O => x7_clkdiv_8_CYSELG_13992
    );
  x7_clkdiv_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => x7_clkdiv_8_SRINV_13990
    );
  x7_clkdiv_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_8_CLKINV_13989
    );
  x7_clkdiv_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y85"
    )
    port map (
      O => x7_clkdiv_10_LOGIC_ZERO_14057
    );
  x7_clkdiv_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_XORF_14084,
      O => x7_clkdiv_10_DXMUX_14086
    );
  x7_clkdiv_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y85"
    )
    port map (
      I0 => x7_clkdiv_10_CYINIT_14083,
      I1 => x7_clkdiv_10_F,
      O => x7_clkdiv_10_XORF_14084
    );
  x7_clkdiv_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y85"
    )
    port map (
      IA => x7_clkdiv_10_LOGIC_ZERO_14057,
      IB => x7_clkdiv_10_CYINIT_14083,
      SEL => x7_clkdiv_10_CYSELF_14063,
      O => x7_Mcount_clkdiv_cy_10_Q
    );
  x7_clkdiv_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y85"
    )
    port map (
      IA => x7_clkdiv_10_LOGIC_ZERO_14057,
      IB => x7_clkdiv_10_LOGIC_ZERO_14057,
      SEL => x7_clkdiv_10_CYSELF_14063,
      O => x7_clkdiv_10_CYMUXF2_14058
    );
  x7_clkdiv_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_9_Q,
      O => x7_clkdiv_10_CYINIT_14083
    );
  x7_clkdiv_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_F,
      O => x7_clkdiv_10_CYSELF_14063
    );
  x7_clkdiv_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_XORG_14065,
      O => x7_clkdiv_10_DYMUX_14067
    );
  x7_clkdiv_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y85"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_10_Q,
      I1 => x7_clkdiv_10_G,
      O => x7_clkdiv_10_XORG_14065
    );
  x7_clkdiv_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_CYMUXFAST_14062,
      O => x7_Mcount_clkdiv_cy_11_Q
    );
  x7_clkdiv_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_9_Q,
      O => x7_clkdiv_10_FASTCARRY_14060
    );
  x7_clkdiv_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y85"
    )
    port map (
      I0 => x7_clkdiv_10_CYSELG_14048,
      I1 => x7_clkdiv_10_CYSELF_14063,
      O => x7_clkdiv_10_CYAND_14061
    );
  x7_clkdiv_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y85"
    )
    port map (
      IA => x7_clkdiv_10_CYMUXG2_14059,
      IB => x7_clkdiv_10_FASTCARRY_14060,
      SEL => x7_clkdiv_10_CYAND_14061,
      O => x7_clkdiv_10_CYMUXFAST_14062
    );
  x7_clkdiv_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y85"
    )
    port map (
      IA => x7_clkdiv_10_LOGIC_ZERO_14057,
      IB => x7_clkdiv_10_CYMUXF2_14058,
      SEL => x7_clkdiv_10_CYSELG_14048,
      O => x7_clkdiv_10_CYMUXG2_14059
    );
  x7_clkdiv_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_10_G,
      O => x7_clkdiv_10_CYSELG_14048
    );
  x7_clkdiv_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => x7_clkdiv_10_SRINV_14046
    );
  x7_clkdiv_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_10_CLKINV_14045
    );
  x7_clkdiv_12_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_SRINV_14102,
      O => x7_clkdiv_12_FFX_RST
    );
  x7_clkdiv_12 : X_FF
    generic map(
      LOC => "SLICE_X67Y86",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_12_DXMUX_14142,
      CE => VCC,
      CLK => x7_clkdiv_12_CLKINV_14101,
      SET => GND,
      RST => x7_clkdiv_12_FFX_RST,
      O => x7_clkdiv(12)
    );
  x7_clkdiv_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y86"
    )
    port map (
      O => x7_clkdiv_12_LOGIC_ZERO_14113
    );
  x7_clkdiv_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_XORF_14140,
      O => x7_clkdiv_12_DXMUX_14142
    );
  x7_clkdiv_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y86"
    )
    port map (
      I0 => x7_clkdiv_12_CYINIT_14139,
      I1 => x7_clkdiv_12_F,
      O => x7_clkdiv_12_XORF_14140
    );
  x7_clkdiv_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y86"
    )
    port map (
      IA => x7_clkdiv_12_LOGIC_ZERO_14113,
      IB => x7_clkdiv_12_CYINIT_14139,
      SEL => x7_clkdiv_12_CYSELF_14119,
      O => x7_Mcount_clkdiv_cy_12_Q
    );
  x7_clkdiv_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y86"
    )
    port map (
      IA => x7_clkdiv_12_LOGIC_ZERO_14113,
      IB => x7_clkdiv_12_LOGIC_ZERO_14113,
      SEL => x7_clkdiv_12_CYSELF_14119,
      O => x7_clkdiv_12_CYMUXF2_14114
    );
  x7_clkdiv_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_11_Q,
      O => x7_clkdiv_12_CYINIT_14139
    );
  x7_clkdiv_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_F,
      O => x7_clkdiv_12_CYSELF_14119
    );
  x7_clkdiv_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_XORG_14121,
      O => x7_clkdiv_12_DYMUX_14123
    );
  x7_clkdiv_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y86"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_12_Q,
      I1 => x7_clkdiv_12_G,
      O => x7_clkdiv_12_XORG_14121
    );
  x7_clkdiv_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_CYMUXFAST_14118,
      O => x7_Mcount_clkdiv_cy_13_Q
    );
  x7_clkdiv_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_11_Q,
      O => x7_clkdiv_12_FASTCARRY_14116
    );
  x7_clkdiv_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y86"
    )
    port map (
      I0 => x7_clkdiv_12_CYSELG_14104,
      I1 => x7_clkdiv_12_CYSELF_14119,
      O => x7_clkdiv_12_CYAND_14117
    );
  x7_clkdiv_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y86"
    )
    port map (
      IA => x7_clkdiv_12_CYMUXG2_14115,
      IB => x7_clkdiv_12_FASTCARRY_14116,
      SEL => x7_clkdiv_12_CYAND_14117,
      O => x7_clkdiv_12_CYMUXFAST_14118
    );
  x7_clkdiv_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y86"
    )
    port map (
      IA => x7_clkdiv_12_LOGIC_ZERO_14113,
      IB => x7_clkdiv_12_CYMUXF2_14114,
      SEL => x7_clkdiv_12_CYSELG_14104,
      O => x7_clkdiv_12_CYMUXG2_14115
    );
  x7_clkdiv_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_12_G,
      O => x7_clkdiv_12_CYSELG_14104
    );
  x7_clkdiv_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => x7_clkdiv_12_SRINV_14102
    );
  x7_clkdiv_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_12_CLKINV_14101
    );
  x7_clkdiv_13 : X_FF
    generic map(
      LOC => "SLICE_X67Y86",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_12_DYMUX_14123,
      CE => VCC,
      CLK => x7_clkdiv_12_CLKINV_14101,
      SET => GND,
      RST => x7_clkdiv_12_SRINV_14102,
      O => x7_clkdiv(13)
    );
  x7_clkdiv_14_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_SRINV_14158,
      O => x7_clkdiv_14_FFY_RST
    );
  x7_clkdiv_15 : X_FF
    generic map(
      LOC => "SLICE_X67Y87",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_14_DYMUX_14179,
      CE => VCC,
      CLK => x7_clkdiv_14_CLKINV_14157,
      SET => GND,
      RST => x7_clkdiv_14_FFY_RST,
      O => x7_clkdiv(15)
    );
  x7_clkdiv_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y87"
    )
    port map (
      O => x7_clkdiv_14_LOGIC_ZERO_14169
    );
  x7_clkdiv_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_XORF_14196,
      O => x7_clkdiv_14_DXMUX_14198
    );
  x7_clkdiv_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y87"
    )
    port map (
      I0 => x7_clkdiv_14_CYINIT_14195,
      I1 => x7_clkdiv_14_F,
      O => x7_clkdiv_14_XORF_14196
    );
  x7_clkdiv_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y87"
    )
    port map (
      IA => x7_clkdiv_14_LOGIC_ZERO_14169,
      IB => x7_clkdiv_14_CYINIT_14195,
      SEL => x7_clkdiv_14_CYSELF_14175,
      O => x7_Mcount_clkdiv_cy_14_Q
    );
  x7_clkdiv_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y87"
    )
    port map (
      IA => x7_clkdiv_14_LOGIC_ZERO_14169,
      IB => x7_clkdiv_14_LOGIC_ZERO_14169,
      SEL => x7_clkdiv_14_CYSELF_14175,
      O => x7_clkdiv_14_CYMUXF2_14170
    );
  x7_clkdiv_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_13_Q,
      O => x7_clkdiv_14_CYINIT_14195
    );
  x7_clkdiv_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_F,
      O => x7_clkdiv_14_CYSELF_14175
    );
  x7_clkdiv_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_XORG_14177,
      O => x7_clkdiv_14_DYMUX_14179
    );
  x7_clkdiv_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y87"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_14_Q,
      I1 => x7_clkdiv_14_G,
      O => x7_clkdiv_14_XORG_14177
    );
  x7_clkdiv_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_CYMUXFAST_14174,
      O => x7_Mcount_clkdiv_cy_15_Q
    );
  x7_clkdiv_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_13_Q,
      O => x7_clkdiv_14_FASTCARRY_14172
    );
  x7_clkdiv_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y87"
    )
    port map (
      I0 => x7_clkdiv_14_CYSELG_14160,
      I1 => x7_clkdiv_14_CYSELF_14175,
      O => x7_clkdiv_14_CYAND_14173
    );
  x7_clkdiv_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y87"
    )
    port map (
      IA => x7_clkdiv_14_CYMUXG2_14171,
      IB => x7_clkdiv_14_FASTCARRY_14172,
      SEL => x7_clkdiv_14_CYAND_14173,
      O => x7_clkdiv_14_CYMUXFAST_14174
    );
  x7_clkdiv_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y87"
    )
    port map (
      IA => x7_clkdiv_14_LOGIC_ZERO_14169,
      IB => x7_clkdiv_14_CYMUXF2_14170,
      SEL => x7_clkdiv_14_CYSELG_14160,
      O => x7_clkdiv_14_CYMUXG2_14171
    );
  x7_clkdiv_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_14_G,
      O => x7_clkdiv_14_CYSELG_14160
    );
  x7_clkdiv_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => x7_clkdiv_14_SRINV_14158
    );
  x7_clkdiv_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_14_CLKINV_14157
    );
  x7_clkdiv_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y88"
    )
    port map (
      O => x7_clkdiv_16_LOGIC_ZERO_14225
    );
  x7_clkdiv_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_XORF_14252,
      O => x7_clkdiv_16_DXMUX_14254
    );
  x7_clkdiv_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y88"
    )
    port map (
      I0 => x7_clkdiv_16_CYINIT_14251,
      I1 => x7_clkdiv_16_F,
      O => x7_clkdiv_16_XORF_14252
    );
  x7_clkdiv_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y88"
    )
    port map (
      IA => x7_clkdiv_16_LOGIC_ZERO_14225,
      IB => x7_clkdiv_16_CYINIT_14251,
      SEL => x7_clkdiv_16_CYSELF_14231,
      O => x7_Mcount_clkdiv_cy_16_Q
    );
  x7_clkdiv_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y88"
    )
    port map (
      IA => x7_clkdiv_16_LOGIC_ZERO_14225,
      IB => x7_clkdiv_16_LOGIC_ZERO_14225,
      SEL => x7_clkdiv_16_CYSELF_14231,
      O => x7_clkdiv_16_CYMUXF2_14226
    );
  x7_clkdiv_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_15_Q,
      O => x7_clkdiv_16_CYINIT_14251
    );
  x7_clkdiv_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_F,
      O => x7_clkdiv_16_CYSELF_14231
    );
  x7_clkdiv_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_XORG_14233,
      O => x7_clkdiv_16_DYMUX_14235
    );
  x7_clkdiv_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y88"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_16_Q,
      I1 => x7_clkdiv_16_G,
      O => x7_clkdiv_16_XORG_14233
    );
  x7_clkdiv_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_Mcount_clkdiv_cy_15_Q,
      O => x7_clkdiv_16_FASTCARRY_14228
    );
  x7_clkdiv_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y88"
    )
    port map (
      I0 => x7_clkdiv_16_CYSELG_14216,
      I1 => x7_clkdiv_16_CYSELF_14231,
      O => x7_clkdiv_16_CYAND_14229
    );
  x7_clkdiv_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y88"
    )
    port map (
      IA => x7_clkdiv_16_CYMUXG2_14227,
      IB => x7_clkdiv_16_FASTCARRY_14228,
      SEL => x7_clkdiv_16_CYAND_14229,
      O => x7_clkdiv_16_CYMUXFAST_14230
    );
  x7_clkdiv_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y88"
    )
    port map (
      IA => x7_clkdiv_16_LOGIC_ZERO_14225,
      IB => x7_clkdiv_16_CYMUXF2_14226,
      SEL => x7_clkdiv_16_CYSELG_14216,
      O => x7_clkdiv_16_CYMUXG2_14227
    );
  x7_clkdiv_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_G,
      O => x7_clkdiv_16_CYSELG_14216
    );
  x7_clkdiv_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => x7_clkdiv_16_SRINV_14214
    );
  x7_clkdiv_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_16_CLKINV_14213
    );
  x7_clkdiv_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y89"
    )
    port map (
      O => x7_clkdiv_18_LOGIC_ZERO_14300
    );
  x7_clkdiv_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_18_XORF_14301,
      O => x7_clkdiv_18_DXMUX_14303
    );
  x7_clkdiv_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y89"
    )
    port map (
      I0 => x7_clkdiv_18_CYINIT_14299,
      I1 => x7_clkdiv_18_F,
      O => x7_clkdiv_18_XORF_14301
    );
  x7_clkdiv_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y89"
    )
    port map (
      IA => x7_clkdiv_18_LOGIC_ZERO_14300,
      IB => x7_clkdiv_18_CYINIT_14299,
      SEL => x7_clkdiv_18_CYSELF_14290,
      O => x7_Mcount_clkdiv_cy_18_Q
    );
  x7_clkdiv_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_16_CYMUXFAST_14230,
      O => x7_clkdiv_18_CYINIT_14299
    );
  x7_clkdiv_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_18_F,
      O => x7_clkdiv_18_CYSELF_14290
    );
  x7_clkdiv_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv_18_XORG_14280,
      O => x7_clkdiv_18_DYMUX_14282
    );
  x7_clkdiv_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y89"
    )
    port map (
      I0 => x7_Mcount_clkdiv_cy_18_Q,
      I1 => x7_clkdiv_19_rt_14277,
      O => x7_clkdiv_18_XORG_14280
    );
  x7_clkdiv_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => x7_clkdiv_18_SRINV_14269
    );
  x7_clkdiv_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y89",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => x7_clkdiv_18_CLKINV_14268
    );
  U3_rom_pix2_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_0_XORF_14344,
      O => U3_rom_pix2(0)
    );
  U3_rom_pix2_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      I0 => U3_rom_pix2_0_CYINIT_14343,
      I1 => U3_Msub_rom_pix2_Madd_lut(0),
      O => U3_rom_pix2_0_XORF_14344
    );
  U3_rom_pix2_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      IA => U3_rom_pix2_0_CY0F_14342,
      IB => U3_rom_pix2_0_CYINIT_14343,
      SEL => U3_rom_pix2_0_CYSELF_14334,
      O => U3_Msub_rom_pix2_Madd_cy(0)
    );
  U3_rom_pix2_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_0_BXINV_14332,
      O => U3_rom_pix2_0_CYINIT_14343
    );
  U3_rom_pix2_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_rom_pix2_0_CY0F_14342
    );
  U3_rom_pix2_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_lut(0),
      O => U3_rom_pix2_0_CYSELF_14334
    );
  U3_rom_pix2_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_rom_pix2_0_BXINV_14332
    );
  U3_rom_pix2_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_0_XORG_14330,
      O => U3_rom_pix2(1)
    );
  U3_rom_pix2_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      I0 => U3_Msub_rom_pix2_Madd_cy(0),
      I1 => U3_Msub_rom_pix2_Madd_lut(1),
      O => U3_rom_pix2_0_XORG_14330
    );
  U3_rom_pix2_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_0_CYMUXG_14329,
      O => U3_Msub_rom_pix2_Madd_cy(1)
    );
  U3_rom_pix2_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y51"
    )
    port map (
      IA => U3_rom_pix2_0_CY0G_14327,
      IB => U3_Msub_rom_pix2_Madd_cy(0),
      SEL => U3_rom_pix2_0_CYSELG_14319,
      O => U3_rom_pix2_0_CYMUXG_14329
    );
  U3_rom_pix2_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_rom_pix2_0_CY0G_14327
    );
  U3_rom_pix2_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_lut(1),
      O => U3_rom_pix2_0_CYSELG_14319
    );
  U3_Msub_rom_pix2_Madd_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y51"
    )
    port map (
      ADR0 => U3_C2(0),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix2_Madd_lut(0)
    );
  U3_Msub_rom_pix2_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y52"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U3_C2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix2_Madd_lut(2)
    );
  U3_rom_pix2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_2_XORF_14383,
      O => U3_rom_pix2(2)
    );
  U3_rom_pix2_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      I0 => U3_rom_pix2_2_CYINIT_14382,
      I1 => U3_Msub_rom_pix2_Madd_lut(2),
      O => U3_rom_pix2_2_XORF_14383
    );
  U3_rom_pix2_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      IA => U3_rom_pix2_2_CY0F_14381,
      IB => U3_rom_pix2_2_CYINIT_14382,
      SEL => U3_rom_pix2_2_CYSELF_14369,
      O => U3_Msub_rom_pix2_Madd_cy(2)
    );
  U3_rom_pix2_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      IA => U3_rom_pix2_2_CY0F_14381,
      IB => U3_rom_pix2_2_CY0F_14381,
      SEL => U3_rom_pix2_2_CYSELF_14369,
      O => U3_rom_pix2_2_CYMUXF2_14364
    );
  U3_rom_pix2_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_cy(1),
      O => U3_rom_pix2_2_CYINIT_14382
    );
  U3_rom_pix2_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_rom_pix2_2_CY0F_14381
    );
  U3_rom_pix2_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_lut(2),
      O => U3_rom_pix2_2_CYSELF_14369
    );
  U3_rom_pix2_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_2_XORG_14371,
      O => U3_rom_pix2(3)
    );
  U3_rom_pix2_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      I0 => U3_Msub_rom_pix2_Madd_cy(2),
      I1 => U3_Msub_rom_pix2_Madd_lut(3),
      O => U3_rom_pix2_2_XORG_14371
    );
  U3_rom_pix2_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_cy(1),
      O => U3_rom_pix2_2_FASTCARRY_14366
    );
  U3_rom_pix2_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      I0 => U3_rom_pix2_2_CYSELG_14355,
      I1 => U3_rom_pix2_2_CYSELF_14369,
      O => U3_rom_pix2_2_CYAND_14367
    );
  U3_rom_pix2_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      IA => U3_rom_pix2_2_CYMUXG2_14365,
      IB => U3_rom_pix2_2_FASTCARRY_14366,
      SEL => U3_rom_pix2_2_CYAND_14367,
      O => U3_rom_pix2_2_CYMUXFAST_14368
    );
  U3_rom_pix2_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y52"
    )
    port map (
      IA => U3_rom_pix2_2_CY0G_14363,
      IB => U3_rom_pix2_2_CYMUXF2_14364,
      SEL => U3_rom_pix2_2_CYSELG_14355,
      O => U3_rom_pix2_2_CYMUXG2_14365
    );
  U3_rom_pix2_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_rom_pix2_2_CY0G_14363
    );
  U3_rom_pix2_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_rom_pix2_Madd_lut(3),
      O => U3_rom_pix2_2_CYSELG_14355
    );
  U3_Msub_rom_pix2_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y52"
    )
    port map (
      ADR0 => U3_C2(3),
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix2_Madd_lut(3)
    );
  U3_rom_pix2_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_4_XORF_14410,
      O => U3_rom_pix2(4)
    );
  U3_rom_pix2_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X23Y53"
    )
    port map (
      I0 => U3_rom_pix2_4_CYINIT_14409,
      I1 => U3_Msub_rom_pix2_Madd_lut(4),
      O => U3_rom_pix2_4_XORF_14410
    );
  U3_rom_pix2_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2_2_CYMUXFAST_14368,
      O => U3_rom_pix2_4_CYINIT_14409
    );
  U3_rom_pix2_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_add0004(4),
      O => U3_spriteon2f_add0004_4_0
    );
  title_rom_addr2_addsub0001_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_4_XORF_14446,
      O => title_rom_addr2_addsub0001(4)
    );
  title_rom_addr2_addsub0001_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      I0 => title_rom_addr2_addsub0001_4_CYINIT_14445,
      I1 => title_Madd_rom_addr2_addsub0001_Madd_lut(3),
      O => title_rom_addr2_addsub0001_4_XORF_14446
    );
  title_rom_addr2_addsub0001_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      IA => title_rom_addr2_addsub0001_4_CY0F_14444,
      IB => title_rom_addr2_addsub0001_4_CYINIT_14445,
      SEL => title_rom_addr2_addsub0001_4_CYSELF_14436,
      O => title_Madd_rom_addr2_addsub0001_Madd_cy(3)
    );
  title_rom_addr2_addsub0001_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_4_BXINV_14434,
      O => title_rom_addr2_addsub0001_4_CYINIT_14445
    );
  title_rom_addr2_addsub0001_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_0_Q,
      O => title_rom_addr2_addsub0001_4_CY0F_14444
    );
  title_rom_addr2_addsub0001_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_lut(3),
      O => title_rom_addr2_addsub0001_4_CYSELF_14436
    );
  title_rom_addr2_addsub0001_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => title_rom_addr2_addsub0001_4_BXINV_14434
    );
  title_rom_addr2_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_4_XORG_14432,
      O => title_rom_addr2_addsub0001(5)
    );
  title_rom_addr2_addsub0001_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      I0 => title_Madd_rom_addr2_addsub0001_Madd_cy(3),
      I1 => title_Madd_rom_addr2_addsub0001_Madd_lut(4),
      O => title_rom_addr2_addsub0001_4_XORG_14432
    );
  title_rom_addr2_addsub0001_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_4_CYMUXG_14431,
      O => title_Madd_rom_addr2_addsub0001_Madd_cy(4)
    );
  title_rom_addr2_addsub0001_4_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X35Y26"
    )
    port map (
      IA => title_rom_addr2_addsub0001_4_CY0G_14429,
      IB => title_Madd_rom_addr2_addsub0001_Madd_cy(3),
      SEL => title_rom_addr2_addsub0001_4_CYSELG_14421,
      O => title_rom_addr2_addsub0001_4_CYMUXG_14431
    );
  title_rom_addr2_addsub0001_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_1_Q,
      O => title_rom_addr2_addsub0001_4_CY0G_14429
    );
  title_rom_addr2_addsub0001_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_lut(4),
      O => title_rom_addr2_addsub0001_4_CYSELG_14421
    );
  title_rom_addr2_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_6_XORF_14485,
      O => title_rom_addr2_addsub0001(6)
    );
  title_rom_addr2_addsub0001_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      I0 => title_rom_addr2_addsub0001_6_CYINIT_14484,
      I1 => title_Madd_rom_addr2_addsub0001_Madd_lut(5),
      O => title_rom_addr2_addsub0001_6_XORF_14485
    );
  title_rom_addr2_addsub0001_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      IA => title_rom_addr2_addsub0001_6_CY0F_14483,
      IB => title_rom_addr2_addsub0001_6_CYINIT_14484,
      SEL => title_rom_addr2_addsub0001_6_CYSELF_14471,
      O => title_Madd_rom_addr2_addsub0001_Madd_cy(5)
    );
  title_rom_addr2_addsub0001_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      IA => title_rom_addr2_addsub0001_6_CY0F_14483,
      IB => title_rom_addr2_addsub0001_6_CY0F_14483,
      SEL => title_rom_addr2_addsub0001_6_CYSELF_14471,
      O => title_rom_addr2_addsub0001_6_CYMUXF2_14466
    );
  title_rom_addr2_addsub0001_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_cy(4),
      O => title_rom_addr2_addsub0001_6_CYINIT_14484
    );
  title_rom_addr2_addsub0001_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_2_Q,
      O => title_rom_addr2_addsub0001_6_CY0F_14483
    );
  title_rom_addr2_addsub0001_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_lut(5),
      O => title_rom_addr2_addsub0001_6_CYSELF_14471
    );
  title_rom_addr2_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_6_XORG_14473,
      O => title_rom_addr2_addsub0001(7)
    );
  title_rom_addr2_addsub0001_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      I0 => title_Madd_rom_addr2_addsub0001_Madd_cy(5),
      I1 => title_Madd_rom_addr2_addsub0001_Madd_lut(6),
      O => title_rom_addr2_addsub0001_6_XORG_14473
    );
  title_rom_addr2_addsub0001_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_6_CYMUXFAST_14470,
      O => title_Madd_rom_addr2_addsub0001_Madd_cy(6)
    );
  title_rom_addr2_addsub0001_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_cy(4),
      O => title_rom_addr2_addsub0001_6_FASTCARRY_14468
    );
  title_rom_addr2_addsub0001_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      I0 => title_rom_addr2_addsub0001_6_CYSELG_14457,
      I1 => title_rom_addr2_addsub0001_6_CYSELF_14471,
      O => title_rom_addr2_addsub0001_6_CYAND_14469
    );
  title_rom_addr2_addsub0001_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      IA => title_rom_addr2_addsub0001_6_CYMUXG2_14467,
      IB => title_rom_addr2_addsub0001_6_FASTCARRY_14468,
      SEL => title_rom_addr2_addsub0001_6_CYAND_14469,
      O => title_rom_addr2_addsub0001_6_CYMUXFAST_14470
    );
  title_rom_addr2_addsub0001_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y27"
    )
    port map (
      IA => title_rom_addr2_addsub0001_6_CY0G_14465,
      IB => title_rom_addr2_addsub0001_6_CYMUXF2_14466,
      SEL => title_rom_addr2_addsub0001_6_CYSELG_14457,
      O => title_rom_addr2_addsub0001_6_CYMUXG2_14467
    );
  title_rom_addr2_addsub0001_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_3_0,
      O => title_rom_addr2_addsub0001_6_CY0G_14465
    );
  title_rom_addr2_addsub0001_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_lut(6),
      O => title_rom_addr2_addsub0001_6_CYSELG_14457
    );
  title_rom_addr2_addsub0001_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_8_XORF_14524,
      O => title_rom_addr2_addsub0001(8)
    );
  title_rom_addr2_addsub0001_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      I0 => title_rom_addr2_addsub0001_8_CYINIT_14523,
      I1 => title_Madd_rom_addr2_addsub0001_Madd_lut(7),
      O => title_rom_addr2_addsub0001_8_XORF_14524
    );
  title_rom_addr2_addsub0001_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      IA => title_rom_addr2_addsub0001_8_CY0F_14522,
      IB => title_rom_addr2_addsub0001_8_CYINIT_14523,
      SEL => title_rom_addr2_addsub0001_8_CYSELF_14512,
      O => title_Madd_rom_addr2_addsub0001_Madd_cy(7)
    );
  title_rom_addr2_addsub0001_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      IA => title_rom_addr2_addsub0001_8_CY0F_14522,
      IB => title_rom_addr2_addsub0001_8_CY0F_14522,
      SEL => title_rom_addr2_addsub0001_8_CYSELF_14512,
      O => title_rom_addr2_addsub0001_8_CYMUXF2_14507
    );
  title_rom_addr2_addsub0001_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_cy(6),
      O => title_rom_addr2_addsub0001_8_CYINIT_14523
    );
  title_rom_addr2_addsub0001_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000(8),
      O => title_rom_addr2_addsub0001_8_CY0F_14522
    );
  title_rom_addr2_addsub0001_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_lut(7),
      O => title_rom_addr2_addsub0001_8_CYSELF_14512
    );
  title_rom_addr2_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_8_XORG_14514,
      O => title_rom_addr2_addsub0001(9)
    );
  title_rom_addr2_addsub0001_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      I0 => title_Madd_rom_addr2_addsub0001_Madd_cy(7),
      I1 => title_Madd_rom_addr2_addsub0001_Madd_lut(8),
      O => title_rom_addr2_addsub0001_8_XORG_14514
    );
  title_rom_addr2_addsub0001_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_8_CYMUXFAST_14511,
      O => title_Madd_rom_addr2_addsub0001_Madd_cy(8)
    );
  title_rom_addr2_addsub0001_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_cy(6),
      O => title_rom_addr2_addsub0001_8_FASTCARRY_14509
    );
  title_rom_addr2_addsub0001_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      I0 => title_rom_addr2_addsub0001_8_CYSELG_14498,
      I1 => title_rom_addr2_addsub0001_8_CYSELF_14512,
      O => title_rom_addr2_addsub0001_8_CYAND_14510
    );
  title_rom_addr2_addsub0001_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      IA => title_rom_addr2_addsub0001_8_CYMUXG2_14508,
      IB => title_rom_addr2_addsub0001_8_FASTCARRY_14509,
      SEL => title_rom_addr2_addsub0001_8_CYAND_14510,
      O => title_rom_addr2_addsub0001_8_CYMUXFAST_14511
    );
  title_rom_addr2_addsub0001_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y28"
    )
    port map (
      IA => title_rom_addr2_addsub0001_8_CY0G_14506,
      IB => title_rom_addr2_addsub0001_8_CYMUXF2_14507,
      SEL => title_rom_addr2_addsub0001_8_CYSELG_14498,
      O => title_rom_addr2_addsub0001_8_CYMUXG2_14508
    );
  title_rom_addr2_addsub0001_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000(9),
      O => title_rom_addr2_addsub0001_8_CY0G_14506
    );
  title_rom_addr2_addsub0001_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_lut(8),
      O => title_rom_addr2_addsub0001_8_CYSELG_14498
    );
  title_Madd_rom_addr2_addsub0001_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X35Y29"
    )
    port map (
      ADR0 => title_rom_addr2_addsub0000(10),
      ADR1 => title_Msub_ypix_lut_7_Q,
      ADR2 => title_N7,
      ADR3 => VCC,
      O => title_Madd_rom_addr2_addsub0001_Madd_lut(9)
    );
  title_rom_addr2_addsub0001_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_10_XORF_14563,
      O => title_rom_addr2_addsub0001(10)
    );
  title_rom_addr2_addsub0001_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      I0 => title_rom_addr2_addsub0001_10_CYINIT_14562,
      I1 => title_Madd_rom_addr2_addsub0001_Madd_lut(9),
      O => title_rom_addr2_addsub0001_10_XORF_14563
    );
  title_rom_addr2_addsub0001_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      IA => title_rom_addr2_addsub0001_10_CY0F_14561,
      IB => title_rom_addr2_addsub0001_10_CYINIT_14562,
      SEL => title_rom_addr2_addsub0001_10_CYSELF_14550,
      O => title_Madd_rom_addr2_addsub0001_Madd_cy(9)
    );
  title_rom_addr2_addsub0001_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      IA => title_rom_addr2_addsub0001_10_CY0F_14561,
      IB => title_rom_addr2_addsub0001_10_CY0F_14561,
      SEL => title_rom_addr2_addsub0001_10_CYSELF_14550,
      O => title_rom_addr2_addsub0001_10_CYMUXF2_14545
    );
  title_rom_addr2_addsub0001_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_cy(8),
      O => title_rom_addr2_addsub0001_10_CYINIT_14562
    );
  title_rom_addr2_addsub0001_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000(10),
      O => title_rom_addr2_addsub0001_10_CY0F_14561
    );
  title_rom_addr2_addsub0001_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_lut(9),
      O => title_rom_addr2_addsub0001_10_CYSELF_14550
    );
  title_rom_addr2_addsub0001_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_10_XORG_14552,
      O => title_rom_addr2_addsub0001(11)
    );
  title_rom_addr2_addsub0001_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      I0 => title_Madd_rom_addr2_addsub0001_Madd_cy(9),
      I1 => title_Madd_rom_addr2_addsub0001_Madd_lut(10),
      O => title_rom_addr2_addsub0001_10_XORG_14552
    );
  title_rom_addr2_addsub0001_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_10_CYMUXFAST_14549,
      O => title_Madd_rom_addr2_addsub0001_Madd_cy(10)
    );
  title_rom_addr2_addsub0001_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_cy(8),
      O => title_rom_addr2_addsub0001_10_FASTCARRY_14547
    );
  title_rom_addr2_addsub0001_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      I0 => title_rom_addr2_addsub0001_10_CYSELG_14538,
      I1 => title_rom_addr2_addsub0001_10_CYSELF_14550,
      O => title_rom_addr2_addsub0001_10_CYAND_14548
    );
  title_rom_addr2_addsub0001_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      IA => title_rom_addr2_addsub0001_10_CYMUXG2_14546,
      IB => title_rom_addr2_addsub0001_10_FASTCARRY_14547,
      SEL => title_rom_addr2_addsub0001_10_CYAND_14548,
      O => title_rom_addr2_addsub0001_10_CYMUXFAST_14549
    );
  title_rom_addr2_addsub0001_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y29"
    )
    port map (
      IA => title_rom_addr2_addsub0001_10_CY0G_14544,
      IB => title_rom_addr2_addsub0001_10_CYMUXF2_14545,
      SEL => title_rom_addr2_addsub0001_10_CYSELG_14538,
      O => title_rom_addr2_addsub0001_10_CYMUXG2_14546
    );
  title_rom_addr2_addsub0001_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000(11),
      O => title_rom_addr2_addsub0001_10_CY0G_14544
    );
  title_rom_addr2_addsub0001_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_lut(10),
      O => title_rom_addr2_addsub0001_10_CYSELG_14538
    );
  title_Madd_rom_addr2_addsub0001_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X35Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => title_rom_addr2_addsub0000(12),
      ADR2 => title_ypix_9_0,
      ADR3 => VCC,
      O => title_Madd_rom_addr2_addsub0001_Madd_lut(11)
    );
  title_rom_addr2_addsub0001_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      O => title_rom_addr2_addsub0001_12_LOGIC_ZERO_14582
    );
  title_rom_addr2_addsub0001_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_12_XORF_14602,
      O => title_rom_addr2_addsub0001(12)
    );
  title_rom_addr2_addsub0001_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      I0 => title_rom_addr2_addsub0001_12_CYINIT_14601,
      I1 => title_Madd_rom_addr2_addsub0001_Madd_lut(11),
      O => title_rom_addr2_addsub0001_12_XORF_14602
    );
  title_rom_addr2_addsub0001_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      IA => title_rom_addr2_addsub0001_12_CY0F_14600,
      IB => title_rom_addr2_addsub0001_12_CYINIT_14601,
      SEL => title_rom_addr2_addsub0001_12_CYSELF_14588,
      O => title_Madd_rom_addr2_addsub0001_Madd_cy(11)
    );
  title_rom_addr2_addsub0001_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      IA => title_rom_addr2_addsub0001_12_CY0F_14600,
      IB => title_rom_addr2_addsub0001_12_CY0F_14600,
      SEL => title_rom_addr2_addsub0001_12_CYSELF_14588,
      O => title_rom_addr2_addsub0001_12_CYMUXF2_14583
    );
  title_rom_addr2_addsub0001_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_cy(10),
      O => title_rom_addr2_addsub0001_12_CYINIT_14601
    );
  title_rom_addr2_addsub0001_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000(12),
      O => title_rom_addr2_addsub0001_12_CY0F_14600
    );
  title_rom_addr2_addsub0001_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_lut(11),
      O => title_rom_addr2_addsub0001_12_CYSELF_14588
    );
  title_rom_addr2_addsub0001_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_12_XORG_14590,
      O => title_rom_addr2_addsub0001(13)
    );
  title_rom_addr2_addsub0001_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      I0 => title_Madd_rom_addr2_addsub0001_Madd_cy(11),
      I1 => title_rom_addr2_addsub0001_12_G,
      O => title_rom_addr2_addsub0001_12_XORG_14590
    );
  title_rom_addr2_addsub0001_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0001_Madd_cy(10),
      O => title_rom_addr2_addsub0001_12_FASTCARRY_14585
    );
  title_rom_addr2_addsub0001_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      I0 => title_rom_addr2_addsub0001_12_CYSELG_14573,
      I1 => title_rom_addr2_addsub0001_12_CYSELF_14588,
      O => title_rom_addr2_addsub0001_12_CYAND_14586
    );
  title_rom_addr2_addsub0001_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      IA => title_rom_addr2_addsub0001_12_CYMUXG2_14584,
      IB => title_rom_addr2_addsub0001_12_FASTCARRY_14585,
      SEL => title_rom_addr2_addsub0001_12_CYAND_14586,
      O => title_rom_addr2_addsub0001_12_CYMUXFAST_14587
    );
  title_rom_addr2_addsub0001_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X35Y30"
    )
    port map (
      IA => title_rom_addr2_addsub0001_12_LOGIC_ZERO_14582,
      IB => title_rom_addr2_addsub0001_12_CYMUXF2_14583,
      SEL => title_rom_addr2_addsub0001_12_CYSELG_14573,
      O => title_rom_addr2_addsub0001_12_CYMUXG2_14584
    );
  title_rom_addr2_addsub0001_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X35Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_12_G,
      O => title_rom_addr2_addsub0001_12_CYSELG_14573
    );
  title_rom_addr2_addsub0001_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_14_XORF_14617,
      O => title_rom_addr2_addsub0001(14)
    );
  title_rom_addr2_addsub0001_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X35Y31"
    )
    port map (
      I0 => title_rom_addr2_addsub0001_14_CYINIT_14616,
      I1 => title_rom_addr2_addsub0000_14_rt_14614,
      O => title_rom_addr2_addsub0001_14_XORF_14617
    );
  title_rom_addr2_addsub0001_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X35Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0001_12_CYMUXFAST_14587,
      O => title_rom_addr2_addsub0001_14_CYINIT_14616
    );
  U3_RM2_share0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_0_XORF_14653,
      O => U3_RM2_share0000(0)
    );
  U3_RM2_share0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y83"
    )
    port map (
      I0 => U3_RM2_share0000_0_CYINIT_14652,
      I1 => U3_Maddsub_RM2_share0000_lut(0),
      O => U3_RM2_share0000_0_XORF_14653
    );
  U3_RM2_share0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y83"
    )
    port map (
      IA => U3_RM2_share0000_0_CY0F_14651,
      IB => U3_RM2_share0000_0_CYINIT_14652,
      SEL => U3_RM2_share0000_0_CYSELF_14644,
      O => U3_Maddsub_RM2_share0000_cy_0_Q
    );
  U3_RM2_share0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise2_9628,
      O => U3_RM2_share0000_0_CYINIT_14652
    );
  U3_RM2_share0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(0),
      O => U3_RM2_share0000_0_CY0F_14651
    );
  U3_RM2_share0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(0),
      O => U3_RM2_share0000_0_CYSELF_14644
    );
  U3_RM2_share0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_0_XORG_14640,
      O => U3_RM2_share0000(1)
    );
  U3_RM2_share0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y83"
    )
    port map (
      I0 => U3_Maddsub_RM2_share0000_cy_0_Q,
      I1 => U3_Maddsub_RM2_share0000_lut(1),
      O => U3_RM2_share0000_0_XORG_14640
    );
  U3_RM2_share0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_0_CYMUXG_14639,
      O => U3_Maddsub_RM2_share0000_cy_1_Q
    );
  U3_RM2_share0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y83"
    )
    port map (
      IA => U3_RM2_share0000_0_CY0G_14637,
      IB => U3_Maddsub_RM2_share0000_cy_0_Q,
      SEL => U3_RM2_share0000_0_CYSELG_14630,
      O => U3_RM2_share0000_0_CYMUXG_14639
    );
  U3_RM2_share0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(1),
      O => U3_RM2_share0000_0_CY0G_14637
    );
  U3_RM2_share0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(1),
      O => U3_RM2_share0000_0_CYSELG_14630
    );
  U3_RM2_share0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_2_XORF_14692,
      O => U3_RM2_share0000(2)
    );
  U3_RM2_share0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y84"
    )
    port map (
      I0 => U3_RM2_share0000_2_CYINIT_14691,
      I1 => U3_Maddsub_RM2_share0000_lut(2),
      O => U3_RM2_share0000_2_XORF_14692
    );
  U3_RM2_share0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y84"
    )
    port map (
      IA => U3_RM2_share0000_2_CY0F_14690,
      IB => U3_RM2_share0000_2_CYINIT_14691,
      SEL => U3_RM2_share0000_2_CYSELF_14679,
      O => U3_Maddsub_RM2_share0000_cy_2_Q
    );
  U3_RM2_share0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y84"
    )
    port map (
      IA => U3_RM2_share0000_2_CY0F_14690,
      IB => U3_RM2_share0000_2_CY0F_14690,
      SEL => U3_RM2_share0000_2_CYSELF_14679,
      O => U3_RM2_share0000_2_CYMUXF2_14674
    );
  U3_RM2_share0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_1_Q,
      O => U3_RM2_share0000_2_CYINIT_14691
    );
  U3_RM2_share0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(2),
      O => U3_RM2_share0000_2_CY0F_14690
    );
  U3_RM2_share0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(2),
      O => U3_RM2_share0000_2_CYSELF_14679
    );
  U3_RM2_share0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_2_XORG_14681,
      O => U3_RM2_share0000(3)
    );
  U3_RM2_share0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y84"
    )
    port map (
      I0 => U3_Maddsub_RM2_share0000_cy_2_Q,
      I1 => U3_Maddsub_RM2_share0000_lut(3),
      O => U3_RM2_share0000_2_XORG_14681
    );
  U3_RM2_share0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_2_CYMUXFAST_14678,
      O => U3_Maddsub_RM2_share0000_cy_3_Q
    );
  U3_RM2_share0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_1_Q,
      O => U3_RM2_share0000_2_FASTCARRY_14676
    );
  U3_RM2_share0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y84"
    )
    port map (
      I0 => U3_RM2_share0000_2_CYSELG_14666,
      I1 => U3_RM2_share0000_2_CYSELF_14679,
      O => U3_RM2_share0000_2_CYAND_14677
    );
  U3_RM2_share0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y84"
    )
    port map (
      IA => U3_RM2_share0000_2_CYMUXG2_14675,
      IB => U3_RM2_share0000_2_FASTCARRY_14676,
      SEL => U3_RM2_share0000_2_CYAND_14677,
      O => U3_RM2_share0000_2_CYMUXFAST_14678
    );
  U3_RM2_share0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y84"
    )
    port map (
      IA => U3_RM2_share0000_2_CY0G_14673,
      IB => U3_RM2_share0000_2_CYMUXF2_14674,
      SEL => U3_RM2_share0000_2_CYSELG_14666,
      O => U3_RM2_share0000_2_CYMUXG2_14675
    );
  U3_RM2_share0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(3),
      O => U3_RM2_share0000_2_CY0G_14673
    );
  U3_RM2_share0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(3),
      O => U3_RM2_share0000_2_CYSELG_14666
    );
  U3_RM2_share0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_4_XORF_14731,
      O => U3_RM2_share0000(4)
    );
  U3_RM2_share0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y85"
    )
    port map (
      I0 => U3_RM2_share0000_4_CYINIT_14730,
      I1 => U3_Maddsub_RM2_share0000_lut(4),
      O => U3_RM2_share0000_4_XORF_14731
    );
  U3_RM2_share0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y85"
    )
    port map (
      IA => U3_RM2_share0000_4_CY0F_14729,
      IB => U3_RM2_share0000_4_CYINIT_14730,
      SEL => U3_RM2_share0000_4_CYSELF_14718,
      O => U3_Maddsub_RM2_share0000_cy_4_Q
    );
  U3_RM2_share0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y85"
    )
    port map (
      IA => U3_RM2_share0000_4_CY0F_14729,
      IB => U3_RM2_share0000_4_CY0F_14729,
      SEL => U3_RM2_share0000_4_CYSELF_14718,
      O => U3_RM2_share0000_4_CYMUXF2_14713
    );
  U3_RM2_share0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_3_Q,
      O => U3_RM2_share0000_4_CYINIT_14730
    );
  U3_RM2_share0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(4),
      O => U3_RM2_share0000_4_CY0F_14729
    );
  U3_RM2_share0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(4),
      O => U3_RM2_share0000_4_CYSELF_14718
    );
  U3_RM2_share0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_4_XORG_14720,
      O => U3_RM2_share0000(5)
    );
  U3_RM2_share0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y85"
    )
    port map (
      I0 => U3_Maddsub_RM2_share0000_cy_4_Q,
      I1 => U3_Maddsub_RM2_share0000_lut(5),
      O => U3_RM2_share0000_4_XORG_14720
    );
  U3_RM2_share0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_4_CYMUXFAST_14717,
      O => U3_Maddsub_RM2_share0000_cy_5_Q
    );
  U3_RM2_share0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_3_Q,
      O => U3_RM2_share0000_4_FASTCARRY_14715
    );
  U3_RM2_share0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y85"
    )
    port map (
      I0 => U3_RM2_share0000_4_CYSELG_14704,
      I1 => U3_RM2_share0000_4_CYSELF_14718,
      O => U3_RM2_share0000_4_CYAND_14716
    );
  U3_RM2_share0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y85"
    )
    port map (
      IA => U3_RM2_share0000_4_CYMUXG2_14714,
      IB => U3_RM2_share0000_4_FASTCARRY_14715,
      SEL => U3_RM2_share0000_4_CYAND_14716,
      O => U3_RM2_share0000_4_CYMUXFAST_14717
    );
  U3_RM2_share0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y85"
    )
    port map (
      IA => U3_RM2_share0000_4_CY0G_14712,
      IB => U3_RM2_share0000_4_CYMUXF2_14713,
      SEL => U3_RM2_share0000_4_CYSELG_14704,
      O => U3_RM2_share0000_4_CYMUXG2_14714
    );
  U3_RM2_share0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(5),
      O => U3_RM2_share0000_4_CY0G_14712
    );
  U3_RM2_share0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(5),
      O => U3_RM2_share0000_4_CYSELG_14704
    );
  U3_Maddsub_RM2_share0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X47Y86"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2(6),
      ADR2 => U3_rise2_9628,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(6)
    );
  U3_RM2_share0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_6_XORF_14770,
      O => U3_RM2_share0000(6)
    );
  U3_RM2_share0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y86"
    )
    port map (
      I0 => U3_RM2_share0000_6_CYINIT_14769,
      I1 => U3_Maddsub_RM2_share0000_lut(6),
      O => U3_RM2_share0000_6_XORF_14770
    );
  U3_RM2_share0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y86"
    )
    port map (
      IA => U3_RM2_share0000_6_CY0F_14768,
      IB => U3_RM2_share0000_6_CYINIT_14769,
      SEL => U3_RM2_share0000_6_CYSELF_14756,
      O => U3_Maddsub_RM2_share0000_cy_6_Q
    );
  U3_RM2_share0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y86"
    )
    port map (
      IA => U3_RM2_share0000_6_CY0F_14768,
      IB => U3_RM2_share0000_6_CY0F_14768,
      SEL => U3_RM2_share0000_6_CYSELF_14756,
      O => U3_RM2_share0000_6_CYMUXF2_14751
    );
  U3_RM2_share0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_5_Q,
      O => U3_RM2_share0000_6_CYINIT_14769
    );
  U3_RM2_share0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(6),
      O => U3_RM2_share0000_6_CY0F_14768
    );
  U3_RM2_share0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(6),
      O => U3_RM2_share0000_6_CYSELF_14756
    );
  U3_RM2_share0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_6_XORG_14758,
      O => U3_RM2_share0000(7)
    );
  U3_RM2_share0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y86"
    )
    port map (
      I0 => U3_Maddsub_RM2_share0000_cy_6_Q,
      I1 => U3_Maddsub_RM2_share0000_lut(7),
      O => U3_RM2_share0000_6_XORG_14758
    );
  U3_RM2_share0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_cy_5_Q,
      O => U3_RM2_share0000_6_FASTCARRY_14753
    );
  U3_RM2_share0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y86"
    )
    port map (
      I0 => U3_RM2_share0000_6_CYSELG_14742,
      I1 => U3_RM2_share0000_6_CYSELF_14756,
      O => U3_RM2_share0000_6_CYAND_14754
    );
  U3_RM2_share0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y86"
    )
    port map (
      IA => U3_RM2_share0000_6_CYMUXG2_14752,
      IB => U3_RM2_share0000_6_FASTCARRY_14753,
      SEL => U3_RM2_share0000_6_CYAND_14754,
      O => U3_RM2_share0000_6_CYMUXFAST_14755
    );
  U3_RM2_share0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y86"
    )
    port map (
      IA => U3_RM2_share0000_6_CY0G_14750,
      IB => U3_RM2_share0000_6_CYMUXF2_14751,
      SEL => U3_RM2_share0000_6_CYSELG_14742,
      O => U3_RM2_share0000_6_CYMUXG2_14752
    );
  U3_RM2_share0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(7),
      O => U3_RM2_share0000_6_CY0G_14750
    );
  U3_RM2_share0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(7),
      O => U3_RM2_share0000_6_CYSELG_14742
    );
  U3_Maddsub_RM2_share0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X47Y87"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2(8),
      ADR2 => U3_rise2_9628,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(8)
    );
  U3_RM2_share0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_8_XORF_14801,
      O => U3_RM2_share0000(8)
    );
  U3_RM2_share0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y87"
    )
    port map (
      I0 => U3_RM2_share0000_8_CYINIT_14800,
      I1 => U3_Maddsub_RM2_share0000_lut(8),
      O => U3_RM2_share0000_8_XORF_14801
    );
  U3_RM2_share0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y87"
    )
    port map (
      IA => U3_RM2_share0000_8_CY0F_14799,
      IB => U3_RM2_share0000_8_CYINIT_14800,
      SEL => U3_RM2_share0000_8_CYSELF_14791,
      O => U3_Maddsub_RM2_share0000_cy_8_Q
    );
  U3_RM2_share0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_6_CYMUXFAST_14755,
      O => U3_RM2_share0000_8_CYINIT_14800
    );
  U3_RM2_share0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2(8),
      O => U3_RM2_share0000_8_CY0F_14799
    );
  U3_RM2_share0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM2_share0000_lut(8),
      O => U3_RM2_share0000_8_CYSELF_14791
    );
  U3_RM2_share0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_share0000_8_XORG_14788,
      O => U3_RM2_share0000(9)
    );
  U3_RM2_share0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y87"
    )
    port map (
      I0 => U3_Maddsub_RM2_share0000_cy_8_Q,
      I1 => U3_Maddsub_RM2_share0000_lut(9),
      O => U3_RM2_share0000_8_XORG_14788
    );
  U3_Maddsub_RM2_share0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X47Y87"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_rise2_9628,
      ADR3 => U3_RM2(9),
      O => U3_Maddsub_RM2_share0000_lut(9)
    );
  U1_q_01_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X47Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_SRINV_14812,
      O => U1_q_01_FFY_RST
    );
  U1_q_1 : X_FF
    generic map(
      LOC => "SLICE_X47Y5",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DYMUX_14828,
      CE => VCC,
      CLK => U1_q_01_CLKINV_14811,
      SET => GND,
      RST => U1_q_01_FFY_RST,
      O => U1_q(1)
    );
  U1_q_01_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y5"
    )
    port map (
      O => U1_q_01_LOGIC_ZERO_14823
    );
  U1_q_01_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y5"
    )
    port map (
      O => U1_q_01_LOGIC_ONE_14847
    );
  U1_q_01_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORF_14848,
      O => U1_q_01_DXMUX_14850
    );
  U1_q_01_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y5"
    )
    port map (
      I0 => U1_q_01_CYINIT_14846,
      I1 => U1_Mcount_q_lut(0),
      O => U1_q_01_XORF_14848
    );
  U1_q_01_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y5"
    )
    port map (
      IA => U1_q_01_LOGIC_ONE_14847,
      IB => U1_q_01_CYINIT_14846,
      SEL => U1_q_01_CYSELF_14837,
      O => U1_Mcount_q_cy_0_Q
    );
  U1_q_01_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_BXINV_14835,
      O => U1_q_01_CYINIT_14846
    );
  U1_q_01_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_lut(0),
      O => U1_q_01_CYSELF_14837
    );
  U1_q_01_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U1_q_01_BXINV_14835
    );
  U1_q_01_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_XORG_14826,
      O => U1_q_01_DYMUX_14828
    );
  U1_q_01_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y5"
    )
    port map (
      I0 => U1_Mcount_q_cy_0_Q,
      I1 => U1_q_01_G,
      O => U1_q_01_XORG_14826
    );
  U1_q_01_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_CYMUXG_14825,
      O => U1_Mcount_q_cy_1_Q
    );
  U1_q_01_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y5"
    )
    port map (
      IA => U1_q_01_LOGIC_ZERO_14823,
      IB => U1_Mcount_q_cy_0_Q,
      SEL => U1_q_01_CYSELG_14814,
      O => U1_q_01_CYMUXG_14825
    );
  U1_q_01_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01_G,
      O => U1_q_01_CYSELG_14814
    );
  U1_q_01_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U1_q_01_SRINV_14812
    );
  U1_q_01_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_01_CLKINV_14811
    );
  U1_q_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y6"
    )
    port map (
      O => U1_q_2_LOGIC_ZERO_14877
    );
  U1_q_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORF_14904,
      O => U1_q_2_DXMUX_14906
    );
  U1_q_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y6"
    )
    port map (
      I0 => U1_q_2_CYINIT_14903,
      I1 => U1_q_2_F,
      O => U1_q_2_XORF_14904
    );
  U1_q_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y6"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_14877,
      IB => U1_q_2_CYINIT_14903,
      SEL => U1_q_2_CYSELF_14883,
      O => U1_Mcount_q_cy_2_Q
    );
  U1_q_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y6"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_14877,
      IB => U1_q_2_LOGIC_ZERO_14877,
      SEL => U1_q_2_CYSELF_14883,
      O => U1_q_2_CYMUXF2_14878
    );
  U1_q_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_CYINIT_14903
    );
  U1_q_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_F,
      O => U1_q_2_CYSELF_14883
    );
  U1_q_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_XORG_14885,
      O => U1_q_2_DYMUX_14887
    );
  U1_q_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y6"
    )
    port map (
      I0 => U1_Mcount_q_cy_2_Q,
      I1 => U1_q_2_G,
      O => U1_q_2_XORG_14885
    );
  U1_q_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_CYMUXFAST_14882,
      O => U1_Mcount_q_cy_3_Q
    );
  U1_q_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_1_Q,
      O => U1_q_2_FASTCARRY_14880
    );
  U1_q_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y6"
    )
    port map (
      I0 => U1_q_2_CYSELG_14868,
      I1 => U1_q_2_CYSELF_14883,
      O => U1_q_2_CYAND_14881
    );
  U1_q_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y6"
    )
    port map (
      IA => U1_q_2_CYMUXG2_14879,
      IB => U1_q_2_FASTCARRY_14880,
      SEL => U1_q_2_CYAND_14881,
      O => U1_q_2_CYMUXFAST_14882
    );
  U1_q_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y6"
    )
    port map (
      IA => U1_q_2_LOGIC_ZERO_14877,
      IB => U1_q_2_CYMUXF2_14878,
      SEL => U1_q_2_CYSELG_14868,
      O => U1_q_2_CYMUXG2_14879
    );
  U1_q_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_2_G,
      O => U1_q_2_CYSELG_14868
    );
  U1_q_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U1_q_2_SRINV_14866
    );
  U1_q_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_2_CLKINV_14865
    );
  U1_q_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y7"
    )
    port map (
      O => U1_q_4_LOGIC_ZERO_14933
    );
  U1_q_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORF_14960,
      O => U1_q_4_DXMUX_14962
    );
  U1_q_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y7"
    )
    port map (
      I0 => U1_q_4_CYINIT_14959,
      I1 => U1_q_4_F,
      O => U1_q_4_XORF_14960
    );
  U1_q_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y7"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_14933,
      IB => U1_q_4_CYINIT_14959,
      SEL => U1_q_4_CYSELF_14939,
      O => U1_Mcount_q_cy_4_Q
    );
  U1_q_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y7"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_14933,
      IB => U1_q_4_LOGIC_ZERO_14933,
      SEL => U1_q_4_CYSELF_14939,
      O => U1_q_4_CYMUXF2_14934
    );
  U1_q_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_CYINIT_14959
    );
  U1_q_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_F,
      O => U1_q_4_CYSELF_14939
    );
  U1_q_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_XORG_14941,
      O => U1_q_4_DYMUX_14943
    );
  U1_q_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y7"
    )
    port map (
      I0 => U1_Mcount_q_cy_4_Q,
      I1 => U1_q_4_G,
      O => U1_q_4_XORG_14941
    );
  U1_q_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_CYMUXFAST_14938,
      O => U1_Mcount_q_cy_5_Q
    );
  U1_q_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_3_Q,
      O => U1_q_4_FASTCARRY_14936
    );
  U1_q_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y7"
    )
    port map (
      I0 => U1_q_4_CYSELG_14924,
      I1 => U1_q_4_CYSELF_14939,
      O => U1_q_4_CYAND_14937
    );
  U1_q_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y7"
    )
    port map (
      IA => U1_q_4_CYMUXG2_14935,
      IB => U1_q_4_FASTCARRY_14936,
      SEL => U1_q_4_CYAND_14937,
      O => U1_q_4_CYMUXFAST_14938
    );
  U1_q_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y7"
    )
    port map (
      IA => U1_q_4_LOGIC_ZERO_14933,
      IB => U1_q_4_CYMUXF2_14934,
      SEL => U1_q_4_CYSELG_14924,
      O => U1_q_4_CYMUXG2_14935
    );
  U1_q_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_4_G,
      O => U1_q_4_CYSELG_14924
    );
  U1_q_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U1_q_4_SRINV_14922
    );
  U1_q_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_4_CLKINV_14921
    );
  U1_q_6_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_SRINV_14978,
      O => U1_q_6_FFY_RST
    );
  U1_q_7 : X_FF
    generic map(
      LOC => "SLICE_X47Y8",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DYMUX_14999,
      CE => VCC,
      CLK => U1_q_6_CLKINV_14977,
      SET => GND,
      RST => U1_q_6_FFY_RST,
      O => U1_q(7)
    );
  U1_q_6_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_SRINV_14978,
      O => U1_q_6_FFX_RST
    );
  U1_q_6 : X_FF
    generic map(
      LOC => "SLICE_X47Y8",
      INIT => '0'
    )
    port map (
      I => U1_q_6_DXMUX_15018,
      CE => VCC,
      CLK => U1_q_6_CLKINV_14977,
      SET => GND,
      RST => U1_q_6_FFX_RST,
      O => U1_q(6)
    );
  U1_q_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y8"
    )
    port map (
      O => U1_q_6_LOGIC_ZERO_14989
    );
  U1_q_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORF_15016,
      O => U1_q_6_DXMUX_15018
    );
  U1_q_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y8"
    )
    port map (
      I0 => U1_q_6_CYINIT_15015,
      I1 => U1_q_6_F,
      O => U1_q_6_XORF_15016
    );
  U1_q_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y8"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_14989,
      IB => U1_q_6_CYINIT_15015,
      SEL => U1_q_6_CYSELF_14995,
      O => U1_Mcount_q_cy_6_Q
    );
  U1_q_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y8"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_14989,
      IB => U1_q_6_LOGIC_ZERO_14989,
      SEL => U1_q_6_CYSELF_14995,
      O => U1_q_6_CYMUXF2_14990
    );
  U1_q_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_CYINIT_15015
    );
  U1_q_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_F,
      O => U1_q_6_CYSELF_14995
    );
  U1_q_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_XORG_14997,
      O => U1_q_6_DYMUX_14999
    );
  U1_q_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y8"
    )
    port map (
      I0 => U1_Mcount_q_cy_6_Q,
      I1 => U1_q_6_G,
      O => U1_q_6_XORG_14997
    );
  U1_q_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_CYMUXFAST_14994,
      O => U1_Mcount_q_cy_7_Q
    );
  U1_q_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_5_Q,
      O => U1_q_6_FASTCARRY_14992
    );
  U1_q_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y8"
    )
    port map (
      I0 => U1_q_6_CYSELG_14980,
      I1 => U1_q_6_CYSELF_14995,
      O => U1_q_6_CYAND_14993
    );
  U1_q_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y8"
    )
    port map (
      IA => U1_q_6_CYMUXG2_14991,
      IB => U1_q_6_FASTCARRY_14992,
      SEL => U1_q_6_CYAND_14993,
      O => U1_q_6_CYMUXFAST_14994
    );
  U1_q_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y8"
    )
    port map (
      IA => U1_q_6_LOGIC_ZERO_14989,
      IB => U1_q_6_CYMUXF2_14990,
      SEL => U1_q_6_CYSELG_14980,
      O => U1_q_6_CYMUXG2_14991
    );
  U1_q_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_6_G,
      O => U1_q_6_CYSELG_14980
    );
  U1_q_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U1_q_6_SRINV_14978
    );
  U1_q_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_6_CLKINV_14977
    );
  U1_q_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y9"
    )
    port map (
      O => U1_q_8_LOGIC_ZERO_15045
    );
  U1_q_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORF_15072,
      O => U1_q_8_DXMUX_15074
    );
  U1_q_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y9"
    )
    port map (
      I0 => U1_q_8_CYINIT_15071,
      I1 => U1_q_8_F,
      O => U1_q_8_XORF_15072
    );
  U1_q_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y9"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_15045,
      IB => U1_q_8_CYINIT_15071,
      SEL => U1_q_8_CYSELF_15051,
      O => U1_Mcount_q_cy_8_Q
    );
  U1_q_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y9"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_15045,
      IB => U1_q_8_LOGIC_ZERO_15045,
      SEL => U1_q_8_CYSELF_15051,
      O => U1_q_8_CYMUXF2_15046
    );
  U1_q_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_CYINIT_15071
    );
  U1_q_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_F,
      O => U1_q_8_CYSELF_15051
    );
  U1_q_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_XORG_15053,
      O => U1_q_8_DYMUX_15055
    );
  U1_q_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y9"
    )
    port map (
      I0 => U1_Mcount_q_cy_8_Q,
      I1 => U1_q_8_G,
      O => U1_q_8_XORG_15053
    );
  U1_q_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_CYMUXFAST_15050,
      O => U1_Mcount_q_cy_9_Q
    );
  U1_q_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_7_Q,
      O => U1_q_8_FASTCARRY_15048
    );
  U1_q_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y9"
    )
    port map (
      I0 => U1_q_8_CYSELG_15036,
      I1 => U1_q_8_CYSELF_15051,
      O => U1_q_8_CYAND_15049
    );
  U1_q_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y9"
    )
    port map (
      IA => U1_q_8_CYMUXG2_15047,
      IB => U1_q_8_FASTCARRY_15048,
      SEL => U1_q_8_CYAND_15049,
      O => U1_q_8_CYMUXFAST_15050
    );
  U1_q_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y9"
    )
    port map (
      IA => U1_q_8_LOGIC_ZERO_15045,
      IB => U1_q_8_CYMUXF2_15046,
      SEL => U1_q_8_CYSELG_15036,
      O => U1_q_8_CYMUXG2_15047
    );
  U1_q_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_8_G,
      O => U1_q_8_CYSELG_15036
    );
  U1_q_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U1_q_8_SRINV_15034
    );
  U1_q_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_8_CLKINV_15033
    );
  U1_q_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y10"
    )
    port map (
      O => U1_q_10_LOGIC_ZERO_15101
    );
  U1_q_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORF_15128,
      O => U1_q_10_DXMUX_15130
    );
  U1_q_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y10"
    )
    port map (
      I0 => U1_q_10_CYINIT_15127,
      I1 => U1_q_10_F,
      O => U1_q_10_XORF_15128
    );
  U1_q_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y10"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_15101,
      IB => U1_q_10_CYINIT_15127,
      SEL => U1_q_10_CYSELF_15107,
      O => U1_Mcount_q_cy_10_Q
    );
  U1_q_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y10"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_15101,
      IB => U1_q_10_LOGIC_ZERO_15101,
      SEL => U1_q_10_CYSELF_15107,
      O => U1_q_10_CYMUXF2_15102
    );
  U1_q_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_CYINIT_15127
    );
  U1_q_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_F,
      O => U1_q_10_CYSELF_15107
    );
  U1_q_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_XORG_15109,
      O => U1_q_10_DYMUX_15111
    );
  U1_q_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y10"
    )
    port map (
      I0 => U1_Mcount_q_cy_10_Q,
      I1 => U1_q_10_G,
      O => U1_q_10_XORG_15109
    );
  U1_q_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_CYMUXFAST_15106,
      O => U1_Mcount_q_cy_11_Q
    );
  U1_q_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_9_Q,
      O => U1_q_10_FASTCARRY_15104
    );
  U1_q_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y10"
    )
    port map (
      I0 => U1_q_10_CYSELG_15092,
      I1 => U1_q_10_CYSELF_15107,
      O => U1_q_10_CYAND_15105
    );
  U1_q_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y10"
    )
    port map (
      IA => U1_q_10_CYMUXG2_15103,
      IB => U1_q_10_FASTCARRY_15104,
      SEL => U1_q_10_CYAND_15105,
      O => U1_q_10_CYMUXFAST_15106
    );
  U1_q_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y10"
    )
    port map (
      IA => U1_q_10_LOGIC_ZERO_15101,
      IB => U1_q_10_CYMUXF2_15102,
      SEL => U1_q_10_CYSELG_15092,
      O => U1_q_10_CYMUXG2_15103
    );
  U1_q_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_10_G,
      O => U1_q_10_CYSELG_15092
    );
  U1_q_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U1_q_10_SRINV_15090
    );
  U1_q_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_10_CLKINV_15089
    );
  U1_q_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y11"
    )
    port map (
      O => U1_q_12_LOGIC_ZERO_15157
    );
  U1_q_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORF_15184,
      O => U1_q_12_DXMUX_15186
    );
  U1_q_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y11"
    )
    port map (
      I0 => U1_q_12_CYINIT_15183,
      I1 => U1_q_12_F,
      O => U1_q_12_XORF_15184
    );
  U1_q_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y11"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_15157,
      IB => U1_q_12_CYINIT_15183,
      SEL => U1_q_12_CYSELF_15163,
      O => U1_Mcount_q_cy_12_Q
    );
  U1_q_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y11"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_15157,
      IB => U1_q_12_LOGIC_ZERO_15157,
      SEL => U1_q_12_CYSELF_15163,
      O => U1_q_12_CYMUXF2_15158
    );
  U1_q_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_CYINIT_15183
    );
  U1_q_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_F,
      O => U1_q_12_CYSELF_15163
    );
  U1_q_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_XORG_15165,
      O => U1_q_12_DYMUX_15167
    );
  U1_q_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y11"
    )
    port map (
      I0 => U1_Mcount_q_cy_12_Q,
      I1 => U1_q_12_G,
      O => U1_q_12_XORG_15165
    );
  U1_q_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_CYMUXFAST_15162,
      O => U1_Mcount_q_cy_13_Q
    );
  U1_q_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_11_Q,
      O => U1_q_12_FASTCARRY_15160
    );
  U1_q_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y11"
    )
    port map (
      I0 => U1_q_12_CYSELG_15148,
      I1 => U1_q_12_CYSELF_15163,
      O => U1_q_12_CYAND_15161
    );
  U1_q_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y11"
    )
    port map (
      IA => U1_q_12_CYMUXG2_15159,
      IB => U1_q_12_FASTCARRY_15160,
      SEL => U1_q_12_CYAND_15161,
      O => U1_q_12_CYMUXFAST_15162
    );
  U1_q_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y11"
    )
    port map (
      IA => U1_q_12_LOGIC_ZERO_15157,
      IB => U1_q_12_CYMUXF2_15158,
      SEL => U1_q_12_CYSELG_15148,
      O => U1_q_12_CYMUXG2_15159
    );
  U1_q_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_12_G,
      O => U1_q_12_CYSELG_15148
    );
  U1_q_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U1_q_12_SRINV_15146
    );
  U1_q_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_12_CLKINV_15145
    );
  U1_q_12 : X_FF
    generic map(
      LOC => "SLICE_X47Y11",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DXMUX_15186,
      CE => VCC,
      CLK => U1_q_12_CLKINV_15145,
      SET => GND,
      RST => U1_q_12_SRINV_15146,
      O => U1_q(12)
    );
  U1_q_14_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X47Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_SRINV_15202,
      O => U1_q_14_FFY_RST
    );
  U1_q_15 : X_FF
    generic map(
      LOC => "SLICE_X47Y12",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DYMUX_15223,
      CE => VCC,
      CLK => U1_q_14_CLKINV_15201,
      SET => GND,
      RST => U1_q_14_FFY_RST,
      O => U1_q(15)
    );
  U1_q_14_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X47Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_SRINV_15202,
      O => U1_q_14_FFX_RST
    );
  U1_q_14 : X_FF
    generic map(
      LOC => "SLICE_X47Y12",
      INIT => '0'
    )
    port map (
      I => U1_q_14_DXMUX_15242,
      CE => VCC,
      CLK => U1_q_14_CLKINV_15201,
      SET => GND,
      RST => U1_q_14_FFX_RST,
      O => U1_q(14)
    );
  U1_q_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y12"
    )
    port map (
      O => U1_q_14_LOGIC_ZERO_15213
    );
  U1_q_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORF_15240,
      O => U1_q_14_DXMUX_15242
    );
  U1_q_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y12"
    )
    port map (
      I0 => U1_q_14_CYINIT_15239,
      I1 => U1_q_14_F,
      O => U1_q_14_XORF_15240
    );
  U1_q_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y12"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_15213,
      IB => U1_q_14_CYINIT_15239,
      SEL => U1_q_14_CYSELF_15219,
      O => U1_Mcount_q_cy_14_Q
    );
  U1_q_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y12"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_15213,
      IB => U1_q_14_LOGIC_ZERO_15213,
      SEL => U1_q_14_CYSELF_15219,
      O => U1_q_14_CYMUXF2_15214
    );
  U1_q_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_CYINIT_15239
    );
  U1_q_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_F,
      O => U1_q_14_CYSELF_15219
    );
  U1_q_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_XORG_15221,
      O => U1_q_14_DYMUX_15223
    );
  U1_q_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y12"
    )
    port map (
      I0 => U1_Mcount_q_cy_14_Q,
      I1 => U1_q_14_G,
      O => U1_q_14_XORG_15221
    );
  U1_q_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_Mcount_q_cy_13_Q,
      O => U1_q_14_FASTCARRY_15216
    );
  U1_q_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y12"
    )
    port map (
      I0 => U1_q_14_CYSELG_15204,
      I1 => U1_q_14_CYSELF_15219,
      O => U1_q_14_CYAND_15217
    );
  U1_q_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y12"
    )
    port map (
      IA => U1_q_14_CYMUXG2_15215,
      IB => U1_q_14_FASTCARRY_15216,
      SEL => U1_q_14_CYAND_15217,
      O => U1_q_14_CYMUXFAST_15218
    );
  U1_q_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y12"
    )
    port map (
      IA => U1_q_14_LOGIC_ZERO_15213,
      IB => U1_q_14_CYMUXF2_15214,
      SEL => U1_q_14_CYSELG_15204,
      O => U1_q_14_CYMUXG2_15215
    );
  U1_q_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_G,
      O => U1_q_14_CYSELG_15204
    );
  U1_q_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U1_q_14_SRINV_15202
    );
  U1_q_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_14_CLKINV_15201
    );
  U1_q_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y13"
    )
    port map (
      O => U1_q_16_LOGIC_ZERO_15288
    );
  U1_q_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORF_15289,
      O => U1_q_16_DXMUX_15291
    );
  U1_q_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y13"
    )
    port map (
      I0 => U1_q_16_CYINIT_15287,
      I1 => U1_q_16_F,
      O => U1_q_16_XORF_15289
    );
  U1_q_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y13"
    )
    port map (
      IA => U1_q_16_LOGIC_ZERO_15288,
      IB => U1_q_16_CYINIT_15287,
      SEL => U1_q_16_CYSELF_15278,
      O => U1_Mcount_q_cy_16_Q
    );
  U1_q_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_14_CYMUXFAST_15218,
      O => U1_q_16_CYINIT_15287
    );
  U1_q_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_F,
      O => U1_q_16_CYSELF_15278
    );
  U1_q_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_16_XORG_15268,
      O => U1_q_16_DYMUX_15270
    );
  U1_q_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y13"
    )
    port map (
      I0 => U1_Mcount_q_cy_16_Q,
      I1 => U1_q_171_rt_15265,
      O => U1_q_16_XORG_15268
    );
  U1_q_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U1_q_16_SRINV_15257
    );
  U1_q_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U1_q_16_CLKINV_15256
    );
  U3_CM1_add0000_0_LOGIC_ONE_6255 : X_ONE
    generic map(
      LOC => "SLICE_X53Y25"
    )
    port map (
      O => U3_CM1_add0000_0_LOGIC_ONE_15314
    );
  U3_CM1_add0000_0_XUSED_6254 : X_BUF
    generic map(
      LOC => "SLICE_X53Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_XORF_15331,
      O => U3_CM1_add0000_1(0)
    );
  U3_CM1_add0000_0_XORF_6252 : X_XOR2
    generic map(
      LOC => "SLICE_X53Y25"
    )
    port map (
      I0 => U3_CM1_add0000_0_CYINIT_15330,
      I1 => U3_Madd_CM1_add0000_lut_0_Q,
      O => U3_CM1_add0000_0_XORF_15331
    );
  U3_CM1_add0000_0_CYMUXF_6251 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y25"
    )
    port map (
      IA => U3_CM1_add0000_0_LOGIC_ONE_15314,
      IB => U3_CM1_add0000_0_CYINIT_15330,
      SEL => U3_CM1_add0000_0_CYSELF_15321,
      O => U3_Madd_CM1_add0000_cy_0_Q
    );
  U3_CM1_add0000_0_CYINIT_6250 : X_BUF
    generic map(
      LOC => "SLICE_X53Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_BXINV_15319,
      O => U3_CM1_add0000_0_CYINIT_15330
    );
  U3_CM1_add0000_0_CYSELF_6247 : X_BUF
    generic map(
      LOC => "SLICE_X53Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_lut_0_Q,
      O => U3_CM1_add0000_0_CYSELF_15321
    );
  U3_CM1_add0000_0_BXINV_6246 : X_BUF
    generic map(
      LOC => "SLICE_X53Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_CM1_add0000_0_BXINV_15319
    );
  U3_CM1_add0000_0_YUSED_6245 : X_BUF
    generic map(
      LOC => "SLICE_X53Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_XORG_15317,
      O => U3_CM1_add0000_1(1)
    );
  U3_CM1_add0000_0_XORG_6243 : X_XOR2
    generic map(
      LOC => "SLICE_X53Y25"
    )
    port map (
      I0 => U3_Madd_CM1_add0000_cy_0_Q,
      I1 => U3_Madd_CM1_add0000_lut_1_Q,
      O => U3_CM1_add0000_0_XORG_15317
    );
  U3_CM1_add0000_0_COUTUSED_6242 : X_BUF
    generic map(
      LOC => "SLICE_X53Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_0_CYMUXG_15316,
      O => U3_Madd_CM1_add0000_cy_1_Q
    );
  U3_CM1_add0000_0_CYMUXG_6241 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y25"
    )
    port map (
      IA => U3_CM1_add0000_0_LOGIC_ONE_15314,
      IB => U3_Madd_CM1_add0000_cy_0_Q,
      SEL => U3_CM1_add0000_0_CYSELG_15305,
      O => U3_CM1_add0000_0_CYMUXG_15316
    );
  U3_CM1_add0000_0_CYSELG_6238 : X_BUF
    generic map(
      LOC => "SLICE_X53Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_lut_1_Q,
      O => U3_CM1_add0000_0_CYSELG_15305
    );
  U3_CM1_add0000_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y26"
    )
    port map (
      O => U3_CM1_add0000_2_LOGIC_ONE_15349
    );
  U3_CM1_add0000_2_LOGIC_ZERO_6276 : X_ZERO
    generic map(
      LOC => "SLICE_X53Y26"
    )
    port map (
      O => U3_CM1_add0000_2_LOGIC_ZERO_15369
    );
  U3_CM1_add0000_2_XUSED_6275 : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_XORF_15370,
      O => U3_CM1_add0000_1(2)
    );
  U3_CM1_add0000_2_XORF_6273 : X_XOR2
    generic map(
      LOC => "SLICE_X53Y26"
    )
    port map (
      I0 => U3_CM1_add0000_2_CYINIT_15368,
      I1 => U3_CM1_add0000_2_F_15359,
      O => U3_CM1_add0000_2_XORF_15370
    );
  U3_CM1_add0000_2_CYMUXF_6272 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y26"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ZERO_15369,
      IB => U3_CM1_add0000_2_CYINIT_15368,
      SEL => U3_CM1_add0000_2_CYSELF_15355,
      O => U3_Madd_CM1_add0000_cy_2_Q
    );
  U3_CM1_add0000_2_CYMUXF2_6271 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y26"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ZERO_15369,
      IB => U3_CM1_add0000_2_LOGIC_ZERO_15369,
      SEL => U3_CM1_add0000_2_CYSELF_15355,
      O => U3_CM1_add0000_2_CYMUXF2_15350
    );
  U3_CM1_add0000_2_CYINIT_6270 : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_1_Q,
      O => U3_CM1_add0000_2_CYINIT_15368
    );
  U3_CM1_add0000_2_CYSELF_6267 : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_F_15359,
      O => U3_CM1_add0000_2_CYSELF_15355
    );
  U3_CM1_add0000_2_YUSED_6266 : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_XORG_15357,
      O => U3_CM1_add0000_1(3)
    );
  U3_CM1_add0000_2_XORG_6264 : X_XOR2
    generic map(
      LOC => "SLICE_X53Y26"
    )
    port map (
      I0 => U3_Madd_CM1_add0000_cy_2_Q,
      I1 => U3_Madd_CM1_add0000_lut_3_Q,
      O => U3_CM1_add0000_2_XORG_15357
    );
  U3_CM1_add0000_2_COUTUSED_6263 : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_2_CYMUXFAST_15354,
      O => U3_Madd_CM1_add0000_cy_3_Q
    );
  U3_CM1_add0000_2_FASTCARRY_6262 : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_1_Q,
      O => U3_CM1_add0000_2_FASTCARRY_15352
    );
  U3_CM1_add0000_2_CYAND_6261 : X_AND2
    generic map(
      LOC => "SLICE_X53Y26"
    )
    port map (
      I0 => U3_CM1_add0000_2_CYSELG_15340,
      I1 => U3_CM1_add0000_2_CYSELF_15355,
      O => U3_CM1_add0000_2_CYAND_15353
    );
  U3_CM1_add0000_2_CYMUXFAST_6260 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y26"
    )
    port map (
      IA => U3_CM1_add0000_2_CYMUXG2_15351,
      IB => U3_CM1_add0000_2_FASTCARRY_15352,
      SEL => U3_CM1_add0000_2_CYAND_15353,
      O => U3_CM1_add0000_2_CYMUXFAST_15354
    );
  U3_CM1_add0000_2_CYMUXG2_6259 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y26"
    )
    port map (
      IA => U3_CM1_add0000_2_LOGIC_ONE_15349,
      IB => U3_CM1_add0000_2_CYMUXF2_15350,
      SEL => U3_CM1_add0000_2_CYSELG_15340,
      O => U3_CM1_add0000_2_CYMUXG2_15351
    );
  U3_CM1_add0000_2_CYSELG_6256 : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_lut_3_Q,
      O => U3_CM1_add0000_2_CYSELG_15340
    );
  U3_CM1_add0000_4_LOGIC_ZERO_6299 : X_ZERO
    generic map(
      LOC => "SLICE_X53Y27"
    )
    port map (
      O => U3_CM1_add0000_4_LOGIC_ZERO_15388
    );
  U3_CM1_add0000_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y27"
    )
    port map (
      O => U3_CM1_add0000_4_LOGIC_ONE_15408
    );
  U3_CM1_add0000_4_XUSED_6297 : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_XORF_15409,
      O => U3_CM1_add0000_1(4)
    );
  U3_CM1_add0000_4_XORF_6295 : X_XOR2
    generic map(
      LOC => "SLICE_X53Y27"
    )
    port map (
      I0 => U3_CM1_add0000_4_CYINIT_15407,
      I1 => U3_Madd_CM1_add0000_lut_4_1,
      O => U3_CM1_add0000_4_XORF_15409
    );
  U3_CM1_add0000_4_CYMUXF_6294 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y27"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ONE_15408,
      IB => U3_CM1_add0000_4_CYINIT_15407,
      SEL => U3_CM1_add0000_4_CYSELF_15394,
      O => U3_Madd_CM1_add0000_cy_4_Q
    );
  U3_CM1_add0000_4_CYMUXF2_6293 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y27"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ONE_15408,
      IB => U3_CM1_add0000_4_LOGIC_ONE_15408,
      SEL => U3_CM1_add0000_4_CYSELF_15394,
      O => U3_CM1_add0000_4_CYMUXF2_15389
    );
  U3_CM1_add0000_4_CYINIT_6292 : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_3_Q,
      O => U3_CM1_add0000_4_CYINIT_15407
    );
  U3_CM1_add0000_4_CYSELF_6289 : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_lut_4_1,
      O => U3_CM1_add0000_4_CYSELF_15394
    );
  U3_CM1_add0000_4_YUSED_6288 : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_XORG_15396,
      O => U3_CM1_add0000_1(5)
    );
  U3_CM1_add0000_4_XORG_6286 : X_XOR2
    generic map(
      LOC => "SLICE_X53Y27"
    )
    port map (
      I0 => U3_Madd_CM1_add0000_cy_4_Q,
      I1 => U3_CM1_add0000_4_G_15378,
      O => U3_CM1_add0000_4_XORG_15396
    );
  U3_CM1_add0000_4_COUTUSED_6285 : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_CYMUXFAST_15393,
      O => U3_Madd_CM1_add0000_cy_5_Q
    );
  U3_CM1_add0000_4_FASTCARRY_6284 : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_3_Q,
      O => U3_CM1_add0000_4_FASTCARRY_15391
    );
  U3_CM1_add0000_4_CYAND_6283 : X_AND2
    generic map(
      LOC => "SLICE_X53Y27"
    )
    port map (
      I0 => U3_CM1_add0000_4_CYSELG_15379,
      I1 => U3_CM1_add0000_4_CYSELF_15394,
      O => U3_CM1_add0000_4_CYAND_15392
    );
  U3_CM1_add0000_4_CYMUXFAST_6282 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y27"
    )
    port map (
      IA => U3_CM1_add0000_4_CYMUXG2_15390,
      IB => U3_CM1_add0000_4_FASTCARRY_15391,
      SEL => U3_CM1_add0000_4_CYAND_15392,
      O => U3_CM1_add0000_4_CYMUXFAST_15393
    );
  U3_CM1_add0000_4_CYMUXG2_6281 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y27"
    )
    port map (
      IA => U3_CM1_add0000_4_LOGIC_ZERO_15388,
      IB => U3_CM1_add0000_4_CYMUXF2_15389,
      SEL => U3_CM1_add0000_4_CYSELG_15379,
      O => U3_CM1_add0000_4_CYMUXG2_15390
    );
  U3_CM1_add0000_4_CYSELG_6278 : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_4_G_15378,
      O => U3_CM1_add0000_4_CYSELG_15379
    );
  U3_Madd_CM1_add0000_lut_4_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X53Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(4),
      O => U3_Madd_CM1_add0000_lut_4_1
    );
  U3_CM1_add0000_6_LOGIC_ZERO_6320 : X_ZERO
    generic map(
      LOC => "SLICE_X53Y28"
    )
    port map (
      O => U3_CM1_add0000_6_LOGIC_ZERO_15427
    );
  U3_CM1_add0000_6_XUSED_6319 : X_BUF
    generic map(
      LOC => "SLICE_X53Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_XORF_15447,
      O => U3_CM1_add0000_1(6)
    );
  U3_CM1_add0000_6_XORF_6317 : X_XOR2
    generic map(
      LOC => "SLICE_X53Y28"
    )
    port map (
      I0 => U3_CM1_add0000_6_CYINIT_15446,
      I1 => U3_CM1_add0000_6_F_15437,
      O => U3_CM1_add0000_6_XORF_15447
    );
  U3_CM1_add0000_6_CYMUXF_6316 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y28"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_15427,
      IB => U3_CM1_add0000_6_CYINIT_15446,
      SEL => U3_CM1_add0000_6_CYSELF_15433,
      O => U3_Madd_CM1_add0000_cy_6_Q
    );
  U3_CM1_add0000_6_CYMUXF2_6315 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y28"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_15427,
      IB => U3_CM1_add0000_6_LOGIC_ZERO_15427,
      SEL => U3_CM1_add0000_6_CYSELF_15433,
      O => U3_CM1_add0000_6_CYMUXF2_15428
    );
  U3_CM1_add0000_6_CYINIT_6314 : X_BUF
    generic map(
      LOC => "SLICE_X53Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_5_Q,
      O => U3_CM1_add0000_6_CYINIT_15446
    );
  U3_CM1_add0000_6_CYSELF_6311 : X_BUF
    generic map(
      LOC => "SLICE_X53Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_F_15437,
      O => U3_CM1_add0000_6_CYSELF_15433
    );
  U3_CM1_add0000_6_YUSED_6310 : X_BUF
    generic map(
      LOC => "SLICE_X53Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_XORG_15435,
      O => U3_CM1_add0000_1(7)
    );
  U3_CM1_add0000_6_XORG_6308 : X_XOR2
    generic map(
      LOC => "SLICE_X53Y28"
    )
    port map (
      I0 => U3_Madd_CM1_add0000_cy_6_Q,
      I1 => U3_CM1_add0000_6_G_15417,
      O => U3_CM1_add0000_6_XORG_15435
    );
  U3_CM1_add0000_6_FASTCARRY_6306 : X_BUF
    generic map(
      LOC => "SLICE_X53Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_CM1_add0000_cy_5_Q,
      O => U3_CM1_add0000_6_FASTCARRY_15430
    );
  U3_CM1_add0000_6_CYAND_6305 : X_AND2
    generic map(
      LOC => "SLICE_X53Y28"
    )
    port map (
      I0 => U3_CM1_add0000_6_CYSELG_15418,
      I1 => U3_CM1_add0000_6_CYSELF_15433,
      O => U3_CM1_add0000_6_CYAND_15431
    );
  U3_CM1_add0000_6_CYMUXFAST_6304 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y28"
    )
    port map (
      IA => U3_CM1_add0000_6_CYMUXG2_15429,
      IB => U3_CM1_add0000_6_FASTCARRY_15430,
      SEL => U3_CM1_add0000_6_CYAND_15431,
      O => U3_CM1_add0000_6_CYMUXFAST_15432
    );
  U3_CM1_add0000_6_CYMUXG2_6303 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y28"
    )
    port map (
      IA => U3_CM1_add0000_6_LOGIC_ZERO_15427,
      IB => U3_CM1_add0000_6_CYMUXF2_15428,
      SEL => U3_CM1_add0000_6_CYSELG_15418,
      O => U3_CM1_add0000_6_CYMUXG2_15429
    );
  U3_CM1_add0000_6_CYSELG_6300 : X_BUF
    generic map(
      LOC => "SLICE_X53Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_G_15417,
      O => U3_CM1_add0000_6_CYSELG_15418
    );
  U3_CM1_add0000_8_LOGIC_ZERO_6334 : X_ZERO
    generic map(
      LOC => "SLICE_X53Y29"
    )
    port map (
      O => U3_CM1_add0000_8_LOGIC_ZERO_15477
    );
  U3_CM1_add0000_8_XUSED_6333 : X_BUF
    generic map(
      LOC => "SLICE_X53Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_XORF_15478,
      O => U3_CM1_add0000_1(8)
    );
  U3_CM1_add0000_8_XORF_6331 : X_XOR2
    generic map(
      LOC => "SLICE_X53Y29"
    )
    port map (
      I0 => U3_CM1_add0000_8_CYINIT_15476,
      I1 => U3_CM1_add0000_8_F_15466,
      O => U3_CM1_add0000_8_XORF_15478
    );
  U3_CM1_add0000_8_CYMUXF_6330 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y29"
    )
    port map (
      IA => U3_CM1_add0000_8_LOGIC_ZERO_15477,
      IB => U3_CM1_add0000_8_CYINIT_15476,
      SEL => U3_CM1_add0000_8_CYSELF_15467,
      O => U3_Madd_CM1_add0000_cy_8_Q
    );
  U3_CM1_add0000_8_CYINIT_6329 : X_BUF
    generic map(
      LOC => "SLICE_X53Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_6_CYMUXFAST_15432,
      O => U3_CM1_add0000_8_CYINIT_15476
    );
  U3_CM1_add0000_8_CYSELF_6326 : X_BUF
    generic map(
      LOC => "SLICE_X53Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_F_15466,
      O => U3_CM1_add0000_8_CYSELF_15467
    );
  U3_CM1_add0000_8_YUSED_6325 : X_BUF
    generic map(
      LOC => "SLICE_X53Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_add0000_8_XORG_15464,
      O => U3_CM1_add0000_1(9)
    );
  U3_CM1_add0000_8_XORG_6323 : X_XOR2
    generic map(
      LOC => "SLICE_X53Y29"
    )
    port map (
      I0 => U3_Madd_CM1_add0000_cy_8_Q,
      I1 => U3_C1_9_rt_15461,
      O => U3_CM1_add0000_8_XORG_15464
    );
  U3_C1_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X53Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(9),
      O => U3_C1_9_rt_15461
    );
  sig_tank1rom10s_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_4_XORF_15514,
      O => sig_tank1rom10s(4)
    );
  sig_tank1rom10s_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y66"
    )
    port map (
      I0 => sig_tank1rom10s_4_CYINIT_15513,
      I1 => U3_Madd_tank1rom10s_lut(4),
      O => sig_tank1rom10s_4_XORF_15514
    );
  sig_tank1rom10s_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y66"
    )
    port map (
      IA => sig_tank1rom10s_4_CY0F_15512,
      IB => sig_tank1rom10s_4_CYINIT_15513,
      SEL => sig_tank1rom10s_4_CYSELF_15504,
      O => U3_Madd_tank1rom10s_cy_4_Q
    );
  sig_tank1rom10s_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_4_BXINV_15502,
      O => sig_tank1rom10s_4_CYINIT_15513
    );
  sig_tank1rom10s_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1(0),
      O => sig_tank1rom10s_4_CY0F_15512
    );
  sig_tank1rom10s_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut(4),
      O => sig_tank1rom10s_4_CYSELF_15504
    );
  sig_tank1rom10s_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => sig_tank1rom10s_4_BXINV_15502
    );
  sig_tank1rom10s_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_4_XORG_15500,
      O => sig_tank1rom10s(5)
    );
  sig_tank1rom10s_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y66"
    )
    port map (
      I0 => U3_Madd_tank1rom10s_cy_4_Q,
      I1 => U3_Madd_tank1rom10s_lut(5),
      O => sig_tank1rom10s_4_XORG_15500
    );
  sig_tank1rom10s_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_4_CYMUXG_15499,
      O => U3_Madd_tank1rom10s_cy_5_Q
    );
  sig_tank1rom10s_4_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X17Y66"
    )
    port map (
      IA => sig_tank1rom10s_4_CY0G_15497,
      IB => U3_Madd_tank1rom10s_cy_4_Q,
      SEL => sig_tank1rom10s_4_CYSELG_15490,
      O => sig_tank1rom10s_4_CYMUXG_15499
    );
  sig_tank1rom10s_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1(1),
      O => sig_tank1rom10s_4_CY0G_15497
    );
  sig_tank1rom10s_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut(5),
      O => sig_tank1rom10s_4_CYSELG_15490
    );
  sig_tank1rom10s_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y67"
    )
    port map (
      O => sig_tank1rom10s_6_LOGIC_ZERO_15535
    );
  sig_tank1rom10s_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_6_XORF_15553,
      O => sig_tank1rom10s(6)
    );
  sig_tank1rom10s_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y67"
    )
    port map (
      I0 => sig_tank1rom10s_6_CYINIT_15552,
      I1 => U3_Madd_tank1rom10s_lut(6),
      O => sig_tank1rom10s_6_XORF_15553
    );
  sig_tank1rom10s_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y67"
    )
    port map (
      IA => sig_tank1rom10s_6_CY0F_15551,
      IB => sig_tank1rom10s_6_CYINIT_15552,
      SEL => sig_tank1rom10s_6_CYSELF_15541,
      O => U3_Madd_tank1rom10s_cy_6_Q
    );
  sig_tank1rom10s_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y67"
    )
    port map (
      IA => sig_tank1rom10s_6_CY0F_15551,
      IB => sig_tank1rom10s_6_CY0F_15551,
      SEL => sig_tank1rom10s_6_CYSELF_15541,
      O => sig_tank1rom10s_6_CYMUXF2_15536
    );
  sig_tank1rom10s_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_cy_5_Q,
      O => sig_tank1rom10s_6_CYINIT_15552
    );
  sig_tank1rom10s_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1(2),
      O => sig_tank1rom10s_6_CY0F_15551
    );
  sig_tank1rom10s_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut(6),
      O => sig_tank1rom10s_6_CYSELF_15541
    );
  sig_tank1rom10s_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_6_XORG_15543,
      O => sig_tank1rom10s(7)
    );
  sig_tank1rom10s_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y67"
    )
    port map (
      I0 => U3_Madd_tank1rom10s_cy_6_Q,
      I1 => U3_Msub_tank1rom10s_sub0001_xor_7_11_15528,
      O => sig_tank1rom10s_6_XORG_15543
    );
  sig_tank1rom10s_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_6_CYMUXFAST_15540,
      O => U3_Madd_tank1rom10s_cy_7_Q
    );
  sig_tank1rom10s_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_cy_5_Q,
      O => sig_tank1rom10s_6_FASTCARRY_15538
    );
  sig_tank1rom10s_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y67"
    )
    port map (
      I0 => sig_tank1rom10s_6_CYSELG_15529,
      I1 => sig_tank1rom10s_6_CYSELF_15541,
      O => sig_tank1rom10s_6_CYAND_15539
    );
  sig_tank1rom10s_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y67"
    )
    port map (
      IA => sig_tank1rom10s_6_CYMUXG2_15537,
      IB => sig_tank1rom10s_6_FASTCARRY_15538,
      SEL => sig_tank1rom10s_6_CYAND_15539,
      O => sig_tank1rom10s_6_CYMUXFAST_15540
    );
  sig_tank1rom10s_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y67"
    )
    port map (
      IA => sig_tank1rom10s_6_LOGIC_ZERO_15535,
      IB => sig_tank1rom10s_6_CYMUXF2_15536,
      SEL => sig_tank1rom10s_6_CYSELG_15529,
      O => sig_tank1rom10s_6_CYMUXG2_15537
    );
  sig_tank1rom10s_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_xor_7_11_15528,
      O => sig_tank1rom10s_6_CYSELG_15529
    );
  sig_tank1rom10s_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_8_XORF_15592,
      O => sig_tank1rom10s(8)
    );
  sig_tank1rom10s_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y68"
    )
    port map (
      I0 => sig_tank1rom10s_8_CYINIT_15591,
      I1 => U3_Madd_tank1rom10s_lut(8),
      O => sig_tank1rom10s_8_XORF_15592
    );
  sig_tank1rom10s_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y68"
    )
    port map (
      IA => sig_tank1rom10s_8_CY0F_15590,
      IB => sig_tank1rom10s_8_CYINIT_15591,
      SEL => sig_tank1rom10s_8_CYSELF_15579,
      O => U3_Madd_tank1rom10s_cy_8_Q
    );
  sig_tank1rom10s_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y68"
    )
    port map (
      IA => sig_tank1rom10s_8_CY0F_15590,
      IB => sig_tank1rom10s_8_CY0F_15590,
      SEL => sig_tank1rom10s_8_CYSELF_15579,
      O => sig_tank1rom10s_8_CYMUXF2_15574
    );
  sig_tank1rom10s_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_cy_7_Q,
      O => sig_tank1rom10s_8_CYINIT_15591
    );
  sig_tank1rom10s_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_8_0,
      O => sig_tank1rom10s_8_CY0F_15590
    );
  sig_tank1rom10s_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut(8),
      O => sig_tank1rom10s_8_CYSELF_15579
    );
  sig_tank1rom10s_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_8_XORG_15581,
      O => sig_tank1rom10s(9)
    );
  sig_tank1rom10s_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y68"
    )
    port map (
      I0 => U3_Madd_tank1rom10s_cy_8_Q,
      I1 => U3_Madd_tank1rom10s_lut(9),
      O => sig_tank1rom10s_8_XORG_15581
    );
  sig_tank1rom10s_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_cy_7_Q,
      O => sig_tank1rom10s_8_FASTCARRY_15576
    );
  sig_tank1rom10s_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y68"
    )
    port map (
      I0 => sig_tank1rom10s_8_CYSELG_15567,
      I1 => sig_tank1rom10s_8_CYSELF_15579,
      O => sig_tank1rom10s_8_CYAND_15577
    );
  sig_tank1rom10s_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y68"
    )
    port map (
      IA => sig_tank1rom10s_8_CYMUXG2_15575,
      IB => sig_tank1rom10s_8_FASTCARRY_15576,
      SEL => sig_tank1rom10s_8_CYAND_15577,
      O => sig_tank1rom10s_8_CYMUXFAST_15578
    );
  sig_tank1rom10s_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y68"
    )
    port map (
      IA => sig_tank1rom10s_8_CY0G_15573,
      IB => sig_tank1rom10s_8_CYMUXF2_15574,
      SEL => sig_tank1rom10s_8_CYSELG_15567,
      O => sig_tank1rom10s_8_CYMUXG2_15575
    );
  sig_tank1rom10s_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_9_0,
      O => sig_tank1rom10s_8_CY0G_15573
    );
  sig_tank1rom10s_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut(9),
      O => sig_tank1rom10s_8_CYSELG_15567
    );
  sig_tank1rom10s_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X17Y69"
    )
    port map (
      O => sig_tank1rom10s_10_LOGIC_ZERO_15622
    );
  sig_tank1rom10s_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_10_XORF_15623,
      O => sig_tank1rom10s(10)
    );
  sig_tank1rom10s_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X17Y69"
    )
    port map (
      I0 => sig_tank1rom10s_10_CYINIT_15621,
      I1 => U3_tank1rom10s_sub0001_10_11_15613,
      O => sig_tank1rom10s_10_XORF_15623
    );
  sig_tank1rom10s_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y69"
    )
    port map (
      IA => sig_tank1rom10s_10_LOGIC_ZERO_15622,
      IB => sig_tank1rom10s_10_CYINIT_15621,
      SEL => sig_tank1rom10s_10_CYSELF_15614,
      O => U3_Madd_tank1rom10s_cy_10_Q
    );
  sig_tank1rom10s_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_8_CYMUXFAST_15578,
      O => sig_tank1rom10s_10_CYINIT_15621
    );
  sig_tank1rom10s_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_10_11_15613,
      O => sig_tank1rom10s_10_CYSELF_15614
    );
  sig_tank1rom10s_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_10_XORG_15611,
      O => sig_tank1rom10s(11)
    );
  sig_tank1rom10s_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X17Y69"
    )
    port map (
      I0 => U3_Madd_tank1rom10s_cy_10_Q,
      I1 => U3_tank1rom10s_sub0001_10_112_15608,
      O => sig_tank1rom10s_10_XORG_15611
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y44"
    )
    port map (
      ADR0 => U3_C2(0),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(0)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F_15653,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT_15654,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF_15645,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_0_Q
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV_15643,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYINIT_15654
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(0),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0F_15653
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(0),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELF_15645
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_BXINV_15643
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X23Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G_15640,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG_15632,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG_15642
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(1),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CY0G_15640
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(1),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYSELG_15632
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y44"
    )
    port map (
      ADR0 => U3_C2(1),
      ADR1 => U2_hcs(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(1)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X23Y45"
    )
    port map (
      ADR0 => U3_C2(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(2),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(2)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_15685,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_15685,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_15676,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2_15671
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(2),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0F_15685
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(2),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_15676
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_1_CYMUXG_15642,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY_15673
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_15662,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELF_15676,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND_15674
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2_15672,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_FASTCARRY_15673,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYAND_15674,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST_15675
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y45"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G_15670,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXF2_15671,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_15662,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXG2_15672
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2(3),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CY0G_15670
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(3),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYSELG_15662
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y45"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_C2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(3)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X23Y46"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_spriteon2f_add0004_4_0,
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(4)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_15716,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_15716,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_15708,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2_15703
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2f_add0004_4_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0F_15716
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(4),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_15708
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_3_CYMUXFAST_15675,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY_15705
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_15696,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELF_15708,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND_15706
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2_15704,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_FASTCARRY_15705,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYAND_15706,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST_15707
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y46"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G_15702,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXF2_15703,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_15696,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXG2_15704
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_cy_5_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CY0G_15702
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(5),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYSELG_15696
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X23Y46"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U3_Madd_spriteon2_addsub0000_cy_5_0,
      ADR2 => U3_C2(4),
      ADR3 => U2_hcs(5),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(5)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_15749,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_15749,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_15741,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2_15736
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(6),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0F_15749
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(6),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_15741
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_5_CYMUXFAST_15707,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY_15738
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_15727,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELF_15741,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND_15739
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2_15737,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_FASTCARRY_15738,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYAND_15739,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST_15740
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y47"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G_15735,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXF2_15736,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_15727,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXG2_15737
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut_7_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CY0G_15735
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(7),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYSELG_15727
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_15782,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_15782,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_15775,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2_15770
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut_8_0,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0F_15782
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(8),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_15775
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST_15774,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_Q
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_cy_7_CYMUXFAST_15740,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY_15772
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      I0 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_15763,
      I1 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELF_15775,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND_15773
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2_15771,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_FASTCARRY_15772,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYAND_15773,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXFAST_15774
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X23Y48"
    )
    port map (
      IA => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G_15769,
      IB => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXF2_15770,
      SEL => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_15763,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYMUXG2_15771
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(9),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CY0G_15769
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X23Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2f_cmp_gt0000_lut(9),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_CYSELG_15763
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X33Y36"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F_15811,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT_15812,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF_15803,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_0_Q
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV_15801,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYINIT_15812
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0F_15811
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(0),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELF_15803
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_BXINV_15801
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X33Y36"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G_15798,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG_15790,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG_15800
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CY0G_15798
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(1),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYSELG_15790
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_15843,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_15843,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_15834,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2_15829
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0F_15843
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(2),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_15834
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_1_CYMUXG_15800,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY_15831
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_15820,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELF_15834,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND_15832
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2_15830,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_FASTCARRY_15831,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYAND_15832,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST_15833
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y37"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G_15828,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXF2_15829,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_15820,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXG2_15830
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CY0G_15828
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(3),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYSELG_15820
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_15874,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_15874,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_15865,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2_15860
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0F_15874
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(4),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_15865
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_3_CYMUXFAST_15833,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY_15862
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_15852,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELF_15865,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND_15863
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2_15861,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_FASTCARRY_15862,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYAND_15863,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST_15864
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y38"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G_15859,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXF2_15860,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_15852,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXG2_15861
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CY0G_15859
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(5),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYSELG_15852
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_15905,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_15905,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_15898,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2_15893
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0F_15905
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(6),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_15898
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_5_CYMUXFAST_15864,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY_15895
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_15886,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELF_15898,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND_15896
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2_15894,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_FASTCARRY_15895,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYAND_15896,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST_15897
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y39"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G_15892,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXF2_15893,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_15886,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXG2_15894
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CY0G_15892
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(7),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYSELG_15886
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X33Y39"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_C1(6),
      ADR2 => U3_C1(5),
      ADR3 => U3_C1(4),
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(6)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X33Y40"
    )
    port map (
      ADR0 => U3_C1(8),
      ADR1 => U2_hcs(8),
      ADR2 => U3_Madd_spriteon1_addsub0001_cy_7_Q,
      ADR3 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(8)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_15936,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_15936,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_15929,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2_15924
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0F_15936
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(8),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_15929
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST_15928,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_cy_7_CYMUXFAST_15897,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY_15926
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X33Y40"
    )
    port map (
      I0 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_15915,
      I1 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELF_15929,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND_15927
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X33Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2_15925,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_FASTCARRY_15926,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYAND_15927,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXFAST_15928
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X33Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G_15923,
      IB => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXF2_15924,
      SEL => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_15915,
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYMUXG2_15925
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CY0G_15923
    );
  U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X33Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon1_cmp_lt0000_lut(9),
      O => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_CYSELG_15915
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X33Y40"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteon1_addsub0001_9_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(9)
    );
  title_Madd_rom_addr2_addsub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X34Y27"
    )
    port map (
      ADR0 => title_Msub_ypix_lut_4_Q,
      ADR1 => title_ypix_addsub0000_0_Q,
      ADR2 => VCC,
      ADR3 => title_Msub_ypix_cy(3),
      O => title_Madd_rom_addr2_addsub0000_Madd_lut(6)
    );
  title_rom_addr2_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_8_XORF_15971,
      O => title_rom_addr2_addsub0000(8)
    );
  title_rom_addr2_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y27"
    )
    port map (
      I0 => title_rom_addr2_addsub0000_8_CYINIT_15970,
      I1 => title_Madd_rom_addr2_addsub0000_Madd_lut(6),
      O => title_rom_addr2_addsub0000_8_XORF_15971
    );
  title_rom_addr2_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y27"
    )
    port map (
      IA => title_rom_addr2_addsub0000_8_CY0F_15969,
      IB => title_rom_addr2_addsub0000_8_CYINIT_15970,
      SEL => title_rom_addr2_addsub0000_8_CYSELF_15962,
      O => title_Madd_rom_addr2_addsub0000_Madd_cy(6)
    );
  title_rom_addr2_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_8_BXINV_15960,
      O => title_rom_addr2_addsub0000_8_CYINIT_15970
    );
  title_rom_addr2_addsub0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_0_Q,
      O => title_rom_addr2_addsub0000_8_CY0F_15969
    );
  title_rom_addr2_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0000_Madd_lut(6),
      O => title_rom_addr2_addsub0000_8_CYSELF_15962
    );
  title_rom_addr2_addsub0000_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => title_rom_addr2_addsub0000_8_BXINV_15960
    );
  title_rom_addr2_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_8_XORG_15958,
      O => title_rom_addr2_addsub0000(9)
    );
  title_rom_addr2_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y27"
    )
    port map (
      I0 => title_Madd_rom_addr2_addsub0000_Madd_cy(6),
      I1 => title_Madd_rom_addr2_addsub0000_Madd_lut(7),
      O => title_rom_addr2_addsub0000_8_XORG_15958
    );
  title_rom_addr2_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_8_CYMUXG_15957,
      O => title_Madd_rom_addr2_addsub0000_Madd_cy(7)
    );
  title_rom_addr2_addsub0000_8_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X34Y27"
    )
    port map (
      IA => title_rom_addr2_addsub0000_8_CY0G_15955,
      IB => title_Madd_rom_addr2_addsub0000_Madd_cy(6),
      SEL => title_rom_addr2_addsub0000_8_CYSELG_15949,
      O => title_rom_addr2_addsub0000_8_CYMUXG_15957
    );
  title_rom_addr2_addsub0000_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_1_Q,
      O => title_rom_addr2_addsub0000_8_CY0G_15955
    );
  title_rom_addr2_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0000_Madd_lut(7),
      O => title_rom_addr2_addsub0000_8_CYSELG_15949
    );
  title_Madd_rom_addr2_addsub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X34Y27"
    )
    port map (
      ADR0 => title_ypix_addsub0000_1_Q,
      ADR1 => title_Msub_ypix_cy(3),
      ADR2 => title_Msub_ypix_lut_5_Q,
      ADR3 => title_Msub_ypix_lut_4_Q,
      O => title_Madd_rom_addr2_addsub0000_Madd_lut(7)
    );
  title_rom_addr2_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_10_XORF_16010,
      O => title_rom_addr2_addsub0000(10)
    );
  title_rom_addr2_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y28"
    )
    port map (
      I0 => title_rom_addr2_addsub0000_10_CYINIT_16009,
      I1 => title_Madd_rom_addr2_addsub0000_Madd_lut(8),
      O => title_rom_addr2_addsub0000_10_XORF_16010
    );
  title_rom_addr2_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y28"
    )
    port map (
      IA => title_rom_addr2_addsub0000_10_CY0F_16008,
      IB => title_rom_addr2_addsub0000_10_CYINIT_16009,
      SEL => title_rom_addr2_addsub0000_10_CYSELF_15996,
      O => title_Madd_rom_addr2_addsub0000_Madd_cy(8)
    );
  title_rom_addr2_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y28"
    )
    port map (
      IA => title_rom_addr2_addsub0000_10_CY0F_16008,
      IB => title_rom_addr2_addsub0000_10_CY0F_16008,
      SEL => title_rom_addr2_addsub0000_10_CYSELF_15996,
      O => title_rom_addr2_addsub0000_10_CYMUXF2_15991
    );
  title_rom_addr2_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0000_Madd_cy(7),
      O => title_rom_addr2_addsub0000_10_CYINIT_16009
    );
  title_rom_addr2_addsub0000_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_addsub0000_2_Q,
      O => title_rom_addr2_addsub0000_10_CY0F_16008
    );
  title_rom_addr2_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0000_Madd_lut(8),
      O => title_rom_addr2_addsub0000_10_CYSELF_15996
    );
  title_rom_addr2_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_10_XORG_15998,
      O => title_rom_addr2_addsub0000(11)
    );
  title_rom_addr2_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y28"
    )
    port map (
      I0 => title_Madd_rom_addr2_addsub0000_Madd_cy(8),
      I1 => title_Madd_rom_addr2_addsub0000_Madd_lut(9),
      O => title_rom_addr2_addsub0000_10_XORG_15998
    );
  title_rom_addr2_addsub0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_10_CYMUXFAST_15995,
      O => title_Madd_rom_addr2_addsub0000_Madd_cy(9)
    );
  title_rom_addr2_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0000_Madd_cy(7),
      O => title_rom_addr2_addsub0000_10_FASTCARRY_15993
    );
  title_rom_addr2_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y28"
    )
    port map (
      I0 => title_rom_addr2_addsub0000_10_CYSELG_15984,
      I1 => title_rom_addr2_addsub0000_10_CYSELF_15996,
      O => title_rom_addr2_addsub0000_10_CYAND_15994
    );
  title_rom_addr2_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y28"
    )
    port map (
      IA => title_rom_addr2_addsub0000_10_CYMUXG2_15992,
      IB => title_rom_addr2_addsub0000_10_FASTCARRY_15993,
      SEL => title_rom_addr2_addsub0000_10_CYAND_15994,
      O => title_rom_addr2_addsub0000_10_CYMUXFAST_15995
    );
  title_rom_addr2_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y28"
    )
    port map (
      IA => title_rom_addr2_addsub0000_10_CY0G_15990,
      IB => title_rom_addr2_addsub0000_10_CYMUXF2_15991,
      SEL => title_rom_addr2_addsub0000_10_CYSELG_15984,
      O => title_rom_addr2_addsub0000_10_CYMUXG2_15992
    );
  title_rom_addr2_addsub0000_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_3_0,
      O => title_rom_addr2_addsub0000_10_CY0G_15990
    );
  title_rom_addr2_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0000_Madd_lut(9),
      O => title_rom_addr2_addsub0000_10_CYSELG_15984
    );
  title_rom_addr2_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_12_XORF_16051,
      O => title_rom_addr2_addsub0000(12)
    );
  title_rom_addr2_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y29"
    )
    port map (
      I0 => title_rom_addr2_addsub0000_12_CYINIT_16050,
      I1 => title_Madd_rom_addr2_addsub0000_Madd_lut(10),
      O => title_rom_addr2_addsub0000_12_XORF_16051
    );
  title_rom_addr2_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X34Y29"
    )
    port map (
      IA => title_rom_addr2_addsub0000_12_CY0F_16049,
      IB => title_rom_addr2_addsub0000_12_CYINIT_16050,
      SEL => title_rom_addr2_addsub0000_12_CYSELF_16039,
      O => title_Madd_rom_addr2_addsub0000_Madd_cy(10)
    );
  title_rom_addr2_addsub0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y29"
    )
    port map (
      IA => title_rom_addr2_addsub0000_12_CY0F_16049,
      IB => title_rom_addr2_addsub0000_12_CY0F_16049,
      SEL => title_rom_addr2_addsub0000_12_CYSELF_16039,
      O => title_rom_addr2_addsub0000_12_CYMUXF2_16034
    );
  title_rom_addr2_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0000_Madd_cy(9),
      O => title_rom_addr2_addsub0000_12_CYINIT_16050
    );
  title_rom_addr2_addsub0000_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_4_0,
      O => title_rom_addr2_addsub0000_12_CY0F_16049
    );
  title_rom_addr2_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0000_Madd_lut(10),
      O => title_rom_addr2_addsub0000_12_CYSELF_16039
    );
  title_rom_addr2_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_12_XORG_16041,
      O => title_rom_addr2_addsub0000(13)
    );
  title_rom_addr2_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X34Y29"
    )
    port map (
      I0 => title_Madd_rom_addr2_addsub0000_Madd_cy(10),
      I1 => title_Madd_rom_addr2_addsub0000_Madd_lut(11),
      O => title_rom_addr2_addsub0000_12_XORG_16041
    );
  title_rom_addr2_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0000_Madd_cy(9),
      O => title_rom_addr2_addsub0000_12_FASTCARRY_16036
    );
  title_rom_addr2_addsub0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X34Y29"
    )
    port map (
      I0 => title_rom_addr2_addsub0000_12_CYSELG_16027,
      I1 => title_rom_addr2_addsub0000_12_CYSELF_16039,
      O => title_rom_addr2_addsub0000_12_CYAND_16037
    );
  title_rom_addr2_addsub0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X34Y29"
    )
    port map (
      IA => title_rom_addr2_addsub0000_12_CYMUXG2_16035,
      IB => title_rom_addr2_addsub0000_12_FASTCARRY_16036,
      SEL => title_rom_addr2_addsub0000_12_CYAND_16037,
      O => title_rom_addr2_addsub0000_12_CYMUXFAST_16038
    );
  title_rom_addr2_addsub0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y29"
    )
    port map (
      IA => title_rom_addr2_addsub0000_12_CY0G_16033,
      IB => title_rom_addr2_addsub0000_12_CYMUXF2_16034,
      SEL => title_rom_addr2_addsub0000_12_CYSELG_16027,
      O => title_rom_addr2_addsub0000_12_CYMUXG2_16035
    );
  title_rom_addr2_addsub0000_12_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_5_Q,
      O => title_rom_addr2_addsub0000_12_CY0G_16033
    );
  title_rom_addr2_addsub0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_Madd_rom_addr2_addsub0000_Madd_lut(11),
      O => title_rom_addr2_addsub0000_12_CYSELG_16027
    );
  title_rom_addr2_addsub0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_14_XORF_16078,
      O => title_rom_addr2_addsub0000(14)
    );
  title_rom_addr2_addsub0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X34Y30"
    )
    port map (
      I0 => title_rom_addr2_addsub0000_14_CYINIT_16077,
      I1 => title_Msub_ypix_xor_6_11_16075,
      O => title_rom_addr2_addsub0000_14_XORF_16078
    );
  title_rom_addr2_addsub0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_rom_addr2_addsub0000_12_CYMUXFAST_16038,
      O => title_rom_addr2_addsub0000_14_CYINIT_16077
    );
  title_rom_addr2_addsub0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_6_Q,
      O => title_ypix_6_0
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y15"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0F_16108,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYINIT_16109,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELF_16100,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_0_Q
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_BXINV_16098,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYINIT_16109
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1(0),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0F_16108
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(0),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELF_16100
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_BXINV_16098
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y15"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0G_16095,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELG_16087,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYMUXG_16097
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1(1),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CY0G_16095
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(1),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYSELG_16087
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X55Y16"
    )
    port map (
      ADR0 => U3_CM1(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(2),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(2)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y16"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0F_16140,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0F_16140,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELF_16131,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXF2_16126
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1(2),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0F_16140
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(2),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELF_16131
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_1_CYMUXG_16097,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_FASTCARRY_16128
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y16"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELG_16117,
      I1 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELF_16131,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYAND_16129
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y16"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXG2_16127,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_FASTCARRY_16128,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYAND_16129,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXFAST_16130
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y16"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0G_16125,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXF2_16126,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELG_16117,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXG2_16127
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1(3),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CY0G_16125
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(3),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYSELG_16117
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y17"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0000_4_0,
      ADR1 => U3_CM1(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(4)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y17"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0F_16171,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0F_16171,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELF_16163,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXF2_16158
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_4_0,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0F_16171
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(4),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELF_16163
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_3_CYMUXFAST_16130,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_FASTCARRY_16160
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y17"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELG_16151,
      I1 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELF_16163,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYAND_16161
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y17"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXG2_16159,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_FASTCARRY_16160,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYAND_16161,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXFAST_16162
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y17"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0G_16157,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXF2_16158,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELG_16151,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXG2_16159
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_5_0,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CY0G_16157
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(5),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYSELG_16151
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X55Y17"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0000_5_0,
      ADR1 => U3_CM1(5),
      ADR2 => U2_hcs(5),
      ADR3 => U3_CM1(4),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(5)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y18"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0F_16204,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0F_16204,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELF_16196,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXF2_16191
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(6),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0F_16204
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(6),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELF_16196
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_5_CYMUXFAST_16162,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_FASTCARRY_16193
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y18"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELG_16182,
      I1 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELF_16196,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYAND_16194
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y18"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXG2_16192,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_FASTCARRY_16193,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYAND_16194,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXFAST_16195
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y18"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0G_16190,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXF2_16191,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELG_16182,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXG2_16192
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_7_0,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CY0G_16190
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(7),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYSELG_16182
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X55Y18"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_spriteonM1_addsub0000_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(7)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y19"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0F_16237,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0F_16237,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELF_16230,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXF2_16225
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_8_0,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0F_16237
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(8),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELF_16230
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXFAST_16229,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_Q
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_cy_7_CYMUXFAST_16195,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_FASTCARRY_16227
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y19"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELG_16218,
      I1 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELF_16230,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYAND_16228
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y19"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXG2_16226,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_FASTCARRY_16227,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYAND_16228,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXFAST_16229
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y19"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0G_16224,
      IB => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXF2_16225,
      SEL => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELG_16218,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYMUXG2_16226
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(9),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CY0G_16224
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_gt0000_lut(9),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_CYSELG_16218
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0F_16266,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYINIT_16267,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELF_16258,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_0_Q
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_BXINV_16256,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYINIT_16267
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0F_16266
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(0),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELF_16258
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_BXINV_16256
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0G_16253,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELG_16245,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYMUXG_16255
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CY0G_16253
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(1),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYSELG_16245
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0F_16298,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0F_16298,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELF_16289,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXF2_16284
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0F_16298
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(2),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELF_16289
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_1_CYMUXG_16255,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_FASTCARRY_16286
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELG_16275,
      I1 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELF_16289,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYAND_16287
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXG2_16285,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_FASTCARRY_16286,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYAND_16287,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXFAST_16288
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0G_16283,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXF2_16284,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELG_16275,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXG2_16285
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CY0G_16283
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(3),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYSELG_16275
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0F_16329,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0F_16329,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELF_16320,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXF2_16315
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0F_16329
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(4),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELF_16320
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_3_CYMUXFAST_16288,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_FASTCARRY_16317
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELG_16306,
      I1 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELF_16320,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYAND_16318
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXG2_16316,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_FASTCARRY_16317,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYAND_16318,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXFAST_16319
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0G_16314,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXF2_16315,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELG_16306,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXG2_16316
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CY0G_16314
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(5),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYSELG_16306
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0F_16360,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0F_16360,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELF_16351,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXF2_16346
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0F_16360
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(6),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELF_16351
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_5_CYMUXFAST_16319,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_FASTCARRY_16348
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELG_16337,
      I1 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELF_16351,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYAND_16349
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXG2_16347,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_FASTCARRY_16348,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYAND_16349,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXFAST_16350
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0G_16345,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXF2_16346,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELG_16337,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXG2_16347
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CY0G_16345
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(7),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYSELG_16337
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0F_16391,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0F_16391,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELF_16382,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXF2_16377
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0F_16391
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(8),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELF_16382
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXFAST_16381,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_Q
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_cy_7_CYMUXFAST_16350,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_FASTCARRY_16379
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      I0 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELG_16368,
      I1 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELF_16382,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYAND_16380
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXG2_16378,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_FASTCARRY_16379,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYAND_16380,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXFAST_16381
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      IA => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0G_16376,
      IB => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXF2_16377,
      SEL => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELG_16368,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYMUXG2_16378
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CY0G_16376
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM1_cmp_lt0000_lut(9),
      O => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_CYSELG_16368
    );
  U3_spriteonM1_addsub0001_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y14"
    )
    port map (
      O => U3_spriteonM1_addsub0001_0_LOGIC_ZERO_16408
    );
  U3_spriteonM1_addsub0001_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y14"
    )
    port map (
      O => U3_spriteonM1_addsub0001_0_LOGIC_ONE_16425
    );
  U3_spriteonM1_addsub0001_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_0_XORF_16426,
      O => U3_spriteonM1_addsub0001(0)
    );
  U3_spriteonM1_addsub0001_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y14"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_0_CYINIT_16424,
      I1 => U3_Madd_spriteonM1_addsub0001_lut_0_Q,
      O => U3_spriteonM1_addsub0001_0_XORF_16426
    );
  U3_spriteonM1_addsub0001_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y14"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_0_LOGIC_ONE_16425,
      IB => U3_spriteonM1_addsub0001_0_CYINIT_16424,
      SEL => U3_spriteonM1_addsub0001_0_CYSELF_16415,
      O => U3_Madd_spriteonM1_addsub0001_cy_0_Q
    );
  U3_spriteonM1_addsub0001_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_0_BXINV_16413,
      O => U3_spriteonM1_addsub0001_0_CYINIT_16424
    );
  U3_spriteonM1_addsub0001_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_lut_0_Q,
      O => U3_spriteonM1_addsub0001_0_CYSELF_16415
    );
  U3_spriteonM1_addsub0001_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM1_addsub0001_0_BXINV_16413
    );
  U3_spriteonM1_addsub0001_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_0_XORG_16411,
      O => U3_spriteonM1_addsub0001(1)
    );
  U3_spriteonM1_addsub0001_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y14"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0001_cy_0_Q,
      I1 => U3_spriteonM1_addsub0001_0_G,
      O => U3_spriteonM1_addsub0001_0_XORG_16411
    );
  U3_spriteonM1_addsub0001_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_0_CYMUXG_16410,
      O => U3_Madd_spriteonM1_addsub0001_cy_1_Q
    );
  U3_spriteonM1_addsub0001_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y14"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_0_LOGIC_ZERO_16408,
      IB => U3_Madd_spriteonM1_addsub0001_cy_0_Q,
      SEL => U3_spriteonM1_addsub0001_0_CYSELG_16399,
      O => U3_spriteonM1_addsub0001_0_CYMUXG_16410
    );
  U3_spriteonM1_addsub0001_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_0_G,
      O => U3_spriteonM1_addsub0001_0_CYSELG_16399
    );
  U3_spriteonM1_addsub0001_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y15"
    )
    port map (
      O => U3_spriteonM1_addsub0001_2_LOGIC_ZERO_16444
    );
  U3_spriteonM1_addsub0001_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X53Y15"
    )
    port map (
      O => U3_spriteonM1_addsub0001_2_LOGIC_ONE_16464
    );
  U3_spriteonM1_addsub0001_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_2_XORF_16465,
      O => U3_spriteonM1_addsub0001(2)
    );
  U3_spriteonM1_addsub0001_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y15"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_2_CYINIT_16463,
      I1 => U3_Madd_spriteonM1_addsub0001_lut_2_Q,
      O => U3_spriteonM1_addsub0001_2_XORF_16465
    );
  U3_spriteonM1_addsub0001_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y15"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_2_LOGIC_ONE_16464,
      IB => U3_spriteonM1_addsub0001_2_CYINIT_16463,
      SEL => U3_spriteonM1_addsub0001_2_CYSELF_16450,
      O => U3_Madd_spriteonM1_addsub0001_cy_2_Q
    );
  U3_spriteonM1_addsub0001_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y15"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_2_LOGIC_ONE_16464,
      IB => U3_spriteonM1_addsub0001_2_LOGIC_ONE_16464,
      SEL => U3_spriteonM1_addsub0001_2_CYSELF_16450,
      O => U3_spriteonM1_addsub0001_2_CYMUXF2_16445
    );
  U3_spriteonM1_addsub0001_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_1_Q,
      O => U3_spriteonM1_addsub0001_2_CYINIT_16463
    );
  U3_spriteonM1_addsub0001_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_lut_2_Q,
      O => U3_spriteonM1_addsub0001_2_CYSELF_16450
    );
  U3_spriteonM1_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_2_XORG_16452,
      O => U3_spriteonM1_addsub0001(3)
    );
  U3_spriteonM1_addsub0001_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y15"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0001_cy_2_Q,
      I1 => U3_spriteonM1_addsub0001_2_G,
      O => U3_spriteonM1_addsub0001_2_XORG_16452
    );
  U3_spriteonM1_addsub0001_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_2_CYMUXFAST_16449,
      O => U3_Madd_spriteonM1_addsub0001_cy_3_Q
    );
  U3_spriteonM1_addsub0001_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_1_Q,
      O => U3_spriteonM1_addsub0001_2_FASTCARRY_16447
    );
  U3_spriteonM1_addsub0001_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y15"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_2_CYSELG_16435,
      I1 => U3_spriteonM1_addsub0001_2_CYSELF_16450,
      O => U3_spriteonM1_addsub0001_2_CYAND_16448
    );
  U3_spriteonM1_addsub0001_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y15"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_2_CYMUXG2_16446,
      IB => U3_spriteonM1_addsub0001_2_FASTCARRY_16447,
      SEL => U3_spriteonM1_addsub0001_2_CYAND_16448,
      O => U3_spriteonM1_addsub0001_2_CYMUXFAST_16449
    );
  U3_spriteonM1_addsub0001_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y15"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_2_LOGIC_ZERO_16444,
      IB => U3_spriteonM1_addsub0001_2_CYMUXF2_16445,
      SEL => U3_spriteonM1_addsub0001_2_CYSELG_16435,
      O => U3_spriteonM1_addsub0001_2_CYMUXG2_16446
    );
  U3_spriteonM1_addsub0001_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_2_G,
      O => U3_spriteonM1_addsub0001_2_CYSELG_16435
    );
  U3_spriteonM1_addsub0001_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y16"
    )
    port map (
      O => U3_spriteonM1_addsub0001_4_LOGIC_ZERO_16483
    );
  U3_spriteonM1_addsub0001_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_4_XORF_16503,
      O => U3_spriteonM1_addsub0001(4)
    );
  U3_spriteonM1_addsub0001_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y16"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_4_CYINIT_16502,
      I1 => U3_Madd_spriteonM1_addsub0000_xor_4_11,
      O => U3_spriteonM1_addsub0001_4_XORF_16503
    );
  U3_spriteonM1_addsub0001_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y16"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_4_LOGIC_ZERO_16483,
      IB => U3_spriteonM1_addsub0001_4_CYINIT_16502,
      SEL => U3_spriteonM1_addsub0001_4_CYSELF_16489,
      O => U3_Madd_spriteonM1_addsub0001_cy_4_Q
    );
  U3_spriteonM1_addsub0001_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y16"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_4_LOGIC_ZERO_16483,
      IB => U3_spriteonM1_addsub0001_4_LOGIC_ZERO_16483,
      SEL => U3_spriteonM1_addsub0001_4_CYSELF_16489,
      O => U3_spriteonM1_addsub0001_4_CYMUXF2_16484
    );
  U3_spriteonM1_addsub0001_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_3_Q,
      O => U3_spriteonM1_addsub0001_4_CYINIT_16502
    );
  U3_spriteonM1_addsub0001_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0000_xor_4_11,
      O => U3_spriteonM1_addsub0001_4_CYSELF_16489
    );
  U3_spriteonM1_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_4_XORG_16491,
      O => U3_spriteonM1_addsub0001(5)
    );
  U3_spriteonM1_addsub0001_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y16"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0001_cy_4_Q,
      I1 => U3_Madd_spriteonM1_addsub0000_xor_5_11_16474,
      O => U3_spriteonM1_addsub0001_4_XORG_16491
    );
  U3_spriteonM1_addsub0001_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_4_CYMUXFAST_16488,
      O => U3_Madd_spriteonM1_addsub0001_cy_5_Q
    );
  U3_spriteonM1_addsub0001_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_3_Q,
      O => U3_spriteonM1_addsub0001_4_FASTCARRY_16486
    );
  U3_spriteonM1_addsub0001_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y16"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_4_CYSELG_16475,
      I1 => U3_spriteonM1_addsub0001_4_CYSELF_16489,
      O => U3_spriteonM1_addsub0001_4_CYAND_16487
    );
  U3_spriteonM1_addsub0001_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y16"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_4_CYMUXG2_16485,
      IB => U3_spriteonM1_addsub0001_4_FASTCARRY_16486,
      SEL => U3_spriteonM1_addsub0001_4_CYAND_16487,
      O => U3_spriteonM1_addsub0001_4_CYMUXFAST_16488
    );
  U3_spriteonM1_addsub0001_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y16"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_4_LOGIC_ZERO_16483,
      IB => U3_spriteonM1_addsub0001_4_CYMUXF2_16484,
      SEL => U3_spriteonM1_addsub0001_4_CYSELG_16475,
      O => U3_spriteonM1_addsub0001_4_CYMUXG2_16485
    );
  U3_spriteonM1_addsub0001_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0000_xor_5_11_16474,
      O => U3_spriteonM1_addsub0001_4_CYSELG_16475
    );
  U3_spriteonM1_addsub0001_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y17"
    )
    port map (
      O => U3_spriteonM1_addsub0001_6_LOGIC_ZERO_16523
    );
  U3_spriteonM1_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_6_XORF_16541,
      O => U3_spriteonM1_addsub0001(6)
    );
  U3_spriteonM1_addsub0001_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y17"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_6_CYINIT_16540,
      I1 => U3_Madd_spriteonM1_addsub0000_xor_6_11_16533,
      O => U3_spriteonM1_addsub0001_6_XORF_16541
    );
  U3_spriteonM1_addsub0001_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y17"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_6_LOGIC_ZERO_16523,
      IB => U3_spriteonM1_addsub0001_6_CYINIT_16540,
      SEL => U3_spriteonM1_addsub0001_6_CYSELF_16529,
      O => U3_Madd_spriteonM1_addsub0001_cy_6_Q
    );
  U3_spriteonM1_addsub0001_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y17"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_6_LOGIC_ZERO_16523,
      IB => U3_spriteonM1_addsub0001_6_LOGIC_ZERO_16523,
      SEL => U3_spriteonM1_addsub0001_6_CYSELF_16529,
      O => U3_spriteonM1_addsub0001_6_CYMUXF2_16524
    );
  U3_spriteonM1_addsub0001_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_5_Q,
      O => U3_spriteonM1_addsub0001_6_CYINIT_16540
    );
  U3_spriteonM1_addsub0001_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0000_xor_6_11_16533,
      O => U3_spriteonM1_addsub0001_6_CYSELF_16529
    );
  U3_spriteonM1_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_6_XORG_16531,
      O => U3_spriteonM1_addsub0001(7)
    );
  U3_spriteonM1_addsub0001_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y17"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0001_cy_6_Q,
      I1 => U3_Madd_spriteonM1_addsub0000_xor_7_11_16516,
      O => U3_spriteonM1_addsub0001_6_XORG_16531
    );
  U3_spriteonM1_addsub0001_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0001_cy_5_Q,
      O => U3_spriteonM1_addsub0001_6_FASTCARRY_16526
    );
  U3_spriteonM1_addsub0001_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y17"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_6_CYSELG_16517,
      I1 => U3_spriteonM1_addsub0001_6_CYSELF_16529,
      O => U3_spriteonM1_addsub0001_6_CYAND_16527
    );
  U3_spriteonM1_addsub0001_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y17"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_6_CYMUXG2_16525,
      IB => U3_spriteonM1_addsub0001_6_FASTCARRY_16526,
      SEL => U3_spriteonM1_addsub0001_6_CYAND_16527,
      O => U3_spriteonM1_addsub0001_6_CYMUXFAST_16528
    );
  U3_spriteonM1_addsub0001_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y17"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_6_LOGIC_ZERO_16523,
      IB => U3_spriteonM1_addsub0001_6_CYMUXF2_16524,
      SEL => U3_spriteonM1_addsub0001_6_CYSELG_16517,
      O => U3_spriteonM1_addsub0001_6_CYMUXG2_16525
    );
  U3_spriteonM1_addsub0001_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0000_xor_7_11_16516,
      O => U3_spriteonM1_addsub0001_6_CYSELG_16517
    );
  U3_spriteonM1_addsub0001_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X53Y18"
    )
    port map (
      O => U3_spriteonM1_addsub0001_8_LOGIC_ZERO_16571
    );
  U3_spriteonM1_addsub0001_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_8_XORF_16572,
      O => U3_spriteonM1_addsub0001(8)
    );
  U3_spriteonM1_addsub0001_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y18"
    )
    port map (
      I0 => U3_spriteonM1_addsub0001_8_CYINIT_16570,
      I1 => U3_spriteonM1_addsub0000_8_2_16561,
      O => U3_spriteonM1_addsub0001_8_XORF_16572
    );
  U3_spriteonM1_addsub0001_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y18"
    )
    port map (
      IA => U3_spriteonM1_addsub0001_8_LOGIC_ZERO_16571,
      IB => U3_spriteonM1_addsub0001_8_CYINIT_16570,
      SEL => U3_spriteonM1_addsub0001_8_CYSELF_16562,
      O => U3_Madd_spriteonM1_addsub0001_cy_8_Q
    );
  U3_spriteonM1_addsub0001_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_6_CYMUXFAST_16528,
      O => U3_spriteonM1_addsub0001_8_CYINIT_16570
    );
  U3_spriteonM1_addsub0001_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_8_2_16561,
      O => U3_spriteonM1_addsub0001_8_CYSELF_16562
    );
  U3_spriteonM1_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0001_8_XORG_16559,
      O => U3_spriteonM1_addsub0001(9)
    );
  U3_spriteonM1_addsub0001_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y18"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0001_cy_8_Q,
      I1 => U3_spriteonM1_addsub0000_9_1_16556,
      O => U3_spriteonM1_addsub0001_8_XORG_16559
    );
  U3_spriteonM1_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y50"
    )
    port map (
      O => U3_spriteonM1_addsub0002_0_LOGIC_ONE_16590
    );
  U3_spriteonM1_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_0_XORF_16607,
      O => U3_spriteonM1_addsub0002(0)
    );
  U3_spriteonM1_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y50"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_0_CYINIT_16606,
      I1 => U3_Madd_spriteonM1_addsub0002_lut(0),
      O => U3_spriteonM1_addsub0002_0_XORF_16607
    );
  U3_spriteonM1_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y50"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_0_LOGIC_ONE_16590,
      IB => U3_spriteonM1_addsub0002_0_CYINIT_16606,
      SEL => U3_spriteonM1_addsub0002_0_CYSELF_16597,
      O => U3_Madd_spriteonM1_addsub0002_cy_0_Q
    );
  U3_spriteonM1_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_0_BXINV_16595,
      O => U3_spriteonM1_addsub0002_0_CYINIT_16606
    );
  U3_spriteonM1_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_lut(0),
      O => U3_spriteonM1_addsub0002_0_CYSELF_16597
    );
  U3_spriteonM1_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM1_addsub0002_0_BXINV_16595
    );
  U3_spriteonM1_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_0_XORG_16593,
      O => U3_spriteonM1_addsub0002(1)
    );
  U3_spriteonM1_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y50"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0002_cy_0_Q,
      I1 => U3_Madd_spriteonM1_addsub0002_lut(1),
      O => U3_spriteonM1_addsub0002_0_XORG_16593
    );
  U3_spriteonM1_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_0_CYMUXG_16592,
      O => U3_Madd_spriteonM1_addsub0002_cy_1_Q
    );
  U3_spriteonM1_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y50"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_0_LOGIC_ONE_16590,
      IB => U3_Madd_spriteonM1_addsub0002_cy_0_Q,
      SEL => U3_spriteonM1_addsub0002_0_CYSELG_16581,
      O => U3_spriteonM1_addsub0002_0_CYMUXG_16592
    );
  U3_spriteonM1_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_lut(1),
      O => U3_spriteonM1_addsub0002_0_CYSELG_16581
    );
  U3_spriteonM1_addsub0002_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      O => U3_spriteonM1_addsub0002_2_LOGIC_ONE_16625
    );
  U3_spriteonM1_addsub0002_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_2_XORF_16645,
      O => U3_spriteonM1_addsub0002(2)
    );
  U3_spriteonM1_addsub0002_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_2_CYINIT_16644,
      I1 => U3_Madd_spriteonM1_addsub0002_lut(2),
      O => U3_spriteonM1_addsub0002_2_XORF_16645
    );
  U3_spriteonM1_addsub0002_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_2_LOGIC_ONE_16625,
      IB => U3_spriteonM1_addsub0002_2_CYINIT_16644,
      SEL => U3_spriteonM1_addsub0002_2_CYSELF_16631,
      O => U3_Madd_spriteonM1_addsub0002_cy_2_Q
    );
  U3_spriteonM1_addsub0002_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_2_LOGIC_ONE_16625,
      IB => U3_spriteonM1_addsub0002_2_LOGIC_ONE_16625,
      SEL => U3_spriteonM1_addsub0002_2_CYSELF_16631,
      O => U3_spriteonM1_addsub0002_2_CYMUXF2_16626
    );
  U3_spriteonM1_addsub0002_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_1_Q,
      O => U3_spriteonM1_addsub0002_2_CYINIT_16644
    );
  U3_spriteonM1_addsub0002_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_lut(2),
      O => U3_spriteonM1_addsub0002_2_CYSELF_16631
    );
  U3_spriteonM1_addsub0002_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_2_XORG_16633,
      O => U3_spriteonM1_addsub0002(3)
    );
  U3_spriteonM1_addsub0002_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0002_cy_2_Q,
      I1 => U3_Madd_spriteonM1_addsub0002_lut(3),
      O => U3_spriteonM1_addsub0002_2_XORG_16633
    );
  U3_spriteonM1_addsub0002_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_2_CYMUXFAST_16630,
      O => U3_Madd_spriteonM1_addsub0002_cy_3_Q
    );
  U3_spriteonM1_addsub0002_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_1_Q,
      O => U3_spriteonM1_addsub0002_2_FASTCARRY_16628
    );
  U3_spriteonM1_addsub0002_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_2_CYSELG_16616,
      I1 => U3_spriteonM1_addsub0002_2_CYSELF_16631,
      O => U3_spriteonM1_addsub0002_2_CYAND_16629
    );
  U3_spriteonM1_addsub0002_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_2_CYMUXG2_16627,
      IB => U3_spriteonM1_addsub0002_2_FASTCARRY_16628,
      SEL => U3_spriteonM1_addsub0002_2_CYAND_16629,
      O => U3_spriteonM1_addsub0002_2_CYMUXFAST_16630
    );
  U3_spriteonM1_addsub0002_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y51"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_2_LOGIC_ONE_16625,
      IB => U3_spriteonM1_addsub0002_2_CYMUXF2_16626,
      SEL => U3_spriteonM1_addsub0002_2_CYSELG_16616,
      O => U3_spriteonM1_addsub0002_2_CYMUXG2_16627
    );
  U3_spriteonM1_addsub0002_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_lut(3),
      O => U3_spriteonM1_addsub0002_2_CYSELG_16616
    );
  U3_spriteonM1_addsub0002_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      O => U3_spriteonM1_addsub0002_4_LOGIC_ZERO_16663
    );
  U3_spriteonM1_addsub0002_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      O => U3_spriteonM1_addsub0002_4_LOGIC_ONE_16683
    );
  U3_spriteonM1_addsub0002_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_4_XORF_16684,
      O => U3_spriteonM1_addsub0002(4)
    );
  U3_spriteonM1_addsub0002_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_4_CYINIT_16682,
      I1 => U3_Madd_spriteonM1_addsub0002_lut(4),
      O => U3_spriteonM1_addsub0002_4_XORF_16684
    );
  U3_spriteonM1_addsub0002_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_4_LOGIC_ONE_16683,
      IB => U3_spriteonM1_addsub0002_4_CYINIT_16682,
      SEL => U3_spriteonM1_addsub0002_4_CYSELF_16669,
      O => U3_Madd_spriteonM1_addsub0002_cy_4_Q
    );
  U3_spriteonM1_addsub0002_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_4_LOGIC_ONE_16683,
      IB => U3_spriteonM1_addsub0002_4_LOGIC_ONE_16683,
      SEL => U3_spriteonM1_addsub0002_4_CYSELF_16669,
      O => U3_spriteonM1_addsub0002_4_CYMUXF2_16664
    );
  U3_spriteonM1_addsub0002_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_3_Q,
      O => U3_spriteonM1_addsub0002_4_CYINIT_16682
    );
  U3_spriteonM1_addsub0002_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_lut(4),
      O => U3_spriteonM1_addsub0002_4_CYSELF_16669
    );
  U3_spriteonM1_addsub0002_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_4_XORG_16671,
      O => U3_spriteonM1_addsub0002(5)
    );
  U3_spriteonM1_addsub0002_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0002_cy_4_Q,
      I1 => U3_spriteonM1_addsub0002_4_G,
      O => U3_spriteonM1_addsub0002_4_XORG_16671
    );
  U3_spriteonM1_addsub0002_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_4_CYMUXFAST_16668,
      O => U3_Madd_spriteonM1_addsub0002_cy_5_Q
    );
  U3_spriteonM1_addsub0002_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_3_Q,
      O => U3_spriteonM1_addsub0002_4_FASTCARRY_16666
    );
  U3_spriteonM1_addsub0002_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_4_CYSELG_16654,
      I1 => U3_spriteonM1_addsub0002_4_CYSELF_16669,
      O => U3_spriteonM1_addsub0002_4_CYAND_16667
    );
  U3_spriteonM1_addsub0002_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_4_CYMUXG2_16665,
      IB => U3_spriteonM1_addsub0002_4_FASTCARRY_16666,
      SEL => U3_spriteonM1_addsub0002_4_CYAND_16667,
      O => U3_spriteonM1_addsub0002_4_CYMUXFAST_16668
    );
  U3_spriteonM1_addsub0002_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y52"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_4_LOGIC_ZERO_16663,
      IB => U3_spriteonM1_addsub0002_4_CYMUXF2_16664,
      SEL => U3_spriteonM1_addsub0002_4_CYSELG_16654,
      O => U3_spriteonM1_addsub0002_4_CYMUXG2_16665
    );
  U3_spriteonM1_addsub0002_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_4_G,
      O => U3_spriteonM1_addsub0002_4_CYSELG_16654
    );
  U3_spriteonM1_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      O => U3_spriteonM1_addsub0002_6_LOGIC_ZERO_16702
    );
  U3_spriteonM1_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_6_XORF_16722,
      O => U3_spriteonM1_addsub0002(6)
    );
  U3_spriteonM1_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_6_CYINIT_16721,
      I1 => U3_spriteonM1_addsub0002_6_F,
      O => U3_spriteonM1_addsub0002_6_XORF_16722
    );
  U3_spriteonM1_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_6_LOGIC_ZERO_16702,
      IB => U3_spriteonM1_addsub0002_6_CYINIT_16721,
      SEL => U3_spriteonM1_addsub0002_6_CYSELF_16708,
      O => U3_Madd_spriteonM1_addsub0002_cy_6_Q
    );
  U3_spriteonM1_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_6_LOGIC_ZERO_16702,
      IB => U3_spriteonM1_addsub0002_6_LOGIC_ZERO_16702,
      SEL => U3_spriteonM1_addsub0002_6_CYSELF_16708,
      O => U3_spriteonM1_addsub0002_6_CYMUXF2_16703
    );
  U3_spriteonM1_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_5_Q,
      O => U3_spriteonM1_addsub0002_6_CYINIT_16721
    );
  U3_spriteonM1_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_6_F,
      O => U3_spriteonM1_addsub0002_6_CYSELF_16708
    );
  U3_spriteonM1_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_6_XORG_16710,
      O => U3_spriteonM1_addsub0002(7)
    );
  U3_spriteonM1_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0002_cy_6_Q,
      I1 => U3_spriteonM1_addsub0002_6_G,
      O => U3_spriteonM1_addsub0002_6_XORG_16710
    );
  U3_spriteonM1_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0002_cy_5_Q,
      O => U3_spriteonM1_addsub0002_6_FASTCARRY_16705
    );
  U3_spriteonM1_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_6_CYSELG_16693,
      I1 => U3_spriteonM1_addsub0002_6_CYSELF_16708,
      O => U3_spriteonM1_addsub0002_6_CYAND_16706
    );
  U3_spriteonM1_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_6_CYMUXG2_16704,
      IB => U3_spriteonM1_addsub0002_6_FASTCARRY_16705,
      SEL => U3_spriteonM1_addsub0002_6_CYAND_16706,
      O => U3_spriteonM1_addsub0002_6_CYMUXFAST_16707
    );
  U3_spriteonM1_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y53"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_6_LOGIC_ZERO_16702,
      IB => U3_spriteonM1_addsub0002_6_CYMUXF2_16703,
      SEL => U3_spriteonM1_addsub0002_6_CYSELG_16693,
      O => U3_spriteonM1_addsub0002_6_CYMUXG2_16704
    );
  U3_spriteonM1_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_6_G,
      O => U3_spriteonM1_addsub0002_6_CYSELG_16693
    );
  U3_spriteonM1_addsub0002_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      O => U3_spriteonM1_addsub0002_8_LOGIC_ZERO_16752
    );
  U3_spriteonM1_addsub0002_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_8_XORF_16753,
      O => U3_spriteonM1_addsub0002(8)
    );
  U3_spriteonM1_addsub0002_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      I0 => U3_spriteonM1_addsub0002_8_CYINIT_16751,
      I1 => U3_spriteonM1_addsub0002_8_F,
      O => U3_spriteonM1_addsub0002_8_XORF_16753
    );
  U3_spriteonM1_addsub0002_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      IA => U3_spriteonM1_addsub0002_8_LOGIC_ZERO_16752,
      IB => U3_spriteonM1_addsub0002_8_CYINIT_16751,
      SEL => U3_spriteonM1_addsub0002_8_CYSELF_16742,
      O => U3_Madd_spriteonM1_addsub0002_cy_8_Q
    );
  U3_spriteonM1_addsub0002_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_6_CYMUXFAST_16707,
      O => U3_spriteonM1_addsub0002_8_CYINIT_16751
    );
  U3_spriteonM1_addsub0002_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_8_F,
      O => U3_spriteonM1_addsub0002_8_CYSELF_16742
    );
  U3_spriteonM1_addsub0002_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0002_8_XORG_16739,
      O => U3_spriteonM1_addsub0002(9)
    );
  U3_spriteonM1_addsub0002_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y54"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0002_cy_8_Q,
      I1 => U3_RM1_9_rt_16736,
      O => U3_spriteonM1_addsub0002_8_XORG_16739
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F_16783,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT_16784,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF_16775,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_0_Q
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV_16773,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYINIT_16784
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0F_16783
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(0),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELF_16775
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_BXINV_16773
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G_16770,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG_16762,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG_16772
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CY0G_16770
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(1),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYSELG_16762
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_16815,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_16815,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_16806,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2_16801
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(2),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0F_16815
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(2),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_16806
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_1_CYMUXG_16772,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY_16803
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_16792,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELF_16806,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND_16804
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2_16802,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_FASTCARRY_16803,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYAND_16804,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST_16805
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G_16800,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXF2_16801,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_16792,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXG2_16802
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CY0G_16800
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(3),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYSELG_16792
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_16846,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_16846,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_16837,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2_16832
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0F_16846
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(4),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_16837
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_3_CYMUXFAST_16805,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY_16834
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_16824,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELF_16837,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND_16835
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2_16833,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_FASTCARRY_16834,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYAND_16835,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST_16836
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G_16831,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXF2_16832,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_16824,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXG2_16833
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(5),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CY0G_16831
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(5),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYSELG_16824
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_16877,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_16877,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_16870,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2_16865
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0F_16877
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(6),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_16870
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_5_CYMUXFAST_16836,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY_16867
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_16856,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELF_16870,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND_16868
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2_16866,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_FASTCARRY_16867,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYAND_16868,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST_16869
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G_16864,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXF2_16865,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_16856,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXG2_16866
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(7),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CY0G_16864
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(7),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYSELG_16856
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_16908,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_16908,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_16901,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2_16896
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(8),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0F_16908
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(8),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_16901
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST_16900,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_Q
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_cy_7_CYMUXFAST_16869,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY_16898
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      I0 => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_16887,
      I1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELF_16901,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND_16899
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2_16897,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_FASTCARRY_16898,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYAND_16899,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXFAST_16900
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y44"
    )
    port map (
      IA => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G_16895,
      IB => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXF2_16896,
      SEL => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_16887,
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYMUXG2_16897
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CY0G_16895
    );
  U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteon2_cmp_lt0000_lut(9),
      O => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_CYSELG_16887
    );
  U3_spriteonM1_addsub0003_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      O => U3_spriteonM1_addsub0003_0_LOGIC_ZERO_16925
    );
  U3_spriteonM1_addsub0003_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      O => U3_spriteonM1_addsub0003_0_LOGIC_ONE_16942
    );
  U3_spriteonM1_addsub0003_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_0_XORF_16943,
      O => U3_spriteonM1_addsub0003(0)
    );
  U3_spriteonM1_addsub0003_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_0_CYINIT_16941,
      I1 => U3_Madd_spriteonM1_addsub0003_lut_0_Q,
      O => U3_spriteonM1_addsub0003_0_XORF_16943
    );
  U3_spriteonM1_addsub0003_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_0_LOGIC_ONE_16942,
      IB => U3_spriteonM1_addsub0003_0_CYINIT_16941,
      SEL => U3_spriteonM1_addsub0003_0_CYSELF_16932,
      O => U3_Madd_spriteonM1_addsub0003_cy_0_Q
    );
  U3_spriteonM1_addsub0003_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_0_BXINV_16930,
      O => U3_spriteonM1_addsub0003_0_CYINIT_16941
    );
  U3_spriteonM1_addsub0003_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_lut_0_Q,
      O => U3_spriteonM1_addsub0003_0_CYSELF_16932
    );
  U3_spriteonM1_addsub0003_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM1_addsub0003_0_BXINV_16930
    );
  U3_spriteonM1_addsub0003_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_0_XORG_16928,
      O => U3_spriteonM1_addsub0003(1)
    );
  U3_spriteonM1_addsub0003_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0003_cy_0_Q,
      I1 => U3_spriteonM1_addsub0003_0_G,
      O => U3_spriteonM1_addsub0003_0_XORG_16928
    );
  U3_spriteonM1_addsub0003_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_0_CYMUXG_16927,
      O => U3_Madd_spriteonM1_addsub0003_cy_1_Q
    );
  U3_spriteonM1_addsub0003_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_0_LOGIC_ZERO_16925,
      IB => U3_Madd_spriteonM1_addsub0003_cy_0_Q,
      SEL => U3_spriteonM1_addsub0003_0_CYSELG_16916,
      O => U3_spriteonM1_addsub0003_0_CYMUXG_16927
    );
  U3_spriteonM1_addsub0003_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_0_G,
      O => U3_spriteonM1_addsub0003_0_CYSELG_16916
    );
  U3_spriteonM1_addsub0003_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      O => U3_spriteonM1_addsub0003_2_LOGIC_ZERO_16961
    );
  U3_spriteonM1_addsub0003_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      O => U3_spriteonM1_addsub0003_2_LOGIC_ONE_16981
    );
  U3_spriteonM1_addsub0003_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_2_XORF_16982,
      O => U3_spriteonM1_addsub0003(2)
    );
  U3_spriteonM1_addsub0003_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_2_CYINIT_16980,
      I1 => U3_Madd_spriteonM1_addsub0003_lut_2_Q,
      O => U3_spriteonM1_addsub0003_2_XORF_16982
    );
  U3_spriteonM1_addsub0003_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_2_LOGIC_ONE_16981,
      IB => U3_spriteonM1_addsub0003_2_CYINIT_16980,
      SEL => U3_spriteonM1_addsub0003_2_CYSELF_16967,
      O => U3_Madd_spriteonM1_addsub0003_cy_2_Q
    );
  U3_spriteonM1_addsub0003_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_2_LOGIC_ONE_16981,
      IB => U3_spriteonM1_addsub0003_2_LOGIC_ONE_16981,
      SEL => U3_spriteonM1_addsub0003_2_CYSELF_16967,
      O => U3_spriteonM1_addsub0003_2_CYMUXF2_16962
    );
  U3_spriteonM1_addsub0003_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_1_Q,
      O => U3_spriteonM1_addsub0003_2_CYINIT_16980
    );
  U3_spriteonM1_addsub0003_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_lut_2_Q,
      O => U3_spriteonM1_addsub0003_2_CYSELF_16967
    );
  U3_spriteonM1_addsub0003_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_2_XORG_16969,
      O => U3_spriteonM1_addsub0003(3)
    );
  U3_spriteonM1_addsub0003_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0003_cy_2_Q,
      I1 => U3_spriteonM1_addsub0003_2_G,
      O => U3_spriteonM1_addsub0003_2_XORG_16969
    );
  U3_spriteonM1_addsub0003_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_2_CYMUXFAST_16966,
      O => U3_Madd_spriteonM1_addsub0003_cy_3_Q
    );
  U3_spriteonM1_addsub0003_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_1_Q,
      O => U3_spriteonM1_addsub0003_2_FASTCARRY_16964
    );
  U3_spriteonM1_addsub0003_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_2_CYSELG_16952,
      I1 => U3_spriteonM1_addsub0003_2_CYSELF_16967,
      O => U3_spriteonM1_addsub0003_2_CYAND_16965
    );
  U3_spriteonM1_addsub0003_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_2_CYMUXG2_16963,
      IB => U3_spriteonM1_addsub0003_2_FASTCARRY_16964,
      SEL => U3_spriteonM1_addsub0003_2_CYAND_16965,
      O => U3_spriteonM1_addsub0003_2_CYMUXFAST_16966
    );
  U3_spriteonM1_addsub0003_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_2_LOGIC_ZERO_16961,
      IB => U3_spriteonM1_addsub0003_2_CYMUXF2_16962,
      SEL => U3_spriteonM1_addsub0003_2_CYSELG_16952,
      O => U3_spriteonM1_addsub0003_2_CYMUXG2_16963
    );
  U3_spriteonM1_addsub0003_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_2_G,
      O => U3_spriteonM1_addsub0003_2_CYSELG_16952
    );
  U3_spriteonM1_addsub0003_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      O => U3_spriteonM1_addsub0003_4_LOGIC_ZERO_17000
    );
  U3_spriteonM1_addsub0003_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_4_XORF_17020,
      O => U3_spriteonM1_addsub0003(4)
    );
  U3_spriteonM1_addsub0003_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_4_CYINIT_17019,
      I1 => U3_spriteonM1_addsub0003_4_F,
      O => U3_spriteonM1_addsub0003_4_XORF_17020
    );
  U3_spriteonM1_addsub0003_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_4_LOGIC_ZERO_17000,
      IB => U3_spriteonM1_addsub0003_4_CYINIT_17019,
      SEL => U3_spriteonM1_addsub0003_4_CYSELF_17006,
      O => U3_Madd_spriteonM1_addsub0003_cy_4_Q
    );
  U3_spriteonM1_addsub0003_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_4_LOGIC_ZERO_17000,
      IB => U3_spriteonM1_addsub0003_4_LOGIC_ZERO_17000,
      SEL => U3_spriteonM1_addsub0003_4_CYSELF_17006,
      O => U3_spriteonM1_addsub0003_4_CYMUXF2_17001
    );
  U3_spriteonM1_addsub0003_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_3_Q,
      O => U3_spriteonM1_addsub0003_4_CYINIT_17019
    );
  U3_spriteonM1_addsub0003_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_4_F,
      O => U3_spriteonM1_addsub0003_4_CYSELF_17006
    );
  U3_spriteonM1_addsub0003_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_4_XORG_17008,
      O => U3_spriteonM1_addsub0003(5)
    );
  U3_spriteonM1_addsub0003_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0003_cy_4_Q,
      I1 => U3_spriteonM1_addsub0003_4_G,
      O => U3_spriteonM1_addsub0003_4_XORG_17008
    );
  U3_spriteonM1_addsub0003_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_4_CYMUXFAST_17005,
      O => U3_Madd_spriteonM1_addsub0003_cy_5_Q
    );
  U3_spriteonM1_addsub0003_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_3_Q,
      O => U3_spriteonM1_addsub0003_4_FASTCARRY_17003
    );
  U3_spriteonM1_addsub0003_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_4_CYSELG_16991,
      I1 => U3_spriteonM1_addsub0003_4_CYSELF_17006,
      O => U3_spriteonM1_addsub0003_4_CYAND_17004
    );
  U3_spriteonM1_addsub0003_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_4_CYMUXG2_17002,
      IB => U3_spriteonM1_addsub0003_4_FASTCARRY_17003,
      SEL => U3_spriteonM1_addsub0003_4_CYAND_17004,
      O => U3_spriteonM1_addsub0003_4_CYMUXFAST_17005
    );
  U3_spriteonM1_addsub0003_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_4_LOGIC_ZERO_17000,
      IB => U3_spriteonM1_addsub0003_4_CYMUXF2_17001,
      SEL => U3_spriteonM1_addsub0003_4_CYSELG_16991,
      O => U3_spriteonM1_addsub0003_4_CYMUXG2_17002
    );
  U3_spriteonM1_addsub0003_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_4_G,
      O => U3_spriteonM1_addsub0003_4_CYSELG_16991
    );
  U3_spriteonM1_addsub0003_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      O => U3_spriteonM1_addsub0003_6_LOGIC_ZERO_17038
    );
  U3_spriteonM1_addsub0003_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_6_XORF_17058,
      O => U3_spriteonM1_addsub0003(6)
    );
  U3_spriteonM1_addsub0003_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_6_CYINIT_17057,
      I1 => U3_spriteonM1_addsub0003_6_F,
      O => U3_spriteonM1_addsub0003_6_XORF_17058
    );
  U3_spriteonM1_addsub0003_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_6_LOGIC_ZERO_17038,
      IB => U3_spriteonM1_addsub0003_6_CYINIT_17057,
      SEL => U3_spriteonM1_addsub0003_6_CYSELF_17044,
      O => U3_Madd_spriteonM1_addsub0003_cy_6_Q
    );
  U3_spriteonM1_addsub0003_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_6_LOGIC_ZERO_17038,
      IB => U3_spriteonM1_addsub0003_6_LOGIC_ZERO_17038,
      SEL => U3_spriteonM1_addsub0003_6_CYSELF_17044,
      O => U3_spriteonM1_addsub0003_6_CYMUXF2_17039
    );
  U3_spriteonM1_addsub0003_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_5_Q,
      O => U3_spriteonM1_addsub0003_6_CYINIT_17057
    );
  U3_spriteonM1_addsub0003_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_6_F,
      O => U3_spriteonM1_addsub0003_6_CYSELF_17044
    );
  U3_spriteonM1_addsub0003_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_6_XORG_17046,
      O => U3_spriteonM1_addsub0003(7)
    );
  U3_spriteonM1_addsub0003_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0003_cy_6_Q,
      I1 => U3_spriteonM1_addsub0003_6_G,
      O => U3_spriteonM1_addsub0003_6_XORG_17046
    );
  U3_spriteonM1_addsub0003_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM1_addsub0003_cy_5_Q,
      O => U3_spriteonM1_addsub0003_6_FASTCARRY_17041
    );
  U3_spriteonM1_addsub0003_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_6_CYSELG_17029,
      I1 => U3_spriteonM1_addsub0003_6_CYSELF_17044,
      O => U3_spriteonM1_addsub0003_6_CYAND_17042
    );
  U3_spriteonM1_addsub0003_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_6_CYMUXG2_17040,
      IB => U3_spriteonM1_addsub0003_6_FASTCARRY_17041,
      SEL => U3_spriteonM1_addsub0003_6_CYAND_17042,
      O => U3_spriteonM1_addsub0003_6_CYMUXFAST_17043
    );
  U3_spriteonM1_addsub0003_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_6_LOGIC_ZERO_17038,
      IB => U3_spriteonM1_addsub0003_6_CYMUXF2_17039,
      SEL => U3_spriteonM1_addsub0003_6_CYSELG_17029,
      O => U3_spriteonM1_addsub0003_6_CYMUXG2_17040
    );
  U3_spriteonM1_addsub0003_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_6_G,
      O => U3_spriteonM1_addsub0003_6_CYSELG_17029
    );
  U3_spriteonM1_addsub0003_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      O => U3_spriteonM1_addsub0003_8_LOGIC_ZERO_17088
    );
  U3_spriteonM1_addsub0003_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_8_XORF_17089,
      O => U3_spriteonM1_addsub0003(8)
    );
  U3_spriteonM1_addsub0003_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      I0 => U3_spriteonM1_addsub0003_8_CYINIT_17087,
      I1 => U3_spriteonM1_addsub0003_8_F,
      O => U3_spriteonM1_addsub0003_8_XORF_17089
    );
  U3_spriteonM1_addsub0003_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      IA => U3_spriteonM1_addsub0003_8_LOGIC_ZERO_17088,
      IB => U3_spriteonM1_addsub0003_8_CYINIT_17087,
      SEL => U3_spriteonM1_addsub0003_8_CYSELF_17078,
      O => U3_Madd_spriteonM1_addsub0003_cy_8_Q
    );
  U3_spriteonM1_addsub0003_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_6_CYMUXFAST_17043,
      O => U3_spriteonM1_addsub0003_8_CYINIT_17087
    );
  U3_spriteonM1_addsub0003_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_8_F,
      O => U3_spriteonM1_addsub0003_8_CYSELF_17078
    );
  U3_spriteonM1_addsub0003_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0003_8_XORG_17075,
      O => U3_spriteonM1_addsub0003(9)
    );
  U3_spriteonM1_addsub0003_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      I0 => U3_Madd_spriteonM1_addsub0003_cy_8_Q,
      I1 => U3_spriteonM1_addsub0002_9_rt_17072,
      O => U3_spriteonM1_addsub0003_8_XORG_17075
    );
  nes_scalar_next_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      O => nes_scalar_next_addsub0000_0_LOGIC_ZERO_17107
    );
  nes_scalar_next_addsub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      O => nes_scalar_next_addsub0000_0_LOGIC_ONE_17124
    );
  nes_scalar_next_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_XORF_17125,
      O => nes_scalar_next_addsub0000(0)
    );
  nes_scalar_next_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_0_CYINIT_17123,
      I1 => nes_Madd_scalar_next_addsub0000_lut(0),
      O => nes_scalar_next_addsub0000_0_XORF_17125
    );
  nes_scalar_next_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      IA => nes_scalar_next_addsub0000_0_LOGIC_ONE_17124,
      IB => nes_scalar_next_addsub0000_0_CYINIT_17123,
      SEL => nes_scalar_next_addsub0000_0_CYSELF_17114,
      O => nes_Madd_scalar_next_addsub0000_cy_0_Q
    );
  nes_scalar_next_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_BXINV_17112,
      O => nes_scalar_next_addsub0000_0_CYINIT_17123
    );
  nes_scalar_next_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_lut(0),
      O => nes_scalar_next_addsub0000_0_CYSELF_17114
    );
  nes_scalar_next_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => nes_scalar_next_addsub0000_0_BXINV_17112
    );
  nes_scalar_next_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_XORG_17110,
      O => nes_scalar_next_addsub0000(1)
    );
  nes_scalar_next_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_0_Q,
      I1 => nes_scalar_next_addsub0000_0_G,
      O => nes_scalar_next_addsub0000_0_XORG_17110
    );
  nes_scalar_next_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_CYMUXG_17109,
      O => nes_Madd_scalar_next_addsub0000_cy_1_Q
    );
  nes_scalar_next_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      IA => nes_scalar_next_addsub0000_0_LOGIC_ZERO_17107,
      IB => nes_Madd_scalar_next_addsub0000_cy_0_Q,
      SEL => nes_scalar_next_addsub0000_0_CYSELG_17098,
      O => nes_scalar_next_addsub0000_0_CYMUXG_17109
    );
  nes_scalar_next_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_0_G,
      O => nes_scalar_next_addsub0000_0_CYSELG_17098
    );
  nes_scalar_next_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      O => nes_scalar_next_addsub0000_2_LOGIC_ZERO_17143
    );
  nes_scalar_next_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_XORF_17163,
      O => nes_scalar_next_addsub0000(2)
    );
  nes_scalar_next_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_2_CYINIT_17162,
      I1 => nes_scalar_next_addsub0000_2_F,
      O => nes_scalar_next_addsub0000_2_XORF_17163
    );
  nes_scalar_next_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_LOGIC_ZERO_17143,
      IB => nes_scalar_next_addsub0000_2_CYINIT_17162,
      SEL => nes_scalar_next_addsub0000_2_CYSELF_17149,
      O => nes_Madd_scalar_next_addsub0000_cy_2_Q
    );
  nes_scalar_next_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_LOGIC_ZERO_17143,
      IB => nes_scalar_next_addsub0000_2_LOGIC_ZERO_17143,
      SEL => nes_scalar_next_addsub0000_2_CYSELF_17149,
      O => nes_scalar_next_addsub0000_2_CYMUXF2_17144
    );
  nes_scalar_next_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_1_Q,
      O => nes_scalar_next_addsub0000_2_CYINIT_17162
    );
  nes_scalar_next_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_F,
      O => nes_scalar_next_addsub0000_2_CYSELF_17149
    );
  nes_scalar_next_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_XORG_17151,
      O => nes_scalar_next_addsub0000(3)
    );
  nes_scalar_next_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_2_Q,
      I1 => nes_scalar_next_addsub0000_2_G,
      O => nes_scalar_next_addsub0000_2_XORG_17151
    );
  nes_scalar_next_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_CYMUXFAST_17148,
      O => nes_Madd_scalar_next_addsub0000_cy_3_Q
    );
  nes_scalar_next_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_1_Q,
      O => nes_scalar_next_addsub0000_2_FASTCARRY_17146
    );
  nes_scalar_next_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_2_CYSELG_17134,
      I1 => nes_scalar_next_addsub0000_2_CYSELF_17149,
      O => nes_scalar_next_addsub0000_2_CYAND_17147
    );
  nes_scalar_next_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_CYMUXG2_17145,
      IB => nes_scalar_next_addsub0000_2_FASTCARRY_17146,
      SEL => nes_scalar_next_addsub0000_2_CYAND_17147,
      O => nes_scalar_next_addsub0000_2_CYMUXFAST_17148
    );
  nes_scalar_next_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y8"
    )
    port map (
      IA => nes_scalar_next_addsub0000_2_LOGIC_ZERO_17143,
      IB => nes_scalar_next_addsub0000_2_CYMUXF2_17144,
      SEL => nes_scalar_next_addsub0000_2_CYSELG_17134,
      O => nes_scalar_next_addsub0000_2_CYMUXG2_17145
    );
  nes_scalar_next_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_2_G,
      O => nes_scalar_next_addsub0000_2_CYSELG_17134
    );
  nes_scalar_next_addsub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      O => nes_scalar_next_addsub0000_4_LOGIC_ZERO_17181
    );
  nes_scalar_next_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_XORF_17201,
      O => nes_scalar_next_addsub0000(4)
    );
  nes_scalar_next_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_4_CYINIT_17200,
      I1 => nes_scalar_next_addsub0000_4_F,
      O => nes_scalar_next_addsub0000_4_XORF_17201
    );
  nes_scalar_next_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_LOGIC_ZERO_17181,
      IB => nes_scalar_next_addsub0000_4_CYINIT_17200,
      SEL => nes_scalar_next_addsub0000_4_CYSELF_17187,
      O => nes_Madd_scalar_next_addsub0000_cy_4_Q
    );
  nes_scalar_next_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_LOGIC_ZERO_17181,
      IB => nes_scalar_next_addsub0000_4_LOGIC_ZERO_17181,
      SEL => nes_scalar_next_addsub0000_4_CYSELF_17187,
      O => nes_scalar_next_addsub0000_4_CYMUXF2_17182
    );
  nes_scalar_next_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_3_Q,
      O => nes_scalar_next_addsub0000_4_CYINIT_17200
    );
  nes_scalar_next_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_F,
      O => nes_scalar_next_addsub0000_4_CYSELF_17187
    );
  nes_scalar_next_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_XORG_17189,
      O => nes_scalar_next_addsub0000(5)
    );
  nes_scalar_next_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_4_Q,
      I1 => nes_scalar_next_addsub0000_4_G,
      O => nes_scalar_next_addsub0000_4_XORG_17189
    );
  nes_scalar_next_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_CYMUXFAST_17186,
      O => nes_Madd_scalar_next_addsub0000_cy_5_Q
    );
  nes_scalar_next_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_3_Q,
      O => nes_scalar_next_addsub0000_4_FASTCARRY_17184
    );
  nes_scalar_next_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_4_CYSELG_17172,
      I1 => nes_scalar_next_addsub0000_4_CYSELF_17187,
      O => nes_scalar_next_addsub0000_4_CYAND_17185
    );
  nes_scalar_next_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_CYMUXG2_17183,
      IB => nes_scalar_next_addsub0000_4_FASTCARRY_17184,
      SEL => nes_scalar_next_addsub0000_4_CYAND_17185,
      O => nes_scalar_next_addsub0000_4_CYMUXFAST_17186
    );
  nes_scalar_next_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y9"
    )
    port map (
      IA => nes_scalar_next_addsub0000_4_LOGIC_ZERO_17181,
      IB => nes_scalar_next_addsub0000_4_CYMUXF2_17182,
      SEL => nes_scalar_next_addsub0000_4_CYSELG_17172,
      O => nes_scalar_next_addsub0000_4_CYMUXG2_17183
    );
  nes_scalar_next_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_4_G,
      O => nes_scalar_next_addsub0000_4_CYSELG_17172
    );
  nes_scalar_next_addsub0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      O => nes_scalar_next_addsub0000_6_LOGIC_ZERO_17219
    );
  nes_scalar_next_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_XORF_17239,
      O => nes_scalar_next_addsub0000(6)
    );
  nes_scalar_next_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_6_CYINIT_17238,
      I1 => nes_scalar_next_addsub0000_6_F,
      O => nes_scalar_next_addsub0000_6_XORF_17239
    );
  nes_scalar_next_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_LOGIC_ZERO_17219,
      IB => nes_scalar_next_addsub0000_6_CYINIT_17238,
      SEL => nes_scalar_next_addsub0000_6_CYSELF_17225,
      O => nes_Madd_scalar_next_addsub0000_cy_6_Q
    );
  nes_scalar_next_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_LOGIC_ZERO_17219,
      IB => nes_scalar_next_addsub0000_6_LOGIC_ZERO_17219,
      SEL => nes_scalar_next_addsub0000_6_CYSELF_17225,
      O => nes_scalar_next_addsub0000_6_CYMUXF2_17220
    );
  nes_scalar_next_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_5_Q,
      O => nes_scalar_next_addsub0000_6_CYINIT_17238
    );
  nes_scalar_next_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_F,
      O => nes_scalar_next_addsub0000_6_CYSELF_17225
    );
  nes_scalar_next_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_XORG_17227,
      O => nes_scalar_next_addsub0000(7)
    );
  nes_scalar_next_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_6_Q,
      I1 => nes_scalar_next_addsub0000_6_G,
      O => nes_scalar_next_addsub0000_6_XORG_17227
    );
  nes_scalar_next_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Madd_scalar_next_addsub0000_cy_5_Q,
      O => nes_scalar_next_addsub0000_6_FASTCARRY_17222
    );
  nes_scalar_next_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_6_CYSELG_17210,
      I1 => nes_scalar_next_addsub0000_6_CYSELF_17225,
      O => nes_scalar_next_addsub0000_6_CYAND_17223
    );
  nes_scalar_next_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_CYMUXG2_17221,
      IB => nes_scalar_next_addsub0000_6_FASTCARRY_17222,
      SEL => nes_scalar_next_addsub0000_6_CYAND_17223,
      O => nes_scalar_next_addsub0000_6_CYMUXFAST_17224
    );
  nes_scalar_next_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y10"
    )
    port map (
      IA => nes_scalar_next_addsub0000_6_LOGIC_ZERO_17219,
      IB => nes_scalar_next_addsub0000_6_CYMUXF2_17220,
      SEL => nes_scalar_next_addsub0000_6_CYSELG_17210,
      O => nes_scalar_next_addsub0000_6_CYMUXG2_17221
    );
  nes_scalar_next_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_G,
      O => nes_scalar_next_addsub0000_6_CYSELG_17210
    );
  nes_scalar_next_addsub0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y11"
    )
    port map (
      O => nes_scalar_next_addsub0000_8_LOGIC_ZERO_17269
    );
  nes_scalar_next_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_8_XORF_17270,
      O => nes_scalar_next_addsub0000(8)
    );
  nes_scalar_next_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y11"
    )
    port map (
      I0 => nes_scalar_next_addsub0000_8_CYINIT_17268,
      I1 => nes_scalar_next_addsub0000_8_F,
      O => nes_scalar_next_addsub0000_8_XORF_17270
    );
  nes_scalar_next_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y11"
    )
    port map (
      IA => nes_scalar_next_addsub0000_8_LOGIC_ZERO_17269,
      IB => nes_scalar_next_addsub0000_8_CYINIT_17268,
      SEL => nes_scalar_next_addsub0000_8_CYSELF_17259,
      O => nes_Madd_scalar_next_addsub0000_cy_8_Q
    );
  nes_scalar_next_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_6_CYMUXFAST_17224,
      O => nes_scalar_next_addsub0000_8_CYINIT_17268
    );
  nes_scalar_next_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_8_F,
      O => nes_scalar_next_addsub0000_8_CYSELF_17259
    );
  nes_scalar_next_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_addsub0000_8_XORG_17256,
      O => nes_scalar_next_addsub0000(9)
    );
  nes_scalar_next_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y11"
    )
    port map (
      I0 => nes_Madd_scalar_next_addsub0000_cy_8_Q,
      I1 => nes_scalar_reg_9_rt_17253,
      O => nes_scalar_next_addsub0000_8_XORG_17256
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y27"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0F_17300,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYINIT_17301,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELF_17292,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_0_Q
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_BXINV_17290,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYINIT_17301
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2(0),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0F_17300
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(0),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELF_17292
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_BXINV_17290
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y27"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0G_17287,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELG_17279,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYMUXG_17289
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2(1),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CY0G_17287
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(1),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYSELG_17279
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y28"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0F_17332,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0F_17332,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELF_17323,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXF2_17318
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2(2),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0F_17332
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(2),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELF_17323
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_1_CYMUXG_17289,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_FASTCARRY_17320
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y28"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELG_17309,
      I1 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELF_17323,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYAND_17321
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y28"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXG2_17319,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_FASTCARRY_17320,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYAND_17321,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXFAST_17322
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y28"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0G_17317,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXF2_17318,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELG_17309,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXG2_17319
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2(3),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CY0G_17317
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(3),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYSELG_17309
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y29"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0F_17363,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0F_17363,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELF_17355,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXF2_17350
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_4_0,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0F_17363
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(4),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELF_17355
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_3_CYMUXFAST_17322,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_FASTCARRY_17352
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y29"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELG_17343,
      I1 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELF_17355,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYAND_17353
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y29"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXG2_17351,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_FASTCARRY_17352,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYAND_17353,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXFAST_17354
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y29"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0G_17349,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXF2_17350,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELG_17343,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXG2_17351
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_5_0,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CY0G_17349
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(5),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYSELG_17343
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y30"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0F_17396,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0F_17396,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELF_17388,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXF2_17383
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(6),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0F_17396
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(6),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELF_17388
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_5_CYMUXFAST_17354,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_FASTCARRY_17385
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y30"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELG_17374,
      I1 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELF_17388,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYAND_17386
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y30"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXG2_17384,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_FASTCARRY_17385,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYAND_17386,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXFAST_17387
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y30"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0G_17382,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXF2_17383,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELG_17374,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXG2_17384
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_7_0,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CY0G_17382
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(7),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYSELG_17374
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0F_17429,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0F_17429,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELF_17422,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXF2_17417
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_8_0,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0F_17429
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(8),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELF_17422
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXFAST_17421,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_Q
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_cy_7_CYMUXFAST_17387,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_FASTCARRY_17419
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y31"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELG_17410,
      I1 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELF_17422,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYAND_17420
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXG2_17418,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_FASTCARRY_17419,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYAND_17420,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXFAST_17421
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y31"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0G_17416,
      IB => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXF2_17417,
      SEL => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELG_17410,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYMUXG2_17418
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(9),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CY0G_17416
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_gt0000_lut(9),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_CYSELG_17410
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y59"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0F_17458,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYINIT_17459,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELF_17450,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_0_Q
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_BXINV_17448,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYINIT_17459
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(0),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0F_17458
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(0),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELF_17450
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_BXINV_17448
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X43Y59"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0G_17445,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_0_Q,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELG_17437,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYMUXG_17447
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(1),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CY0G_17445
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(1),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYSELG_17437
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y60"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0F_17490,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0F_17490,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELF_17481,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXF2_17476
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(2),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0F_17490
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(2),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELF_17481
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_1_CYMUXG_17447,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_FASTCARRY_17478
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y60"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELG_17467,
      I1 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELF_17481,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYAND_17479
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y60"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXG2_17477,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_FASTCARRY_17478,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYAND_17479,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXFAST_17480
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y60"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0G_17475,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXF2_17476,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELG_17467,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXG2_17477
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(3),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CY0G_17475
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(3),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYSELG_17467
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y61"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0F_17521,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0F_17521,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELF_17512,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXF2_17507
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0F_17521
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(4),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELF_17512
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_3_CYMUXFAST_17480,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_FASTCARRY_17509
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y61"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELG_17498,
      I1 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELF_17512,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYAND_17510
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y61"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXG2_17508,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_FASTCARRY_17509,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYAND_17510,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXFAST_17511
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y61"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0G_17506,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXF2_17507,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELG_17498,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXG2_17508
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(5),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CY0G_17506
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(5),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYSELG_17498
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0F_17552,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0F_17552,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELF_17543,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXF2_17538
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(6),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0F_17552
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(6),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELF_17543
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_5_CYMUXFAST_17511,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_FASTCARRY_17540
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELG_17529,
      I1 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELF_17543,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYAND_17541
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXG2_17539,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_FASTCARRY_17540,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYAND_17541,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXFAST_17542
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y62"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0G_17537,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXF2_17538,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELG_17529,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXG2_17539
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(7),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CY0G_17537
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(7),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYSELG_17529
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0F_17583,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0F_17583,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELF_17574,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXF2_17569
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0F_17583
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(8),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELF_17574
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXFAST_17573,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_Q
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_cy_7_CYMUXFAST_17542,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_FASTCARRY_17571
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      I0 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELG_17560,
      I1 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELF_17574,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYAND_17572
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXG2_17570,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_FASTCARRY_17571,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYAND_17572,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXFAST_17573
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y63"
    )
    port map (
      IA => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0G_17568,
      IB => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXF2_17569,
      SEL => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELG_17560,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYMUXG2_17570
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CY0G_17568
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcompar_spriteonM2_cmp_lt0000_lut(9),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_CYSELG_17560
    );
  U3_spriteonM2_addsub0001_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y24"
    )
    port map (
      O => U3_spriteonM2_addsub0001_0_LOGIC_ZERO_17600
    );
  U3_spriteonM2_addsub0001_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y24"
    )
    port map (
      O => U3_spriteonM2_addsub0001_0_LOGIC_ONE_17617
    );
  U3_spriteonM2_addsub0001_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_0_XORF_17618,
      O => U3_spriteonM2_addsub0001(0)
    );
  U3_spriteonM2_addsub0001_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y24"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_0_CYINIT_17616,
      I1 => U3_Madd_spriteonM2_addsub0001_lut_0_Q,
      O => U3_spriteonM2_addsub0001_0_XORF_17618
    );
  U3_spriteonM2_addsub0001_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y24"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_0_LOGIC_ONE_17617,
      IB => U3_spriteonM2_addsub0001_0_CYINIT_17616,
      SEL => U3_spriteonM2_addsub0001_0_CYSELF_17607,
      O => U3_Madd_spriteonM2_addsub0001_cy_0_Q
    );
  U3_spriteonM2_addsub0001_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_0_BXINV_17605,
      O => U3_spriteonM2_addsub0001_0_CYINIT_17616
    );
  U3_spriteonM2_addsub0001_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_lut_0_Q,
      O => U3_spriteonM2_addsub0001_0_CYSELF_17607
    );
  U3_spriteonM2_addsub0001_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM2_addsub0001_0_BXINV_17605
    );
  U3_spriteonM2_addsub0001_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_0_XORG_17603,
      O => U3_spriteonM2_addsub0001(1)
    );
  U3_spriteonM2_addsub0001_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y24"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0001_cy_0_Q,
      I1 => U3_spriteonM2_addsub0001_0_G,
      O => U3_spriteonM2_addsub0001_0_XORG_17603
    );
  U3_spriteonM2_addsub0001_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_0_CYMUXG_17602,
      O => U3_Madd_spriteonM2_addsub0001_cy_1_Q
    );
  U3_spriteonM2_addsub0001_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y24"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_0_LOGIC_ZERO_17600,
      IB => U3_Madd_spriteonM2_addsub0001_cy_0_Q,
      SEL => U3_spriteonM2_addsub0001_0_CYSELG_17591,
      O => U3_spriteonM2_addsub0001_0_CYMUXG_17602
    );
  U3_spriteonM2_addsub0001_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_0_G,
      O => U3_spriteonM2_addsub0001_0_CYSELG_17591
    );
  U3_spriteonM2_addsub0001_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y25"
    )
    port map (
      O => U3_spriteonM2_addsub0001_2_LOGIC_ZERO_17636
    );
  U3_spriteonM2_addsub0001_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y25"
    )
    port map (
      O => U3_spriteonM2_addsub0001_2_LOGIC_ONE_17656
    );
  U3_spriteonM2_addsub0001_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_2_XORF_17657,
      O => U3_spriteonM2_addsub0001(2)
    );
  U3_spriteonM2_addsub0001_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y25"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_2_CYINIT_17655,
      I1 => U3_Madd_spriteonM2_addsub0001_lut_2_Q,
      O => U3_spriteonM2_addsub0001_2_XORF_17657
    );
  U3_spriteonM2_addsub0001_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y25"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_2_LOGIC_ONE_17656,
      IB => U3_spriteonM2_addsub0001_2_CYINIT_17655,
      SEL => U3_spriteonM2_addsub0001_2_CYSELF_17642,
      O => U3_Madd_spriteonM2_addsub0001_cy_2_Q
    );
  U3_spriteonM2_addsub0001_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y25"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_2_LOGIC_ONE_17656,
      IB => U3_spriteonM2_addsub0001_2_LOGIC_ONE_17656,
      SEL => U3_spriteonM2_addsub0001_2_CYSELF_17642,
      O => U3_spriteonM2_addsub0001_2_CYMUXF2_17637
    );
  U3_spriteonM2_addsub0001_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_1_Q,
      O => U3_spriteonM2_addsub0001_2_CYINIT_17655
    );
  U3_spriteonM2_addsub0001_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_lut_2_Q,
      O => U3_spriteonM2_addsub0001_2_CYSELF_17642
    );
  U3_spriteonM2_addsub0001_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_2_XORG_17644,
      O => U3_spriteonM2_addsub0001(3)
    );
  U3_spriteonM2_addsub0001_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y25"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0001_cy_2_Q,
      I1 => U3_spriteonM2_addsub0001_2_G,
      O => U3_spriteonM2_addsub0001_2_XORG_17644
    );
  U3_spriteonM2_addsub0001_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_2_CYMUXFAST_17641,
      O => U3_Madd_spriteonM2_addsub0001_cy_3_Q
    );
  U3_spriteonM2_addsub0001_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_1_Q,
      O => U3_spriteonM2_addsub0001_2_FASTCARRY_17639
    );
  U3_spriteonM2_addsub0001_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y25"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_2_CYSELG_17627,
      I1 => U3_spriteonM2_addsub0001_2_CYSELF_17642,
      O => U3_spriteonM2_addsub0001_2_CYAND_17640
    );
  U3_spriteonM2_addsub0001_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y25"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_2_CYMUXG2_17638,
      IB => U3_spriteonM2_addsub0001_2_FASTCARRY_17639,
      SEL => U3_spriteonM2_addsub0001_2_CYAND_17640,
      O => U3_spriteonM2_addsub0001_2_CYMUXFAST_17641
    );
  U3_spriteonM2_addsub0001_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y25"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_2_LOGIC_ZERO_17636,
      IB => U3_spriteonM2_addsub0001_2_CYMUXF2_17637,
      SEL => U3_spriteonM2_addsub0001_2_CYSELG_17627,
      O => U3_spriteonM2_addsub0001_2_CYMUXG2_17638
    );
  U3_spriteonM2_addsub0001_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_2_G,
      O => U3_spriteonM2_addsub0001_2_CYSELG_17627
    );
  U3_spriteonM2_addsub0001_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y26"
    )
    port map (
      O => U3_spriteonM2_addsub0001_4_LOGIC_ZERO_17675
    );
  U3_spriteonM2_addsub0001_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_4_XORF_17695,
      O => U3_spriteonM2_addsub0001(4)
    );
  U3_spriteonM2_addsub0001_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y26"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_4_CYINIT_17694,
      I1 => U3_Madd_spriteonM2_addsub0000_xor_4_11,
      O => U3_spriteonM2_addsub0001_4_XORF_17695
    );
  U3_spriteonM2_addsub0001_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y26"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_4_LOGIC_ZERO_17675,
      IB => U3_spriteonM2_addsub0001_4_CYINIT_17694,
      SEL => U3_spriteonM2_addsub0001_4_CYSELF_17681,
      O => U3_Madd_spriteonM2_addsub0001_cy_4_Q
    );
  U3_spriteonM2_addsub0001_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y26"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_4_LOGIC_ZERO_17675,
      IB => U3_spriteonM2_addsub0001_4_LOGIC_ZERO_17675,
      SEL => U3_spriteonM2_addsub0001_4_CYSELF_17681,
      O => U3_spriteonM2_addsub0001_4_CYMUXF2_17676
    );
  U3_spriteonM2_addsub0001_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_3_Q,
      O => U3_spriteonM2_addsub0001_4_CYINIT_17694
    );
  U3_spriteonM2_addsub0001_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0000_xor_4_11,
      O => U3_spriteonM2_addsub0001_4_CYSELF_17681
    );
  U3_spriteonM2_addsub0001_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_4_XORG_17683,
      O => U3_spriteonM2_addsub0001(5)
    );
  U3_spriteonM2_addsub0001_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y26"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0001_cy_4_Q,
      I1 => U3_Madd_spriteonM2_addsub0000_xor_5_11_17666,
      O => U3_spriteonM2_addsub0001_4_XORG_17683
    );
  U3_spriteonM2_addsub0001_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_4_CYMUXFAST_17680,
      O => U3_Madd_spriteonM2_addsub0001_cy_5_Q
    );
  U3_spriteonM2_addsub0001_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_3_Q,
      O => U3_spriteonM2_addsub0001_4_FASTCARRY_17678
    );
  U3_spriteonM2_addsub0001_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y26"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_4_CYSELG_17667,
      I1 => U3_spriteonM2_addsub0001_4_CYSELF_17681,
      O => U3_spriteonM2_addsub0001_4_CYAND_17679
    );
  U3_spriteonM2_addsub0001_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y26"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_4_CYMUXG2_17677,
      IB => U3_spriteonM2_addsub0001_4_FASTCARRY_17678,
      SEL => U3_spriteonM2_addsub0001_4_CYAND_17679,
      O => U3_spriteonM2_addsub0001_4_CYMUXFAST_17680
    );
  U3_spriteonM2_addsub0001_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y26"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_4_LOGIC_ZERO_17675,
      IB => U3_spriteonM2_addsub0001_4_CYMUXF2_17676,
      SEL => U3_spriteonM2_addsub0001_4_CYSELG_17667,
      O => U3_spriteonM2_addsub0001_4_CYMUXG2_17677
    );
  U3_spriteonM2_addsub0001_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0000_xor_5_11_17666,
      O => U3_spriteonM2_addsub0001_4_CYSELG_17667
    );
  U3_spriteonM2_addsub0001_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y27"
    )
    port map (
      O => U3_spriteonM2_addsub0001_6_LOGIC_ZERO_17715
    );
  U3_spriteonM2_addsub0001_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_6_XORF_17733,
      O => U3_spriteonM2_addsub0001(6)
    );
  U3_spriteonM2_addsub0001_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y27"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_6_CYINIT_17732,
      I1 => U3_Madd_spriteonM2_addsub0000_xor_6_11_17725,
      O => U3_spriteonM2_addsub0001_6_XORF_17733
    );
  U3_spriteonM2_addsub0001_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y27"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_6_LOGIC_ZERO_17715,
      IB => U3_spriteonM2_addsub0001_6_CYINIT_17732,
      SEL => U3_spriteonM2_addsub0001_6_CYSELF_17721,
      O => U3_Madd_spriteonM2_addsub0001_cy_6_Q
    );
  U3_spriteonM2_addsub0001_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y27"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_6_LOGIC_ZERO_17715,
      IB => U3_spriteonM2_addsub0001_6_LOGIC_ZERO_17715,
      SEL => U3_spriteonM2_addsub0001_6_CYSELF_17721,
      O => U3_spriteonM2_addsub0001_6_CYMUXF2_17716
    );
  U3_spriteonM2_addsub0001_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_5_Q,
      O => U3_spriteonM2_addsub0001_6_CYINIT_17732
    );
  U3_spriteonM2_addsub0001_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0000_xor_6_11_17725,
      O => U3_spriteonM2_addsub0001_6_CYSELF_17721
    );
  U3_spriteonM2_addsub0001_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_6_XORG_17723,
      O => U3_spriteonM2_addsub0001(7)
    );
  U3_spriteonM2_addsub0001_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y27"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0001_cy_6_Q,
      I1 => U3_Madd_spriteonM2_addsub0000_xor_7_11_17708,
      O => U3_spriteonM2_addsub0001_6_XORG_17723
    );
  U3_spriteonM2_addsub0001_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0001_cy_5_Q,
      O => U3_spriteonM2_addsub0001_6_FASTCARRY_17718
    );
  U3_spriteonM2_addsub0001_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y27"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_6_CYSELG_17709,
      I1 => U3_spriteonM2_addsub0001_6_CYSELF_17721,
      O => U3_spriteonM2_addsub0001_6_CYAND_17719
    );
  U3_spriteonM2_addsub0001_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y27"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_6_CYMUXG2_17717,
      IB => U3_spriteonM2_addsub0001_6_FASTCARRY_17718,
      SEL => U3_spriteonM2_addsub0001_6_CYAND_17719,
      O => U3_spriteonM2_addsub0001_6_CYMUXFAST_17720
    );
  U3_spriteonM2_addsub0001_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y27"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_6_LOGIC_ZERO_17715,
      IB => U3_spriteonM2_addsub0001_6_CYMUXF2_17716,
      SEL => U3_spriteonM2_addsub0001_6_CYSELG_17709,
      O => U3_spriteonM2_addsub0001_6_CYMUXG2_17717
    );
  U3_spriteonM2_addsub0001_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0000_xor_7_11_17708,
      O => U3_spriteonM2_addsub0001_6_CYSELG_17709
    );
  U3_spriteonM2_addsub0001_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y28"
    )
    port map (
      O => U3_spriteonM2_addsub0001_8_LOGIC_ZERO_17763
    );
  U3_spriteonM2_addsub0001_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_8_XORF_17764,
      O => U3_spriteonM2_addsub0001(8)
    );
  U3_spriteonM2_addsub0001_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y28"
    )
    port map (
      I0 => U3_spriteonM2_addsub0001_8_CYINIT_17762,
      I1 => U3_spriteonM2_addsub0000_8_2_17753,
      O => U3_spriteonM2_addsub0001_8_XORF_17764
    );
  U3_spriteonM2_addsub0001_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y28"
    )
    port map (
      IA => U3_spriteonM2_addsub0001_8_LOGIC_ZERO_17763,
      IB => U3_spriteonM2_addsub0001_8_CYINIT_17762,
      SEL => U3_spriteonM2_addsub0001_8_CYSELF_17754,
      O => U3_Madd_spriteonM2_addsub0001_cy_8_Q
    );
  U3_spriteonM2_addsub0001_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_6_CYMUXFAST_17720,
      O => U3_spriteonM2_addsub0001_8_CYINIT_17762
    );
  U3_spriteonM2_addsub0001_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_8_2_17753,
      O => U3_spriteonM2_addsub0001_8_CYSELF_17754
    );
  U3_spriteonM2_addsub0001_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0001_8_XORG_17751,
      O => U3_spriteonM2_addsub0001(9)
    );
  U3_spriteonM2_addsub0001_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y28"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0001_cy_8_Q,
      I1 => U3_spriteonM2_addsub0000_9_1_17748,
      O => U3_spriteonM2_addsub0001_8_XORG_17751
    );
  U3_spriteonM2_addsub0002_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      O => U3_spriteonM2_addsub0002_0_LOGIC_ONE_17782
    );
  U3_spriteonM2_addsub0002_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_0_XORF_17799,
      O => U3_spriteonM2_addsub0002(0)
    );
  U3_spriteonM2_addsub0002_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_0_CYINIT_17798,
      I1 => U3_Madd_spriteonM2_addsub0002_lut(0),
      O => U3_spriteonM2_addsub0002_0_XORF_17799
    );
  U3_spriteonM2_addsub0002_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_0_LOGIC_ONE_17782,
      IB => U3_spriteonM2_addsub0002_0_CYINIT_17798,
      SEL => U3_spriteonM2_addsub0002_0_CYSELF_17789,
      O => U3_Madd_spriteonM2_addsub0002_cy_0_Q
    );
  U3_spriteonM2_addsub0002_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_0_BXINV_17787,
      O => U3_spriteonM2_addsub0002_0_CYINIT_17798
    );
  U3_spriteonM2_addsub0002_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_lut(0),
      O => U3_spriteonM2_addsub0002_0_CYSELF_17789
    );
  U3_spriteonM2_addsub0002_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM2_addsub0002_0_BXINV_17787
    );
  U3_spriteonM2_addsub0002_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_0_XORG_17785,
      O => U3_spriteonM2_addsub0002(1)
    );
  U3_spriteonM2_addsub0002_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0002_cy_0_Q,
      I1 => U3_Madd_spriteonM2_addsub0002_lut(1),
      O => U3_spriteonM2_addsub0002_0_XORG_17785
    );
  U3_spriteonM2_addsub0002_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_0_CYMUXG_17784,
      O => U3_Madd_spriteonM2_addsub0002_cy_1_Q
    );
  U3_spriteonM2_addsub0002_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_0_LOGIC_ONE_17782,
      IB => U3_Madd_spriteonM2_addsub0002_cy_0_Q,
      SEL => U3_spriteonM2_addsub0002_0_CYSELG_17773,
      O => U3_spriteonM2_addsub0002_0_CYMUXG_17784
    );
  U3_spriteonM2_addsub0002_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_lut(1),
      O => U3_spriteonM2_addsub0002_0_CYSELG_17773
    );
  U3_spriteonM2_addsub0002_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      O => U3_spriteonM2_addsub0002_2_LOGIC_ONE_17817
    );
  U3_spriteonM2_addsub0002_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_2_XORF_17837,
      O => U3_spriteonM2_addsub0002(2)
    );
  U3_spriteonM2_addsub0002_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_2_CYINIT_17836,
      I1 => U3_Madd_spriteonM2_addsub0002_lut(2),
      O => U3_spriteonM2_addsub0002_2_XORF_17837
    );
  U3_spriteonM2_addsub0002_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_2_LOGIC_ONE_17817,
      IB => U3_spriteonM2_addsub0002_2_CYINIT_17836,
      SEL => U3_spriteonM2_addsub0002_2_CYSELF_17823,
      O => U3_Madd_spriteonM2_addsub0002_cy_2_Q
    );
  U3_spriteonM2_addsub0002_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_2_LOGIC_ONE_17817,
      IB => U3_spriteonM2_addsub0002_2_LOGIC_ONE_17817,
      SEL => U3_spriteonM2_addsub0002_2_CYSELF_17823,
      O => U3_spriteonM2_addsub0002_2_CYMUXF2_17818
    );
  U3_spriteonM2_addsub0002_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_1_Q,
      O => U3_spriteonM2_addsub0002_2_CYINIT_17836
    );
  U3_spriteonM2_addsub0002_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_lut(2),
      O => U3_spriteonM2_addsub0002_2_CYSELF_17823
    );
  U3_spriteonM2_addsub0002_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_2_XORG_17825,
      O => U3_spriteonM2_addsub0002(3)
    );
  U3_spriteonM2_addsub0002_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0002_cy_2_Q,
      I1 => U3_Madd_spriteonM2_addsub0002_lut(3),
      O => U3_spriteonM2_addsub0002_2_XORG_17825
    );
  U3_spriteonM2_addsub0002_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_2_CYMUXFAST_17822,
      O => U3_Madd_spriteonM2_addsub0002_cy_3_Q
    );
  U3_spriteonM2_addsub0002_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_1_Q,
      O => U3_spriteonM2_addsub0002_2_FASTCARRY_17820
    );
  U3_spriteonM2_addsub0002_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_2_CYSELG_17808,
      I1 => U3_spriteonM2_addsub0002_2_CYSELF_17823,
      O => U3_spriteonM2_addsub0002_2_CYAND_17821
    );
  U3_spriteonM2_addsub0002_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_2_CYMUXG2_17819,
      IB => U3_spriteonM2_addsub0002_2_FASTCARRY_17820,
      SEL => U3_spriteonM2_addsub0002_2_CYAND_17821,
      O => U3_spriteonM2_addsub0002_2_CYMUXFAST_17822
    );
  U3_spriteonM2_addsub0002_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_2_LOGIC_ONE_17817,
      IB => U3_spriteonM2_addsub0002_2_CYMUXF2_17818,
      SEL => U3_spriteonM2_addsub0002_2_CYSELG_17808,
      O => U3_spriteonM2_addsub0002_2_CYMUXG2_17819
    );
  U3_spriteonM2_addsub0002_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_lut(3),
      O => U3_spriteonM2_addsub0002_2_CYSELG_17808
    );
  U3_spriteonM2_addsub0002_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y74"
    )
    port map (
      O => U3_spriteonM2_addsub0002_4_LOGIC_ZERO_17855
    );
  U3_spriteonM2_addsub0002_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X47Y74"
    )
    port map (
      O => U3_spriteonM2_addsub0002_4_LOGIC_ONE_17875
    );
  U3_spriteonM2_addsub0002_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_4_XORF_17876,
      O => U3_spriteonM2_addsub0002(4)
    );
  U3_spriteonM2_addsub0002_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y74"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_4_CYINIT_17874,
      I1 => U3_Madd_spriteonM2_addsub0002_lut(4),
      O => U3_spriteonM2_addsub0002_4_XORF_17876
    );
  U3_spriteonM2_addsub0002_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y74"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_4_LOGIC_ONE_17875,
      IB => U3_spriteonM2_addsub0002_4_CYINIT_17874,
      SEL => U3_spriteonM2_addsub0002_4_CYSELF_17861,
      O => U3_Madd_spriteonM2_addsub0002_cy_4_Q
    );
  U3_spriteonM2_addsub0002_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y74"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_4_LOGIC_ONE_17875,
      IB => U3_spriteonM2_addsub0002_4_LOGIC_ONE_17875,
      SEL => U3_spriteonM2_addsub0002_4_CYSELF_17861,
      O => U3_spriteonM2_addsub0002_4_CYMUXF2_17856
    );
  U3_spriteonM2_addsub0002_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_3_Q,
      O => U3_spriteonM2_addsub0002_4_CYINIT_17874
    );
  U3_spriteonM2_addsub0002_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_lut(4),
      O => U3_spriteonM2_addsub0002_4_CYSELF_17861
    );
  U3_spriteonM2_addsub0002_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_4_XORG_17863,
      O => U3_spriteonM2_addsub0002(5)
    );
  U3_spriteonM2_addsub0002_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y74"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0002_cy_4_Q,
      I1 => U3_spriteonM2_addsub0002_4_G,
      O => U3_spriteonM2_addsub0002_4_XORG_17863
    );
  U3_spriteonM2_addsub0002_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_4_CYMUXFAST_17860,
      O => U3_Madd_spriteonM2_addsub0002_cy_5_Q
    );
  U3_spriteonM2_addsub0002_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_3_Q,
      O => U3_spriteonM2_addsub0002_4_FASTCARRY_17858
    );
  U3_spriteonM2_addsub0002_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y74"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_4_CYSELG_17846,
      I1 => U3_spriteonM2_addsub0002_4_CYSELF_17861,
      O => U3_spriteonM2_addsub0002_4_CYAND_17859
    );
  U3_spriteonM2_addsub0002_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y74"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_4_CYMUXG2_17857,
      IB => U3_spriteonM2_addsub0002_4_FASTCARRY_17858,
      SEL => U3_spriteonM2_addsub0002_4_CYAND_17859,
      O => U3_spriteonM2_addsub0002_4_CYMUXFAST_17860
    );
  U3_spriteonM2_addsub0002_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y74"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_4_LOGIC_ZERO_17855,
      IB => U3_spriteonM2_addsub0002_4_CYMUXF2_17856,
      SEL => U3_spriteonM2_addsub0002_4_CYSELG_17846,
      O => U3_spriteonM2_addsub0002_4_CYMUXG2_17857
    );
  U3_spriteonM2_addsub0002_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_4_G,
      O => U3_spriteonM2_addsub0002_4_CYSELG_17846
    );
  U3_spriteonM2_addsub0002_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y75"
    )
    port map (
      O => U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17894
    );
  U3_spriteonM2_addsub0002_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_6_XORF_17914,
      O => U3_spriteonM2_addsub0002(6)
    );
  U3_spriteonM2_addsub0002_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y75"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_6_CYINIT_17913,
      I1 => U3_spriteonM2_addsub0002_6_F,
      O => U3_spriteonM2_addsub0002_6_XORF_17914
    );
  U3_spriteonM2_addsub0002_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y75"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17894,
      IB => U3_spriteonM2_addsub0002_6_CYINIT_17913,
      SEL => U3_spriteonM2_addsub0002_6_CYSELF_17900,
      O => U3_Madd_spriteonM2_addsub0002_cy_6_Q
    );
  U3_spriteonM2_addsub0002_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y75"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17894,
      IB => U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17894,
      SEL => U3_spriteonM2_addsub0002_6_CYSELF_17900,
      O => U3_spriteonM2_addsub0002_6_CYMUXF2_17895
    );
  U3_spriteonM2_addsub0002_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_5_Q,
      O => U3_spriteonM2_addsub0002_6_CYINIT_17913
    );
  U3_spriteonM2_addsub0002_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_6_F,
      O => U3_spriteonM2_addsub0002_6_CYSELF_17900
    );
  U3_spriteonM2_addsub0002_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_6_XORG_17902,
      O => U3_spriteonM2_addsub0002(7)
    );
  U3_spriteonM2_addsub0002_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y75"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0002_cy_6_Q,
      I1 => U3_spriteonM2_addsub0002_6_G,
      O => U3_spriteonM2_addsub0002_6_XORG_17902
    );
  U3_spriteonM2_addsub0002_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0002_cy_5_Q,
      O => U3_spriteonM2_addsub0002_6_FASTCARRY_17897
    );
  U3_spriteonM2_addsub0002_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y75"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_6_CYSELG_17885,
      I1 => U3_spriteonM2_addsub0002_6_CYSELF_17900,
      O => U3_spriteonM2_addsub0002_6_CYAND_17898
    );
  U3_spriteonM2_addsub0002_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y75"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_6_CYMUXG2_17896,
      IB => U3_spriteonM2_addsub0002_6_FASTCARRY_17897,
      SEL => U3_spriteonM2_addsub0002_6_CYAND_17898,
      O => U3_spriteonM2_addsub0002_6_CYMUXFAST_17899
    );
  U3_spriteonM2_addsub0002_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y75"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_6_LOGIC_ZERO_17894,
      IB => U3_spriteonM2_addsub0002_6_CYMUXF2_17895,
      SEL => U3_spriteonM2_addsub0002_6_CYSELG_17885,
      O => U3_spriteonM2_addsub0002_6_CYMUXG2_17896
    );
  U3_spriteonM2_addsub0002_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_6_G,
      O => U3_spriteonM2_addsub0002_6_CYSELG_17885
    );
  U3_spriteonM2_addsub0002_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X47Y76"
    )
    port map (
      O => U3_spriteonM2_addsub0002_8_LOGIC_ZERO_17944
    );
  U3_spriteonM2_addsub0002_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_8_XORF_17945,
      O => U3_spriteonM2_addsub0002(8)
    );
  U3_spriteonM2_addsub0002_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y76"
    )
    port map (
      I0 => U3_spriteonM2_addsub0002_8_CYINIT_17943,
      I1 => U3_spriteonM2_addsub0002_8_F,
      O => U3_spriteonM2_addsub0002_8_XORF_17945
    );
  U3_spriteonM2_addsub0002_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y76"
    )
    port map (
      IA => U3_spriteonM2_addsub0002_8_LOGIC_ZERO_17944,
      IB => U3_spriteonM2_addsub0002_8_CYINIT_17943,
      SEL => U3_spriteonM2_addsub0002_8_CYSELF_17934,
      O => U3_Madd_spriteonM2_addsub0002_cy_8_Q
    );
  U3_spriteonM2_addsub0002_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_6_CYMUXFAST_17899,
      O => U3_spriteonM2_addsub0002_8_CYINIT_17943
    );
  U3_spriteonM2_addsub0002_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_8_F,
      O => U3_spriteonM2_addsub0002_8_CYSELF_17934
    );
  U3_spriteonM2_addsub0002_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0002_8_XORG_17931,
      O => U3_spriteonM2_addsub0002(9)
    );
  U3_spriteonM2_addsub0002_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y76"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0002_cy_8_Q,
      I1 => U3_RM2_9_rt_17928,
      O => U3_spriteonM2_addsub0002_8_XORG_17931
    );
  U3_spriteonM2_addsub0003_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y58"
    )
    port map (
      O => U3_spriteonM2_addsub0003_0_LOGIC_ZERO_17963
    );
  U3_spriteonM2_addsub0003_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X45Y58"
    )
    port map (
      O => U3_spriteonM2_addsub0003_0_LOGIC_ONE_17980
    );
  U3_spriteonM2_addsub0003_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_0_XORF_17981,
      O => U3_spriteonM2_addsub0003(0)
    );
  U3_spriteonM2_addsub0003_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y58"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_0_CYINIT_17979,
      I1 => U3_Madd_spriteonM2_addsub0003_lut_0_Q,
      O => U3_spriteonM2_addsub0003_0_XORF_17981
    );
  U3_spriteonM2_addsub0003_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y58"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_0_LOGIC_ONE_17980,
      IB => U3_spriteonM2_addsub0003_0_CYINIT_17979,
      SEL => U3_spriteonM2_addsub0003_0_CYSELF_17970,
      O => U3_Madd_spriteonM2_addsub0003_cy_0_Q
    );
  U3_spriteonM2_addsub0003_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_0_BXINV_17968,
      O => U3_spriteonM2_addsub0003_0_CYINIT_17979
    );
  U3_spriteonM2_addsub0003_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_lut_0_Q,
      O => U3_spriteonM2_addsub0003_0_CYSELF_17970
    );
  U3_spriteonM2_addsub0003_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_spriteonM2_addsub0003_0_BXINV_17968
    );
  U3_spriteonM2_addsub0003_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_0_XORG_17966,
      O => U3_spriteonM2_addsub0003(1)
    );
  U3_spriteonM2_addsub0003_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y58"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0003_cy_0_Q,
      I1 => U3_spriteonM2_addsub0003_0_G,
      O => U3_spriteonM2_addsub0003_0_XORG_17966
    );
  U3_spriteonM2_addsub0003_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_0_CYMUXG_17965,
      O => U3_Madd_spriteonM2_addsub0003_cy_1_Q
    );
  U3_spriteonM2_addsub0003_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y58"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_0_LOGIC_ZERO_17963,
      IB => U3_Madd_spriteonM2_addsub0003_cy_0_Q,
      SEL => U3_spriteonM2_addsub0003_0_CYSELG_17954,
      O => U3_spriteonM2_addsub0003_0_CYMUXG_17965
    );
  U3_spriteonM2_addsub0003_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_0_G,
      O => U3_spriteonM2_addsub0003_0_CYSELG_17954
    );
  U3_spriteonM2_addsub0003_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y59"
    )
    port map (
      O => U3_spriteonM2_addsub0003_2_LOGIC_ZERO_17999
    );
  U3_spriteonM2_addsub0003_2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X45Y59"
    )
    port map (
      O => U3_spriteonM2_addsub0003_2_LOGIC_ONE_18019
    );
  U3_spriteonM2_addsub0003_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_2_XORF_18020,
      O => U3_spriteonM2_addsub0003(2)
    );
  U3_spriteonM2_addsub0003_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y59"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_2_CYINIT_18018,
      I1 => U3_Madd_spriteonM2_addsub0003_lut_2_Q,
      O => U3_spriteonM2_addsub0003_2_XORF_18020
    );
  U3_spriteonM2_addsub0003_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y59"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_2_LOGIC_ONE_18019,
      IB => U3_spriteonM2_addsub0003_2_CYINIT_18018,
      SEL => U3_spriteonM2_addsub0003_2_CYSELF_18005,
      O => U3_Madd_spriteonM2_addsub0003_cy_2_Q
    );
  U3_spriteonM2_addsub0003_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y59"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_2_LOGIC_ONE_18019,
      IB => U3_spriteonM2_addsub0003_2_LOGIC_ONE_18019,
      SEL => U3_spriteonM2_addsub0003_2_CYSELF_18005,
      O => U3_spriteonM2_addsub0003_2_CYMUXF2_18000
    );
  U3_spriteonM2_addsub0003_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_1_Q,
      O => U3_spriteonM2_addsub0003_2_CYINIT_18018
    );
  U3_spriteonM2_addsub0003_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_lut_2_Q,
      O => U3_spriteonM2_addsub0003_2_CYSELF_18005
    );
  U3_spriteonM2_addsub0003_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_2_XORG_18007,
      O => U3_spriteonM2_addsub0003(3)
    );
  U3_spriteonM2_addsub0003_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y59"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0003_cy_2_Q,
      I1 => U3_spriteonM2_addsub0003_2_G,
      O => U3_spriteonM2_addsub0003_2_XORG_18007
    );
  U3_spriteonM2_addsub0003_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_2_CYMUXFAST_18004,
      O => U3_Madd_spriteonM2_addsub0003_cy_3_Q
    );
  U3_spriteonM2_addsub0003_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_1_Q,
      O => U3_spriteonM2_addsub0003_2_FASTCARRY_18002
    );
  U3_spriteonM2_addsub0003_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y59"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_2_CYSELG_17990,
      I1 => U3_spriteonM2_addsub0003_2_CYSELF_18005,
      O => U3_spriteonM2_addsub0003_2_CYAND_18003
    );
  U3_spriteonM2_addsub0003_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y59"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_2_CYMUXG2_18001,
      IB => U3_spriteonM2_addsub0003_2_FASTCARRY_18002,
      SEL => U3_spriteonM2_addsub0003_2_CYAND_18003,
      O => U3_spriteonM2_addsub0003_2_CYMUXFAST_18004
    );
  U3_spriteonM2_addsub0003_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y59"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_2_LOGIC_ZERO_17999,
      IB => U3_spriteonM2_addsub0003_2_CYMUXF2_18000,
      SEL => U3_spriteonM2_addsub0003_2_CYSELG_17990,
      O => U3_spriteonM2_addsub0003_2_CYMUXG2_18001
    );
  U3_spriteonM2_addsub0003_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_2_G,
      O => U3_spriteonM2_addsub0003_2_CYSELG_17990
    );
  U3_spriteonM2_addsub0003_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y60"
    )
    port map (
      O => U3_spriteonM2_addsub0003_4_LOGIC_ZERO_18038
    );
  U3_spriteonM2_addsub0003_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_4_XORF_18058,
      O => U3_spriteonM2_addsub0003(4)
    );
  U3_spriteonM2_addsub0003_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y60"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_4_CYINIT_18057,
      I1 => U3_spriteonM2_addsub0003_4_F,
      O => U3_spriteonM2_addsub0003_4_XORF_18058
    );
  U3_spriteonM2_addsub0003_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y60"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_4_LOGIC_ZERO_18038,
      IB => U3_spriteonM2_addsub0003_4_CYINIT_18057,
      SEL => U3_spriteonM2_addsub0003_4_CYSELF_18044,
      O => U3_Madd_spriteonM2_addsub0003_cy_4_Q
    );
  U3_spriteonM2_addsub0003_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y60"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_4_LOGIC_ZERO_18038,
      IB => U3_spriteonM2_addsub0003_4_LOGIC_ZERO_18038,
      SEL => U3_spriteonM2_addsub0003_4_CYSELF_18044,
      O => U3_spriteonM2_addsub0003_4_CYMUXF2_18039
    );
  U3_spriteonM2_addsub0003_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_3_Q,
      O => U3_spriteonM2_addsub0003_4_CYINIT_18057
    );
  U3_spriteonM2_addsub0003_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_4_F,
      O => U3_spriteonM2_addsub0003_4_CYSELF_18044
    );
  U3_spriteonM2_addsub0003_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_4_XORG_18046,
      O => U3_spriteonM2_addsub0003(5)
    );
  U3_spriteonM2_addsub0003_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y60"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0003_cy_4_Q,
      I1 => U3_spriteonM2_addsub0003_4_G,
      O => U3_spriteonM2_addsub0003_4_XORG_18046
    );
  U3_spriteonM2_addsub0003_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_4_CYMUXFAST_18043,
      O => U3_Madd_spriteonM2_addsub0003_cy_5_Q
    );
  U3_spriteonM2_addsub0003_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_3_Q,
      O => U3_spriteonM2_addsub0003_4_FASTCARRY_18041
    );
  U3_spriteonM2_addsub0003_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y60"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_4_CYSELG_18029,
      I1 => U3_spriteonM2_addsub0003_4_CYSELF_18044,
      O => U3_spriteonM2_addsub0003_4_CYAND_18042
    );
  U3_spriteonM2_addsub0003_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y60"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_4_CYMUXG2_18040,
      IB => U3_spriteonM2_addsub0003_4_FASTCARRY_18041,
      SEL => U3_spriteonM2_addsub0003_4_CYAND_18042,
      O => U3_spriteonM2_addsub0003_4_CYMUXFAST_18043
    );
  U3_spriteonM2_addsub0003_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y60"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_4_LOGIC_ZERO_18038,
      IB => U3_spriteonM2_addsub0003_4_CYMUXF2_18039,
      SEL => U3_spriteonM2_addsub0003_4_CYSELG_18029,
      O => U3_spriteonM2_addsub0003_4_CYMUXG2_18040
    );
  U3_spriteonM2_addsub0003_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_4_G,
      O => U3_spriteonM2_addsub0003_4_CYSELG_18029
    );
  U3_spriteonM2_addsub0003_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y61"
    )
    port map (
      O => U3_spriteonM2_addsub0003_6_LOGIC_ZERO_18076
    );
  U3_spriteonM2_addsub0003_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_6_XORF_18096,
      O => U3_spriteonM2_addsub0003(6)
    );
  U3_spriteonM2_addsub0003_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y61"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_6_CYINIT_18095,
      I1 => U3_spriteonM2_addsub0003_6_F,
      O => U3_spriteonM2_addsub0003_6_XORF_18096
    );
  U3_spriteonM2_addsub0003_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y61"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_6_LOGIC_ZERO_18076,
      IB => U3_spriteonM2_addsub0003_6_CYINIT_18095,
      SEL => U3_spriteonM2_addsub0003_6_CYSELF_18082,
      O => U3_Madd_spriteonM2_addsub0003_cy_6_Q
    );
  U3_spriteonM2_addsub0003_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y61"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_6_LOGIC_ZERO_18076,
      IB => U3_spriteonM2_addsub0003_6_LOGIC_ZERO_18076,
      SEL => U3_spriteonM2_addsub0003_6_CYSELF_18082,
      O => U3_spriteonM2_addsub0003_6_CYMUXF2_18077
    );
  U3_spriteonM2_addsub0003_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_5_Q,
      O => U3_spriteonM2_addsub0003_6_CYINIT_18095
    );
  U3_spriteonM2_addsub0003_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_6_F,
      O => U3_spriteonM2_addsub0003_6_CYSELF_18082
    );
  U3_spriteonM2_addsub0003_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_6_XORG_18084,
      O => U3_spriteonM2_addsub0003(7)
    );
  U3_spriteonM2_addsub0003_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y61"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0003_cy_6_Q,
      I1 => U3_spriteonM2_addsub0003_6_G,
      O => U3_spriteonM2_addsub0003_6_XORG_18084
    );
  U3_spriteonM2_addsub0003_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteonM2_addsub0003_cy_5_Q,
      O => U3_spriteonM2_addsub0003_6_FASTCARRY_18079
    );
  U3_spriteonM2_addsub0003_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y61"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_6_CYSELG_18067,
      I1 => U3_spriteonM2_addsub0003_6_CYSELF_18082,
      O => U3_spriteonM2_addsub0003_6_CYAND_18080
    );
  U3_spriteonM2_addsub0003_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y61"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_6_CYMUXG2_18078,
      IB => U3_spriteonM2_addsub0003_6_FASTCARRY_18079,
      SEL => U3_spriteonM2_addsub0003_6_CYAND_18080,
      O => U3_spriteonM2_addsub0003_6_CYMUXFAST_18081
    );
  U3_spriteonM2_addsub0003_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y61"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_6_LOGIC_ZERO_18076,
      IB => U3_spriteonM2_addsub0003_6_CYMUXF2_18077,
      SEL => U3_spriteonM2_addsub0003_6_CYSELG_18067,
      O => U3_spriteonM2_addsub0003_6_CYMUXG2_18078
    );
  U3_spriteonM2_addsub0003_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_6_G,
      O => U3_spriteonM2_addsub0003_6_CYSELG_18067
    );
  U3_spriteonM2_addsub0003_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X45Y62"
    )
    port map (
      O => U3_spriteonM2_addsub0003_8_LOGIC_ZERO_18126
    );
  U3_spriteonM2_addsub0003_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_8_XORF_18127,
      O => U3_spriteonM2_addsub0003(8)
    );
  U3_spriteonM2_addsub0003_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y62"
    )
    port map (
      I0 => U3_spriteonM2_addsub0003_8_CYINIT_18125,
      I1 => U3_spriteonM2_addsub0003_8_F,
      O => U3_spriteonM2_addsub0003_8_XORF_18127
    );
  U3_spriteonM2_addsub0003_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y62"
    )
    port map (
      IA => U3_spriteonM2_addsub0003_8_LOGIC_ZERO_18126,
      IB => U3_spriteonM2_addsub0003_8_CYINIT_18125,
      SEL => U3_spriteonM2_addsub0003_8_CYSELF_18116,
      O => U3_Madd_spriteonM2_addsub0003_cy_8_Q
    );
  U3_spriteonM2_addsub0003_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_6_CYMUXFAST_18081,
      O => U3_spriteonM2_addsub0003_8_CYINIT_18125
    );
  U3_spriteonM2_addsub0003_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_8_F,
      O => U3_spriteonM2_addsub0003_8_CYSELF_18116
    );
  U3_spriteonM2_addsub0003_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0003_8_XORG_18113,
      O => U3_spriteonM2_addsub0003(9)
    );
  U3_spriteonM2_addsub0003_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y62"
    )
    port map (
      I0 => U3_Madd_spriteonM2_addsub0003_cy_8_Q,
      I1 => U3_spriteonM2_addsub0002_9_rt_18110,
      O => U3_spriteonM2_addsub0003_8_XORG_18113
    );
  U2_Result_0_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ZERO_18145
    );
  U2_Result_0_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      O => U2_Result_0_1_LOGIC_ONE_18162
    );
  U2_Result_0_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORF_18163,
      O => U2_Result_0_1
    );
  U2_Result_0_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      I0 => U2_Result_0_1_CYINIT_18161,
      I1 => U2_Mcount_hcs_lut(0),
      O => U2_Result_0_1_XORF_18163
    );
  U2_Result_0_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ONE_18162,
      IB => U2_Result_0_1_CYINIT_18161,
      SEL => U2_Result_0_1_CYSELF_18152,
      O => U2_Mcount_hcs_cy_0_Q
    );
  U2_Result_0_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_BXINV_18150,
      O => U2_Result_0_1_CYINIT_18161
    );
  U2_Result_0_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_lut(0),
      O => U2_Result_0_1_CYSELF_18152
    );
  U2_Result_0_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U2_Result_0_1_BXINV_18150
    );
  U2_Result_0_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_XORG_18148,
      O => U2_Result_1_1
    );
  U2_Result_0_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_0_Q,
      I1 => U2_Result_0_1_G,
      O => U2_Result_0_1_XORG_18148
    );
  U2_Result_0_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_CYMUXG_18147,
      O => U2_Mcount_hcs_cy_1_Q
    );
  U2_Result_0_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => U2_Result_0_1_LOGIC_ZERO_18145,
      IB => U2_Mcount_hcs_cy_0_Q,
      SEL => U2_Result_0_1_CYSELG_18136,
      O => U2_Result_0_1_CYMUXG_18147
    );
  U2_Result_0_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_0_1_G,
      O => U2_Result_0_1_CYSELG_18136
    );
  U2_Result_2_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      O => U2_Result_2_1_LOGIC_ZERO_18181
    );
  U2_Result_2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORF_18201,
      O => U2_Result_2_1
    );
  U2_Result_2_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      I0 => U2_Result_2_1_CYINIT_18200,
      I1 => U2_Result_2_1_F,
      O => U2_Result_2_1_XORF_18201
    );
  U2_Result_2_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_18181,
      IB => U2_Result_2_1_CYINIT_18200,
      SEL => U2_Result_2_1_CYSELF_18187,
      O => U2_Mcount_hcs_cy_2_Q
    );
  U2_Result_2_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_18181,
      IB => U2_Result_2_1_LOGIC_ZERO_18181,
      SEL => U2_Result_2_1_CYSELF_18187,
      O => U2_Result_2_1_CYMUXF2_18182
    );
  U2_Result_2_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_1_Q,
      O => U2_Result_2_1_CYINIT_18200
    );
  U2_Result_2_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_F,
      O => U2_Result_2_1_CYSELF_18187
    );
  U2_Result_2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_XORG_18189,
      O => U2_Result_3_1
    );
  U2_Result_2_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_2_Q,
      I1 => U2_Result_2_1_G,
      O => U2_Result_2_1_XORG_18189
    );
  U2_Result_2_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_CYMUXFAST_18186,
      O => U2_Mcount_hcs_cy_3_Q
    );
  U2_Result_2_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_1_Q,
      O => U2_Result_2_1_FASTCARRY_18184
    );
  U2_Result_2_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      I0 => U2_Result_2_1_CYSELG_18172,
      I1 => U2_Result_2_1_CYSELF_18187,
      O => U2_Result_2_1_CYAND_18185
    );
  U2_Result_2_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      IA => U2_Result_2_1_CYMUXG2_18183,
      IB => U2_Result_2_1_FASTCARRY_18184,
      SEL => U2_Result_2_1_CYAND_18185,
      O => U2_Result_2_1_CYMUXFAST_18186
    );
  U2_Result_2_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      IA => U2_Result_2_1_LOGIC_ZERO_18181,
      IB => U2_Result_2_1_CYMUXF2_18182,
      SEL => U2_Result_2_1_CYSELG_18172,
      O => U2_Result_2_1_CYMUXG2_18183
    );
  U2_Result_2_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_2_1_G,
      O => U2_Result_2_1_CYSELG_18172
    );
  U2_Result_4_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      O => U2_Result_4_1_LOGIC_ZERO_18219
    );
  U2_Result_4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORF_18239,
      O => U2_Result_4_1
    );
  U2_Result_4_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      I0 => U2_Result_4_1_CYINIT_18238,
      I1 => U2_Result_4_1_F,
      O => U2_Result_4_1_XORF_18239
    );
  U2_Result_4_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_18219,
      IB => U2_Result_4_1_CYINIT_18238,
      SEL => U2_Result_4_1_CYSELF_18225,
      O => U2_Mcount_hcs_cy_4_Q
    );
  U2_Result_4_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_18219,
      IB => U2_Result_4_1_LOGIC_ZERO_18219,
      SEL => U2_Result_4_1_CYSELF_18225,
      O => U2_Result_4_1_CYMUXF2_18220
    );
  U2_Result_4_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_3_Q,
      O => U2_Result_4_1_CYINIT_18238
    );
  U2_Result_4_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_F,
      O => U2_Result_4_1_CYSELF_18225
    );
  U2_Result_4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_XORG_18227,
      O => U2_Result_5_1
    );
  U2_Result_4_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_4_Q,
      I1 => U2_Result_4_1_G,
      O => U2_Result_4_1_XORG_18227
    );
  U2_Result_4_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_CYMUXFAST_18224,
      O => U2_Mcount_hcs_cy_5_Q
    );
  U2_Result_4_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_3_Q,
      O => U2_Result_4_1_FASTCARRY_18222
    );
  U2_Result_4_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      I0 => U2_Result_4_1_CYSELG_18210,
      I1 => U2_Result_4_1_CYSELF_18225,
      O => U2_Result_4_1_CYAND_18223
    );
  U2_Result_4_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      IA => U2_Result_4_1_CYMUXG2_18221,
      IB => U2_Result_4_1_FASTCARRY_18222,
      SEL => U2_Result_4_1_CYAND_18223,
      O => U2_Result_4_1_CYMUXFAST_18224
    );
  U2_Result_4_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y31"
    )
    port map (
      IA => U2_Result_4_1_LOGIC_ZERO_18219,
      IB => U2_Result_4_1_CYMUXF2_18220,
      SEL => U2_Result_4_1_CYSELG_18210,
      O => U2_Result_4_1_CYMUXG2_18221
    );
  U2_Result_4_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_4_1_G,
      O => U2_Result_4_1_CYSELG_18210
    );
  U2_Result_6_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y32"
    )
    port map (
      O => U2_Result_6_1_LOGIC_ZERO_18257
    );
  U2_Result_6_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORF_18277,
      O => U2_Result_6_1
    );
  U2_Result_6_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y32"
    )
    port map (
      I0 => U2_Result_6_1_CYINIT_18276,
      I1 => U2_Result_6_1_F,
      O => U2_Result_6_1_XORF_18277
    );
  U2_Result_6_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y32"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_18257,
      IB => U2_Result_6_1_CYINIT_18276,
      SEL => U2_Result_6_1_CYSELF_18263,
      O => U2_Mcount_hcs_cy_6_Q
    );
  U2_Result_6_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y32"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_18257,
      IB => U2_Result_6_1_LOGIC_ZERO_18257,
      SEL => U2_Result_6_1_CYSELF_18263,
      O => U2_Result_6_1_CYMUXF2_18258
    );
  U2_Result_6_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_5_Q,
      O => U2_Result_6_1_CYINIT_18276
    );
  U2_Result_6_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_F,
      O => U2_Result_6_1_CYSELF_18263
    );
  U2_Result_6_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_XORG_18265,
      O => U2_Result_7_1
    );
  U2_Result_6_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y32"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_6_Q,
      I1 => U2_Result_6_1_G,
      O => U2_Result_6_1_XORG_18265
    );
  U2_Result_6_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_cy_5_Q,
      O => U2_Result_6_1_FASTCARRY_18260
    );
  U2_Result_6_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y32"
    )
    port map (
      I0 => U2_Result_6_1_CYSELG_18248,
      I1 => U2_Result_6_1_CYSELF_18263,
      O => U2_Result_6_1_CYAND_18261
    );
  U2_Result_6_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y32"
    )
    port map (
      IA => U2_Result_6_1_CYMUXG2_18259,
      IB => U2_Result_6_1_FASTCARRY_18260,
      SEL => U2_Result_6_1_CYAND_18261,
      O => U2_Result_6_1_CYMUXFAST_18262
    );
  U2_Result_6_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y32"
    )
    port map (
      IA => U2_Result_6_1_LOGIC_ZERO_18257,
      IB => U2_Result_6_1_CYMUXF2_18258,
      SEL => U2_Result_6_1_CYSELG_18248,
      O => U2_Result_6_1_CYMUXG2_18259
    );
  U2_Result_6_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_G,
      O => U2_Result_6_1_CYSELG_18248
    );
  U2_Result_8_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y33"
    )
    port map (
      O => U2_Result_8_1_LOGIC_ZERO_18307
    );
  U2_Result_8_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORF_18308,
      O => U2_Result_8_1
    );
  U2_Result_8_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y33"
    )
    port map (
      I0 => U2_Result_8_1_CYINIT_18306,
      I1 => U2_Result_8_1_F,
      O => U2_Result_8_1_XORF_18308
    );
  U2_Result_8_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y33"
    )
    port map (
      IA => U2_Result_8_1_LOGIC_ZERO_18307,
      IB => U2_Result_8_1_CYINIT_18306,
      SEL => U2_Result_8_1_CYSELF_18297,
      O => U2_Mcount_hcs_cy_8_Q
    );
  U2_Result_8_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_6_1_CYMUXFAST_18262,
      O => U2_Result_8_1_CYINIT_18306
    );
  U2_Result_8_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_F,
      O => U2_Result_8_1_CYSELF_18297
    );
  U2_Result_8_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Result_8_1_XORG_18294,
      O => U2_Result_9_1
    );
  U2_Result_8_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y33"
    )
    port map (
      I0 => U2_Mcount_hcs_cy_8_Q,
      I1 => U2_hcs_9_rt_18291,
      O => U2_Result_8_1_XORG_18294
    );
  U3_RM1_share0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_0_XORF_18344,
      O => U3_RM1_share0000(0)
    );
  U3_RM1_share0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      I0 => U3_RM1_share0000_0_CYINIT_18343,
      I1 => U3_Maddsub_RM1_share0000_lut(0),
      O => U3_RM1_share0000_0_XORF_18344
    );
  U3_RM1_share0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      IA => U3_RM1_share0000_0_CY0F_18342,
      IB => U3_RM1_share0000_0_CYINIT_18343,
      SEL => U3_RM1_share0000_0_CYSELF_18335,
      O => U3_Maddsub_RM1_share0000_cy_0_Q
    );
  U3_RM1_share0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise_9867,
      O => U3_RM1_share0000_0_CYINIT_18343
    );
  U3_RM1_share0000_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(0),
      O => U3_RM1_share0000_0_CY0F_18342
    );
  U3_RM1_share0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(0),
      O => U3_RM1_share0000_0_CYSELF_18335
    );
  U3_RM1_share0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_0_XORG_18331,
      O => U3_RM1_share0000(1)
    );
  U3_RM1_share0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      I0 => U3_Maddsub_RM1_share0000_cy_0_Q,
      I1 => U3_Maddsub_RM1_share0000_lut(1),
      O => U3_RM1_share0000_0_XORG_18331
    );
  U3_RM1_share0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_0_CYMUXG_18330,
      O => U3_Maddsub_RM1_share0000_cy_1_Q
    );
  U3_RM1_share0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X49Y60"
    )
    port map (
      IA => U3_RM1_share0000_0_CY0G_18328,
      IB => U3_Maddsub_RM1_share0000_cy_0_Q,
      SEL => U3_RM1_share0000_0_CYSELG_18321,
      O => U3_RM1_share0000_0_CYMUXG_18330
    );
  U3_RM1_share0000_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(1),
      O => U3_RM1_share0000_0_CY0G_18328
    );
  U3_RM1_share0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(1),
      O => U3_RM1_share0000_0_CYSELG_18321
    );
  U3_RM1_share0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_2_XORF_18383,
      O => U3_RM1_share0000(2)
    );
  U3_RM1_share0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      I0 => U3_RM1_share0000_2_CYINIT_18382,
      I1 => U3_Maddsub_RM1_share0000_lut(2),
      O => U3_RM1_share0000_2_XORF_18383
    );
  U3_RM1_share0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      IA => U3_RM1_share0000_2_CY0F_18381,
      IB => U3_RM1_share0000_2_CYINIT_18382,
      SEL => U3_RM1_share0000_2_CYSELF_18370,
      O => U3_Maddsub_RM1_share0000_cy_2_Q
    );
  U3_RM1_share0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      IA => U3_RM1_share0000_2_CY0F_18381,
      IB => U3_RM1_share0000_2_CY0F_18381,
      SEL => U3_RM1_share0000_2_CYSELF_18370,
      O => U3_RM1_share0000_2_CYMUXF2_18365
    );
  U3_RM1_share0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_1_Q,
      O => U3_RM1_share0000_2_CYINIT_18382
    );
  U3_RM1_share0000_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(2),
      O => U3_RM1_share0000_2_CY0F_18381
    );
  U3_RM1_share0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(2),
      O => U3_RM1_share0000_2_CYSELF_18370
    );
  U3_RM1_share0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_2_XORG_18372,
      O => U3_RM1_share0000(3)
    );
  U3_RM1_share0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      I0 => U3_Maddsub_RM1_share0000_cy_2_Q,
      I1 => U3_Maddsub_RM1_share0000_lut(3),
      O => U3_RM1_share0000_2_XORG_18372
    );
  U3_RM1_share0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_2_CYMUXFAST_18369,
      O => U3_Maddsub_RM1_share0000_cy_3_Q
    );
  U3_RM1_share0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_1_Q,
      O => U3_RM1_share0000_2_FASTCARRY_18367
    );
  U3_RM1_share0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      I0 => U3_RM1_share0000_2_CYSELG_18357,
      I1 => U3_RM1_share0000_2_CYSELF_18370,
      O => U3_RM1_share0000_2_CYAND_18368
    );
  U3_RM1_share0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      IA => U3_RM1_share0000_2_CYMUXG2_18366,
      IB => U3_RM1_share0000_2_FASTCARRY_18367,
      SEL => U3_RM1_share0000_2_CYAND_18368,
      O => U3_RM1_share0000_2_CYMUXFAST_18369
    );
  U3_RM1_share0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y61"
    )
    port map (
      IA => U3_RM1_share0000_2_CY0G_18364,
      IB => U3_RM1_share0000_2_CYMUXF2_18365,
      SEL => U3_RM1_share0000_2_CYSELG_18357,
      O => U3_RM1_share0000_2_CYMUXG2_18366
    );
  U3_RM1_share0000_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(3),
      O => U3_RM1_share0000_2_CY0G_18364
    );
  U3_RM1_share0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(3),
      O => U3_RM1_share0000_2_CYSELG_18357
    );
  U3_RM1_share0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_4_XORF_18422,
      O => U3_RM1_share0000(4)
    );
  U3_RM1_share0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      I0 => U3_RM1_share0000_4_CYINIT_18421,
      I1 => U3_Maddsub_RM1_share0000_lut(4),
      O => U3_RM1_share0000_4_XORF_18422
    );
  U3_RM1_share0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      IA => U3_RM1_share0000_4_CY0F_18420,
      IB => U3_RM1_share0000_4_CYINIT_18421,
      SEL => U3_RM1_share0000_4_CYSELF_18409,
      O => U3_Maddsub_RM1_share0000_cy_4_Q
    );
  U3_RM1_share0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      IA => U3_RM1_share0000_4_CY0F_18420,
      IB => U3_RM1_share0000_4_CY0F_18420,
      SEL => U3_RM1_share0000_4_CYSELF_18409,
      O => U3_RM1_share0000_4_CYMUXF2_18404
    );
  U3_RM1_share0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_3_Q,
      O => U3_RM1_share0000_4_CYINIT_18421
    );
  U3_RM1_share0000_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(4),
      O => U3_RM1_share0000_4_CY0F_18420
    );
  U3_RM1_share0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(4),
      O => U3_RM1_share0000_4_CYSELF_18409
    );
  U3_RM1_share0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_4_XORG_18411,
      O => U3_RM1_share0000(5)
    );
  U3_RM1_share0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      I0 => U3_Maddsub_RM1_share0000_cy_4_Q,
      I1 => U3_Maddsub_RM1_share0000_lut(5),
      O => U3_RM1_share0000_4_XORG_18411
    );
  U3_RM1_share0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_4_CYMUXFAST_18408,
      O => U3_Maddsub_RM1_share0000_cy_5_Q
    );
  U3_RM1_share0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_3_Q,
      O => U3_RM1_share0000_4_FASTCARRY_18406
    );
  U3_RM1_share0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      I0 => U3_RM1_share0000_4_CYSELG_18395,
      I1 => U3_RM1_share0000_4_CYSELF_18409,
      O => U3_RM1_share0000_4_CYAND_18407
    );
  U3_RM1_share0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      IA => U3_RM1_share0000_4_CYMUXG2_18405,
      IB => U3_RM1_share0000_4_FASTCARRY_18406,
      SEL => U3_RM1_share0000_4_CYAND_18407,
      O => U3_RM1_share0000_4_CYMUXFAST_18408
    );
  U3_RM1_share0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y62"
    )
    port map (
      IA => U3_RM1_share0000_4_CY0G_18403,
      IB => U3_RM1_share0000_4_CYMUXF2_18404,
      SEL => U3_RM1_share0000_4_CYSELG_18395,
      O => U3_RM1_share0000_4_CYMUXG2_18405
    );
  U3_RM1_share0000_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(5),
      O => U3_RM1_share0000_4_CY0G_18403
    );
  U3_RM1_share0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(5),
      O => U3_RM1_share0000_4_CYSELG_18395
    );
  U3_RM1_share0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_6_XORF_18461,
      O => U3_RM1_share0000(6)
    );
  U3_RM1_share0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      I0 => U3_RM1_share0000_6_CYINIT_18460,
      I1 => U3_Maddsub_RM1_share0000_lut(6),
      O => U3_RM1_share0000_6_XORF_18461
    );
  U3_RM1_share0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      IA => U3_RM1_share0000_6_CY0F_18459,
      IB => U3_RM1_share0000_6_CYINIT_18460,
      SEL => U3_RM1_share0000_6_CYSELF_18447,
      O => U3_Maddsub_RM1_share0000_cy_6_Q
    );
  U3_RM1_share0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      IA => U3_RM1_share0000_6_CY0F_18459,
      IB => U3_RM1_share0000_6_CY0F_18459,
      SEL => U3_RM1_share0000_6_CYSELF_18447,
      O => U3_RM1_share0000_6_CYMUXF2_18442
    );
  U3_RM1_share0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_5_Q,
      O => U3_RM1_share0000_6_CYINIT_18460
    );
  U3_RM1_share0000_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(6),
      O => U3_RM1_share0000_6_CY0F_18459
    );
  U3_RM1_share0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(6),
      O => U3_RM1_share0000_6_CYSELF_18447
    );
  U3_RM1_share0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_6_XORG_18449,
      O => U3_RM1_share0000(7)
    );
  U3_RM1_share0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      I0 => U3_Maddsub_RM1_share0000_cy_6_Q,
      I1 => U3_Maddsub_RM1_share0000_lut(7),
      O => U3_RM1_share0000_6_XORG_18449
    );
  U3_RM1_share0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_cy_5_Q,
      O => U3_RM1_share0000_6_FASTCARRY_18444
    );
  U3_RM1_share0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      I0 => U3_RM1_share0000_6_CYSELG_18433,
      I1 => U3_RM1_share0000_6_CYSELF_18447,
      O => U3_RM1_share0000_6_CYAND_18445
    );
  U3_RM1_share0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      IA => U3_RM1_share0000_6_CYMUXG2_18443,
      IB => U3_RM1_share0000_6_FASTCARRY_18444,
      SEL => U3_RM1_share0000_6_CYAND_18445,
      O => U3_RM1_share0000_6_CYMUXFAST_18446
    );
  U3_RM1_share0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y63"
    )
    port map (
      IA => U3_RM1_share0000_6_CY0G_18441,
      IB => U3_RM1_share0000_6_CYMUXF2_18442,
      SEL => U3_RM1_share0000_6_CYSELG_18433,
      O => U3_RM1_share0000_6_CYMUXG2_18443
    );
  U3_RM1_share0000_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(7),
      O => U3_RM1_share0000_6_CY0G_18441
    );
  U3_RM1_share0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(7),
      O => U3_RM1_share0000_6_CYSELG_18433
    );
  U3_RM1_share0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_8_XORF_18492,
      O => U3_RM1_share0000(8)
    );
  U3_RM1_share0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      I0 => U3_RM1_share0000_8_CYINIT_18491,
      I1 => U3_Maddsub_RM1_share0000_lut(8),
      O => U3_RM1_share0000_8_XORF_18492
    );
  U3_RM1_share0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      IA => U3_RM1_share0000_8_CY0F_18490,
      IB => U3_RM1_share0000_8_CYINIT_18491,
      SEL => U3_RM1_share0000_8_CYSELF_18482,
      O => U3_Maddsub_RM1_share0000_cy_8_Q
    );
  U3_RM1_share0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_6_CYMUXFAST_18446,
      O => U3_RM1_share0000_8_CYINIT_18491
    );
  U3_RM1_share0000_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1(8),
      O => U3_RM1_share0000_8_CY0F_18490
    );
  U3_RM1_share0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Maddsub_RM1_share0000_lut(8),
      O => U3_RM1_share0000_8_CYSELF_18482
    );
  U3_RM1_share0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_share0000_8_XORG_18479,
      O => U3_RM1_share0000(9)
    );
  U3_RM1_share0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y64"
    )
    port map (
      I0 => U3_Maddsub_RM1_share0000_cy_8_Q,
      I1 => U3_Maddsub_RM1_share0000_lut(9),
      O => U3_RM1_share0000_8_XORG_18479
    );
  sig_tank1rom10s_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      O => sig_tank1rom10s_0_LOGIC_ZERO_18510
    );
  sig_tank1rom10s_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_XORF_18527,
      O => sig_tank1rom10s(0)
    );
  sig_tank1rom10s_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      I0 => sig_tank1rom10s_0_CYINIT_18526,
      I1 => sig_tank1rom10s_0_F,
      O => sig_tank1rom10s_0_XORF_18527
    );
  sig_tank1rom10s_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      IA => sig_tank1rom10s_0_LOGIC_ZERO_18510,
      IB => sig_tank1rom10s_0_CYINIT_18526,
      SEL => sig_tank1rom10s_0_CYSELF_18517,
      O => U3_Msub_tank1rom10s_sub0000_cy_0_Q
    );
  sig_tank1rom10s_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_BXINV_18515,
      O => sig_tank1rom10s_0_CYINIT_18526
    );
  sig_tank1rom10s_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_F,
      O => sig_tank1rom10s_0_CYSELF_18517
    );
  sig_tank1rom10s_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => sig_tank1rom10s_0_BXINV_18515
    );
  sig_tank1rom10s_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_XORG_18513,
      O => sig_tank1rom10s(1)
    );
  sig_tank1rom10s_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0000_cy_0_Q,
      I1 => sig_tank1rom10s_0_G,
      O => sig_tank1rom10s_0_XORG_18513
    );
  sig_tank1rom10s_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_CYMUXG_18512,
      O => U3_Msub_tank1rom10s_sub0000_cy_1_Q
    );
  sig_tank1rom10s_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y64"
    )
    port map (
      IA => sig_tank1rom10s_0_LOGIC_ZERO_18510,
      IB => U3_Msub_tank1rom10s_sub0000_cy_0_Q,
      SEL => sig_tank1rom10s_0_CYSELG_18501,
      O => sig_tank1rom10s_0_CYMUXG_18512
    );
  sig_tank1rom10s_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_0_G,
      O => sig_tank1rom10s_0_CYSELG_18501
    );
  sig_tank1rom10s_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      O => sig_tank1rom10s_2_LOGIC_ZERO_18545
    );
  sig_tank1rom10s_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_2_XORF_18565,
      O => sig_tank1rom10s(2)
    );
  sig_tank1rom10s_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      I0 => sig_tank1rom10s_2_CYINIT_18564,
      I1 => sig_tank1rom10s_2_F,
      O => sig_tank1rom10s_2_XORF_18565
    );
  sig_tank1rom10s_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      IA => sig_tank1rom10s_2_LOGIC_ZERO_18545,
      IB => sig_tank1rom10s_2_CYINIT_18564,
      SEL => sig_tank1rom10s_2_CYSELF_18551,
      O => U3_Msub_tank1rom10s_sub0000_cy_2_Q
    );
  sig_tank1rom10s_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      IA => sig_tank1rom10s_2_LOGIC_ZERO_18545,
      IB => sig_tank1rom10s_2_LOGIC_ZERO_18545,
      SEL => sig_tank1rom10s_2_CYSELF_18551,
      O => sig_tank1rom10s_2_CYMUXF2_18546
    );
  sig_tank1rom10s_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_1_Q,
      O => sig_tank1rom10s_2_CYINIT_18564
    );
  sig_tank1rom10s_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_2_F,
      O => sig_tank1rom10s_2_CYSELF_18551
    );
  sig_tank1rom10s_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_2_XORG_18553,
      O => sig_tank1rom10s(3)
    );
  sig_tank1rom10s_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0000_cy_2_Q,
      I1 => sig_tank1rom10s_2_G,
      O => sig_tank1rom10s_2_XORG_18553
    );
  sig_tank1rom10s_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_2_CYMUXFAST_18550,
      O => U3_Msub_tank1rom10s_sub0000_cy_3_Q
    );
  sig_tank1rom10s_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_1_Q,
      O => sig_tank1rom10s_2_FASTCARRY_18548
    );
  sig_tank1rom10s_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      I0 => sig_tank1rom10s_2_CYSELG_18536,
      I1 => sig_tank1rom10s_2_CYSELF_18551,
      O => sig_tank1rom10s_2_CYAND_18549
    );
  sig_tank1rom10s_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      IA => sig_tank1rom10s_2_CYMUXG2_18547,
      IB => sig_tank1rom10s_2_FASTCARRY_18548,
      SEL => sig_tank1rom10s_2_CYAND_18549,
      O => sig_tank1rom10s_2_CYMUXFAST_18550
    );
  sig_tank1rom10s_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y65"
    )
    port map (
      IA => sig_tank1rom10s_2_LOGIC_ZERO_18545,
      IB => sig_tank1rom10s_2_CYMUXF2_18546,
      SEL => sig_tank1rom10s_2_CYSELG_18536,
      O => sig_tank1rom10s_2_CYMUXG2_18547
    );
  sig_tank1rom10s_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s_2_G,
      O => sig_tank1rom10s_2_CYSELG_18536
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      O => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ONE_18583
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      O => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO_18603
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy_4_XORF_18604,
      O => U3_Msub_tank1rom10s_sub0001_cy(4)
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0001_cy_4_CYINIT_18602,
      I1 => U3_Msub_tank1rom10s_sub0001_cy_4_F,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_XORF_18604
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      IA => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO_18603,
      IB => U3_Msub_tank1rom10s_sub0001_cy_4_CYINIT_18602,
      SEL => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF_18589,
      O => U3_Msub_tank1rom10s_sub0000_cy_4_Q
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      IA => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO_18603,
      IB => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ZERO_18603,
      SEL => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF_18589,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXF2_18584
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_3_Q,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYINIT_18602
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy_4_F,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF_18589
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy_4_XORG_18591,
      O => U3_Msub_ypix1_Madd_lut(5)
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0000_cy_4_Q,
      I1 => U3_Msub_tank1rom10s_sub0000_lut(5),
      O => U3_Msub_tank1rom10s_sub0001_cy_4_XORG_18591
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXFAST_18588,
      O => U3_Msub_tank1rom10s_sub0000_cy_5_Q
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_3_Q,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_FASTCARRY_18586
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELG_18574,
      I1 => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELF_18589,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYAND_18587
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      IA => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXG2_18585,
      IB => U3_Msub_tank1rom10s_sub0001_cy_4_FASTCARRY_18586,
      SEL => U3_Msub_tank1rom10s_sub0001_cy_4_CYAND_18587,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXFAST_18588
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y66"
    )
    port map (
      IA => U3_Msub_tank1rom10s_sub0001_cy_4_LOGIC_ONE_18583,
      IB => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXF2_18584,
      SEL => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELG_18574,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYMUXG2_18585
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_lut(5),
      O => U3_Msub_tank1rom10s_sub0001_cy_4_CYSELG_18574
    );
  U3_tank1rom10s_sub0000_6_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      O => U3_tank1rom10s_sub0000_6_LOGIC_ONE_18622
    );
  U3_tank1rom10s_sub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0000_6_XORF_18642,
      O => U3_tank1rom10s_sub0000(6)
    );
  U3_tank1rom10s_sub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      I0 => U3_tank1rom10s_sub0000_6_CYINIT_18641,
      I1 => U3_Msub_tank1rom10s_sub0000_lut(6),
      O => U3_tank1rom10s_sub0000_6_XORF_18642
    );
  U3_tank1rom10s_sub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      IA => U3_tank1rom10s_sub0000_6_LOGIC_ONE_18622,
      IB => U3_tank1rom10s_sub0000_6_CYINIT_18641,
      SEL => U3_tank1rom10s_sub0000_6_CYSELF_18628,
      O => U3_Msub_tank1rom10s_sub0000_cy_6_Q
    );
  U3_tank1rom10s_sub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      IA => U3_tank1rom10s_sub0000_6_LOGIC_ONE_18622,
      IB => U3_tank1rom10s_sub0000_6_LOGIC_ONE_18622,
      SEL => U3_tank1rom10s_sub0000_6_CYSELF_18628,
      O => U3_tank1rom10s_sub0000_6_CYMUXF2_18623
    );
  U3_tank1rom10s_sub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_5_Q,
      O => U3_tank1rom10s_sub0000_6_CYINIT_18641
    );
  U3_tank1rom10s_sub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_lut(6),
      O => U3_tank1rom10s_sub0000_6_CYSELF_18628
    );
  U3_tank1rom10s_sub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0000_6_XORG_18630,
      O => U3_tank1rom10s_sub0000(7)
    );
  U3_tank1rom10s_sub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0000_cy_6_Q,
      I1 => U3_Msub_tank1rom10s_sub0000_lut(7),
      O => U3_tank1rom10s_sub0000_6_XORG_18630
    );
  U3_tank1rom10s_sub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_cy_5_Q,
      O => U3_tank1rom10s_sub0000_6_FASTCARRY_18625
    );
  U3_tank1rom10s_sub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      I0 => U3_tank1rom10s_sub0000_6_CYSELG_18613,
      I1 => U3_tank1rom10s_sub0000_6_CYSELF_18628,
      O => U3_tank1rom10s_sub0000_6_CYAND_18626
    );
  U3_tank1rom10s_sub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      IA => U3_tank1rom10s_sub0000_6_CYMUXG2_18624,
      IB => U3_tank1rom10s_sub0000_6_FASTCARRY_18625,
      SEL => U3_tank1rom10s_sub0000_6_CYAND_18626,
      O => U3_tank1rom10s_sub0000_6_CYMUXFAST_18627
    );
  U3_tank1rom10s_sub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y67"
    )
    port map (
      IA => U3_tank1rom10s_sub0000_6_LOGIC_ONE_18622,
      IB => U3_tank1rom10s_sub0000_6_CYMUXF2_18623,
      SEL => U3_tank1rom10s_sub0000_6_CYSELG_18613,
      O => U3_tank1rom10s_sub0000_6_CYMUXG2_18624
    );
  U3_tank1rom10s_sub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_lut(7),
      O => U3_tank1rom10s_sub0000_6_CYSELG_18613
    );
  U3_tank1rom10s_sub0000_8_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X29Y68"
    )
    port map (
      O => U3_tank1rom10s_sub0000_8_LOGIC_ONE_18672
    );
  U3_tank1rom10s_sub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0000_8_XORF_18673,
      O => U3_tank1rom10s_sub0000(8)
    );
  U3_tank1rom10s_sub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y68"
    )
    port map (
      I0 => U3_tank1rom10s_sub0000_8_CYINIT_18671,
      I1 => U3_Msub_tank1rom10s_sub0000_lut(8),
      O => U3_tank1rom10s_sub0000_8_XORF_18673
    );
  U3_tank1rom10s_sub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y68"
    )
    port map (
      IA => U3_tank1rom10s_sub0000_8_LOGIC_ONE_18672,
      IB => U3_tank1rom10s_sub0000_8_CYINIT_18671,
      SEL => U3_tank1rom10s_sub0000_8_CYSELF_18662,
      O => U3_Msub_tank1rom10s_sub0000_cy_8_Q
    );
  U3_tank1rom10s_sub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0000_6_CYMUXFAST_18627,
      O => U3_tank1rom10s_sub0000_8_CYINIT_18671
    );
  U3_tank1rom10s_sub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0000_lut(8),
      O => U3_tank1rom10s_sub0000_8_CYSELF_18662
    );
  U3_tank1rom10s_sub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0000_8_XORG_18659,
      O => U3_tank1rom10s_sub0000(9)
    );
  U3_tank1rom10s_sub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y68"
    )
    port map (
      I0 => U3_Msub_tank1rom10s_sub0000_cy_8_Q,
      I1 => U3_Msub_tank1rom10s_sub0000_lut(9),
      O => U3_tank1rom10s_sub0000_8_XORG_18659
    );
  nes_Mcount_counter_reg_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X67Y23"
    )
    port map (
      ADR0 => nes_counter_reg(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Mcount_counter_reg_lut(0)
    );
  nes_Result_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y23"
    )
    port map (
      O => nes_Result_0_LOGIC_ZERO_18691
    );
  nes_Result_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X67Y23"
    )
    port map (
      O => nes_Result_0_LOGIC_ONE_18708
    );
  nes_Result_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_XORF_18709,
      O => nes_Result(0)
    );
  nes_Result_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y23"
    )
    port map (
      I0 => nes_Result_0_CYINIT_18707,
      I1 => nes_Mcount_counter_reg_lut(0),
      O => nes_Result_0_XORF_18709
    );
  nes_Result_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y23"
    )
    port map (
      IA => nes_Result_0_LOGIC_ONE_18708,
      IB => nes_Result_0_CYINIT_18707,
      SEL => nes_Result_0_CYSELF_18698,
      O => nes_Mcount_counter_reg_cy_0_Q
    );
  nes_Result_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_BXINV_18696,
      O => nes_Result_0_CYINIT_18707
    );
  nes_Result_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_lut(0),
      O => nes_Result_0_CYSELF_18698
    );
  nes_Result_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => nes_Result_0_BXINV_18696
    );
  nes_Result_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_XORG_18694,
      O => nes_Result(1)
    );
  nes_Result_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y23"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_0_Q,
      I1 => nes_Result_0_G,
      O => nes_Result_0_XORG_18694
    );
  nes_Result_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_CYMUXG_18693,
      O => nes_Mcount_counter_reg_cy_1_Q
    );
  nes_Result_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X67Y23"
    )
    port map (
      IA => nes_Result_0_LOGIC_ZERO_18691,
      IB => nes_Mcount_counter_reg_cy_0_Q,
      SEL => nes_Result_0_CYSELG_18682,
      O => nes_Result_0_CYMUXG_18693
    );
  nes_Result_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_0_G,
      O => nes_Result_0_CYSELG_18682
    );
  nes_Result_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y24"
    )
    port map (
      O => nes_Result_2_LOGIC_ZERO_18727
    );
  nes_Result_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_XORF_18747,
      O => nes_Result(2)
    );
  nes_Result_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y24"
    )
    port map (
      I0 => nes_Result_2_CYINIT_18746,
      I1 => nes_Result_2_F,
      O => nes_Result_2_XORF_18747
    );
  nes_Result_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y24"
    )
    port map (
      IA => nes_Result_2_LOGIC_ZERO_18727,
      IB => nes_Result_2_CYINIT_18746,
      SEL => nes_Result_2_CYSELF_18733,
      O => nes_Mcount_counter_reg_cy_2_Q
    );
  nes_Result_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y24"
    )
    port map (
      IA => nes_Result_2_LOGIC_ZERO_18727,
      IB => nes_Result_2_LOGIC_ZERO_18727,
      SEL => nes_Result_2_CYSELF_18733,
      O => nes_Result_2_CYMUXF2_18728
    );
  nes_Result_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_1_Q,
      O => nes_Result_2_CYINIT_18746
    );
  nes_Result_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_F,
      O => nes_Result_2_CYSELF_18733
    );
  nes_Result_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_XORG_18735,
      O => nes_Result(3)
    );
  nes_Result_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y24"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_2_Q,
      I1 => nes_Result_2_G,
      O => nes_Result_2_XORG_18735
    );
  nes_Result_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_CYMUXFAST_18732,
      O => nes_Mcount_counter_reg_cy_3_Q
    );
  nes_Result_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_1_Q,
      O => nes_Result_2_FASTCARRY_18730
    );
  nes_Result_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y24"
    )
    port map (
      I0 => nes_Result_2_CYSELG_18718,
      I1 => nes_Result_2_CYSELF_18733,
      O => nes_Result_2_CYAND_18731
    );
  nes_Result_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y24"
    )
    port map (
      IA => nes_Result_2_CYMUXG2_18729,
      IB => nes_Result_2_FASTCARRY_18730,
      SEL => nes_Result_2_CYAND_18731,
      O => nes_Result_2_CYMUXFAST_18732
    );
  nes_Result_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y24"
    )
    port map (
      IA => nes_Result_2_LOGIC_ZERO_18727,
      IB => nes_Result_2_CYMUXF2_18728,
      SEL => nes_Result_2_CYSELG_18718,
      O => nes_Result_2_CYMUXG2_18729
    );
  nes_Result_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_2_G,
      O => nes_Result_2_CYSELG_18718
    );
  nes_Result_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y25"
    )
    port map (
      O => nes_Result_4_LOGIC_ZERO_18765
    );
  nes_Result_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_XORF_18785,
      O => nes_Result(4)
    );
  nes_Result_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y25"
    )
    port map (
      I0 => nes_Result_4_CYINIT_18784,
      I1 => nes_Result_4_F,
      O => nes_Result_4_XORF_18785
    );
  nes_Result_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y25"
    )
    port map (
      IA => nes_Result_4_LOGIC_ZERO_18765,
      IB => nes_Result_4_CYINIT_18784,
      SEL => nes_Result_4_CYSELF_18771,
      O => nes_Mcount_counter_reg_cy_4_Q
    );
  nes_Result_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y25"
    )
    port map (
      IA => nes_Result_4_LOGIC_ZERO_18765,
      IB => nes_Result_4_LOGIC_ZERO_18765,
      SEL => nes_Result_4_CYSELF_18771,
      O => nes_Result_4_CYMUXF2_18766
    );
  nes_Result_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_3_Q,
      O => nes_Result_4_CYINIT_18784
    );
  nes_Result_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_F,
      O => nes_Result_4_CYSELF_18771
    );
  nes_Result_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_XORG_18773,
      O => nes_Result(5)
    );
  nes_Result_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y25"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_4_Q,
      I1 => nes_Result_4_G,
      O => nes_Result_4_XORG_18773
    );
  nes_Result_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_CYMUXFAST_18770,
      O => nes_Mcount_counter_reg_cy_5_Q
    );
  nes_Result_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_3_Q,
      O => nes_Result_4_FASTCARRY_18768
    );
  nes_Result_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y25"
    )
    port map (
      I0 => nes_Result_4_CYSELG_18756,
      I1 => nes_Result_4_CYSELF_18771,
      O => nes_Result_4_CYAND_18769
    );
  nes_Result_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y25"
    )
    port map (
      IA => nes_Result_4_CYMUXG2_18767,
      IB => nes_Result_4_FASTCARRY_18768,
      SEL => nes_Result_4_CYAND_18769,
      O => nes_Result_4_CYMUXFAST_18770
    );
  nes_Result_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y25"
    )
    port map (
      IA => nes_Result_4_LOGIC_ZERO_18765,
      IB => nes_Result_4_CYMUXF2_18766,
      SEL => nes_Result_4_CYSELG_18756,
      O => nes_Result_4_CYMUXG2_18767
    );
  nes_Result_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_4_G,
      O => nes_Result_4_CYSELG_18756
    );
  nes_Result_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y26"
    )
    port map (
      O => nes_Result_6_LOGIC_ZERO_18803
    );
  nes_Result_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_XORF_18823,
      O => nes_Result(6)
    );
  nes_Result_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y26"
    )
    port map (
      I0 => nes_Result_6_CYINIT_18822,
      I1 => nes_Result_6_F,
      O => nes_Result_6_XORF_18823
    );
  nes_Result_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y26"
    )
    port map (
      IA => nes_Result_6_LOGIC_ZERO_18803,
      IB => nes_Result_6_CYINIT_18822,
      SEL => nes_Result_6_CYSELF_18809,
      O => nes_Mcount_counter_reg_cy_6_Q
    );
  nes_Result_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y26"
    )
    port map (
      IA => nes_Result_6_LOGIC_ZERO_18803,
      IB => nes_Result_6_LOGIC_ZERO_18803,
      SEL => nes_Result_6_CYSELF_18809,
      O => nes_Result_6_CYMUXF2_18804
    );
  nes_Result_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_5_Q,
      O => nes_Result_6_CYINIT_18822
    );
  nes_Result_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_F,
      O => nes_Result_6_CYSELF_18809
    );
  nes_Result_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_XORG_18811,
      O => nes_Result(7)
    );
  nes_Result_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y26"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_6_Q,
      I1 => nes_Result_6_G,
      O => nes_Result_6_XORG_18811
    );
  nes_Result_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_cy_5_Q,
      O => nes_Result_6_FASTCARRY_18806
    );
  nes_Result_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y26"
    )
    port map (
      I0 => nes_Result_6_CYSELG_18794,
      I1 => nes_Result_6_CYSELF_18809,
      O => nes_Result_6_CYAND_18807
    );
  nes_Result_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y26"
    )
    port map (
      IA => nes_Result_6_CYMUXG2_18805,
      IB => nes_Result_6_FASTCARRY_18806,
      SEL => nes_Result_6_CYAND_18807,
      O => nes_Result_6_CYMUXFAST_18808
    );
  nes_Result_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y26"
    )
    port map (
      IA => nes_Result_6_LOGIC_ZERO_18803,
      IB => nes_Result_6_CYMUXF2_18804,
      SEL => nes_Result_6_CYSELG_18794,
      O => nes_Result_6_CYMUXG2_18805
    );
  nes_Result_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_G,
      O => nes_Result_6_CYSELG_18794
    );
  nes_Result_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y27"
    )
    port map (
      O => nes_Result_8_LOGIC_ZERO_18853
    );
  nes_Result_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_8_XORF_18854,
      O => nes_Result(8)
    );
  nes_Result_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y27"
    )
    port map (
      I0 => nes_Result_8_CYINIT_18852,
      I1 => nes_Result_8_F,
      O => nes_Result_8_XORF_18854
    );
  nes_Result_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y27"
    )
    port map (
      IA => nes_Result_8_LOGIC_ZERO_18853,
      IB => nes_Result_8_CYINIT_18852,
      SEL => nes_Result_8_CYSELF_18843,
      O => nes_Mcount_counter_reg_cy_8_Q
    );
  nes_Result_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_6_CYMUXFAST_18808,
      O => nes_Result_8_CYINIT_18852
    );
  nes_Result_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_8_F,
      O => nes_Result_8_CYSELF_18843
    );
  nes_Result_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Result_8_XORG_18840,
      O => nes_Result(9)
    );
  nes_Result_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y27"
    )
    port map (
      I0 => nes_Mcount_counter_reg_cy_8_Q,
      I1 => nes_counter_reg_9_rt_18837,
      O => nes_Result_8_XORG_18840
    );
  nes_counter_reg_9_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_counter_reg(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_counter_reg_9_rt_18837
    );
  U3_Q_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_SRINV_18865,
      O => U3_Q_0_FFY_RST
    );
  U3_q_1 : X_FF
    generic map(
      LOC => "SLICE_X37Y61",
      INIT => '0'
    )
    port map (
      I => U3_Q_0_DYMUX_18881,
      CE => VCC,
      CLK => U3_Q_0_CLKINV_18864,
      SET => GND,
      RST => U3_Q_0_FFY_RST,
      O => U3_Q_1_9920
    );
  U3_Mcount_q_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X37Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_0_9919,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcount_q_lut(0)
    );
  U3_Q_0_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_SRINV_18865,
      O => U3_Q_0_FFX_RST
    );
  U3_q_0 : X_FF
    generic map(
      LOC => "SLICE_X37Y61",
      INIT => '0'
    )
    port map (
      I => U3_Q_0_DXMUX_18903,
      CE => VCC,
      CLK => U3_Q_0_CLKINV_18864,
      SET => GND,
      RST => U3_Q_0_FFX_RST,
      O => U3_Q_0_9919
    );
  U3_Q_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y61"
    )
    port map (
      O => U3_Q_0_LOGIC_ZERO_18876
    );
  U3_Q_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X37Y61"
    )
    port map (
      O => U3_Q_0_LOGIC_ONE_18900
    );
  U3_Q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_XORF_18901,
      O => U3_Q_0_DXMUX_18903
    );
  U3_Q_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y61"
    )
    port map (
      I0 => U3_Q_0_CYINIT_18899,
      I1 => U3_Mcount_q_lut(0),
      O => U3_Q_0_XORF_18901
    );
  U3_Q_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y61"
    )
    port map (
      IA => U3_Q_0_LOGIC_ONE_18900,
      IB => U3_Q_0_CYINIT_18899,
      SEL => U3_Q_0_CYSELF_18890,
      O => U3_Mcount_q_cy(0)
    );
  U3_Q_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_BXINV_18888,
      O => U3_Q_0_CYINIT_18899
    );
  U3_Q_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_lut(0),
      O => U3_Q_0_CYSELF_18890
    );
  U3_Q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_Q_0_BXINV_18888
    );
  U3_Q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_XORG_18879,
      O => U3_Q_0_DYMUX_18881
    );
  U3_Q_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y61"
    )
    port map (
      I0 => U3_Mcount_q_cy(0),
      I1 => U3_Q_0_G,
      O => U3_Q_0_XORG_18879
    );
  U3_Q_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_CYMUXG_18878,
      O => U3_Mcount_q_cy(1)
    );
  U3_Q_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X37Y61"
    )
    port map (
      IA => U3_Q_0_LOGIC_ZERO_18876,
      IB => U3_Mcount_q_cy(0),
      SEL => U3_Q_0_CYSELG_18867,
      O => U3_Q_0_CYMUXG_18878
    );
  U3_Q_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_0_G,
      O => U3_Q_0_CYSELG_18867
    );
  U3_Q_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_Q_0_SRINV_18865
    );
  U3_Q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_0_CLKINV_18864
    );
  U3_Q_2_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_SRINV_18919,
      O => U3_Q_2_FFY_RST
    );
  U3_q_3 : X_FF
    generic map(
      LOC => "SLICE_X37Y62",
      INIT => '0'
    )
    port map (
      I => U3_Q_2_DYMUX_18940,
      CE => VCC,
      CLK => U3_Q_2_CLKINV_18918,
      SET => GND,
      RST => U3_Q_2_FFY_RST,
      O => U3_Q_3_9923
    );
  U3_Q_2_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_SRINV_18919,
      O => U3_Q_2_FFX_RST
    );
  U3_q_2 : X_FF
    generic map(
      LOC => "SLICE_X37Y62",
      INIT => '0'
    )
    port map (
      I => U3_Q_2_DXMUX_18959,
      CE => VCC,
      CLK => U3_Q_2_CLKINV_18918,
      SET => GND,
      RST => U3_Q_2_FFX_RST,
      O => U3_Q_2_9922
    );
  U3_Q_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y62"
    )
    port map (
      O => U3_Q_2_LOGIC_ZERO_18930
    );
  U3_Q_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_XORF_18957,
      O => U3_Q_2_DXMUX_18959
    );
  U3_Q_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y62"
    )
    port map (
      I0 => U3_Q_2_CYINIT_18956,
      I1 => U3_Q_2_F,
      O => U3_Q_2_XORF_18957
    );
  U3_Q_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y62"
    )
    port map (
      IA => U3_Q_2_LOGIC_ZERO_18930,
      IB => U3_Q_2_CYINIT_18956,
      SEL => U3_Q_2_CYSELF_18936,
      O => U3_Mcount_q_cy(2)
    );
  U3_Q_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y62"
    )
    port map (
      IA => U3_Q_2_LOGIC_ZERO_18930,
      IB => U3_Q_2_LOGIC_ZERO_18930,
      SEL => U3_Q_2_CYSELF_18936,
      O => U3_Q_2_CYMUXF2_18931
    );
  U3_Q_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(1),
      O => U3_Q_2_CYINIT_18956
    );
  U3_Q_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_F,
      O => U3_Q_2_CYSELF_18936
    );
  U3_Q_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_XORG_18938,
      O => U3_Q_2_DYMUX_18940
    );
  U3_Q_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y62"
    )
    port map (
      I0 => U3_Mcount_q_cy(2),
      I1 => U3_Q_2_G,
      O => U3_Q_2_XORG_18938
    );
  U3_Q_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_CYMUXFAST_18935,
      O => U3_Mcount_q_cy(3)
    );
  U3_Q_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(1),
      O => U3_Q_2_FASTCARRY_18933
    );
  U3_Q_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y62"
    )
    port map (
      I0 => U3_Q_2_CYSELG_18921,
      I1 => U3_Q_2_CYSELF_18936,
      O => U3_Q_2_CYAND_18934
    );
  U3_Q_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y62"
    )
    port map (
      IA => U3_Q_2_CYMUXG2_18932,
      IB => U3_Q_2_FASTCARRY_18933,
      SEL => U3_Q_2_CYAND_18934,
      O => U3_Q_2_CYMUXFAST_18935
    );
  U3_Q_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y62"
    )
    port map (
      IA => U3_Q_2_LOGIC_ZERO_18930,
      IB => U3_Q_2_CYMUXF2_18931,
      SEL => U3_Q_2_CYSELG_18921,
      O => U3_Q_2_CYMUXG2_18932
    );
  U3_Q_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_2_G,
      O => U3_Q_2_CYSELG_18921
    );
  U3_Q_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_Q_2_SRINV_18919
    );
  U3_Q_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_2_CLKINV_18918
    );
  U3_Q_4_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_SRINV_18975,
      O => U3_Q_4_FFY_RST
    );
  U3_q_5 : X_FF
    generic map(
      LOC => "SLICE_X37Y63",
      INIT => '0'
    )
    port map (
      I => U3_Q_4_DYMUX_18996,
      CE => VCC,
      CLK => U3_Q_4_CLKINV_18974,
      SET => GND,
      RST => U3_Q_4_FFY_RST,
      O => U3_Q_5_9926
    );
  U3_Q_4_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_SRINV_18975,
      O => U3_Q_4_FFX_RST
    );
  U3_q_4 : X_FF
    generic map(
      LOC => "SLICE_X37Y63",
      INIT => '0'
    )
    port map (
      I => U3_Q_4_DXMUX_19015,
      CE => VCC,
      CLK => U3_Q_4_CLKINV_18974,
      SET => GND,
      RST => U3_Q_4_FFX_RST,
      O => U3_Q_4_9925
    );
  U3_Q_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y63"
    )
    port map (
      O => U3_Q_4_LOGIC_ZERO_18986
    );
  U3_Q_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_XORF_19013,
      O => U3_Q_4_DXMUX_19015
    );
  U3_Q_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y63"
    )
    port map (
      I0 => U3_Q_4_CYINIT_19012,
      I1 => U3_Q_4_F,
      O => U3_Q_4_XORF_19013
    );
  U3_Q_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y63"
    )
    port map (
      IA => U3_Q_4_LOGIC_ZERO_18986,
      IB => U3_Q_4_CYINIT_19012,
      SEL => U3_Q_4_CYSELF_18992,
      O => U3_Mcount_q_cy(4)
    );
  U3_Q_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y63"
    )
    port map (
      IA => U3_Q_4_LOGIC_ZERO_18986,
      IB => U3_Q_4_LOGIC_ZERO_18986,
      SEL => U3_Q_4_CYSELF_18992,
      O => U3_Q_4_CYMUXF2_18987
    );
  U3_Q_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(3),
      O => U3_Q_4_CYINIT_19012
    );
  U3_Q_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_F,
      O => U3_Q_4_CYSELF_18992
    );
  U3_Q_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_XORG_18994,
      O => U3_Q_4_DYMUX_18996
    );
  U3_Q_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y63"
    )
    port map (
      I0 => U3_Mcount_q_cy(4),
      I1 => U3_Q_4_G,
      O => U3_Q_4_XORG_18994
    );
  U3_Q_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_CYMUXFAST_18991,
      O => U3_Mcount_q_cy(5)
    );
  U3_Q_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(3),
      O => U3_Q_4_FASTCARRY_18989
    );
  U3_Q_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y63"
    )
    port map (
      I0 => U3_Q_4_CYSELG_18977,
      I1 => U3_Q_4_CYSELF_18992,
      O => U3_Q_4_CYAND_18990
    );
  U3_Q_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y63"
    )
    port map (
      IA => U3_Q_4_CYMUXG2_18988,
      IB => U3_Q_4_FASTCARRY_18989,
      SEL => U3_Q_4_CYAND_18990,
      O => U3_Q_4_CYMUXFAST_18991
    );
  U3_Q_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y63"
    )
    port map (
      IA => U3_Q_4_LOGIC_ZERO_18986,
      IB => U3_Q_4_CYMUXF2_18987,
      SEL => U3_Q_4_CYSELG_18977,
      O => U3_Q_4_CYMUXG2_18988
    );
  U3_Q_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_4_G,
      O => U3_Q_4_CYSELG_18977
    );
  U3_Q_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_Q_4_SRINV_18975
    );
  U3_Q_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_4_CLKINV_18974
    );
  U3_Q_6_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_SRINV_19031,
      O => U3_Q_6_FFY_RST
    );
  U3_q_7 : X_FF
    generic map(
      LOC => "SLICE_X37Y64",
      INIT => '0'
    )
    port map (
      I => U3_Q_6_DYMUX_19052,
      CE => VCC,
      CLK => U3_Q_6_CLKINV_19030,
      SET => GND,
      RST => U3_Q_6_FFY_RST,
      O => U3_Q_7_9929
    );
  U3_Q_6_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_SRINV_19031,
      O => U3_Q_6_FFX_RST
    );
  U3_q_6 : X_FF
    generic map(
      LOC => "SLICE_X37Y64",
      INIT => '0'
    )
    port map (
      I => U3_Q_6_DXMUX_19071,
      CE => VCC,
      CLK => U3_Q_6_CLKINV_19030,
      SET => GND,
      RST => U3_Q_6_FFX_RST,
      O => U3_Q_6_9928
    );
  U3_Q_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y64"
    )
    port map (
      O => U3_Q_6_LOGIC_ZERO_19042
    );
  U3_Q_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_XORF_19069,
      O => U3_Q_6_DXMUX_19071
    );
  U3_Q_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y64"
    )
    port map (
      I0 => U3_Q_6_CYINIT_19068,
      I1 => U3_Q_6_F,
      O => U3_Q_6_XORF_19069
    );
  U3_Q_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y64"
    )
    port map (
      IA => U3_Q_6_LOGIC_ZERO_19042,
      IB => U3_Q_6_CYINIT_19068,
      SEL => U3_Q_6_CYSELF_19048,
      O => U3_Mcount_q_cy(6)
    );
  U3_Q_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y64"
    )
    port map (
      IA => U3_Q_6_LOGIC_ZERO_19042,
      IB => U3_Q_6_LOGIC_ZERO_19042,
      SEL => U3_Q_6_CYSELF_19048,
      O => U3_Q_6_CYMUXF2_19043
    );
  U3_Q_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(5),
      O => U3_Q_6_CYINIT_19068
    );
  U3_Q_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_F,
      O => U3_Q_6_CYSELF_19048
    );
  U3_Q_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_XORG_19050,
      O => U3_Q_6_DYMUX_19052
    );
  U3_Q_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y64"
    )
    port map (
      I0 => U3_Mcount_q_cy(6),
      I1 => U3_Q_6_G,
      O => U3_Q_6_XORG_19050
    );
  U3_Q_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_CYMUXFAST_19047,
      O => U3_Mcount_q_cy(7)
    );
  U3_Q_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(5),
      O => U3_Q_6_FASTCARRY_19045
    );
  U3_Q_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y64"
    )
    port map (
      I0 => U3_Q_6_CYSELG_19033,
      I1 => U3_Q_6_CYSELF_19048,
      O => U3_Q_6_CYAND_19046
    );
  U3_Q_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y64"
    )
    port map (
      IA => U3_Q_6_CYMUXG2_19044,
      IB => U3_Q_6_FASTCARRY_19045,
      SEL => U3_Q_6_CYAND_19046,
      O => U3_Q_6_CYMUXFAST_19047
    );
  U3_Q_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y64"
    )
    port map (
      IA => U3_Q_6_LOGIC_ZERO_19042,
      IB => U3_Q_6_CYMUXF2_19043,
      SEL => U3_Q_6_CYSELG_19033,
      O => U3_Q_6_CYMUXG2_19044
    );
  U3_Q_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_6_G,
      O => U3_Q_6_CYSELG_19033
    );
  U3_Q_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_Q_6_SRINV_19031
    );
  U3_Q_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_6_CLKINV_19030
    );
  U3_Q_8_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_SRINV_19087,
      O => U3_Q_8_FFY_RST
    );
  U3_q_9 : X_FF
    generic map(
      LOC => "SLICE_X37Y65",
      INIT => '0'
    )
    port map (
      I => U3_Q_8_DYMUX_19108,
      CE => VCC,
      CLK => U3_Q_8_CLKINV_19086,
      SET => GND,
      RST => U3_Q_8_FFY_RST,
      O => U3_Q_9_9932
    );
  U3_Q_8_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_SRINV_19087,
      O => U3_Q_8_FFX_RST
    );
  U3_q_8 : X_FF
    generic map(
      LOC => "SLICE_X37Y65",
      INIT => '0'
    )
    port map (
      I => U3_Q_8_DXMUX_19127,
      CE => VCC,
      CLK => U3_Q_8_CLKINV_19086,
      SET => GND,
      RST => U3_Q_8_FFX_RST,
      O => U3_Q_8_9931
    );
  U3_Q_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y65"
    )
    port map (
      O => U3_Q_8_LOGIC_ZERO_19098
    );
  U3_Q_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_XORF_19125,
      O => U3_Q_8_DXMUX_19127
    );
  U3_Q_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y65"
    )
    port map (
      I0 => U3_Q_8_CYINIT_19124,
      I1 => U3_Q_8_F,
      O => U3_Q_8_XORF_19125
    );
  U3_Q_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y65"
    )
    port map (
      IA => U3_Q_8_LOGIC_ZERO_19098,
      IB => U3_Q_8_CYINIT_19124,
      SEL => U3_Q_8_CYSELF_19104,
      O => U3_Mcount_q_cy(8)
    );
  U3_Q_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y65"
    )
    port map (
      IA => U3_Q_8_LOGIC_ZERO_19098,
      IB => U3_Q_8_LOGIC_ZERO_19098,
      SEL => U3_Q_8_CYSELF_19104,
      O => U3_Q_8_CYMUXF2_19099
    );
  U3_Q_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(7),
      O => U3_Q_8_CYINIT_19124
    );
  U3_Q_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_F,
      O => U3_Q_8_CYSELF_19104
    );
  U3_Q_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_XORG_19106,
      O => U3_Q_8_DYMUX_19108
    );
  U3_Q_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y65"
    )
    port map (
      I0 => U3_Mcount_q_cy(8),
      I1 => U3_Q_8_G,
      O => U3_Q_8_XORG_19106
    );
  U3_Q_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_CYMUXFAST_19103,
      O => U3_Mcount_q_cy(9)
    );
  U3_Q_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(7),
      O => U3_Q_8_FASTCARRY_19101
    );
  U3_Q_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y65"
    )
    port map (
      I0 => U3_Q_8_CYSELG_19089,
      I1 => U3_Q_8_CYSELF_19104,
      O => U3_Q_8_CYAND_19102
    );
  U3_Q_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y65"
    )
    port map (
      IA => U3_Q_8_CYMUXG2_19100,
      IB => U3_Q_8_FASTCARRY_19101,
      SEL => U3_Q_8_CYAND_19102,
      O => U3_Q_8_CYMUXFAST_19103
    );
  U3_Q_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y65"
    )
    port map (
      IA => U3_Q_8_LOGIC_ZERO_19098,
      IB => U3_Q_8_CYMUXF2_19099,
      SEL => U3_Q_8_CYSELG_19089,
      O => U3_Q_8_CYMUXG2_19100
    );
  U3_Q_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_8_G,
      O => U3_Q_8_CYSELG_19089
    );
  U3_Q_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_Q_8_SRINV_19087
    );
  U3_Q_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_8_CLKINV_19086
    );
  U3_Q_10_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_SRINV_19143,
      O => U3_Q_10_FFY_RST
    );
  U3_q_11 : X_FF
    generic map(
      LOC => "SLICE_X37Y66",
      INIT => '0'
    )
    port map (
      I => U3_Q_10_DYMUX_19164,
      CE => VCC,
      CLK => U3_Q_10_CLKINV_19142,
      SET => GND,
      RST => U3_Q_10_FFY_RST,
      O => U3_Q_11_9935
    );
  U3_Q_10_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_SRINV_19143,
      O => U3_Q_10_FFX_RST
    );
  U3_q_10 : X_FF
    generic map(
      LOC => "SLICE_X37Y66",
      INIT => '0'
    )
    port map (
      I => U3_Q_10_DXMUX_19183,
      CE => VCC,
      CLK => U3_Q_10_CLKINV_19142,
      SET => GND,
      RST => U3_Q_10_FFX_RST,
      O => U3_Q_10_9934
    );
  U3_Q_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y66"
    )
    port map (
      O => U3_Q_10_LOGIC_ZERO_19154
    );
  U3_Q_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_XORF_19181,
      O => U3_Q_10_DXMUX_19183
    );
  U3_Q_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y66"
    )
    port map (
      I0 => U3_Q_10_CYINIT_19180,
      I1 => U3_Q_10_F,
      O => U3_Q_10_XORF_19181
    );
  U3_Q_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y66"
    )
    port map (
      IA => U3_Q_10_LOGIC_ZERO_19154,
      IB => U3_Q_10_CYINIT_19180,
      SEL => U3_Q_10_CYSELF_19160,
      O => U3_Mcount_q_cy(10)
    );
  U3_Q_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y66"
    )
    port map (
      IA => U3_Q_10_LOGIC_ZERO_19154,
      IB => U3_Q_10_LOGIC_ZERO_19154,
      SEL => U3_Q_10_CYSELF_19160,
      O => U3_Q_10_CYMUXF2_19155
    );
  U3_Q_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(9),
      O => U3_Q_10_CYINIT_19180
    );
  U3_Q_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_F,
      O => U3_Q_10_CYSELF_19160
    );
  U3_Q_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_XORG_19162,
      O => U3_Q_10_DYMUX_19164
    );
  U3_Q_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y66"
    )
    port map (
      I0 => U3_Mcount_q_cy(10),
      I1 => U3_Q_10_G,
      O => U3_Q_10_XORG_19162
    );
  U3_Q_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_CYMUXFAST_19159,
      O => U3_Mcount_q_cy(11)
    );
  U3_Q_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(9),
      O => U3_Q_10_FASTCARRY_19157
    );
  U3_Q_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y66"
    )
    port map (
      I0 => U3_Q_10_CYSELG_19145,
      I1 => U3_Q_10_CYSELF_19160,
      O => U3_Q_10_CYAND_19158
    );
  U3_Q_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y66"
    )
    port map (
      IA => U3_Q_10_CYMUXG2_19156,
      IB => U3_Q_10_FASTCARRY_19157,
      SEL => U3_Q_10_CYAND_19158,
      O => U3_Q_10_CYMUXFAST_19159
    );
  U3_Q_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y66"
    )
    port map (
      IA => U3_Q_10_LOGIC_ZERO_19154,
      IB => U3_Q_10_CYMUXF2_19155,
      SEL => U3_Q_10_CYSELG_19145,
      O => U3_Q_10_CYMUXG2_19156
    );
  U3_Q_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_10_G,
      O => U3_Q_10_CYSELG_19145
    );
  U3_Q_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_Q_10_SRINV_19143
    );
  U3_Q_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_10_CLKINV_19142
    );
  U3_Q_12_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_SRINV_19199,
      O => U3_Q_12_FFY_RST
    );
  U3_q_13 : X_FF
    generic map(
      LOC => "SLICE_X37Y67",
      INIT => '0'
    )
    port map (
      I => U3_Q_12_DYMUX_19220,
      CE => VCC,
      CLK => U3_Q_12_CLKINV_19198,
      SET => GND,
      RST => U3_Q_12_FFY_RST,
      O => U3_Q_13_9938
    );
  U3_Q_12_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_SRINV_19199,
      O => U3_Q_12_FFX_RST
    );
  U3_q_12 : X_FF
    generic map(
      LOC => "SLICE_X37Y67",
      INIT => '0'
    )
    port map (
      I => U3_Q_12_DXMUX_19239,
      CE => VCC,
      CLK => U3_Q_12_CLKINV_19198,
      SET => GND,
      RST => U3_Q_12_FFX_RST,
      O => U3_Q_12_9937
    );
  U3_Q_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y67"
    )
    port map (
      O => U3_Q_12_LOGIC_ZERO_19210
    );
  U3_Q_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_XORF_19237,
      O => U3_Q_12_DXMUX_19239
    );
  U3_Q_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y67"
    )
    port map (
      I0 => U3_Q_12_CYINIT_19236,
      I1 => U3_Q_12_F,
      O => U3_Q_12_XORF_19237
    );
  U3_Q_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y67"
    )
    port map (
      IA => U3_Q_12_LOGIC_ZERO_19210,
      IB => U3_Q_12_CYINIT_19236,
      SEL => U3_Q_12_CYSELF_19216,
      O => U3_Mcount_q_cy(12)
    );
  U3_Q_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y67"
    )
    port map (
      IA => U3_Q_12_LOGIC_ZERO_19210,
      IB => U3_Q_12_LOGIC_ZERO_19210,
      SEL => U3_Q_12_CYSELF_19216,
      O => U3_Q_12_CYMUXF2_19211
    );
  U3_Q_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(11),
      O => U3_Q_12_CYINIT_19236
    );
  U3_Q_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_F,
      O => U3_Q_12_CYSELF_19216
    );
  U3_Q_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_XORG_19218,
      O => U3_Q_12_DYMUX_19220
    );
  U3_Q_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y67"
    )
    port map (
      I0 => U3_Mcount_q_cy(12),
      I1 => U3_Q_12_G,
      O => U3_Q_12_XORG_19218
    );
  U3_Q_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_CYMUXFAST_19215,
      O => U3_Mcount_q_cy(13)
    );
  U3_Q_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(11),
      O => U3_Q_12_FASTCARRY_19213
    );
  U3_Q_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y67"
    )
    port map (
      I0 => U3_Q_12_CYSELG_19201,
      I1 => U3_Q_12_CYSELF_19216,
      O => U3_Q_12_CYAND_19214
    );
  U3_Q_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y67"
    )
    port map (
      IA => U3_Q_12_CYMUXG2_19212,
      IB => U3_Q_12_FASTCARRY_19213,
      SEL => U3_Q_12_CYAND_19214,
      O => U3_Q_12_CYMUXFAST_19215
    );
  U3_Q_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y67"
    )
    port map (
      IA => U3_Q_12_LOGIC_ZERO_19210,
      IB => U3_Q_12_CYMUXF2_19211,
      SEL => U3_Q_12_CYSELG_19201,
      O => U3_Q_12_CYMUXG2_19212
    );
  U3_Q_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_12_G,
      O => U3_Q_12_CYSELG_19201
    );
  U3_Q_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_Q_12_SRINV_19199
    );
  U3_Q_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_12_CLKINV_19198
    );
  U3_Q_14_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_SRINV_19255,
      O => U3_Q_14_FFY_RST
    );
  U3_q_15 : X_FF
    generic map(
      LOC => "SLICE_X37Y68",
      INIT => '0'
    )
    port map (
      I => U3_Q_14_DYMUX_19276,
      CE => VCC,
      CLK => U3_Q_14_CLKINV_19254,
      SET => GND,
      RST => U3_Q_14_FFY_RST,
      O => U3_Q_15_9941
    );
  U3_Q_14_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_SRINV_19255,
      O => U3_Q_14_FFX_RST
    );
  U3_q_14 : X_FF
    generic map(
      LOC => "SLICE_X37Y68",
      INIT => '0'
    )
    port map (
      I => U3_Q_14_DXMUX_19295,
      CE => VCC,
      CLK => U3_Q_14_CLKINV_19254,
      SET => GND,
      RST => U3_Q_14_FFX_RST,
      O => U3_Q_14_9940
    );
  U3_Q_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y68"
    )
    port map (
      O => U3_Q_14_LOGIC_ZERO_19266
    );
  U3_Q_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_XORF_19293,
      O => U3_Q_14_DXMUX_19295
    );
  U3_Q_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y68"
    )
    port map (
      I0 => U3_Q_14_CYINIT_19292,
      I1 => U3_Q_14_F,
      O => U3_Q_14_XORF_19293
    );
  U3_Q_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y68"
    )
    port map (
      IA => U3_Q_14_LOGIC_ZERO_19266,
      IB => U3_Q_14_CYINIT_19292,
      SEL => U3_Q_14_CYSELF_19272,
      O => U3_Mcount_q_cy(14)
    );
  U3_Q_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y68"
    )
    port map (
      IA => U3_Q_14_LOGIC_ZERO_19266,
      IB => U3_Q_14_LOGIC_ZERO_19266,
      SEL => U3_Q_14_CYSELF_19272,
      O => U3_Q_14_CYMUXF2_19267
    );
  U3_Q_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(13),
      O => U3_Q_14_CYINIT_19292
    );
  U3_Q_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_F,
      O => U3_Q_14_CYSELF_19272
    );
  U3_Q_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_XORG_19274,
      O => U3_Q_14_DYMUX_19276
    );
  U3_Q_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y68"
    )
    port map (
      I0 => U3_Mcount_q_cy(14),
      I1 => U3_Q_14_G,
      O => U3_Q_14_XORG_19274
    );
  U3_Q_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_CYMUXFAST_19271,
      O => U3_Mcount_q_cy(15)
    );
  U3_Q_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(13),
      O => U3_Q_14_FASTCARRY_19269
    );
  U3_Q_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y68"
    )
    port map (
      I0 => U3_Q_14_CYSELG_19257,
      I1 => U3_Q_14_CYSELF_19272,
      O => U3_Q_14_CYAND_19270
    );
  U3_Q_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y68"
    )
    port map (
      IA => U3_Q_14_CYMUXG2_19268,
      IB => U3_Q_14_FASTCARRY_19269,
      SEL => U3_Q_14_CYAND_19270,
      O => U3_Q_14_CYMUXFAST_19271
    );
  U3_Q_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y68"
    )
    port map (
      IA => U3_Q_14_LOGIC_ZERO_19266,
      IB => U3_Q_14_CYMUXF2_19267,
      SEL => U3_Q_14_CYSELG_19257,
      O => U3_Q_14_CYMUXG2_19268
    );
  U3_Q_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_14_G,
      O => U3_Q_14_CYSELG_19257
    );
  U3_Q_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_Q_14_SRINV_19255
    );
  U3_Q_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_14_CLKINV_19254
    );
  U3_Q_16_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_SRINV_19311,
      O => U3_Q_16_FFY_RST
    );
  U3_q_17 : X_FF
    generic map(
      LOC => "SLICE_X37Y69",
      INIT => '0'
    )
    port map (
      I => U3_Q_16_DYMUX_19332,
      CE => VCC,
      CLK => U3_Q_16_CLKINV_19310,
      SET => GND,
      RST => U3_Q_16_FFY_RST,
      O => U3_Q_17_9944
    );
  U3_Q_16_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_SRINV_19311,
      O => U3_Q_16_FFX_RST
    );
  U3_q_16 : X_FF
    generic map(
      LOC => "SLICE_X37Y69",
      INIT => '0'
    )
    port map (
      I => U3_Q_16_DXMUX_19351,
      CE => VCC,
      CLK => U3_Q_16_CLKINV_19310,
      SET => GND,
      RST => U3_Q_16_FFX_RST,
      O => U3_Q_16_9943
    );
  U3_Q_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y69"
    )
    port map (
      O => U3_Q_16_LOGIC_ZERO_19322
    );
  U3_Q_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_XORF_19349,
      O => U3_Q_16_DXMUX_19351
    );
  U3_Q_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y69"
    )
    port map (
      I0 => U3_Q_16_CYINIT_19348,
      I1 => U3_Q_16_F,
      O => U3_Q_16_XORF_19349
    );
  U3_Q_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y69"
    )
    port map (
      IA => U3_Q_16_LOGIC_ZERO_19322,
      IB => U3_Q_16_CYINIT_19348,
      SEL => U3_Q_16_CYSELF_19328,
      O => U3_Mcount_q_cy(16)
    );
  U3_Q_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y69"
    )
    port map (
      IA => U3_Q_16_LOGIC_ZERO_19322,
      IB => U3_Q_16_LOGIC_ZERO_19322,
      SEL => U3_Q_16_CYSELF_19328,
      O => U3_Q_16_CYMUXF2_19323
    );
  U3_Q_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(15),
      O => U3_Q_16_CYINIT_19348
    );
  U3_Q_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_F,
      O => U3_Q_16_CYSELF_19328
    );
  U3_Q_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_XORG_19330,
      O => U3_Q_16_DYMUX_19332
    );
  U3_Q_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y69"
    )
    port map (
      I0 => U3_Mcount_q_cy(16),
      I1 => U3_Q_16_G,
      O => U3_Q_16_XORG_19330
    );
  U3_Q_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_CYMUXFAST_19327,
      O => U3_Mcount_q_cy(17)
    );
  U3_Q_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(15),
      O => U3_Q_16_FASTCARRY_19325
    );
  U3_Q_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y69"
    )
    port map (
      I0 => U3_Q_16_CYSELG_19313,
      I1 => U3_Q_16_CYSELF_19328,
      O => U3_Q_16_CYAND_19326
    );
  U3_Q_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y69"
    )
    port map (
      IA => U3_Q_16_CYMUXG2_19324,
      IB => U3_Q_16_FASTCARRY_19325,
      SEL => U3_Q_16_CYAND_19326,
      O => U3_Q_16_CYMUXFAST_19327
    );
  U3_Q_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y69"
    )
    port map (
      IA => U3_Q_16_LOGIC_ZERO_19322,
      IB => U3_Q_16_CYMUXF2_19323,
      SEL => U3_Q_16_CYSELG_19313,
      O => U3_Q_16_CYMUXG2_19324
    );
  U3_Q_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Q_16_G,
      O => U3_Q_16_CYSELG_19313
    );
  U3_Q_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_Q_16_SRINV_19311
    );
  U3_Q_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_Q_16_CLKINV_19310
    );
  U3_q_181_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_SRINV_19367,
      O => U3_q_181_FFY_RST
    );
  U3_q_19 : X_FF
    generic map(
      LOC => "SLICE_X37Y70",
      INIT => '0'
    )
    port map (
      I => U3_q_181_DYMUX_19388,
      CE => VCC,
      CLK => U3_q_181_CLKINV_19366,
      SET => GND,
      RST => U3_q_181_FFY_RST,
      O => U3_q_191
    );
  U3_q_181_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_SRINV_19367,
      O => U3_q_181_FFX_RST
    );
  U3_q_18 : X_FF
    generic map(
      LOC => "SLICE_X37Y70",
      INIT => '0'
    )
    port map (
      I => U3_q_181_DXMUX_19407,
      CE => VCC,
      CLK => U3_q_181_CLKINV_19366,
      SET => GND,
      RST => U3_q_181_FFX_RST,
      O => U3_q_181
    );
  U3_q_181_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X37Y70"
    )
    port map (
      O => U3_q_181_LOGIC_ZERO_19378
    );
  U3_q_181_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_XORF_19405,
      O => U3_q_181_DXMUX_19407
    );
  U3_q_181_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y70"
    )
    port map (
      I0 => U3_q_181_CYINIT_19404,
      I1 => U3_q_181_F,
      O => U3_q_181_XORF_19405
    );
  U3_q_181_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X37Y70"
    )
    port map (
      IA => U3_q_181_LOGIC_ZERO_19378,
      IB => U3_q_181_CYINIT_19404,
      SEL => U3_q_181_CYSELF_19384,
      O => U3_Mcount_q_cy(18)
    );
  U3_q_181_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y70"
    )
    port map (
      IA => U3_q_181_LOGIC_ZERO_19378,
      IB => U3_q_181_LOGIC_ZERO_19378,
      SEL => U3_q_181_CYSELF_19384,
      O => U3_q_181_CYMUXF2_19379
    );
  U3_q_181_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(17),
      O => U3_q_181_CYINIT_19404
    );
  U3_q_181_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_F,
      O => U3_q_181_CYSELF_19384
    );
  U3_q_181_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_XORG_19386,
      O => U3_q_181_DYMUX_19388
    );
  U3_q_181_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X37Y70"
    )
    port map (
      I0 => U3_Mcount_q_cy(18),
      I1 => U3_q_181_G,
      O => U3_q_181_XORG_19386
    );
  U3_q_181_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mcount_q_cy(17),
      O => U3_q_181_FASTCARRY_19381
    );
  U3_q_181_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X37Y70"
    )
    port map (
      I0 => U3_q_181_CYSELG_19369,
      I1 => U3_q_181_CYSELF_19384,
      O => U3_q_181_CYAND_19382
    );
  U3_q_181_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X37Y70"
    )
    port map (
      IA => U3_q_181_CYMUXG2_19380,
      IB => U3_q_181_FASTCARRY_19381,
      SEL => U3_q_181_CYAND_19382,
      O => U3_q_181_CYMUXFAST_19383
    );
  U3_q_181_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X37Y70"
    )
    port map (
      IA => U3_q_181_LOGIC_ZERO_19378,
      IB => U3_q_181_CYMUXF2_19379,
      SEL => U3_q_181_CYSELG_19369,
      O => U3_q_181_CYMUXG2_19380
    );
  U3_q_181_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_G,
      O => U3_q_181_CYSELG_19369
    );
  U3_q_181_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_q_181_SRINV_19367
    );
  U3_q_181_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_q_181_CLKINV_19366
    );
  U3_q_201_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X37Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U3_q_201_FFX_RST
    );
  U3_q_20 : X_FF
    generic map(
      LOC => "SLICE_X37Y71",
      INIT => '0'
    )
    port map (
      I => U3_q_201_DXMUX_19433,
      CE => VCC,
      CLK => U3_q_201_CLKINV_19419,
      SET => GND,
      RST => U3_q_201_FFX_RST,
      O => U3_q_201
    );
  U3_q_201_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_201_XORF_19431,
      O => U3_q_201_DXMUX_19433
    );
  U3_q_201_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X37Y71"
    )
    port map (
      I0 => U3_q_201_CYINIT_19430,
      I1 => U3_q_201_rt_19428,
      O => U3_q_201_XORF_19431
    );
  U3_q_201_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X37Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181_CYMUXFAST_19383,
      O => U3_q_201_CYINIT_19430
    );
  U3_q_201_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => U3_q_201_CLKINV_19419
    );
  U3_q_201_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X37Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_q_201,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_q_201_rt_19428
    );
  U3_Mmux_M2a_mux0000_6 : X_LUT4
    generic map(
      INIT => X"080A",
      LOC => "SLICE_X16Y76"
    )
    port map (
      ADR0 => M2a_29_10_0,
      ADR1 => M2a_30_22_0,
      ADR2 => U3_rom_pix2(0),
      ADR3 => rom1_addr(4),
      O => U3_Mmux_M2a_mux0000_6_19467
    );
  U3_Mmux_M2a_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X16Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_5_f5_F5MUX_19469,
      O => U3_Mmux_M2a_mux0000_5_f5
    );
  U3_Mmux_M2a_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y76"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_7_19459,
      IB => U3_Mmux_M2a_mux0000_6_19467,
      SEL => U3_Mmux_M2a_mux0000_5_f5_BXINV_19462,
      O => U3_Mmux_M2a_mux0000_5_f5_F5MUX_19469
    );
  U3_Mmux_M2a_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_5_f5_BXINV_19462
    );
  U3_Mmux_M2a_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_5_f5_F6MUX_19461,
      O => U3_Mmux_M2a_mux0000_4_f6
    );
  U3_Mmux_M2a_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y76"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_6_f5,
      IB => U3_Mmux_M2a_mux0000_5_f5,
      SEL => U3_Mmux_M2a_mux0000_5_f5_BYINV_19453,
      O => U3_Mmux_M2a_mux0000_5_f5_F6MUX_19461
    );
  U3_Mmux_M2a_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2a_mux0000_5_f5_BYINV_19453
    );
  U3_Mmux_M2a_mux0000_7 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X16Y76"
    )
    port map (
      ADR0 => M2a_28_0,
      ADR1 => VCC,
      ADR2 => U3_rom_pix2(0),
      ADR3 => M2a_29_Q,
      O => U3_Mmux_M2a_mux0000_7_19459
    );
  U3_Mmux_M2a_mux0000_71 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X16Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2a_24_0,
      ADR2 => U3_rom_pix2(0),
      ADR3 => M2a_26_Q,
      O => U3_Mmux_M2a_mux0000_71_19497
    );
  U3_Mmux_M2a_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X16Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f5_F5MUX_19499,
      O => U3_Mmux_M2a_mux0000_6_f5
    );
  U3_Mmux_M2a_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y77"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_8_19488,
      IB => U3_Mmux_M2a_mux0000_71_19497,
      SEL => U3_Mmux_M2a_mux0000_6_f5_BXINV_19491,
      O => U3_Mmux_M2a_mux0000_6_f5_F5MUX_19499
    );
  U3_Mmux_M2a_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_6_f5_BXINV_19491
    );
  U3_Mmux_M2a_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f5_F6MUX_19490,
      O => U3_Mmux_M2a_mux0000_3_f7
    );
  U3_Mmux_M2a_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y77"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_5_f6,
      IB => U3_Mmux_M2a_mux0000_4_f6,
      SEL => U3_Mmux_M2a_mux0000_6_f5_BYINV_19482,
      O => U3_Mmux_M2a_mux0000_6_f5_F6MUX_19490
    );
  U3_Mmux_M2a_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(3),
      O => U3_Mmux_M2a_mux0000_6_f5_BYINV_19482
    );
  U3_Mmux_M2a_mux0000_8 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X16Y77"
    )
    port map (
      ADR0 => N329_0,
      ADR1 => VCC,
      ADR2 => N66_0,
      ADR3 => N67,
      O => U3_Mmux_M2a_mux0000_8_19488
    );
  U3_Mmux_M2a_mux0000_73 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X16Y78"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => M2a_15_Q,
      ADR2 => M2a_14_Q,
      ADR3 => VCC,
      O => U3_Mmux_M2a_mux0000_73_19527
    );
  U3_Mmux_M2a_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X16Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f52_F5MUX_19529,
      O => U3_Mmux_M2a_mux0000_6_f52
    );
  U3_Mmux_M2a_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y78"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_83_19518,
      IB => U3_Mmux_M2a_mux0000_73_19527,
      SEL => U3_Mmux_M2a_mux0000_6_f52_BXINV_19521,
      O => U3_Mmux_M2a_mux0000_6_f52_F5MUX_19529
    );
  U3_Mmux_M2a_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_6_f52_BXINV_19521
    );
  U3_Mmux_M2a_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f52_F6MUX_19520,
      O => U3_Mmux_M2a_mux0000_5_f61
    );
  U3_Mmux_M2a_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y78"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_7_f51,
      IB => U3_Mmux_M2a_mux0000_6_f52,
      SEL => U3_Mmux_M2a_mux0000_6_f52_BYINV_19513,
      O => U3_Mmux_M2a_mux0000_6_f52_F6MUX_19520
    );
  U3_Mmux_M2a_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2a_mux0000_6_f52_BYINV_19513
    );
  U3_Mmux_M2a_mux0000_83 : X_LUT4
    generic map(
      INIT => X"7222",
      LOC => "SLICE_X16Y78"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => N281_0,
      ADR2 => M1a_19_13,
      ADR3 => M2a_12_28,
      O => U3_Mmux_M2a_mux0000_83_19518
    );
  U3_Mmux_M2a_mux0000_84 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X16Y79"
    )
    port map (
      ADR0 => U3_rom_pix2(0),
      ADR1 => M2a_11_Q,
      ADR2 => VCC,
      ADR3 => M2a_10_Q,
      O => U3_Mmux_M2a_mux0000_84_19557
    );
  U3_Mmux_M2a_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X16Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f51_F5MUX_19559,
      O => U3_Mmux_M2a_mux0000_7_f51
    );
  U3_Mmux_M2a_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y79"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_91_19548,
      IB => U3_Mmux_M2a_mux0000_84_19557,
      SEL => U3_Mmux_M2a_mux0000_7_f51_BXINV_19551,
      O => U3_Mmux_M2a_mux0000_7_f51_F5MUX_19559
    );
  U3_Mmux_M2a_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_7_f51_BXINV_19551
    );
  U3_Mmux_M2a_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f51_F6MUX_19550,
      O => U3_Mmux_M2a_mux0000_4_f7
    );
  U3_Mmux_M2a_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y79"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_6_f6,
      IB => U3_Mmux_M2a_mux0000_5_f61,
      SEL => U3_Mmux_M2a_mux0000_7_f51_BYINV_19542,
      O => U3_Mmux_M2a_mux0000_7_f51_F6MUX_19550
    );
  U3_Mmux_M2a_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(3),
      O => U3_Mmux_M2a_mux0000_7_f51_BYINV_19542
    );
  U3_Mmux_M2a_mux0000_91 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X16Y79"
    )
    port map (
      ADR0 => M2a_8_Q,
      ADR1 => M2a_9_Q,
      ADR2 => U3_rom_pix2(0),
      ADR3 => VCC,
      O => U3_Mmux_M2a_mux0000_91_19548
    );
  U3_Mmux_M2a_mux0000_72 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X17Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix2(0),
      ADR2 => M1a_8_Q,
      ADR3 => M2a_22_Q,
      O => U3_Mmux_M2a_mux0000_72_19587
    );
  U3_Mmux_M2a_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X17Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f51_F5MUX_19589,
      O => U3_Mmux_M2a_mux0000_6_f51
    );
  U3_Mmux_M2a_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y76"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_81_19578,
      IB => U3_Mmux_M2a_mux0000_72_19587,
      SEL => U3_Mmux_M2a_mux0000_6_f51_BXINV_19581,
      O => U3_Mmux_M2a_mux0000_6_f51_F5MUX_19589
    );
  U3_Mmux_M2a_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_6_f51_BXINV_19581
    );
  U3_Mmux_M2a_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_6_f51_F6MUX_19580,
      O => U3_Mmux_M2a_mux0000_5_f6
    );
  U3_Mmux_M2a_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y76"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_7_f5,
      IB => U3_Mmux_M2a_mux0000_6_f51,
      SEL => U3_Mmux_M2a_mux0000_6_f51_BYINV_19572,
      O => U3_Mmux_M2a_mux0000_6_f51_F6MUX_19580
    );
  U3_Mmux_M2a_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2a_mux0000_6_f51_BYINV_19572
    );
  U3_Mmux_M2a_mux0000_81 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X17Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix2(0),
      ADR2 => M1a_10_Q,
      ADR3 => M2a_20_0,
      O => U3_Mmux_M2a_mux0000_81_19578
    );
  U3_Mmux_M2a_mux0000_82 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X17Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix2(0),
      ADR2 => M2a_19_Q,
      ADR3 => M2a_18_Q,
      O => U3_Mmux_M2a_mux0000_82_19618
    );
  U3_M2a_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X17Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2a_mux0000_F5MUX_19620,
      O => U3_Mmux_M2a_mux0000_7_f5
    );
  U3_M2a_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y77"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_9_19608,
      IB => U3_Mmux_M2a_mux0000_82_19618,
      SEL => U3_M2a_mux0000_BXINV_19612,
      O => U3_M2a_mux0000_F5MUX_19620
    );
  U3_M2a_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_M2a_mux0000_BXINV_19612
    );
  U3_M2a_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2a_mux0000_F6MUX_19610,
      O => U3_M2a_mux0000
    );
  U3_M2a_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y77"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_4_f7,
      IB => U3_Mmux_M2a_mux0000_3_f7,
      SEL => U3_M2a_mux0000_BYINV_19602,
      O => U3_M2a_mux0000_F6MUX_19610
    );
  U3_M2a_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(4),
      O => U3_M2a_mux0000_BYINV_19602
    );
  U3_Mmux_M2a_mux0000_9 : X_LUT4
    generic map(
      INIT => X"7722",
      LOC => "SLICE_X17Y77"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => N417,
      ADR2 => VCC,
      ADR3 => M2a_14_2_0,
      O => U3_Mmux_M2a_mux0000_9_19608
    );
  U3_Mmux_M2a_mux0000_85 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X17Y78"
    )
    port map (
      ADR0 => M2a_6_0,
      ADR1 => M2a_7_Q,
      ADR2 => VCC,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2a_mux0000_85_19648
    );
  U3_Mmux_M2a_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X17Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f52_F5MUX_19650,
      O => U3_Mmux_M2a_mux0000_7_f52
    );
  U3_Mmux_M2a_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y78"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_92_19639,
      IB => U3_Mmux_M2a_mux0000_85_19648,
      SEL => U3_Mmux_M2a_mux0000_7_f52_BXINV_19642,
      O => U3_Mmux_M2a_mux0000_7_f52_F5MUX_19650
    );
  U3_Mmux_M2a_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_7_f52_BXINV_19642
    );
  U3_Mmux_M2a_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_7_f52_F6MUX_19641,
      O => U3_Mmux_M2a_mux0000_6_f6
    );
  U3_Mmux_M2a_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y78"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_8_f5,
      IB => U3_Mmux_M2a_mux0000_7_f52,
      SEL => U3_Mmux_M2a_mux0000_7_f52_BYINV_19633,
      O => U3_Mmux_M2a_mux0000_7_f52_F6MUX_19641
    );
  U3_Mmux_M2a_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2a_mux0000_7_f52_BYINV_19633
    );
  U3_Mmux_M2a_mux0000_92 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X17Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix2(0),
      ADR2 => M2a_4_Q,
      ADR3 => M2a_5_Q,
      O => U3_Mmux_M2a_mux0000_92_19639
    );
  U3_Mmux_M2a_mux0000_93 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X17Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2a_3_0,
      ADR2 => M2a_2_0,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2a_mux0000_93_19672
    );
  U3_Mmux_M2a_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X17Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2a_mux0000_8_f5_F5MUX_19674,
      O => U3_Mmux_M2a_mux0000_8_f5
    );
  U3_Mmux_M2a_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y79"
    )
    port map (
      IA => U3_Mmux_M2a_mux0000_10_19664,
      IB => U3_Mmux_M2a_mux0000_93_19672,
      SEL => U3_Mmux_M2a_mux0000_8_f5_BXINV_19666,
      O => U3_Mmux_M2a_mux0000_8_f5_F5MUX_19674
    );
  U3_Mmux_M2a_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2a_mux0000_8_f5_BXINV_19666
    );
  U3_Mmux_M2a_mux0000_10 : X_LUT4
    generic map(
      INIT => X"E000",
      LOC => "SLICE_X17Y79"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M2a_1_37_0,
      ADR2 => M2a_1_65_0,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2a_mux0000_10_19664
    );
  U3_Mmux_M2_mux0000_6 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X20Y66"
    )
    port map (
      ADR0 => M2_30_Q,
      ADR1 => VCC,
      ADR2 => U3_rom_pix2(0),
      ADR3 => M1_0_0,
      O => U3_Mmux_M2_mux0000_6_19702
    );
  U3_Mmux_M2_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X20Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_5_f5_F5MUX_19704,
      O => U3_Mmux_M2_mux0000_5_f5
    );
  U3_Mmux_M2_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y66"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_7_19693,
      IB => U3_Mmux_M2_mux0000_6_19702,
      SEL => U3_Mmux_M2_mux0000_5_f5_BXINV_19696,
      O => U3_Mmux_M2_mux0000_5_f5_F5MUX_19704
    );
  U3_Mmux_M2_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_5_f5_BXINV_19696
    );
  U3_Mmux_M2_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_5_f5_F6MUX_19695,
      O => U3_Mmux_M2_mux0000_4_f6
    );
  U3_Mmux_M2_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y66"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_6_f5,
      IB => U3_Mmux_M2_mux0000_5_f5,
      SEL => U3_Mmux_M2_mux0000_5_f5_BYINV_19687,
      O => U3_Mmux_M2_mux0000_5_f5_F6MUX_19695
    );
  U3_Mmux_M2_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2_mux0000_5_f5_BYINV_19687
    );
  U3_Mmux_M2_mux0000_7 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X20Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_2_Q,
      ADR2 => U3_rom_pix2(0),
      ADR3 => M2_28_Q,
      O => U3_Mmux_M2_mux0000_7_19693
    );
  U3_Mmux_M2_mux0000_71 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X20Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_26_Q,
      ADR2 => U3_rom_pix2(0),
      ADR3 => M1_4_Q,
      O => U3_Mmux_M2_mux0000_71_19732
    );
  U3_Mmux_M2_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X20Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f5_F5MUX_19734,
      O => U3_Mmux_M2_mux0000_6_f5
    );
  U3_Mmux_M2_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y67"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_8_19723,
      IB => U3_Mmux_M2_mux0000_71_19732,
      SEL => U3_Mmux_M2_mux0000_6_f5_BXINV_19726,
      O => U3_Mmux_M2_mux0000_6_f5_F5MUX_19734
    );
  U3_Mmux_M2_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_6_f5_BXINV_19726
    );
  U3_Mmux_M2_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f5_F6MUX_19725,
      O => U3_Mmux_M2_mux0000_3_f7
    );
  U3_Mmux_M2_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y67"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_5_f6,
      IB => U3_Mmux_M2_mux0000_4_f6,
      SEL => U3_Mmux_M2_mux0000_6_f5_BYINV_19717,
      O => U3_Mmux_M2_mux0000_6_f5_F6MUX_19725
    );
  U3_Mmux_M2_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(3),
      O => U3_Mmux_M2_mux0000_6_f5_BYINV_19717
    );
  U3_Mmux_M2_mux0000_8 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X20Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_6_Q,
      ADR2 => U3_rom_pix2(0),
      ADR3 => M1_4_Q,
      O => U3_Mmux_M2_mux0000_8_19723
    );
  U3_Mmux_M2_mux0000_73 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X20Y68"
    )
    port map (
      ADR0 => M2_15_0,
      ADR1 => M1_14_0,
      ADR2 => U3_rom_pix2(0),
      ADR3 => VCC,
      O => U3_Mmux_M2_mux0000_73_19762
    );
  U3_Mmux_M2_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X20Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f52_F5MUX_19764,
      O => U3_Mmux_M2_mux0000_6_f52
    );
  U3_Mmux_M2_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y68"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_83_19753,
      IB => U3_Mmux_M2_mux0000_73_19762,
      SEL => U3_Mmux_M2_mux0000_6_f52_BXINV_19756,
      O => U3_Mmux_M2_mux0000_6_f52_F5MUX_19764
    );
  U3_Mmux_M2_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_6_f52_BXINV_19756
    );
  U3_Mmux_M2_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f52_F6MUX_19755,
      O => U3_Mmux_M2_mux0000_5_f61
    );
  U3_Mmux_M2_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y68"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_7_f51,
      IB => U3_Mmux_M2_mux0000_6_f52,
      SEL => U3_Mmux_M2_mux0000_6_f52_BYINV_19747,
      O => U3_Mmux_M2_mux0000_6_f52_F6MUX_19755
    );
  U3_Mmux_M2_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2_mux0000_6_f52_BYINV_19747
    );
  U3_Mmux_M2_mux0000_83 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X20Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_12_Q,
      ADR2 => U3_rom_pix2(0),
      ADR3 => M1_18_Q,
      O => U3_Mmux_M2_mux0000_83_19753
    );
  U3_Mmux_M2_mux0000_84 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X20Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_11_Q,
      ADR2 => U3_rom_pix2(0),
      ADR3 => M2_10_0,
      O => U3_Mmux_M2_mux0000_84_19792
    );
  U3_Mmux_M2_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X20Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f51_F5MUX_19794,
      O => U3_Mmux_M2_mux0000_7_f51
    );
  U3_Mmux_M2_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y69"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_91_19783,
      IB => U3_Mmux_M2_mux0000_84_19792,
      SEL => U3_Mmux_M2_mux0000_7_f51_BXINV_19786,
      O => U3_Mmux_M2_mux0000_7_f51_F5MUX_19794
    );
  U3_Mmux_M2_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_7_f51_BXINV_19786
    );
  U3_Mmux_M2_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f51_F6MUX_19785,
      O => U3_Mmux_M2_mux0000_4_f7
    );
  U3_Mmux_M2_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y69"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_6_f6,
      IB => U3_Mmux_M2_mux0000_5_f61,
      SEL => U3_Mmux_M2_mux0000_7_f51_BYINV_19777,
      O => U3_Mmux_M2_mux0000_7_f51_F6MUX_19785
    );
  U3_Mmux_M2_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(3),
      O => U3_Mmux_M2_mux0000_7_f51_BYINV_19777
    );
  U3_Mmux_M2_mux0000_91 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X20Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_8_Q,
      ADR2 => U3_rom_pix2(0),
      ADR3 => M2_9_Q,
      O => U3_Mmux_M2_mux0000_91_19783
    );
  U3_Mmux_M2_mux0000_81 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X21Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix2(0),
      ADR2 => M2_20_Q,
      ADR3 => M2_21_0,
      O => U3_Mmux_M2_mux0000_81_19813
    );
  U3_Mmux_M2_mux0000_72 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X21Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix2(0),
      ADR2 => M2_22_Q,
      ADR3 => M1_8_Q,
      O => U3_Mmux_M2_mux0000_72_19822
    );
  U3_Mmux_M2_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f51_F5MUX_19824,
      O => U3_Mmux_M2_mux0000_6_f51
    );
  U3_Mmux_M2_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y66"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_81_19813,
      IB => U3_Mmux_M2_mux0000_72_19822,
      SEL => U3_Mmux_M2_mux0000_6_f51_BXINV_19816,
      O => U3_Mmux_M2_mux0000_6_f51_F5MUX_19824
    );
  U3_Mmux_M2_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_6_f51_BXINV_19816
    );
  U3_Mmux_M2_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_6_f51_F6MUX_19815,
      O => U3_Mmux_M2_mux0000_5_f6
    );
  U3_Mmux_M2_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y66"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_7_f5,
      IB => U3_Mmux_M2_mux0000_6_f51,
      SEL => U3_Mmux_M2_mux0000_6_f51_BYINV_19807,
      O => U3_Mmux_M2_mux0000_6_f51_F6MUX_19815
    );
  U3_Mmux_M2_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2_mux0000_6_f51_BYINV_19807
    );
  U3_Mmux_M2_mux0000_9 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X21Y67"
    )
    port map (
      ADR0 => M2_16_Q,
      ADR1 => U3_rom_pix2(0),
      ADR2 => M1_14_0,
      ADR3 => VCC,
      O => U3_Mmux_M2_mux0000_9_19843
    );
  U3_Mmux_M2_mux0000_82 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X21Y67"
    )
    port map (
      ADR0 => M1_13_0,
      ADR1 => U3_rom_pix2(0),
      ADR2 => VCC,
      ADR3 => M2_19_Q,
      O => U3_Mmux_M2_mux0000_82_19853
    );
  U3_M2_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2_mux0000_F5MUX_19855,
      O => U3_Mmux_M2_mux0000_7_f5
    );
  U3_M2_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y67"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_9_19843,
      IB => U3_Mmux_M2_mux0000_82_19853,
      SEL => U3_M2_mux0000_BXINV_19847,
      O => U3_M2_mux0000_F5MUX_19855
    );
  U3_M2_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_M2_mux0000_BXINV_19847
    );
  U3_M2_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M2_mux0000_F6MUX_19845,
      O => U3_M2_mux0000
    );
  U3_M2_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y67"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_4_f7,
      IB => U3_Mmux_M2_mux0000_3_f7,
      SEL => U3_M2_mux0000_BYINV_19837,
      O => U3_M2_mux0000_F6MUX_19845
    );
  U3_M2_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(4),
      O => U3_M2_mux0000_BYINV_19837
    );
  U3_Mmux_M2_mux0000_92 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X21Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix2(0),
      ADR2 => M2_5_Q,
      ADR3 => M2_4_Q,
      O => U3_Mmux_M2_mux0000_92_19874
    );
  U3_Mmux_M2_mux0000_85 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X21Y68"
    )
    port map (
      ADR0 => M2_7_Q,
      ADR1 => U3_rom_pix2(0),
      ADR2 => VCC,
      ADR3 => M2_6_Q,
      O => U3_Mmux_M2_mux0000_85_19883
    );
  U3_Mmux_M2_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X21Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f52_F5MUX_19885,
      O => U3_Mmux_M2_mux0000_7_f52
    );
  U3_Mmux_M2_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y68"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_92_19874,
      IB => U3_Mmux_M2_mux0000_85_19883,
      SEL => U3_Mmux_M2_mux0000_7_f52_BXINV_19877,
      O => U3_Mmux_M2_mux0000_7_f52_F5MUX_19885
    );
  U3_Mmux_M2_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_7_f52_BXINV_19877
    );
  U3_Mmux_M2_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_7_f52_F6MUX_19876,
      O => U3_Mmux_M2_mux0000_6_f6
    );
  U3_Mmux_M2_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y68"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_8_f5,
      IB => U3_Mmux_M2_mux0000_7_f52,
      SEL => U3_Mmux_M2_mux0000_7_f52_BYINV_19868,
      O => U3_Mmux_M2_mux0000_7_f52_F6MUX_19876
    );
  U3_Mmux_M2_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(2),
      O => U3_Mmux_M2_mux0000_7_f52_BYINV_19868
    );
  U3_Mmux_M2_mux0000_10 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X21Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix2(0),
      ADR2 => M2_0_0,
      ADR3 => M2_1_0,
      O => U3_Mmux_M2_mux0000_10_19899
    );
  U3_Mmux_M2_mux0000_93 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X21Y69"
    )
    port map (
      ADR0 => M2_3_0,
      ADR1 => M2_2_Q,
      ADR2 => VCC,
      ADR3 => U3_rom_pix2(0),
      O => U3_Mmux_M2_mux0000_93_19907
    );
  U3_Mmux_M2_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X21Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M2_mux0000_8_f5_F5MUX_19909,
      O => U3_Mmux_M2_mux0000_8_f5
    );
  U3_Mmux_M2_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y69"
    )
    port map (
      IA => U3_Mmux_M2_mux0000_10_19899,
      IB => U3_Mmux_M2_mux0000_93_19907,
      SEL => U3_Mmux_M2_mux0000_8_f5_BXINV_19901,
      O => U3_Mmux_M2_mux0000_8_f5_F5MUX_19909
    );
  U3_Mmux_M2_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix2(1),
      O => U3_Mmux_M2_mux0000_8_f5_BXINV_19901
    );
  U3_Mmux_M1_mux0000_7 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X12Y56"
    )
    port map (
      ADR0 => M1_29_Q,
      ADR1 => VCC,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1_28_0,
      O => U3_Mmux_M1_mux0000_7_19928
    );
  U3_Mmux_M1_mux0000_6 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X12Y56"
    )
    port map (
      ADR0 => M1_30_Q,
      ADR1 => VCC,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1_31_0,
      O => U3_Mmux_M1_mux0000_6_19937
    );
  U3_Mmux_M1_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X12Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_5_f5_F5MUX_19939,
      O => U3_Mmux_M1_mux0000_5_f5
    );
  U3_Mmux_M1_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y56"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_7_19928,
      IB => U3_Mmux_M1_mux0000_6_19937,
      SEL => U3_Mmux_M1_mux0000_5_f5_BXINV_19931,
      O => U3_Mmux_M1_mux0000_5_f5_F5MUX_19939
    );
  U3_Mmux_M1_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_5_f5_BXINV_19931
    );
  U3_Mmux_M1_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_5_f5_F6MUX_19930,
      O => U3_Mmux_M1_mux0000_4_f6
    );
  U3_Mmux_M1_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y56"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_6_f5,
      IB => U3_Mmux_M1_mux0000_5_f5,
      SEL => U3_Mmux_M1_mux0000_5_f5_BYINV_19922,
      O => U3_Mmux_M1_mux0000_5_f5_F6MUX_19930
    );
  U3_Mmux_M1_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1_mux0000_5_f5_BYINV_19922
    );
  U3_Mmux_M1_mux0000_8 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X12Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_24_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1_25_Q,
      O => U3_Mmux_M1_mux0000_8_19958
    );
  U3_Mmux_M1_mux0000_71 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X12Y57"
    )
    port map (
      ADR0 => M1_27_Q,
      ADR1 => M1_26_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_71_19967
    );
  U3_Mmux_M1_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X12Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f5_F5MUX_19969,
      O => U3_Mmux_M1_mux0000_6_f5
    );
  U3_Mmux_M1_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y57"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_8_19958,
      IB => U3_Mmux_M1_mux0000_71_19967,
      SEL => U3_Mmux_M1_mux0000_6_f5_BXINV_19961,
      O => U3_Mmux_M1_mux0000_6_f5_F5MUX_19969
    );
  U3_Mmux_M1_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_6_f5_BXINV_19961
    );
  U3_Mmux_M1_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f5_F6MUX_19960,
      O => U3_Mmux_M1_mux0000_3_f7
    );
  U3_Mmux_M1_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y57"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_5_f6,
      IB => U3_Mmux_M1_mux0000_4_f6,
      SEL => U3_Mmux_M1_mux0000_6_f5_BYINV_19952,
      O => U3_Mmux_M1_mux0000_6_f5_F6MUX_19960
    );
  U3_Mmux_M1_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(3),
      O => U3_Mmux_M1_mux0000_6_f5_BYINV_19952
    );
  U3_Mmux_M1_mux0000_83 : X_LUT4
    generic map(
      INIT => X"3035",
      LOC => "SLICE_X12Y58"
    )
    port map (
      ADR0 => N120,
      ADR1 => N313_0,
      ADR2 => rom1_addr(4),
      ADR3 => M1_0_bdd2,
      O => U3_Mmux_M1_mux0000_83_19988
    );
  U3_Mmux_M1_mux0000_73 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X12Y58"
    )
    port map (
      ADR0 => M1_14_0,
      ADR1 => M1_15_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_73_19997
    );
  U3_Mmux_M1_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X12Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f52_F5MUX_19999,
      O => U3_Mmux_M1_mux0000_6_f52
    );
  U3_Mmux_M1_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y58"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_83_19988,
      IB => U3_Mmux_M1_mux0000_73_19997,
      SEL => U3_Mmux_M1_mux0000_6_f52_BXINV_19991,
      O => U3_Mmux_M1_mux0000_6_f52_F5MUX_19999
    );
  U3_Mmux_M1_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_6_f52_BXINV_19991
    );
  U3_Mmux_M1_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f52_F6MUX_19990,
      O => U3_Mmux_M1_mux0000_5_f61
    );
  U3_Mmux_M1_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y58"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_7_f51,
      IB => U3_Mmux_M1_mux0000_6_f52,
      SEL => U3_Mmux_M1_mux0000_6_f52_BYINV_19983,
      O => U3_Mmux_M1_mux0000_6_f52_F6MUX_19990
    );
  U3_Mmux_M1_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1_mux0000_6_f52_BYINV_19983
    );
  U3_Mmux_M1_mux0000_91 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X12Y59"
    )
    port map (
      ADR0 => U3_rom_pix1(0),
      ADR1 => VCC,
      ADR2 => M1_9_0,
      ADR3 => M1_8_Q,
      O => U3_Mmux_M1_mux0000_91_20018
    );
  U3_Mmux_M1_mux0000_84 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X12Y59"
    )
    port map (
      ADR0 => U3_rom_pix1(0),
      ADR1 => M1_11_Q,
      ADR2 => M1_10_Q,
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_84_20027
    );
  U3_Mmux_M1_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X12Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f51_F5MUX_20029,
      O => U3_Mmux_M1_mux0000_7_f51
    );
  U3_Mmux_M1_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y59"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_91_20018,
      IB => U3_Mmux_M1_mux0000_84_20027,
      SEL => U3_Mmux_M1_mux0000_7_f51_BXINV_20021,
      O => U3_Mmux_M1_mux0000_7_f51_F5MUX_20029
    );
  U3_Mmux_M1_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_7_f51_BXINV_20021
    );
  U3_Mmux_M1_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f51_F6MUX_20020,
      O => U3_Mmux_M1_mux0000_4_f7
    );
  U3_Mmux_M1_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y59"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_6_f6,
      IB => U3_Mmux_M1_mux0000_5_f61,
      SEL => U3_Mmux_M1_mux0000_7_f51_BYINV_20012,
      O => U3_Mmux_M1_mux0000_7_f51_F6MUX_20020
    );
  U3_Mmux_M1_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(3),
      O => U3_Mmux_M1_mux0000_7_f51_BYINV_20012
    );
  U3_Mmux_M1_mux0000_81 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X13Y56"
    )
    port map (
      ADR0 => M1_20_Q,
      ADR1 => U3_rom_pix1(0),
      ADR2 => VCC,
      ADR3 => M1_21_0,
      O => U3_Mmux_M1_mux0000_81_20048
    );
  U3_Mmux_M1_mux0000_72 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X13Y56"
    )
    port map (
      ADR0 => M1_22_Q,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1_23_Q,
      ADR3 => VCC,
      O => U3_Mmux_M1_mux0000_72_20057
    );
  U3_Mmux_M1_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X13Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f51_F5MUX_20059,
      O => U3_Mmux_M1_mux0000_6_f51
    );
  U3_Mmux_M1_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y56"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_81_20048,
      IB => U3_Mmux_M1_mux0000_72_20057,
      SEL => U3_Mmux_M1_mux0000_6_f51_BXINV_20051,
      O => U3_Mmux_M1_mux0000_6_f51_F5MUX_20059
    );
  U3_Mmux_M1_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_6_f51_BXINV_20051
    );
  U3_Mmux_M1_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_6_f51_F6MUX_20050,
      O => U3_Mmux_M1_mux0000_5_f6
    );
  U3_Mmux_M1_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y56"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_7_f5,
      IB => U3_Mmux_M1_mux0000_6_f51,
      SEL => U3_Mmux_M1_mux0000_6_f51_BYINV_20042,
      O => U3_Mmux_M1_mux0000_6_f51_F6MUX_20050
    );
  U3_Mmux_M1_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1_mux0000_6_f51_BYINV_20042
    );
  U3_Mmux_M1_mux0000_9 : X_LUT4
    generic map(
      INIT => X"55F0",
      LOC => "SLICE_X13Y57"
    )
    port map (
      ADR0 => N331_0,
      ADR1 => VCC,
      ADR2 => M2_13_1_0,
      ADR3 => rom1_addr(4),
      O => U3_Mmux_M1_mux0000_9_20078
    );
  U3_Mmux_M1_mux0000_82 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X13Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1_19_Q,
      ADR3 => M1_18_Q,
      O => U3_Mmux_M1_mux0000_82_20088
    );
  U3_M1_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X13Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1_mux0000_F5MUX_20090,
      O => U3_Mmux_M1_mux0000_7_f5
    );
  U3_M1_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y57"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_9_20078,
      IB => U3_Mmux_M1_mux0000_82_20088,
      SEL => U3_M1_mux0000_BXINV_20082,
      O => U3_M1_mux0000_F5MUX_20090
    );
  U3_M1_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_M1_mux0000_BXINV_20082
    );
  U3_M1_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1_mux0000_F6MUX_20080,
      O => U3_M1_mux0000
    );
  U3_M1_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y57"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_4_f7,
      IB => U3_Mmux_M1_mux0000_3_f7,
      SEL => U3_M1_mux0000_BYINV_20072,
      O => U3_M1_mux0000_F6MUX_20080
    );
  U3_M1_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(4),
      O => U3_M1_mux0000_BYINV_20072
    );
  U3_Mmux_M1_mux0000_92 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X13Y58"
    )
    port map (
      ADR0 => M1_4_Q,
      ADR1 => VCC,
      ADR2 => M1_5_Q,
      ADR3 => U3_rom_pix1(0),
      O => U3_Mmux_M1_mux0000_92_20109
    );
  U3_Mmux_M1_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X13Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f52_F5MUX_20120,
      O => U3_Mmux_M1_mux0000_7_f52
    );
  U3_Mmux_M1_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y58"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_92_20109,
      IB => U3_Mmux_M1_mux0000_85_20118,
      SEL => U3_Mmux_M1_mux0000_7_f52_BXINV_20112,
      O => U3_Mmux_M1_mux0000_7_f52_F5MUX_20120
    );
  U3_Mmux_M1_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_7_f52_BXINV_20112
    );
  U3_Mmux_M1_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_7_f52_F6MUX_20111,
      O => U3_Mmux_M1_mux0000_6_f6
    );
  U3_Mmux_M1_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y58"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_8_f5,
      IB => U3_Mmux_M1_mux0000_7_f52,
      SEL => U3_Mmux_M1_mux0000_7_f52_BYINV_20103,
      O => U3_Mmux_M1_mux0000_7_f52_F6MUX_20111
    );
  U3_Mmux_M1_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1_mux0000_7_f52_BYINV_20103
    );
  U3_Mmux_M1_mux0000_85 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X13Y58"
    )
    port map (
      ADR0 => M1_4_Q,
      ADR1 => VCC,
      ADR2 => M1_6_Q,
      ADR3 => U3_rom_pix1(0),
      O => U3_Mmux_M1_mux0000_85_20118
    );
  U3_Mmux_M1_mux0000_93 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X13Y59"
    )
    port map (
      ADR0 => M1_3_0,
      ADR1 => M1_2_Q,
      ADR2 => VCC,
      ADR3 => U3_rom_pix1(0),
      O => U3_Mmux_M1_mux0000_93_20142
    );
  U3_Mmux_M1_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X13Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1_mux0000_8_f5_F5MUX_20144,
      O => U3_Mmux_M1_mux0000_8_f5
    );
  U3_Mmux_M1_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y59"
    )
    port map (
      IA => U3_Mmux_M1_mux0000_10_20134,
      IB => U3_Mmux_M1_mux0000_93_20142,
      SEL => U3_Mmux_M1_mux0000_8_f5_BXINV_20136,
      O => U3_Mmux_M1_mux0000_8_f5_F5MUX_20144
    );
  U3_Mmux_M1_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1_mux0000_8_f5_BXINV_20136
    );
  U3_Mmux_M1_mux0000_10 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X13Y59"
    )
    port map (
      ADR0 => M1_1_Q,
      ADR1 => M1_0_0,
      ADR2 => VCC,
      ADR3 => U3_rom_pix1(0),
      O => U3_Mmux_M1_mux0000_10_20134
    );
  U3_Mmux_M1a_mux0000_6 : X_LUT4
    generic map(
      INIT => X"0C08",
      LOC => "SLICE_X2Y58"
    )
    port map (
      ADR0 => M1a_30_37_0,
      ADR1 => M1a_29_58_0,
      ADR2 => U3_rom_pix1(0),
      ADR3 => rom1_addr(3),
      O => U3_Mmux_M1a_mux0000_6_20172
    );
  U3_Mmux_M1a_mux0000_5_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_5_f5_F5MUX_20174,
      O => U3_Mmux_M1a_mux0000_5_f5
    );
  U3_Mmux_M1a_mux0000_5_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_7_20164,
      IB => U3_Mmux_M1a_mux0000_6_20172,
      SEL => U3_Mmux_M1a_mux0000_5_f5_BXINV_20167,
      O => U3_Mmux_M1a_mux0000_5_f5_F5MUX_20174
    );
  U3_Mmux_M1a_mux0000_5_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_5_f5_BXINV_20167
    );
  U3_Mmux_M1a_mux0000_5_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_5_f5_F6MUX_20166,
      O => U3_Mmux_M1a_mux0000_4_f6
    );
  U3_Mmux_M1a_mux0000_5_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_6_f5,
      IB => U3_Mmux_M1a_mux0000_5_f5,
      SEL => U3_Mmux_M1a_mux0000_5_f5_BYINV_20158,
      O => U3_Mmux_M1a_mux0000_5_f5_F6MUX_20166
    );
  U3_Mmux_M1a_mux0000_5_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1a_mux0000_5_f5_BYINV_20158
    );
  U3_Mmux_M1a_mux0000_7 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X2Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_28_0,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1a_29_0,
      O => U3_Mmux_M1a_mux0000_7_20164
    );
  U3_Mmux_M1a_mux0000_71 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X2Y59"
    )
    port map (
      ADR0 => M1a_27_Q,
      ADR1 => M1a_26_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => VCC,
      O => U3_Mmux_M1a_mux0000_71_20202
    );
  U3_Mmux_M1a_mux0000_6_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f5_F5MUX_20204,
      O => U3_Mmux_M1a_mux0000_6_f5
    );
  U3_Mmux_M1a_mux0000_6_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_8_20193,
      IB => U3_Mmux_M1a_mux0000_71_20202,
      SEL => U3_Mmux_M1a_mux0000_6_f5_BXINV_20196,
      O => U3_Mmux_M1a_mux0000_6_f5_F5MUX_20204
    );
  U3_Mmux_M1a_mux0000_6_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_6_f5_BXINV_20196
    );
  U3_Mmux_M1a_mux0000_6_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f5_F6MUX_20195,
      O => U3_Mmux_M1a_mux0000_3_f7
    );
  U3_Mmux_M1a_mux0000_6_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_5_f6,
      IB => U3_Mmux_M1a_mux0000_4_f6,
      SEL => U3_Mmux_M1a_mux0000_6_f5_BYINV_20187,
      O => U3_Mmux_M1a_mux0000_6_f5_F6MUX_20195
    );
  U3_Mmux_M1a_mux0000_6_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(3),
      O => U3_Mmux_M1a_mux0000_6_f5_BYINV_20187
    );
  U3_Mmux_M1a_mux0000_8 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X2Y59"
    )
    port map (
      ADR0 => M1a_25_Q,
      ADR1 => VCC,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1a_24_Q,
      O => U3_Mmux_M1a_mux0000_8_20193
    );
  U3_Mmux_M1a_mux0000_73 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X2Y60"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => N325,
      ADR2 => VCC,
      ADR3 => M2a_14_2_0,
      O => U3_Mmux_M1a_mux0000_73_20232
    );
  U3_Mmux_M1a_mux0000_6_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f52_F5MUX_20234,
      O => U3_Mmux_M1a_mux0000_6_f52
    );
  U3_Mmux_M1a_mux0000_6_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y60"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_83_20223,
      IB => U3_Mmux_M1a_mux0000_73_20232,
      SEL => U3_Mmux_M1a_mux0000_6_f52_BXINV_20226,
      O => U3_Mmux_M1a_mux0000_6_f52_F5MUX_20234
    );
  U3_Mmux_M1a_mux0000_6_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_6_f52_BXINV_20226
    );
  U3_Mmux_M1a_mux0000_6_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f52_F6MUX_20225,
      O => U3_Mmux_M1a_mux0000_5_f61
    );
  U3_Mmux_M1a_mux0000_6_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y60"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_7_f51,
      IB => U3_Mmux_M1a_mux0000_6_f52,
      SEL => U3_Mmux_M1a_mux0000_6_f52_BYINV_20217,
      O => U3_Mmux_M1a_mux0000_6_f52_F6MUX_20225
    );
  U3_Mmux_M1a_mux0000_6_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1a_mux0000_6_f52_BYINV_20217
    );
  U3_Mmux_M1a_mux0000_83 : X_LUT4
    generic map(
      INIT => X"2277",
      LOC => "SLICE_X2Y60"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => N255,
      ADR2 => VCC,
      ADR3 => M1a_12_bdd1_0,
      O => U3_Mmux_M1a_mux0000_83_20223
    );
  U3_Mmux_M1a_mux0000_84 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X2Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_10_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1a_11_Q,
      O => U3_Mmux_M1a_mux0000_84_20262
    );
  U3_Mmux_M1a_mux0000_7_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X2Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f51_F5MUX_20264,
      O => U3_Mmux_M1a_mux0000_7_f51
    );
  U3_Mmux_M1a_mux0000_7_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y61"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_91_20253,
      IB => U3_Mmux_M1a_mux0000_84_20262,
      SEL => U3_Mmux_M1a_mux0000_7_f51_BXINV_20256,
      O => U3_Mmux_M1a_mux0000_7_f51_F5MUX_20264
    );
  U3_Mmux_M1a_mux0000_7_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_7_f51_BXINV_20256
    );
  U3_Mmux_M1a_mux0000_7_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f51_F6MUX_20255,
      O => U3_Mmux_M1a_mux0000_4_f7
    );
  U3_Mmux_M1a_mux0000_7_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y61"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_6_f6,
      IB => U3_Mmux_M1a_mux0000_5_f61,
      SEL => U3_Mmux_M1a_mux0000_7_f51_BYINV_20247,
      O => U3_Mmux_M1a_mux0000_7_f51_F6MUX_20255
    );
  U3_Mmux_M1a_mux0000_7_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(3),
      O => U3_Mmux_M1a_mux0000_7_f51_BYINV_20247
    );
  U3_Mmux_M1a_mux0000_91 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X2Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_9_Q,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1a_8_Q,
      O => U3_Mmux_M1a_mux0000_91_20253
    );
  U3_Mmux_M1a_mux0000_72 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X3Y58"
    )
    port map (
      ADR0 => M1a_23_Q,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1a_22_Q,
      ADR3 => VCC,
      O => U3_Mmux_M1a_mux0000_72_20292
    );
  U3_Mmux_M1a_mux0000_6_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f51_F5MUX_20294,
      O => U3_Mmux_M1a_mux0000_6_f51
    );
  U3_Mmux_M1a_mux0000_6_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y58"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_81_20283,
      IB => U3_Mmux_M1a_mux0000_72_20292,
      SEL => U3_Mmux_M1a_mux0000_6_f51_BXINV_20286,
      O => U3_Mmux_M1a_mux0000_6_f51_F5MUX_20294
    );
  U3_Mmux_M1a_mux0000_6_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_6_f51_BXINV_20286
    );
  U3_Mmux_M1a_mux0000_6_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_6_f51_F6MUX_20285,
      O => U3_Mmux_M1a_mux0000_5_f6
    );
  U3_Mmux_M1a_mux0000_6_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y58"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_7_f5,
      IB => U3_Mmux_M1a_mux0000_6_f51,
      SEL => U3_Mmux_M1a_mux0000_6_f51_BYINV_20277,
      O => U3_Mmux_M1a_mux0000_6_f51_F6MUX_20285
    );
  U3_Mmux_M1a_mux0000_6_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1a_mux0000_6_f51_BYINV_20277
    );
  U3_Mmux_M1a_mux0000_81 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X3Y58"
    )
    port map (
      ADR0 => M1a_21_Q,
      ADR1 => U3_rom_pix1(0),
      ADR2 => VCC,
      ADR3 => M1a_20_Q,
      O => U3_Mmux_M1a_mux0000_81_20283
    );
  U3_Mmux_M1a_mux0000_82 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X3Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1a_18_0,
      ADR3 => M1a_19_Q,
      O => U3_Mmux_M1a_mux0000_82_20323
    );
  U3_M1a_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1a_mux0000_F5MUX_20325,
      O => U3_Mmux_M1a_mux0000_7_f5
    );
  U3_M1a_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y59"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_9_20313,
      IB => U3_Mmux_M1a_mux0000_82_20323,
      SEL => U3_M1a_mux0000_BXINV_20317,
      O => U3_M1a_mux0000_F5MUX_20325
    );
  U3_M1a_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_M1a_mux0000_BXINV_20317
    );
  U3_M1a_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_M1a_mux0000_F6MUX_20315,
      O => U3_M1a_mux0000
    );
  U3_M1a_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y59"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_4_f7,
      IB => U3_Mmux_M1a_mux0000_3_f7,
      SEL => U3_M1a_mux0000_BYINV_20307,
      O => U3_M1a_mux0000_F6MUX_20315
    );
  U3_M1a_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(4),
      O => U3_M1a_mux0000_BYINV_20307
    );
  U3_Mmux_M1a_mux0000_9 : X_LUT4
    generic map(
      INIT => X"3A3A",
      LOC => "SLICE_X3Y59"
    )
    port map (
      ADR0 => M2a_14_2_0,
      ADR1 => N323,
      ADR2 => rom1_addr(4),
      ADR3 => VCC,
      O => U3_Mmux_M1a_mux0000_9_20313
    );
  U3_Mmux_M1a_mux0000_7_f52_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f52_F5MUX_20355,
      O => U3_Mmux_M1a_mux0000_7_f52
    );
  U3_Mmux_M1a_mux0000_7_f52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y60"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_92_20344,
      IB => U3_Mmux_M1a_mux0000_85_20353,
      SEL => U3_Mmux_M1a_mux0000_7_f52_BXINV_20347,
      O => U3_Mmux_M1a_mux0000_7_f52_F5MUX_20355
    );
  U3_Mmux_M1a_mux0000_7_f52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_7_f52_BXINV_20347
    );
  U3_Mmux_M1a_mux0000_7_f52_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_7_f52_F6MUX_20346,
      O => U3_Mmux_M1a_mux0000_6_f6
    );
  U3_Mmux_M1a_mux0000_7_f52_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y60"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_8_f5,
      IB => U3_Mmux_M1a_mux0000_7_f52,
      SEL => U3_Mmux_M1a_mux0000_7_f52_BYINV_20338,
      O => U3_Mmux_M1a_mux0000_7_f52_F6MUX_20346
    );
  U3_Mmux_M1a_mux0000_7_f52_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(2),
      O => U3_Mmux_M1a_mux0000_7_f52_BYINV_20338
    );
  U3_Mmux_M1a_mux0000_8_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X3Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_M1a_mux0000_8_f5_F5MUX_20379,
      O => U3_Mmux_M1a_mux0000_8_f5
    );
  U3_Mmux_M1a_mux0000_8_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y61"
    )
    port map (
      IA => U3_Mmux_M1a_mux0000_10_20369,
      IB => U3_Mmux_M1a_mux0000_93_20377,
      SEL => U3_Mmux_M1a_mux0000_8_f5_BXINV_20371,
      O => U3_Mmux_M1a_mux0000_8_f5_F5MUX_20379
    );
  U3_Mmux_M1a_mux0000_8_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rom_pix1(1),
      O => U3_Mmux_M1a_mux0000_8_f5_BXINV_20371
    );
  U3_tank110sM_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sM_mux0000_F5MUX_20410,
      O => U3_Mmux_tank110sM_mux0000_3_f5
    );
  U3_tank110sM_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y70"
    )
    port map (
      IA => U3_Mmux_tank110sM_mux0000_5_20398,
      IB => U3_Mmux_tank110sM_mux0000_4_20408,
      SEL => U3_tank110sM_mux0000_BXINV_20402,
      O => U3_tank110sM_mux0000_F5MUX_20410
    );
  U3_tank110sM_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_tank110sM_mux0000_BXINV_20402
    );
  U3_tank110sM_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sM_mux0000_F6MUX_20400,
      O => U3_tank110sM_mux0000
    );
  U3_tank110sM_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y70"
    )
    port map (
      IA => U3_Mmux_tank110sM_mux0000_4_f5,
      IB => U3_Mmux_tank110sM_mux0000_3_f5,
      SEL => U3_tank110sM_mux0000_BYINV_20392,
      O => U3_tank110sM_mux0000_F6MUX_20400
    );
  U3_tank110sM_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => U3_tank110sM_mux0000_BYINV_20392
    );
  U3_Mmux_tank110sM_mux0000_4_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X3Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_tank110sM_mux0000_4_f5_F5MUX_20434,
      O => U3_Mmux_tank110sM_mux0000_4_f5
    );
  U3_Mmux_tank110sM_mux0000_4_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y71"
    )
    port map (
      IA => U3_Mmux_tank110sM_mux0000_6_20424,
      IB => U3_Mmux_tank110sM_mux0000_51_20432,
      SEL => U3_Mmux_tank110sM_mux0000_4_f5_BXINV_20426,
      O => U3_Mmux_tank110sM_mux0000_4_f5_F5MUX_20434
    );
  U3_Mmux_tank110sM_mux0000_4_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mmux_tank110sM_mux0000_4_f5_BXINV_20426
    );
  U3_tank11sM_mux0000_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X55Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank11sM_mux0000_F5MUX_20465,
      O => U3_Mmux_tank11sM_mux0000_3_f5
    );
  U3_tank11sM_mux0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y70"
    )
    port map (
      IA => U3_Mmux_tank11sM_mux0000_5_20453,
      IB => U3_Mmux_tank11sM_mux0000_4_20463,
      SEL => U3_tank11sM_mux0000_BXINV_20457,
      O => U3_tank11sM_mux0000_F5MUX_20465
    );
  U3_tank11sM_mux0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_tank11sM_mux0000_BXINV_20457
    );
  U3_tank11sM_mux0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank11sM_mux0000_F6MUX_20455,
      O => U3_tank11sM_mux0000
    );
  U3_tank11sM_mux0000_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y70"
    )
    port map (
      IA => U3_Mmux_tank11sM_mux0000_4_f5,
      IB => U3_Mmux_tank11sM_mux0000_3_f5,
      SEL => U3_tank11sM_mux0000_BYINV_20447,
      O => U3_tank11sM_mux0000_F6MUX_20455
    );
  U3_tank11sM_mux0000_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => U3_tank11sM_mux0000_BYINV_20447
    );
  U3_Mmux_tank11sM_mux0000_4_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mmux_tank11sM_mux0000_4_f5_F5MUX_20489,
      O => U3_Mmux_tank11sM_mux0000_4_f5
    );
  U3_Mmux_tank11sM_mux0000_4_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X55Y71"
    )
    port map (
      IA => U3_Mmux_tank11sM_mux0000_6_20479,
      IB => U3_Mmux_tank11sM_mux0000_51_20487,
      SEL => U3_Mmux_tank11sM_mux0000_4_f5_BXINV_20481,
      O => U3_Mmux_tank11sM_mux0000_4_f5_F5MUX_20489
    );
  U3_Mmux_tank11sM_mux0000_4_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => U3_Mmux_tank11sM_mux0000_4_f5_BXINV_20481
    );
  dp_OBUF : X_OBUF
    generic map(
      LOC => "PAD60"
    )
    port map (
      I => dp_O,
      O => dp
    );
  ja1_IBUF : X_BUF
    generic map(
      LOC => "PAD96",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1,
      O => ja1_INBUF
    );
  ja2_OBUF : X_OBUF
    generic map(
      LOC => "PAD91"
    )
    port map (
      I => ja2_O,
      O => ja2
    );
  ja3_OBUF : X_OBUF
    generic map(
      LOC => "PAD94"
    )
    port map (
      I => ja3_O,
      O => ja3
    );
  a_to_g_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD77"
    )
    port map (
      I => a_to_g_0_O,
      O => a_to_g(0)
    );
  a_to_g_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD87"
    )
    port map (
      I => a_to_g_1_O,
      O => a_to_g(1)
    );
  a_to_g_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD70"
    )
    port map (
      I => a_to_g_2_O,
      O => a_to_g(2)
    );
  a_to_g_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD62"
    )
    port map (
      I => a_to_g_3_O,
      O => a_to_g(3)
    );
  a_to_g_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD63"
    )
    port map (
      I => a_to_g_4_O,
      O => a_to_g(4)
    );
  a_to_g_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD72"
    )
    port map (
      I => a_to_g_5_O,
      O => a_to_g(5)
    );
  a_to_g_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => a_to_g_6_O,
      O => a_to_g(6)
    );
  mclk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "IPAD29",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk,
      O => mclk_INBUF
    );
  blue_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => blue_0_O,
      O => blue(0)
    );
  blue_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => blue_1_O,
      O => blue(1)
    );
  an_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD71"
    )
    port map (
      I => an_0_O,
      O => an(0)
    );
  an_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD79"
    )
    port map (
      I => an_1_O,
      O => an(1)
    );
  an_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD61"
    )
    port map (
      I => an_2_O,
      O => an(2)
    );
  an_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD67"
    )
    port map (
      I => an_3_O,
      O => an(3)
    );
  ld_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD84"
    )
    port map (
      I => ld_0_O,
      O => ld(0)
    );
  ld_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD85"
    )
    port map (
      I => ld_1_O,
      O => ld(1)
    );
  ld_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD90"
    )
    port map (
      I => ld_2_O,
      O => ld(2)
    );
  ld_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD89"
    )
    port map (
      I => ld_3_O,
      O => ld(3)
    );
  ld_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD65"
    )
    port map (
      I => ld_4_O,
      O => ld(4)
    );
  ld_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD109"
    )
    port map (
      I => ld_5_O,
      O => ld(5)
    );
  ld_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD225"
    )
    port map (
      I => ld_6_O,
      O => ld(6)
    );
  ld_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD181"
    )
    port map (
      I => ld_7_O,
      O => ld(7)
    );
  sw_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD78",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(0),
      O => sw_0_INBUF
    );
  sw_1_IBUF : X_BUF
    generic map(
      LOC => "IPAD83",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(1),
      O => sw_1_INBUF
    );
  sw_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(2),
      O => sw_2_INBUF
    );
  sw_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(3),
      O => sw_3_INBUF
    );
  sw_4_IBUF : X_BUF
    generic map(
      LOC => "IPAD103",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(4),
      O => sw_4_INBUF
    );
  sw_5_IBUF : X_BUF
    generic map(
      LOC => "IPAD98",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(5),
      O => sw_5_INBUF
    );
  sw_6_IBUF : X_BUF
    generic map(
      LOC => "IPAD108",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(6),
      O => sw_6_INBUF
    );
  sw_7_IBUF : X_BUF
    generic map(
      LOC => "IPAD112",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw(7),
      O => sw_7_INBUF
    );
  hsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => hsync_O,
      O => hsync
    );
  vsync_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => vsync_O,
      O => vsync
    );
  btn_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(0),
      O => btn_0_INBUF
    );
  btn_1_IBUF : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(1),
      O => btn_1_INBUF
    );
  btn_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(2),
      O => btn_2_INBUF
    );
  btn_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn(3),
      O => btn_3_INBUF
    );
  red_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => red_0_O,
      O => red(0)
    );
  red_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD153"
    )
    port map (
      I => red_1_O,
      O => red(1)
    );
  red_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD154"
    )
    port map (
      I => red_2_O,
      O => red(2)
    );
  green_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => green_0_O,
      O => green(0)
    );
  green_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => green_1_O,
      O => green(1)
    );
  green_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => green_2_O,
      O => green(2)
    );
  U1_q_17_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y1"
    )
    port map (
      I0 => U1_q_17_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_17_BUFG_S_INVNOT,
      O => U1_q(17)
    );
  U1_q_17_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_17_BUFG_S_INVNOT
    );
  U1_q_17_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_171,
      O => U1_q_17_BUFG_I0_INV
    );
  mclk_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y11"
    )
    port map (
      I0 => mclk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => mclk_BUFGP_BUFG_S_INVNOT,
      O => mclk_BUFGP
    );
  mclk_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => mclk_BUFGP_BUFG_S_INVNOT
    );
  mclk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_INBUF,
      O => mclk_BUFGP_BUFG_I0_INV
    );
  U3_q_20_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y11"
    )
    port map (
      I0 => U3_q_20_BUFG_I0_INV,
      I1 => GND,
      S => U3_q_20_BUFG_S_INVNOT,
      O => U3_q(20)
    );
  U3_q_20_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_q_20_BUFG_S_INVNOT
    );
  U3_q_20_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_201,
      O => U3_q_20_BUFG_I0_INV
    );
  U1_q_0_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y1"
    )
    port map (
      I0 => U1_q_0_BUFG_I0_INV,
      I1 => GND,
      S => U1_q_0_BUFG_S_INVNOT,
      O => U1_q(0)
    );
  U1_q_0_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U1_q_0_BUFG_S_INVNOT
    );
  U1_q_0_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q_01,
      O => U1_q_0_BUFG_I0_INV
    );
  U3_q_18_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y0"
    )
    port map (
      I0 => U3_q_18_BUFG_I0_INV,
      I1 => GND,
      S => U3_q_18_BUFG_S_INVNOT,
      O => U3_q(18)
    );
  U3_q_18_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_q_18_BUFG_S_INVNOT
    );
  U3_q_18_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_181,
      O => U3_q_18_BUFG_I0_INV
    );
  U3_q_19_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y10"
    )
    port map (
      I0 => U3_q_19_BUFG_I0_INV,
      I1 => GND,
      S => U3_q_19_BUFG_S_INVNOT,
      O => U3_q(19)
    );
  U3_q_19_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => U3_q_19_BUFG_S_INVNOT
    );
  U3_q_19_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q_191,
      O => U3_q_19_BUFG_I0_INV
    );
  tank1font10s_B10 : X_RAMB16_S4
    generic map(
      INIT_00 => X"0000001377773000000007fecffdf70000000789b88a87000000000000000000",
      INIT_01 => X"0000000133100000000003117ff7310000000311eee331000000000137310000",
      INIT_02 => X"000003666310000000ffffc9bb9cffff000000364463000000fffffeccefffff",
      INIT_03 => X"0000011d3e3d11000000cee66667670000000ef7333333000000011713666300",
      INIT_04 => X"0000033033333300000001371117310000000000171000000000046777776400",
      INIT_05 => X"0000713711173100000007770000000000036013663136300000011117ddd700",
      INIT_06 => X"0000000137310000000000000700000000000137111111000000011111173100",
      INIT_07 => X"00000001133770000000007733110000000000026f6200000000000766600000",
      INIT_08 => X"0000033733373300000000000002666000000110113331000000000000000000",
      INIT_09 => X"0000000000063330000003666313310000000631006600000000036403666300",
      INIT_0A => X"000000111f111000000000063f36000000000100000001000000001333331000",
      INIT_0B => X"00000046310000000000011000000000000000000f0000000000311100000000",
      INIT_0C => X"0000036001006300000007631000630000000300000310000000036677666300",
      INIT_0D => X"0000011110006700000003666766310000000360076667000000000076310000",
      INIT_0E => X"0000031100011000000000110001100000000300036663000000036663666300",
      INIT_0F => X"0000000000066300000006310001360000000007007000000000000136310000",
      INIT_10 => X"0000013666663100000007333333370000000666766310000000036666666300",
      INIT_11 => X"0000013666663100000007333333370000000733333337000000073333333700",
      INIT_12 => X"0000073333333700000003660000000000000311111113000000066667666600",
      INIT_13 => X"0000013666663100000006666677760000000cccccdfec000000073333333700",
      INIT_14 => X"0000036601366300000007333333370000000036666663000000073333333700",
      INIT_15 => X"0000066fddcccc0000000136cccccc000000036666666600000003111119df00",
      INIT_16 => X"000003333333330000000fc63108cf0000000311136ccc0000000cc63136cc00",
      INIT_17 => X"000f000000000000000000000000631000000300000003000000000001376400",
      INIT_18 => X"0000036666300000000006333333370000000366303000000000000000000011",
      INIT_19 => X"0003603666300000000007333733310000000366763000000000036663100000",
      INIT_1A => X"0000073333333700000366000000000000000100001000000000073333333700",
      INIT_1B => X"0000036666300000000003333360000000000ddddfe000000000010000000100",
      INIT_1C => X"0000036036300000000007333360000000000036663000000007333333600000",
      INIT_1D => X"000006fddcc0000000000136ccc0000000000366666000000000001111711000",
      INIT_1E => X"0000001117111000000007310670000000030036666000000000063113600000",
      INIT_1F => X"0000007663100000000000000000630000000711101117000000011110111100",
      INIT_20 => X"0000036630303100000003667630100000000366666066000003001366663100",
      INIT_21 => X"0000300366630000000003663030131000000366303001300000036630306600",
      INIT_22 => X"0000031111306600000003667630013000000366763066000000036676303100",
      INIT_23 => X"0000066766310131000006676631066000000311113013600000031111306310",
      INIT_24 => X"00000366663031000000066667663100000007dd713600000000073333370310",
      INIT_25 => X"0000036666600130000003666660631000000366663001300000036666306600",
      INIT_26 => X"00000117cccc7110000003666666066000000136666316600003003666606600",
      INIT_27 => X"0007d1111711110000000f66666766f00000011f1f136c000000077333733310",
      INIT_28 => X"0000036666603100000003666630310000000311113031000000036630303100",
      INIT_29 => X"0000000007036630000000000703663000000666677760630000033333606300",
      INIT_2A => X"000100c631666e60000000000700000000000066670000000000036631101100",
      INIT_2B => X"000000063136000000000001363100000000013331101100000001c631666e60",
      INIT_2C => X"0011111111111111007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00333333f000000000333333f333333300111111f1f1111100111111f1111111",
      INIT_2E => X"00333333f0f00000003333333333333300333333f0f3333300111111f1f00000",
      INIT_2F => X"00111111f000000000000000f1f1111100000000f333333300000000f0f33333",
      INIT_30 => X"001111111111111100111111f000000000000000f11111110000000011111111",
      INIT_31 => X"0033333333333333001111111111111100111111f111111100000000f0000000",
      INIT_32 => X"00333333f0f0000000000000f0f3333300333333333000000000000033333333",
      INIT_33 => X"00000000f0f1111100333333f0f3333300000000f0f000000033333333333333",
      INIT_34 => X"000000003333333300333333f000000000111111f0f0000000000000f3333333",
      INIT_35 => X"00333333f3333333003333333000000000111111111000000000000011111111",
      INIT_36 => X"00ffffffffffffff001111111000000000000000f111111100111111f1f11111",
      INIT_37 => X"000000000fffffff000000000000000000ffffffffffffff00fffffff0000000",
      INIT_38 => X"0000033333370000000006666666670000026676676300000000036666300000",
      INIT_39 => X"0000000000630000000063333333000000000366663000000000076310136700",
      INIT_3A => X"0000036663013100000007333666310000000136676631000000071366631700",
      INIT_3B => X"0000066666663000000001366766310000000c67fdd7000000000007dd700000",
      INIT_3C => X"0000070013631000000007031000130000000f0111f111000000007007007000",
      INIT_3D => X"0000000630630000000001100f001100000007dd111111110011111111111000",
      INIT_3E => X"00000136e0000000000000001000000000000000110000000000000000036630",
      INIT_3F => X"00000000000000000000003333330000000000000fc63d7000000000066666d0",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X0Y8"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank1font10s_B10_ADDR(11),
      ADDR(10) => NlwBufferSignal_tank1font10s_B10_ADDR(10),
      ADDR(9) => NlwBufferSignal_tank1font10s_B10_ADDR(9),
      ADDR(8) => NlwBufferSignal_tank1font10s_B10_ADDR(8),
      ADDR(7) => NlwBufferSignal_tank1font10s_B10_ADDR(7),
      ADDR(6) => NlwBufferSignal_tank1font10s_B10_ADDR(6),
      ADDR(5) => NlwBufferSignal_tank1font10s_B10_ADDR(5),
      ADDR(4) => NlwBufferSignal_tank1font10s_B10_ADDR(4),
      ADDR(3) => NlwBufferSignal_tank1font10s_B10_ADDR(3),
      ADDR(2) => NlwBufferSignal_tank1font10s_B10_ADDR(2),
      ADDR(1) => NlwBufferSignal_tank1font10s_B10_ADDR(1),
      ADDR(0) => NlwBufferSignal_tank1font10s_B10_ADDR(0),
      DI(3) => tank1font10s_B10_DIA3,
      DI(2) => tank1font10s_B10_DIA2,
      DI(1) => tank1font10s_B10_DIA1,
      DI(0) => tank1font10s_B10_DIA0,
      DO(3) => sig_tank110sM(0),
      DO(2) => sig_tank110sM(1),
      DO(1) => sig_tank110sM(2),
      DO(0) => sig_tank110sM(3)
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(14),
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000200000000000000000000000",
      INIT_3D => X"00000000000000000000000000000000000C8000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000B3400000F000000000000000000000000000",
      INIT_3F => X"000000000000000000000079A000008000000000000000000000000000000000",
      LOC => "RAMB16_X0Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(14),
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFDFFFFBFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBFFFFFFF3FFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FDFFFFFEFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"BFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF3F7",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFF7FDFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFEFEFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFBFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFDE7FEEFFFFFFFFFBEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFEFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF",
      INIT_15 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFAFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF5FFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEBEBEBEBEBFFFF5FFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFDBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFF3FFEFEFEFEFEFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FF3FFEFEFEFEFEFFCFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD37FFFFFC7FFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF20BFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFB15FFFFF73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      LOC => "RAMB16_X1Y4",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(14),
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000400000000000400",
      INIT_01 => X"0000000000000000000000000000000000000000200400000020000400000000",
      INIT_02 => X"0000000000000000000000000000000000400000000040000000000000000000",
      INIT_03 => X"00000000000000000000000000000C040000000C000400000000000000000000",
      INIT_04 => X"0000000000000000000000180000000018000000000000000000000000000000",
      INIT_05 => X"0000000000000000100000000010000000000000000000000000000000000000",
      INIT_06 => X"0000000000000100000000000100000000000000000000000000000000000000",
      INIT_07 => X"000001E100000001FFE100000000000000000000000000000000000000000000",
      INIT_08 => X"E200000103FFE100000000000000000000000000000000000000000000000000",
      INIT_09 => X"40001E0100000000000000000000000000000000000000000000000000030201",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000101E00C08",
      INIT_0B => X"0000000000000000000000000000000000000000000000C02001E0080200001E",
      INIT_0C => X"0000000000000000000000000000000000000001FF81E1E87FE07F811F000000",
      INIT_0D => X"0000000000000000000000000000000001FF81E1E07FE07F851E040000000000",
      INIT_0E => X"000000000000000000000000000001E1E1F1E1E1E0001E000000000000000000",
      INIT_0F => X"000000000000000000000001E9E1E1E1E1E0081E040000000000000000000000",
      INIT_10 => X"000000000000000001E079E1E1E1E0181E040000000000000000000000000000",
      INIT_11 => X"000000002181F179E1E1E1E4141E000000000000000000000000000000000000",
      INIT_12 => X"00007F901FE1E1E1FF881E000000000000000000000000000000000000000000",
      INIT_13 => X"803FE1E1E1FF811E000000000000000000000000000000000000000000000000",
      INIT_14 => X"E1E1E1E01E00000000000000000000000000000000000000000000000000017F",
      INIT_15 => X"E11E0000000000000000000000000000000000000000000000000001E80079E1",
      INIT_16 => X"00000000000000000000000000000000000000000000000011E05079E1E1E1E1",
      INIT_17 => X"00000000000000000000000000000000000000000001E001E1E1E1E1E1E41E00",
      INIT_18 => X"00000000000000000000000000000000000001E001F1E1E1E1E1EA1E00000000",
      INIT_19 => X"000000000000000000000000000000407FE1E1E1E1E1FF801E00000000000000",
      INIT_1A => X"000000000000000000000000007FF5F5F5F5F5FF80BE00000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000001000000000000000000000000000",
      INIT_1C => X"0000000000000024000000000000080000000000000000000000000000000000",
      INIT_1D => X"00000000C0010101010100180000000000000000000000000000000000000000",
      INIT_1E => X"00C0010101010100300800000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000028000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000040100000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000004000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFF7FFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFC7FFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF423FFFFF3BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFF199FFFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      LOC => "RAMB16_X0Y0",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(14),
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"000001E000000001FFE000000000000000000000000000000000000000000000",
      INIT_08 => X"E000000001FFE000000000000000000000000000000000000000000000000000",
      INIT_09 => X"00001E0000000000000000000000000000000000000000000000000000000001",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000001E00000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000001E0000000001E",
      INIT_0C => X"0000000000000000000000000000000000000001FF81E1E07FE07F801E000000",
      INIT_0D => X"0000000000000000000000000000000001FF81E1E07FE07F801E000000000000",
      INIT_0E => X"000000000000000000000000000001E1E1E1E1E1E0001E000000000000000000",
      INIT_0F => X"000000000000000000000001E1E1E1E1E1E0001E000000000000000000000000",
      INIT_10 => X"000000000000000001E079E1E1E1E0001E000000000000000000000000000000",
      INIT_11 => X"000000000001E079E1E1E1E0001E000000000000000000000000000000000000",
      INIT_12 => X"00007F801FE1E1E1FF801E000000000000000000000000000000000000000000",
      INIT_13 => X"801FE1E1E1FF801E000000000000000000000000000000000000000000000000",
      INIT_14 => X"E1E1E1E01E00000000000000000000000000000000000000000000000000007F",
      INIT_15 => X"E01E0000000000000000000000000000000000000000000000000001E00079E1",
      INIT_16 => X"00000000000000000000000000000000000000000000000001E00079E1E1E1E1",
      INIT_17 => X"00000000000000000000000000000000000000000001E001E1E1E1E1E1E01E00",
      INIT_18 => X"00000000000000000000000000000000000001E001E1E1E1E1E1E01E00000000",
      INIT_19 => X"000000000000000000000000000000007FE1E1E1E1E1FF801E00000000000000",
      INIT_1A => X"000000000000000000000000007FE1E1E1E1E1FF801E00000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFC7FFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFFFFFF87FFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFB37FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFF79BFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      LOC => "RAMB16_X0Y3",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(14),
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFDFFFFBFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFEFEEFFFFFFEFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFEE1EFFFFFFEE001EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"1BFFFFFEFC001EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFE",
      INIT_0A => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFA1FDFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFE1FFAFFFFFEE1",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE007C1E1F801F807FE1EEFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE007E1E1F801F8036E1FFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C1E0E1C1E1FFF61FFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFE160E0E1E1A1DFFC0FBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFE1F841E1E1E1FF7E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFEFE1E861E1E1E1FEAE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFF807FE01E1E1E007FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"7FE01E1E1E003FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"1E1E1E1FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80",
      INIT_15 => X"1EE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E17FF861E",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FAF861E1E1E1E",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FE161E1E1E1E1EE1FF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFE1E1E1E1E1E15E1FFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7801E1E1E1E1E007FE1FFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF800A0A0A0A0A007741FFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFBFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFF7FFFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FF9FF7F7F7F7F7FF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"7F7F7F7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FEFFFBEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F",
      INIT_21 => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFE",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"00000000000000000000000000000000000000001E0000002800000000000000",
      INIT_3D => X"0000000000000000000000000000000000130000004000000000000000000000",
      INIT_3E => X"0000000000000000000000000000208000001800000000000000000000000000",
      INIT_3F => X"0000000000000000000000B14000007000000000000000000000000000000000",
      LOC => "RAMB16_X0Y1",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(14),
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000200400000020000400000000",
      INIT_02 => X"0000000000000000000000000000000000400000000040000000000000000000",
      INIT_03 => X"0000000000000000000000000000090000000009000000000000000000000000",
      INIT_04 => X"0000000000000000000000101100000010001100000000000000000000000000",
      INIT_05 => X"0000000000000000000100000000000100000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000100100000010000100000000000000000000000000000000000000000000",
      INIT_08 => X"0400000102000100000000000000000000000000000000000000000000000000",
      INIT_09 => X"00000000000000000000000000000000000000000000000000000000000D0000",
      INIT_0A => X"0100000000000000000000000000000000000000000000000000008004002000",
      INIT_0B => X"0000000000000000000000000000000000000000000000402000000500000100",
      INIT_0C => X"0000000000000000000000000000000000000020000200000000000000110000",
      INIT_0D => X"0000000000000000000000000000000020000000000000004900000000000000",
      INIT_0E => X"0000000000000000000000000000000200100200000080000000000000000000",
      INIT_0F => X"0000000000000000000000000810100004020021040000000000000000000000",
      INIT_10 => X"0000000000000000000002000000000800000000000000000000000000000000",
      INIT_11 => X"0000000001000100000000001500000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000004000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000100",
      INIT_15 => X"010000000000000000000000000000000000000000000000000000C008000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000500000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000008000800000000010000",
      INIT_18 => X"00000000000000000000000000000000000000000000000000000A0000000000",
      INIT_19 => X"0000000000000000000000000000004800000000000000000000000000000000",
      INIT_1A => X"000000000000000000000000000014141414140008A000000000000000000000",
      INIT_1B => X"0000000000000000000004000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000004020202020200000000000000000000000000000000000000",
      INIT_1D => X"0000000080000000000000080100000000000000000000000000000000000000",
      INIT_1E => X"0060080808080800900000000000000000000000000000000000000000000000",
      INIT_1F => X"8080808000020000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0100041100000000000000000000000000000000000000000000000000008080",
      INIT_21 => X"1000000000000000000000000000000000000000000000000000000001010101",
      INIT_22 => X"0000000000000000000000000000000000000000000000004000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000003000000000000000",
      INIT_3D => X"0000000000000000000000000000000000310000004000000000000000000000",
      INIT_3E => X"000000000000000000000000000042000000B800000000000000000000000000",
      INIT_3F => X"0000000000000000000000998000003000000000000000000000000000000000",
      LOC => "RAMB16_X1Y2",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X1Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(14),
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"00000000000000000000000000000000000C0000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000330000007000000000000000000000000000",
      INIT_3F => X"0000000000000000000000798000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y7",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ENAINV : X_INV
    generic map(
      LOC => "RAMB16_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(14),
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFFFFF7FFFFBFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFDFFFFBFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFE7EFFFFFFFE007EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"9FFFFFFEFDA57EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF1FBFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CDFFE3EFFFFBFDFE5",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF847E7FD7827FC87FE9FFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FE3FBFCA3FF07EF3FFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F7EAF3E1EBFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFDE361F5E3E149FFDE5FBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFEFF9E6E3F3C1FF7E3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFEFE1E961E1E1E3FEBE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFF987FE01E1E1E007FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"7FFC1E1E1E54FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"1E1E1E3FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80",
      INIT_15 => X"36E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFD7FF8F1E",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FAF8E1E1E1E9E",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36FF1E1E1E1EDFDFE1FF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE3FFF0F1E1E1E3F35E1FFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF995E9E1E1E1E49FFE1FFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFA2ABABABABAB007F5DFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FF37FBFBFBFBFBFFEFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFBFBFBFBFBFFFE",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000002200000088000000000000000000000000000000000000",
      INIT_35 => X"0000000000005000000056000000000000000000000000000000000000000000",
      INIT_36 => X"0000000B00000081000000000000000000000000000000000000000000000000",
      INIT_37 => X"7000000070000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0020000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000600000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000800000001700",
      INIT_3B => X"0000000000000000000000000000000000000000000000510000004000000000",
      INIT_3C => X"00000000000000000000000000000000000000007F0000006E00000000000000",
      INIT_3D => X"000000000029F57EF50000000000A400F5D3804C57C5A0000000000000000000",
      INIT_3E => X"0000CA7533750000000000290075A0ECC88498220000000000000000000000C3",
      INIT_3F => X"42A4420000000000D00042B1702001F032000000000000000000000023000000",
      LOC => "RAMB16_X0Y7",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ENA_INTNOT,
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"00000000003800F089F84140E2F40000000000000000000000820000000000B4",
      INIT_01 => X"0000580008AB78CD01C1F400000000000000000000004A000000000003F0EDF0",
      INIT_02 => X"00A0ED7685C184C9000000000000000000000008000000000084088008000000",
      INIT_03 => X"0F2247FC8600000000000000000000009A00000000000DA006A0000000000082",
      INIT_04 => X"1C590000000000000000000000560000000000020C400C000000000004000CE6",
      INIT_05 => X"000000000000000000003D00000000001BE57DE5000000000041FFE5000CDBBE",
      INIT_06 => X"0000783D2010485FD1253D01B857E87FE00015AC3D10A0FFE00407390D80A000",
      INIT_07 => X"8411C0821044107400241CC9E1E000B50F74C08162E0C40385FE008200000000",
      INIT_08 => X"A020A98618C6009FB5E5E000291E1844A6A5E0F9E0672780DA00000000000000",
      INIT_09 => X"6DA87F881E0FE1E00031EDA87FA611E058703AE70021000000000000A0040E44",
      INIT_0A => X"882EB1E1E00020B3C87DEE11E0F22E1DE70018000000000000A1FFAF7FE47FE3",
      INIT_0B => X"E5E00041F5F3DBCC29E0038501EC0004000000000000C5F7C77DC41EE3E1C8FF",
      INIT_0C => X"B1F9EBE3F4D5E010A7A0ED00000000000000002C75EFDBBC1E3DE3F3C800DA5D",
      INIT_0D => X"D2F27FE04C0698C7000000000000000053EDD9E3E83E9FE3EB64243F67E1E000",
      INIT_0E => X"E0183409F0000200000000000094F3F3D2F05F97D1E3F1B89E6C7FE0004107E3",
      INIT_0F => X"FFD7E80300000000000001E1E7E1E61EC1EDE7FC801EF5FFE00000A761EDE2FF",
      INIT_10 => X"0200000000000001E5E5E1E19E93CBE5FF099E7519E0000001C4CBE519E04A88",
      INIT_11 => X"0000000001BDF9E1D077AFC3F9BFE1774281E0000087E5C3E881E01361F33FC4",
      INIT_12 => X"000133E3E1E8EC01A3E3E9E0ECF0A5E0000009F1A3E2A5E05D100CFF00820000",
      INIT_13 => X"E1E1F01E0DE1E1E5701E080BE0000077E5E1E00BE0BFE0FEFF80420000000000",
      INIT_14 => X"3E69E5C1E1E63EA03FE000009BE1E5C03FE07FE7FF18000200000000000001E1",
      INIT_15 => X"E3E1609E0C01E0000001F3F1E401E0EFE7FC00000200000000000001E1C1E1E2",
      INIT_16 => X"FFE519E0000001E8FFE419E0360F6E78200100000000000001F5E3E1E49E01F1",
      INIT_17 => X"E5000041E57D8241E5200FE1FF4000CD000000000001FFA5E1E1FFFCFFA5FF29",
      INIT_18 => X"040C4020040C762000FF200026000000000094FFC9FFFFFFE5FD81FF99FFE541",
      INIT_19 => X"4182A0B7E0001F200011000000000053E5008080000C7D600000000C040C0000",
      INIT_1A => X"51E000FF20400800000000002CF036202000A0EAB0003C00A082A0000082A006",
      INIT_1B => X"FF40D00D0000000000C5FC69101000083F4100180008580800005808801A5808",
      INIT_1C => X"040000000000A1EAD3C4C400F09C96009900F038F0000038F0ED1C38F097F000",
      INIT_1D => X"000000A0FFE17070004203FA00240042D0420000D042A40BD04297F0007FA00C",
      INIT_1E => X"006FF29A9A00753FBA00000075297500002975339429751FE0001F018E060000",
      INIT_1F => X"444400F54410000000F5A4F50000A4F57E25A4F510F0007F1387070000000000",
      INIT_20 => X"00000000000000000000000000000000000BF0003F8F09070000000000780826",
      INIT_21 => X"00000000000000000000000000000BF8007FC00C820000000000000000000000",
      INIT_22 => X"00000000000000000000006DF00007C100810000000000000000000000000000",
      INIT_23 => X"00000000000000005478003FE004050000000000000000000000000000000000",
      INIT_24 => X"000000000026F8001FE026060000000000000000000000000000000000000000",
      INIT_25 => X"00003EFE001FE028080000000000000000000000000000000000000000000000",
      INIT_26 => X"6E0003F94ACE0000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FCE6120000000000000000000000000000000000000000000000000000000049",
      INIT_28 => X"00000000000000000000000000000000000000000000000000000000099F0007",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000C00002004216",
      INIT_2A => X"00000000000000000000000000000000000000000000003FFFFFFFFFF9000000",
      INIT_2B => X"0000000000000000000000000000000000000000CE802410C09C000000000000",
      INIT_2C => X"0000000000000000000000000000000000B224000004D1000000000000000000",
      INIT_2D => X"00000000000000000000000000008A444088083C000000000000000000000000",
      INIT_2E => X"00000000000000000000000460AA850014000000000000000000000000000000",
      INIT_2F => X"00000000000000001D8830092088000000000000000000000000000000000000",
      INIT_30 => X"000000000045700E060131000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => sig_romTitle_addr14(14),
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"00000000000000005DC000003000000000000000000000000000000000000000",
      INIT_01 => X"000000000075E000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000023000004C00000000000000000000000000000000000000000000000000",
      INIT_03 => X"1000007C00000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"1C8000000000000000000000000000000000000000000000000000000000001C",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000020060000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000008074603840000",
      INIT_07 => X"000000000000000000000000000000000000000000000101C3FF800000000000",
      INIT_08 => X"000000000000000000000000000000000000000000EFC7000000000000000000",
      INIT_09 => X"00000000000000000000000000000000000831E5000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000DE7000000000000000000000000000000",
      INIT_0B => X"00000000000000000000000006E7000000000000000000000000000000000000",
      INIT_0C => X"000000000000000000C0E6000000000000000000000000000000000000000000",
      INIT_0D => X"000000000000F000000000000000000000000000000000000000000000000000",
      INIT_0E => X"00000007E0000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"FF8FF00000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000003",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000FC7F82",
      INIT_12 => X"00000000000000000000000000000000000000000000000000F8027F81000000",
      INIT_13 => X"00000000000000000000000000000000000000000003F1FEFF00000000000000",
      INIT_14 => X"00000000000000000000000000000000000007E3FCE000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000FC7FE0020000000000000000000000000",
      INIT_16 => X"0000000000000000000000000807FD0720000000000000000000000000000000",
      INIT_17 => X"00000000000000000000037E7F20000000000000000000000000000000000000",
      INIT_18 => X"00000000000001E0007F40004000000000000000000000000000000000000000",
      INIT_19 => X"00000007E0001F40002000000000000000000000000000000000000000000000",
      INIT_1A => X"01E0007F40001000000000000000000000000000000000000000000000000000",
      INIT_1B => X"7F20C00000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"000000000000000000000000000000000000000000000000000000000007E000",
      INIT_1D => X"000000000000000000000000000000000000000000000000000007E0007F2058",
      INIT_1E => X"000000000000000000000000000000000000000000000007F0001FB1CE000000",
      INIT_1F => X"000000000000000000000000000000000000000008F0007F9B83000000000000",
      INIT_20 => X"000000000000000000000000000000000003F0007F8F00400000000000000000",
      INIT_21 => X"000000000000000000000000000003F0003F8000000000000000000000000000",
      INIT_22 => X"000000000000000000000003F8000FC080800000000000000000000000000000",
      INIT_23 => X"00000000000000000078001FC140800000000000000000000000000000000000",
      INIT_24 => X"000000000001FC001FE208800000000000000000000000000000000000000000",
      INIT_25 => X"000000FC000FF200840000000000000000000000000000000000000000000000",
      INIT_26 => X"1E0001F020080000000000000000000000000000000000000000000000000000",
      INIT_27 => X"F94A780000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"00000000000000000000000000000000000000000000000000000000003F0003",
      INIT_29 => X"00000000000000000000000000000000000000000000000000001F8001FC8400",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => sig_romTitle_addr14(14),
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0000000000000000AC9000008200000000000000000000000000000000000000",
      INIT_01 => X"0000000000D46800000500000000000000000000000000000000000000000000",
      INIT_02 => X"00003A1800001400000000000000000000000000000000000000000000000000",
      INIT_03 => X"1200007800000000000000000000000002000000000000000000000000000000",
      INIT_04 => X"28000000000000000000000000040000000000000000000000000000000000D8",
      INIT_05 => X"0000000000000000000000000000000000800A800000000000000080300D0020",
      INIT_06 => X"00000000000000000000000000080000000000000000010400080A859E8C0000",
      INIT_07 => X"0000000000000000000000000000000000000000010000018FFD800000000000",
      INIT_08 => X"000000000000001000000000000000000000000010DE87808000000000000000",
      INIT_09 => X"80400400080000000000A04000000000000C5B05800000000000000000000000",
      INIT_0A => X"0000010000000000200200000000000ACE001000000000000000000000000800",
      INIT_0B => X"000000000800202000000000C3CF000C00000000000000080002801000002000",
      INIT_0C => X"00000000000000000241E8000400000000000000810020000000000000000400",
      INIT_0D => X"010000000001C0BB000000000000000000000000000000000080000000000000",
      INIT_0E => X"000006DA5E000000000000000001000001000000000020000000000000000100",
      INIT_0F => X"7FFBD00200000000000000000000000000000080000000000000000000000000",
      INIT_10 => X"0000000000000000000100000000000101000000000000000021000000000005",
      INIT_11 => X"000000000080E00000000020E00000000000000000000020A00000024AEABFCC",
      INIT_12 => X"000020200000000000202000000000000000000100000000042C15FF80800000",
      INIT_13 => X"0000000000000000000000000000000000000000000DE27DFF00A00000000000",
      INIT_14 => X"00000100400000000000000000000100000017C3FF9600100000000000000000",
      INIT_15 => X"0000200000000000000000000000003FEFFC0030000000000000000000000000",
      INIT_16 => X"0080000000000000410000002587EF0840000000000000000000000000000000",
      INIT_17 => X"80000000800A000080000F1DFE40000000000000000000000000000041000000",
      INIT_18 => X"00000000000022DE009E20002000000000000101000000008000000000008000",
      INIT_19 => X"0000000FF0003E20000000000000000000000000000000000000000000000000",
      INIT_1A => X"07F000FF20600800000000000000000000000010000000000000000000000000",
      INIT_1B => X"7FA0780800000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"00000000000000000000000000000000000000000000000000000000000FE000",
      INIT_1D => X"00000000000000000000044000000000000000000000000000001FF000FF31CC",
      INIT_1E => X"000000000000000000000000000000000000000000000003E0000F1094000000",
      INIT_1F => X"000000000000000000000000000000000000000001E0003F81C7800000000000",
      INIT_20 => X"000000000000000000000000000000000005F0007F8782400000000000000000",
      INIT_21 => X"000000000000000000000000000003F8003FC604C00000000000000000000000",
      INIT_22 => X"00000000000000000000000078002F8140020000000000000000000000000000",
      INIT_23 => X"0000000000000000043C000FC38C860000000000000000000000000000000000",
      INIT_24 => X"000000000001FC001FC14A840000000000000000000000000000000000000000",
      INIT_25 => X"0000037E001FE13B880000000000000000000000000000000000000000000000",
      INIT_26 => X"9F0001F3195A0000000000000000000000000000000000000000000000000000",
      INIT_27 => X"F9810C0000000000000000000000000000000000000000000000000000000001",
      INIT_28 => X"00000000000000000000000000000000000000000000000000000000008E0005",
      INIT_29 => X"00000000000000000000000000000000000000000000000000007F0001FE4820",
      INIT_2A => X"00000000000000000000000000000000000000000000001FFFFFFFFFF0000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y3",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => sig_romTitle_addr14(14),
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"000000000000000089F000006000000000000000000000000000000000000000",
      INIT_01 => X"0000000000AB7800004100000000000000000000000000000000000000000000",
      INIT_02 => X"00006D7000008400000000000000000000000000000000000000000000000000",
      INIT_03 => X"0E0001FC0000000000000000000000001C000000000000000000000000000000",
      INIT_04 => X"1C0000000000000000000000001A000000000000000000000000000000000066",
      INIT_05 => X"000000000000000000001E00000000001F607560000000000001FF60000C0002",
      INIT_06 => X"000000000000001E000000000017E07FE0000000000000FBE00407010D808000",
      INIT_07 => X"000000000000000000001E01E1E000000000000000E0000385FE000000000000",
      INIT_08 => X"000000000000000E01E1E000000000000001E000006727808000000000000000",
      INIT_09 => X"61A07B801601E1E0000141A07F8001E000003AE7000000000000000000000000",
      INIT_0A => X"801E00E1E00001E1C07D8001E000001DE7001000000000000001FF807FE017E1",
      INIT_0B => X"E1E00001F1E1C1C001E0000001EC000000000000000001F7807D600FE1E1C07F",
      INIT_0C => X"01F9E1E1E001E00001A0ED00000000000000000160E1C1E01E01E1E1E0001A01",
      INIT_0D => X"E0E07FE0000098C7000000000000000001E1E1E1E01E01E1E160001E01E1E000",
      INIT_0E => X"E0000409F0000000000000000000E1E1E0E01E01E1E1C0001E007FE0000006E1",
      INIT_0F => X"FFD7E80000000000000001E1E1E1E01E01E1E160001E007FE0000007E1E1E07F",
      INIT_10 => X"0000000000000001E1E0E1E01E01E1E0FE801E0001E0000001C0E1E001E00000",
      INIT_11 => X"00000000016101E1E01E01C101FF801E0001E0000001E1C14001E000F1F33FC4",
      INIT_12 => X"0001C1C1E1E01E01E1C1C1E01E0001E0000001E0E1E001E005100CFF00800000",
      INIT_13 => X"E1E1E01E01E1E1E1E01E0001E0000001E1E1E001E00FE0FEFF80400000000000",
      INIT_14 => X"1E01E0E1A1E01E0001E0000001E1E0E001E01FE7FF18000000000000000001E1",
      INIT_15 => X"E1E1C01E0001E0000001E1E1E001E00FE7FC00000000000000000001E1E1E1E0",
      INIT_16 => X"FF6001E0000001E03E8001E0360F6E78200000000000000001E1E1E1E01E01E1",
      INIT_17 => X"600000016075800160200FE1FF400000000000000001FF81E1E1FFE03E81FF81",
      INIT_18 => X"000000000000062000FF200000000000000000FE81E1E1FF607F81FF81FF6001",
      INIT_19 => X"00000007E0001F200000000000000001E0000000000078000000000000000000",
      INIT_1A => X"01E000FF204000000000000001E0000000000068000000000000000000000000",
      INIT_1B => X"FF40D008000000000001E000000000001E000000000000000000000000000000",
      INIT_1C => X"00000000000001E000000000001E00000000000000000000000000000007F000",
      INIT_1D => X"000000007FE00000000003B8000000000000000000000000000007F0007FA00C",
      INIT_1E => X"007FE00000000007F800000000000000000000000000000FE0001F018E000000",
      INIT_1F => X"000000000000000000000000000000000000000000F0007F1387000000000000",
      INIT_20 => X"000000000000000000000000000000000003F0003F8F09040000000000000000",
      INIT_21 => X"000000000000000000000000000003F8007FC00C820000000000000000000000",
      INIT_22 => X"000000000000000000000005F00007C100800000000000000000000000000000",
      INIT_23 => X"00000000000000000078003FE004040000000000000000000000000000000000",
      INIT_24 => X"000000000002F8001FE026060000000000000000000000000000000000000000",
      INIT_25 => X"000000FE001FE0280A0000000000000000000000000000000000000000000000",
      INIT_26 => X"6E0003F94ACE0000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FCE6100000000000000000000000000000000000000000000000000000000001",
      INIT_28 => X"00000000000000000000000000000000000000000000000000000000009F0007",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000400002004210",
      INIT_2A => X"00000000000000000000000000000000000000000000001FFFFFFFFFF0000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y0",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => sig_romTitle_addr14(14),
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFF5DCFFFFFB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFF75E7FFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFF8237FFFF4CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"11FFFE7CFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"1CFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFE01F801FFFFFFFFFFFFE001FE006FFFC",
      INIT_06 => X"FFFFFFFFFFFFFFE1FFFFFFFFFFE01F801FFFFFFFFFFFFE001FF8077E03847FFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFE1FE1E1FFFFFFFFFFFFFFE1FFF01C3FF80FFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFE1FE1E1FFFFFFFFFFFFFFE1FFFE0EFC7007FFFFFFFFFFFFFFF",
      INIT_09 => X"1E1F807FE1FE1E1FFFFE1E1F807FFE1FFFF831E5003FFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"7FE1FE1E1FFFFE1E1F807FFE1FFFFE0DE7000FFFFFFFFFFFFFFE007F801FE01E",
      INIT_0B => X"1E1FFFFE061E1E1FFE1FFFFF06E70007FFFFFFFFFFFFFE007F801FE01E1E1F80",
      INIT_0C => X"FE061E1E1FFE1FFFFEC0E60003FFFFFFFFFFFFFE1E1E1E1FE1FE1E1E1FFFE1FE",
      INIT_0D => X"1E1F801FFFFEF0000003FFFFFFFFFFFFFE1E1E1E1FE1FE1E1E1FFFE1FE1E1FFF",
      INIT_0E => X"1FFFF807E00003FFFFFFFFFFFFFE1E1E1E1FE1FE1E1E1FFFE1FF801FFFFFF81E",
      INIT_0F => X"FF8FF003FFFFFFFFFFFFFE1E1E1E1FE1FE1E1E1FFFE1FF801FFFFFF81E1E1F80",
      INIT_10 => X"03FFFFFFFFFFFFFE1E1E1E1FE1FE1E1E007FE1FFFE1FFFFFFE1E1E1FFE1FFFFB",
      INIT_11 => X"FFFFFFFFFE1E1E1E1FE1FE1E1E007FE1FFFE1FFFFFFE1E1E1FFE1FFF00FC7F82",
      INIT_12 => X"FFFE1E1E1E1FE1FE1E1E1E1FE1FFFE1FFFFFFE1E1E1FFE1FF8F8027F8103FFFF",
      INIT_13 => X"1E1E1FE1FE1E1E1E1FE1FFFE1FFFFFFE1E1E1FFE1FF3F1FEFF0003FFFFFFFFFF",
      INIT_14 => X"E1FE1E1E1E1FE1FFFE1FFFFFFE1E1E1FFE1FE7E3FCE00003FFFFFFFFFFFFFE1E",
      INIT_15 => X"1E1E1FE1FFFE1FFFFFFE1E1E1FFE1FEFC7FE002003FFFFFFFFFFFFFE1E1E1E1F",
      INIT_16 => X"001FFE1FFFFFFE1F807FFE1FC807FD072001FFFFFFFFFFFFFE1E1E1E1FE1FE1E",
      INIT_17 => X"1FFFFFFE1F807FFE1FC0037E7F2000FFFFFFFFFFFFFE007E1E1E001F807E007E",
      INIT_18 => X"FFFFFFFFFFFFF1E0007F40007FFFFFFFFFFFFE007E1E1E001F807E007E001FFE",
      INIT_19 => X"FFFFFFF7E0001F40003FFFFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFFFFFFFFF",
      INIT_1A => X"F1E0007F40001FFFFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"7F20C007FFFFFFFFFFFE1FFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"07FFFFFFFFFFFE1FFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E000",
      INIT_1D => X"FFFFFFFF801FFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E0007F2058",
      INIT_1E => X"FF801FFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F0001FB1CE07FFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F0007F9B8307FFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0007F8F0043FFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0003F800001FFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFBF8000FC08081FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFC78001FC14081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFDFC001FE20881FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFEFC000FF20085FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"1E0001F02009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"F94A7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F0003",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F8001FC8407",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y2",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => sig_romTitle_addr14(14),
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFFAC97FFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFD46FFFFF857FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFF3A1FFFFE147FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"13FFFE787FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"287FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFE05F865FFFFFFFFFFFFE005FF00D7FC8",
      INIT_06 => X"FFFFFFFFFFFFFFE1FFFFFFFFFFF81F801FFFFFFFFFFFFF081FF80AB59E8C7FFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFE1FE1E1FFFFFFFFFFFFFFF1FFE018FFD80FFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFE1FE3E1FFFFFFFFFFFFFFE1FFFD0DE8780FFFFFFFFFFFFFFFF",
      INIT_09 => X"9E5F807FE1FE1E1FFFFE1E5F807FFE1FFFFC5B05801FFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"7FE1FE1E1FFFFE1E3F827FFE1FFFFC0ACE000FFFFFFFFFFFFFFE007F801FE01E",
      INIT_0B => X"3E1FFFFE0E1E3E3FFE1FFFFEC3CF000BFFFFFFFFFFFFFE087F821FE01E1E3F82",
      INIT_0C => X"FE461E1E1FFE1FFFFC41E80007FFFFFFFFFFFFFE9E1E3E3FE1FE1E1E3FFFE5FE",
      INIT_0D => X"1F1F801FFFFFC0BB0003FFFFFFFFFFFFFE1E1E1E1FE1FF1E1E9FFFE1FE1E1FFF",
      INIT_0E => X"1FFFFEDA5E0003FFFFFFFFFFFFFF1E1E1F1FE1FE1E1E1FFFE1FF801FFFFFF81E",
      INIT_0F => X"7FFBD001FFFFFFFFFFFFFE1E1E1E1FE1FE1E1E3FFFE1FF801FFFFFF81E1E1F80",
      INIT_10 => X"01FFFFFFFFFFFFFE1E1E1E1FE1FE1E1E007FE1FFFE1FFFFFFE3F1E1FFE1FFFF5",
      INIT_11 => X"FFFFFFFFFE1E1E1E1FE1FE3E1E007FE1FFFE1FFFFFFE1F3E1FFE1FFD4AEABFCC",
      INIT_12 => X"FFFE1E1E1E1FE1FE1E1E1E1FE1FFFE1FFFFFFE1E1E1FFE1FFC2C15FF8081FFFF",
      INIT_13 => X"1E1E1FE1FE9E1E1E1FE1FFFE1FFFFFFE1E9E1FFE1FFDE27DFF00A1FFFFFFFFFF",
      INIT_14 => X"F1FE1E5E1E1FF1FFFE1FFFFFFF1E1E5FFE1FD7C3FF960011FFFFFFFFFFFFFE1E",
      INIT_15 => X"1E1E1FE1FFFE1FFFFFFE1E3E1FFE1FDFEFFC003003FFFFFFFFFFFFFE1E5E1E1F",
      INIT_16 => X"005FFE1FFFFFFE3F827FFE1FE587EF084001FFFFFFFFFFFFFE1E1E1E1FE1FE3E",
      INIT_17 => X"5FFFFFFE5F867FFE5FC00F1DFE40007FFFFFFFFFFFFE007E1E1E001F827E007E",
      INIT_18 => X"FFFFFFFFFFFFC2DE009E20001FFFFFFFFFFFFF007E1E1E005F807E007E005FFE",
      INIT_19 => X"FFFFFFEFF0003E20001FFFFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFFFFFFFFF",
      INIT_1A => X"E7F000FF206007FFFFFFFFFFFE1FFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"7FA0780FFFFFFFFFFFFE1FFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"03FFFFFFFFFFFE1FFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE000",
      INIT_1D => X"FFFFFFFFA01FFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF000FF31CC",
      INIT_1E => X"FF801FFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E0000F109407FFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E0003F81C787FFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0007F878243FFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF8003FC604C1FFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFF878002F814003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFF83C000FC38C87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFDFC001FC14A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFD7E001FE13B89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"9F0001F3195BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"F9810FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E0005",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F0001FE4827",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y1",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => sig_romTitle_addr14(14),
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"FFFFFFFFFFFFFFFF89F7FFFF61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFAB7FFFFFC17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFF6D77FFFE847FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"0FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"1C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF9BFFFFFFFFFFFFFFFBFC00C7FCA",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFEF7FFF407310D80FFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE0385FE00FFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC0672780FFFFFFFFFFFFFFFF",
      INIT_09 => X"7FBFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF03AE7001FFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFDFFDFFFFFFFFFC1DE7001FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"DFFFFFFFF7FFDFDFFFFFFFFE01EC0003FFFFFFFFFFFFFFF7FFFDFFFFFFFFDFFD",
      INIT_0C => X"FFBFFFFFFFFFFFFFFDA0ED0003FFFFFFFFFFFFFF7FFFDFDFFFFFFFFFDFFFFBFF",
      INIT_0D => X"FEFFFFFFFFFE98C70003FFFFFFFFFFFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFF",
      INIT_0E => X"FFFFFC09F00003FFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFD7E801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFF0",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFDF1F33FC4",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD100CFF0081FFFF",
      INIT_13 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFE0FEFF8041FFFFFFFFFF",
      INIT_14 => X"EFFFFFBFFFFFEFFFFFFFFFFFFEFFFFBFFFFFDFE7FF180001FFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFCFE7FC000003FFFFFFFFFFFFFFFFBFFFFF",
      INIT_16 => X"FFBFFFFFFFFFFFDFFDFFFFFFF60F6E782001FFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_17 => X"BFFFFFFFBFF9FFFFBFE00FE1FF40007FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFC62000FF20001FFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFBFFF",
      INIT_19 => X"FFFFFFE7E0001F20001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"E1E000FF204007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FF40D00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F000",
      INIT_1D => X"FFFFFFFFDFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F0007FA00C",
      INIT_1E => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001F018E07FFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0007F138707FFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0003F8F0907FFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF8007FC00C83FFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFDF00007C10081FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFF878003FE00405FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFEF8001FE02605FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFCFE001FE0280BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"6E0003F94ACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FCE613FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F0007",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400002004217",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X1Y5",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => sig_romTitle_addr14(14),
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram : X_RAMB16_S1_S1
    generic map(
      INIT_A => X"0",
      INIT_B => X"0",
      SRVAL_A => X"0",
      SRVAL_B => X"0",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"00000000000000005DC80000B200000000000000000000000000000000000000",
      INIT_01 => X"000000000075E000000080000000000000000000000000000000000000000000",
      INIT_02 => X"0000823000014C80000000000000000000000000000000000000000000000000",
      INIT_03 => X"1000007C80000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"1C8000000000000000000000000000000000000000000000000000000000009C",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000020068034",
      INIT_06 => X"0000000000000000000000000000000000000000000000000008074E03840000",
      INIT_07 => X"000000000000000000000000000000000000000000000101C3FF800000000000",
      INIT_08 => X"000000000000000000000000000000000000000020EFC7000000000000000000",
      INIT_09 => X"00000000000000000000000000000000000831E5002000000000000000000000",
      INIT_0A => X"0000000000000000000000000000020DE7000000000000000000000000000000",
      INIT_0B => X"00000000000000000000000106E7000400000000000000000000000000000000",
      INIT_0C => X"000000000000000002C0E6000000000000000000000000000000000000000000",
      INIT_0D => X"000000000000F000000000000000000000000000000000000000000000000000",
      INIT_0E => X"00000007E0000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"FF8FF00200000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"020000000000000000000000000000000000000000000000000000000000000B",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000200FC7F82",
      INIT_12 => X"00000000000000000000000000000000000000000000000000F8027F81020000",
      INIT_13 => X"00000000000000000000000000000000000000000003F1FEFF00020000000000",
      INIT_14 => X"00000000000000000000000000000000000027E3FCE000020000000000000000",
      INIT_15 => X"0000000000000000000000000000002FC7FE0020000000000000000000000000",
      INIT_16 => X"0000000000000000000000000807FD0720000000000000000000000000000000",
      INIT_17 => X"00000000000000000000037E7F20008000000000000000000000000000000000",
      INIT_18 => X"00000000000031E0007F40006000000000000000000000000000000000000000",
      INIT_19 => X"00000017E0001F40002000000000000000000000000000000000000000000000",
      INIT_1A => X"11E0007F40001800000000000000000000000000000000000000000000000000",
      INIT_1B => X"7F20C00000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"040000000000000000000000000000000000000000000000000000000017E000",
      INIT_1D => X"000000000000000000000000000000000000000000000000000017E0007F2058",
      INIT_1E => X"000000000000000000000000000000000000000000000007F0001FB1CE000000",
      INIT_1F => X"000000000000000000000000000000000000000008F0007F9B83000000000000",
      INIT_20 => X"000000000000000000000000000000000003F0007F8F00400000000000000000",
      INIT_21 => X"000000000000000000000000000003F0003F8000000000000000000000000000",
      INIT_22 => X"000000000000000000000003F8000FC080800000000000000000000000000000",
      INIT_23 => X"00000000000000000478001FC140800000000000000000000000000000000000",
      INIT_24 => X"000000000001FC001FE208800000000000000000000000000000000000000000",
      INIT_25 => X"000002FC000FF200840000000000000000000000000000000000000000000000",
      INIT_26 => X"1E0001F020080000000000000000000000000000000000000000000000000000",
      INIT_27 => X"F94A780000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"00000000000000000000000000000000000000000000000000000000003F0003",
      INIT_29 => X"00000000000000000000000000000000000000000000000000009F8001FC8400",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000008000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      LOC => "RAMB16_X0Y6",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => U1_q(0),
      CLKB => '0',
      ENA => sig_romTitle_addr14(14),
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(13) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q,
      ADDRA(12) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q,
      ADDRA(11) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q,
      ADDRA(10) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q,
      ADDRA(9) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q,
      ADDRA(0) => 
NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q,
      ADDRB(13) => '0',
      ADDRB(12) => '0',
      ADDRB(11) => '0',
      ADDRB(10) => '0',
      ADDRB(9) => '0',
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_DIA0,
      DIB(0) => '0',
      DOA(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_ram_douta,
      DOB(0) => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_DOB0
    );
  tank1font10s_B6 : X_RAMB16_S4
    generic map(
      INIT_00 => X"000008ceffff600000000ef73ffbfe0000000e19d1151e000000000000000000",
      INIT_01 => X"00000008cc80000000000c88effec80000000c88777cc8000000008cefec8000",
      INIT_02 => X"00000c666c9d7f0000ffff39dd93ffff000000c6226c000000fffff7337fffff",
      INIT_03 => X"0000088bc7cb880000000677333f3f0000000000000f3f000000088e8c666c00",
      INIT_04 => X"0000033033333300000008ce888ec80000000137fff7310000000000cfc00000",
      INIT_05 => X"0000e8ce888ec80000000fff00000000000e36c6336c03e000000bbbbbbbbf00",
      INIT_06 => X"000000080f0800000000000c6f6c0000000008ce8888880000000888888ec800",
      INIT_07 => X"0000008cceeff000000000ffeecc8000000000046f6400000000000f00000000",
      INIT_08 => X"0000066f666f660000000000000233300000088088ccc8000000000000000000",
      INIT_09 => X"000000000000000000000b66ebc66c0000000338c6310000000cce333e013ecc",
      INIT_0A => X"000000888f88800000000006cfc60000000008c66666c80000000c8000008c00",
      INIT_0B => X"0000000008c631000000088000000000000000000f0000000000088800000000",
      INIT_0C => X"00000e333e333e0000000f308c633e0000000fcccccccc0000000e333bf73e00",
      INIT_0D => X"000008888c633f0000000e333e000c0000000e333e000f0000000f66f66ee600",
      INIT_0E => X"0000008800088000000000880008800000000c633f333e0000000e333e333e00",
      INIT_0F => X"00000cc0cc633e0000000008c6c800000000000e00e00000000006c80008c600",
      INIT_10 => X"00000e3100013e0000000e333e333e0000000333f336c80000000e0efff33e00",
      INIT_11 => X"00000d33f0013e00000008004c413f0000000f314c413f0000000c6333336c00",
      INIT_12 => X"000003366c66330000000c6666666f0000000c8888888c00000003333f333300",
      INIT_13 => X"00000c6333336c00000003337ffb33000000033333bf730000000f3100000800",
      INIT_14 => X"00000e336c033e00000003336e333e00000076efb3333e00000008000e333e00",
      INIT_15 => X"0000066fbb333300000008c63333330000000e333333330000000c888889bf00",
      INIT_16 => X"00000c0000000c0000000f3108c63f0000000c888c63330000000336c8c63300",
      INIT_17 => X"000f00000000000000000000000036c800000ccccccccc0000000137ec800000",
      INIT_18 => X"00000e3003e0000000000e3336c0000000000b66e6c000000000000000000c88",
      INIT_19 => X"000c66e666b00000000008000c026c0000000e30f3e0000000000b6666e66e00",
      INIT_1A => X"00000336c6300000000c666666e0660000000eccccc0cc00000003333b600000",
      INIT_1B => X"00000e3333e000000000033333e0000000000bbbbf60000000000ecccccccc00",
      INIT_1C => X"00000e3e83e00000000008003be00000000f66e666b00000000800e333e00000",
      INIT_1D => X"000006fbb3300000000008c63330000000000b666660000000000eb888e88800",
      INIT_1E => X"00000e8880888e0000000f38c6f00000000c63f3333000000000036cc6300000",
      INIT_1F => X"000000f336c80000000000000000eb00000000888e8880000000088880888800",
      INIT_20 => X"00000b66e6c06c8000000e30f3e08c6000000b6666606600000e36e310013e00",
      INIT_21 => X"0000c6cc606c000000000b66e6c0c6c000000b66e6c0c80000000b66e6c06600",
      INIT_22 => X"00000c888880660000000e30f3e0c80000000e30f3e0660000000e30f3e06c80",
      INIT_23 => X"0000033f336c0c6c0000033f336c833000000c888880800000000c8888806c80",
      INIT_24 => X"00000e3333e06c80000007666f666f00000007c8ebbe000000000f30e03f008c",
      INIT_25 => X"00000b666660c80000000b6666606c8000000e3333e0c80000000e3333e03300",
      INIT_26 => X"0000088e3003e88000000e333333033000000c633336c330000c63f333303300",
      INIT_27 => X"000088888e888be000000366f62c66c00000088f8f8c630000000e30008026c0",
      INIT_28 => X"00000b66666008c000000e3333e008c000000c88888008c000000b66e6c008c0",
      INIT_29 => X"000000000c08cc80000000000e0eccc000000337ffb330eb0000033333e0eb00",
      INIT_2A => X"000fc63e08c63000000000333f000000000000000f00000000000e3308808800",
      INIT_2B => X"0000000c6b6c00000000000b6c6b0000000008ccc880880000033ff738c63000",
      INIT_2C => X"0088888888888888007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00666666e0000000006666666666666600888888888888880088888888888888",
      INIT_2E => X"0066666666e00000006666666666666600666666666666660088888888800000",
      INIT_2F => X"0088888880000000000000008888888800000000e666666600000000e6666666",
      INIT_30 => X"00888888f888888800888888f000000000000000f888888800000000f8888888",
      INIT_31 => X"006666667666666600888888f8f8888800888888f888888800000000f0000000",
      INIT_32 => X"0066666670f0000000000000f07666660066666670f0000000000000f0766666",
      INIT_33 => X"00000000f0f88888006666667076666600000000f0f000000066666670766666",
      INIT_34 => X"00000000f666666600666666f000000000888888f0f0000000000000f6666666",
      INIT_35 => X"00666666f666666600666666f000000000888888f8f0000000000000f8f88888",
      INIT_36 => X"00ffffffffffffff00888888f0000000000000008888888800888888f8f88888",
      INIT_37 => X"000000000fffffff00ffffffffffffff000000000000000000fffffff0000000",
      INIT_38 => X"00000666666f00000000000000033f00000000e33e3e000000000becceb00000",
      INIT_39 => X"00000ccccceb00000000000e33330000000008ccccf0000000000f308c803f00",
      INIT_3A => X"00000c666ec80e000000076663336c0000000c633f336c0000000e8c666c8e00",
      INIT_3B => X"000003333333e00000000c000c000c000000000e3bbe63000000000ebbe00000",
      INIT_3C => X"00000e0c80008c0000000e008c6c800000000f0888f88800000000f00f00f000",
      INIT_3D => X"0000000eb0eb0000000008800f008800000000888888888800888888888bbe00",
      INIT_3E => X"00000cccccccccf000000000800000000000000088000000000000000008cc80",
      INIT_3F => X"0000000000000000000000eeeeee00000000000008800800000000000ccccc80",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X0Y9"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank1font10s_B6_ADDR(11),
      ADDR(10) => NlwBufferSignal_tank1font10s_B6_ADDR(10),
      ADDR(9) => NlwBufferSignal_tank1font10s_B6_ADDR(9),
      ADDR(8) => NlwBufferSignal_tank1font10s_B6_ADDR(8),
      ADDR(7) => NlwBufferSignal_tank1font10s_B6_ADDR(7),
      ADDR(6) => NlwBufferSignal_tank1font10s_B6_ADDR(6),
      ADDR(5) => NlwBufferSignal_tank1font10s_B6_ADDR(5),
      ADDR(4) => NlwBufferSignal_tank1font10s_B6_ADDR(4),
      ADDR(3) => NlwBufferSignal_tank1font10s_B6_ADDR(3),
      ADDR(2) => NlwBufferSignal_tank1font10s_B6_ADDR(2),
      ADDR(1) => NlwBufferSignal_tank1font10s_B6_ADDR(1),
      ADDR(0) => NlwBufferSignal_tank1font10s_B6_ADDR(0),
      DI(3) => tank1font10s_B6_DIA3,
      DI(2) => tank1font10s_B6_DIA2,
      DI(1) => tank1font10s_B6_DIA1,
      DI(0) => tank1font10s_B6_DIA0,
      DO(3) => sig_tank110sM(4),
      DO(2) => sig_tank110sM(5),
      DO(1) => sig_tank110sM(6),
      DO(0) => sig_tank110sM(7)
    );
  tank1font1s_B10 : X_RAMB16_S4
    generic map(
      INIT_00 => X"0000001377773000000007fecffdf70000000789b88a87000000000000000000",
      INIT_01 => X"0000000133100000000003117ff7310000000311eee331000000000137310000",
      INIT_02 => X"000003666310000000ffffc9bb9cffff000000364463000000fffffeccefffff",
      INIT_03 => X"0000011d3e3d11000000cee66667670000000ef7333333000000011713666300",
      INIT_04 => X"0000033033333300000001371117310000000000171000000000046777776400",
      INIT_05 => X"0000713711173100000007770000000000036013663136300000011117ddd700",
      INIT_06 => X"0000000137310000000000000700000000000137111111000000011111173100",
      INIT_07 => X"00000001133770000000007733110000000000026f6200000000000766600000",
      INIT_08 => X"0000033733373300000000000002666000000110113331000000000000000000",
      INIT_09 => X"0000000000063330000003666313310000000631006600000000036403666300",
      INIT_0A => X"000000111f111000000000063f36000000000100000001000000001333331000",
      INIT_0B => X"00000046310000000000011000000000000000000f0000000000311100000000",
      INIT_0C => X"0000036001006300000007631000630000000300000310000000036677666300",
      INIT_0D => X"0000011110006700000003666766310000000360076667000000000076310000",
      INIT_0E => X"0000031100011000000000110001100000000300036663000000036663666300",
      INIT_0F => X"0000000000066300000006310001360000000007007000000000000136310000",
      INIT_10 => X"0000013666663100000007333333370000000666766310000000036666666300",
      INIT_11 => X"0000013666663100000007333333370000000733333337000000073333333700",
      INIT_12 => X"0000073333333700000003660000000000000311111113000000066667666600",
      INIT_13 => X"0000013666663100000006666677760000000cccccdfec000000073333333700",
      INIT_14 => X"0000036601366300000007333333370000000036666663000000073333333700",
      INIT_15 => X"0000066fddcccc0000000136cccccc000000036666666600000003111119df00",
      INIT_16 => X"000003333333330000000fc63108cf0000000311136ccc0000000cc63136cc00",
      INIT_17 => X"000f000000000000000000000000631000000300000003000000000001376400",
      INIT_18 => X"0000036666300000000006333333370000000366303000000000000000000011",
      INIT_19 => X"0003603666300000000007333733310000000366763000000000036663100000",
      INIT_1A => X"0000073333333700000366000000000000000100001000000000073333333700",
      INIT_1B => X"0000036666300000000003333360000000000ddddfe000000000010000000100",
      INIT_1C => X"0000036036300000000007333360000000000036663000000007333333600000",
      INIT_1D => X"000006fddcc0000000000136ccc0000000000366666000000000001111711000",
      INIT_1E => X"0000001117111000000007310670000000030036666000000000063113600000",
      INIT_1F => X"0000007663100000000000000000630000000711101117000000011110111100",
      INIT_20 => X"0000036630303100000003667630100000000366666066000003001366663100",
      INIT_21 => X"0000300366630000000003663030131000000366303001300000036630306600",
      INIT_22 => X"0000031111306600000003667630013000000366763066000000036676303100",
      INIT_23 => X"0000066766310131000006676631066000000311113013600000031111306310",
      INIT_24 => X"00000366663031000000066667663100000007dd713600000000073333370310",
      INIT_25 => X"0000036666600130000003666660631000000366663001300000036666306600",
      INIT_26 => X"00000117cccc7110000003666666066000000136666316600003003666606600",
      INIT_27 => X"0007d1111711110000000f66666766f00000011f1f136c000000077333733310",
      INIT_28 => X"0000036666603100000003666630310000000311113031000000036630303100",
      INIT_29 => X"0000000007036630000000000703663000000666677760630000033333606300",
      INIT_2A => X"000100c631666e60000000000700000000000066670000000000036631101100",
      INIT_2B => X"000000063136000000000001363100000000013331101100000001c631666e60",
      INIT_2C => X"0011111111111111007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00333333f000000000333333f333333300111111f1f1111100111111f1111111",
      INIT_2E => X"00333333f0f00000003333333333333300333333f0f3333300111111f1f00000",
      INIT_2F => X"00111111f000000000000000f1f1111100000000f333333300000000f0f33333",
      INIT_30 => X"001111111111111100111111f000000000000000f11111110000000011111111",
      INIT_31 => X"0033333333333333001111111111111100111111f111111100000000f0000000",
      INIT_32 => X"00333333f0f0000000000000f0f3333300333333333000000000000033333333",
      INIT_33 => X"00000000f0f1111100333333f0f3333300000000f0f000000033333333333333",
      INIT_34 => X"000000003333333300333333f000000000111111f0f0000000000000f3333333",
      INIT_35 => X"00333333f3333333003333333000000000111111111000000000000011111111",
      INIT_36 => X"00ffffffffffffff001111111000000000000000f111111100111111f1f11111",
      INIT_37 => X"000000000fffffff000000000000000000ffffffffffffff00fffffff0000000",
      INIT_38 => X"0000033333370000000006666666670000026676676300000000036666300000",
      INIT_39 => X"0000000000630000000063333333000000000366663000000000076310136700",
      INIT_3A => X"0000036663013100000007333666310000000136676631000000071366631700",
      INIT_3B => X"0000066666663000000001366766310000000c67fdd7000000000007dd700000",
      INIT_3C => X"0000070013631000000007031000130000000f0111f111000000007007007000",
      INIT_3D => X"0000000630630000000001100f001100000007dd111111110011111111111000",
      INIT_3E => X"00000136e0000000000000001000000000000000110000000000000000036630",
      INIT_3F => X"00000000000000000000003333330000000000000fc63d7000000000066666d0",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X1Y8"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank1font1s_B10_ADDR(11),
      ADDR(10) => NlwBufferSignal_tank1font1s_B10_ADDR(10),
      ADDR(9) => NlwBufferSignal_tank1font1s_B10_ADDR(9),
      ADDR(8) => NlwBufferSignal_tank1font1s_B10_ADDR(8),
      ADDR(7) => NlwBufferSignal_tank1font1s_B10_ADDR(7),
      ADDR(6) => NlwBufferSignal_tank1font1s_B10_ADDR(6),
      ADDR(5) => NlwBufferSignal_tank1font1s_B10_ADDR(5),
      ADDR(4) => NlwBufferSignal_tank1font1s_B10_ADDR(4),
      ADDR(3) => NlwBufferSignal_tank1font1s_B10_ADDR(3),
      ADDR(2) => NlwBufferSignal_tank1font1s_B10_ADDR(2),
      ADDR(1) => NlwBufferSignal_tank1font1s_B10_ADDR(1),
      ADDR(0) => NlwBufferSignal_tank1font1s_B10_ADDR(0),
      DI(3) => tank1font1s_B10_DIA3,
      DI(2) => tank1font1s_B10_DIA2,
      DI(1) => tank1font1s_B10_DIA1,
      DI(0) => tank1font1s_B10_DIA0,
      DO(3) => sig_tank11sM(0),
      DO(2) => sig_tank11sM(1),
      DO(1) => sig_tank11sM(2),
      DO(0) => sig_tank11sM(3)
    );
  tank1font1s_B6 : X_RAMB16_S4
    generic map(
      INIT_00 => X"000008ceffff600000000ef73ffbfe0000000e19d1151e000000000000000000",
      INIT_01 => X"00000008cc80000000000c88effec80000000c88777cc8000000008cefec8000",
      INIT_02 => X"00000c666c9d7f0000ffff39dd93ffff000000c6226c000000fffff7337fffff",
      INIT_03 => X"0000088bc7cb880000000677333f3f0000000000000f3f000000088e8c666c00",
      INIT_04 => X"0000033033333300000008ce888ec80000000137fff7310000000000cfc00000",
      INIT_05 => X"0000e8ce888ec80000000fff00000000000e36c6336c03e000000bbbbbbbbf00",
      INIT_06 => X"000000080f0800000000000c6f6c0000000008ce8888880000000888888ec800",
      INIT_07 => X"0000008cceeff000000000ffeecc8000000000046f6400000000000f00000000",
      INIT_08 => X"0000066f666f660000000000000233300000088088ccc8000000000000000000",
      INIT_09 => X"000000000000000000000b66ebc66c0000000338c6310000000cce333e013ecc",
      INIT_0A => X"000000888f88800000000006cfc60000000008c66666c80000000c8000008c00",
      INIT_0B => X"0000000008c631000000088000000000000000000f0000000000088800000000",
      INIT_0C => X"00000e333e333e0000000f308c633e0000000fcccccccc0000000e333bf73e00",
      INIT_0D => X"000008888c633f0000000e333e000c0000000e333e000f0000000f66f66ee600",
      INIT_0E => X"0000008800088000000000880008800000000c633f333e0000000e333e333e00",
      INIT_0F => X"00000cc0cc633e0000000008c6c800000000000e00e00000000006c80008c600",
      INIT_10 => X"00000e3100013e0000000e333e333e0000000333f336c80000000e0efff33e00",
      INIT_11 => X"00000d33f0013e00000008004c413f0000000f314c413f0000000c6333336c00",
      INIT_12 => X"000003366c66330000000c6666666f0000000c8888888c00000003333f333300",
      INIT_13 => X"00000c6333336c00000003337ffb33000000033333bf730000000f3100000800",
      INIT_14 => X"00000e336c033e00000003336e333e00000076efb3333e00000008000e333e00",
      INIT_15 => X"0000066fbb333300000008c63333330000000e333333330000000c888889bf00",
      INIT_16 => X"00000c0000000c0000000f3108c63f0000000c888c63330000000336c8c63300",
      INIT_17 => X"000f00000000000000000000000036c800000ccccccccc0000000137ec800000",
      INIT_18 => X"00000e3003e0000000000e3336c0000000000b66e6c000000000000000000c88",
      INIT_19 => X"000c66e666b00000000008000c026c0000000e30f3e0000000000b6666e66e00",
      INIT_1A => X"00000336c6300000000c666666e0660000000eccccc0cc00000003333b600000",
      INIT_1B => X"00000e3333e000000000033333e0000000000bbbbf60000000000ecccccccc00",
      INIT_1C => X"00000e3e83e00000000008003be00000000f66e666b00000000800e333e00000",
      INIT_1D => X"000006fbb3300000000008c63330000000000b666660000000000eb888e88800",
      INIT_1E => X"00000e8880888e0000000f38c6f00000000c63f3333000000000036cc6300000",
      INIT_1F => X"000000f336c80000000000000000eb00000000888e8880000000088880888800",
      INIT_20 => X"00000b66e6c06c8000000e30f3e08c6000000b6666606600000e36e310013e00",
      INIT_21 => X"0000c6cc606c000000000b66e6c0c6c000000b66e6c0c80000000b66e6c06600",
      INIT_22 => X"00000c888880660000000e30f3e0c80000000e30f3e0660000000e30f3e06c80",
      INIT_23 => X"0000033f336c0c6c0000033f336c833000000c888880800000000c8888806c80",
      INIT_24 => X"00000e3333e06c80000007666f666f00000007c8ebbe000000000f30e03f008c",
      INIT_25 => X"00000b666660c80000000b6666606c8000000e3333e0c80000000e3333e03300",
      INIT_26 => X"0000088e3003e88000000e333333033000000c633336c330000c63f333303300",
      INIT_27 => X"000088888e888be000000366f62c66c00000088f8f8c630000000e30008026c0",
      INIT_28 => X"00000b66666008c000000e3333e008c000000c88888008c000000b66e6c008c0",
      INIT_29 => X"000000000c08cc80000000000e0eccc000000337ffb330eb0000033333e0eb00",
      INIT_2A => X"000fc63e08c63000000000333f000000000000000f00000000000e3308808800",
      INIT_2B => X"0000000c6b6c00000000000b6c6b0000000008ccc880880000033ff738c63000",
      INIT_2C => X"0088888888888888007d7d7d7d7d7d7d00a5a5a5a5a5a5a50041414141414141",
      INIT_2D => X"00666666e0000000006666666666666600888888888888880088888888888888",
      INIT_2E => X"0066666666e00000006666666666666600666666666666660088888888800000",
      INIT_2F => X"0088888880000000000000008888888800000000e666666600000000e6666666",
      INIT_30 => X"00888888f888888800888888f000000000000000f888888800000000f8888888",
      INIT_31 => X"006666667666666600888888f8f8888800888888f888888800000000f0000000",
      INIT_32 => X"0066666670f0000000000000f07666660066666670f0000000000000f0766666",
      INIT_33 => X"00000000f0f88888006666667076666600000000f0f000000066666670766666",
      INIT_34 => X"00000000f666666600666666f000000000888888f0f0000000000000f6666666",
      INIT_35 => X"00666666f666666600666666f000000000888888f8f0000000000000f8f88888",
      INIT_36 => X"00ffffffffffffff00888888f0000000000000008888888800888888f8f88888",
      INIT_37 => X"000000000fffffff00ffffffffffffff000000000000000000fffffff0000000",
      INIT_38 => X"00000666666f00000000000000033f00000000e33e3e000000000becceb00000",
      INIT_39 => X"00000ccccceb00000000000e33330000000008ccccf0000000000f308c803f00",
      INIT_3A => X"00000c666ec80e000000076663336c0000000c633f336c0000000e8c666c8e00",
      INIT_3B => X"000003333333e00000000c000c000c000000000e3bbe63000000000ebbe00000",
      INIT_3C => X"00000e0c80008c0000000e008c6c800000000f0888f88800000000f00f00f000",
      INIT_3D => X"0000000eb0eb0000000008800f008800000000888888888800888888888bbe00",
      INIT_3E => X"00000cccccccccf000000000800000000000000088000000000000000008cc80",
      INIT_3F => X"0000000000000000000000eeeeee00000000000008800800000000000ccccc80",
      SRVAL => X"0",
      INIT => X"0",
      WRITE_MODE => "WRITE_FIRST",
      LOC => "RAMB16_X1Y9"
    )
    port map (
      CLK => U1_q(0),
      EN => '1',
      SSR => '0',
      WE => '0',
      ADDR(11) => NlwBufferSignal_tank1font1s_B6_ADDR(11),
      ADDR(10) => NlwBufferSignal_tank1font1s_B6_ADDR(10),
      ADDR(9) => NlwBufferSignal_tank1font1s_B6_ADDR(9),
      ADDR(8) => NlwBufferSignal_tank1font1s_B6_ADDR(8),
      ADDR(7) => NlwBufferSignal_tank1font1s_B6_ADDR(7),
      ADDR(6) => NlwBufferSignal_tank1font1s_B6_ADDR(6),
      ADDR(5) => NlwBufferSignal_tank1font1s_B6_ADDR(5),
      ADDR(4) => NlwBufferSignal_tank1font1s_B6_ADDR(4),
      ADDR(3) => NlwBufferSignal_tank1font1s_B6_ADDR(3),
      ADDR(2) => NlwBufferSignal_tank1font1s_B6_ADDR(2),
      ADDR(1) => NlwBufferSignal_tank1font1s_B6_ADDR(1),
      ADDR(0) => NlwBufferSignal_tank1font1s_B6_ADDR(0),
      DI(3) => tank1font1s_B6_DIA3,
      DI(2) => tank1font1s_B6_DIA2,
      DI(1) => tank1font1s_B6_DIA1,
      DI(0) => tank1font1s_B6_DIA0,
      DO(3) => sig_tank11sM(4),
      DO(2) => sig_tank11sM(5),
      DO(1) => sig_tank11sM(6),
      DO(0) => sig_tank11sM(7)
    );
  green_1_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y18"
    )
    port map (
      IA => selector_green_1_661_21618,
      IB => selector_green_1_66,
      SEL => green_1_OBUF_BXINV_21620,
      O => green_1_OBUF_F5MUX_21627
    );
  green_1_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_0,
      O => green_1_OBUF_BXINV_21620
    );
  x7_digit_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_1_F5MUX_21652,
      O => x7_digit(1)
    );
  x7_digit_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y74"
    )
    port map (
      IA => x7_Mmux_digit_41_21642,
      IB => x7_Mmux_digit_31_21650,
      SEL => x7_digit_1_BXINV_21644,
      O => x7_digit_1_F5MUX_21652
    );
  x7_digit_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_1_BXINV_21644
    );
  x7_digit_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_2_F5MUX_21677,
      O => x7_digit(2)
    );
  x7_digit_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y75"
    )
    port map (
      IA => N507,
      IB => N508,
      SEL => x7_digit_2_BXINV_21669,
      O => x7_digit_2_F5MUX_21677
    );
  x7_digit_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_2_BXINV_21669
    );
  x7_digit_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_3_F5MUX_21702,
      O => x7_digit(3)
    );
  x7_digit_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y73"
    )
    port map (
      IA => N501,
      IB => N502,
      SEL => x7_digit_3_BXINV_21695,
      O => x7_digit_3_F5MUX_21702
    );
  x7_digit_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_3_BXINV_21695
    );
  N375_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => N375_F5MUX_21727,
      O => N375
    );
  N375_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y25"
    )
    port map (
      IA => N505,
      IB => N506,
      SEL => N375_BXINV_21720,
      O => N375_F5MUX_21727
    );
  N375_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(9),
      O => N375_BXINV_21720
    );
  M1a_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_26_F5MUX_21752,
      O => M1a_26_Q
    );
  M1a_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y57"
    )
    port map (
      IA => N551,
      IB => N552,
      SEL => M1a_26_BXINV_21745,
      O => M1a_26_F5MUX_21752
    );
  M1a_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_26_BXINV_21745
    );
  M1a_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_27_F5MUX_21777,
      O => M1a_27_Q
    );
  M1a_27_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y54"
    )
    port map (
      IA => N615,
      IB => N616,
      SEL => M1a_27_BXINV_21770,
      O => M1a_27_F5MUX_21777
    );
  M1a_27_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_27_BXINV_21770
    );
  N325_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => N325_F5MUX_21802,
      O => N325
    );
  N325_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y61"
    )
    port map (
      IA => N601,
      IB => N602,
      SEL => N325_BXINV_21795,
      O => N325_F5MUX_21802
    );
  N325_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => N325_BXINV_21795
    );
  N255_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => N255_F5MUX_21827,
      O => N255
    );
  N255_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y60"
    )
    port map (
      IA => N563,
      IB => N564,
      SEL => N255_BXINV_21820,
      O => N255_F5MUX_21827
    );
  N255_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => N255_BXINV_21820
    );
  M1a_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_11_F5MUX_21854,
      O => M1a_11_Q
    );
  M1a_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y73"
    )
    port map (
      IA => M1a_11_2,
      IB => M1a_11_1_rt_21852,
      SEL => M1a_11_BXINV_21844,
      O => M1a_11_F5MUX_21854
    );
  M1a_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_11_BXINV_21844
    );
  M1a_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_11_2,
      O => M1a_11_2_0
    );
  blue_1_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y27"
    )
    port map (
      IA => N489,
      IB => N490,
      SEL => blue_1_OBUF_BXINV_21871,
      O => blue_1_OBUF_F5MUX_21879
    );
  blue_1_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_9324,
      O => blue_1_OBUF_BXINV_21871
    );
  U3_font2_2_and0000_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_2_and0000_bdd0_F5MUX_21904,
      O => U3_font2_2_and0000_bdd0
    );
  U3_font2_2_and0000_bdd0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y70"
    )
    port map (
      IA => N481,
      IB => N482,
      SEL => U3_font2_2_and0000_bdd0_BXINV_21897,
      O => U3_font2_2_and0000_bdd0_F5MUX_21904
    );
  U3_font2_2_and0000_bdd0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(5),
      O => U3_font2_2_and0000_bdd0_BXINV_21897
    );
  M2a_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_14_F5MUX_21931,
      O => M2a_14_Q
    );
  M2a_14_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y78"
    )
    port map (
      IA => M2a_14_2,
      IB => M2a_14_1_21929,
      SEL => M2a_14_BXINV_21924,
      O => M2a_14_F5MUX_21931
    );
  M2a_14_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_14_BXINV_21924
    );
  M2a_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_14_2,
      O => M2a_14_2_0
    );
  M2a_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_18_F5MUX_21958,
      O => M2a_18_Q
    );
  M2a_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y84"
    )
    port map (
      IA => M2a_18_2,
      IB => M2a_18_1_21956,
      SEL => M2a_18_BXINV_21951,
      O => M2a_18_F5MUX_21958
    );
  M2a_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_18_BXINV_21951
    );
  M2a_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y84",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_18_2,
      O => M2a_18_2_0
    );
  M1_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_5_F5MUX_21983,
      O => M1_5_Q
    );
  M1_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y54"
    )
    port map (
      IA => N593,
      IB => N594,
      SEL => M1_5_BXINV_21976,
      O => M1_5_F5MUX_21983
    );
  M1_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1_5_BXINV_21976
    );
  M2a_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_19_F5MUX_22008,
      O => M2a_19_Q
    );
  M2a_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y85"
    )
    port map (
      IA => M2a_18_2_rt_21999,
      IB => M2a_19_1_22006,
      SEL => M2a_19_BXINV_22001,
      O => M2a_19_F5MUX_22008
    );
  M2a_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_19_BXINV_22001
    );
  rom1_addr_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_4_F5MUX_22033,
      O => rom1_addr(4)
    );
  rom1_addr_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y65"
    )
    port map (
      IA => U3_ypix2_4_11_22024,
      IB => U3_ypix2_4_1,
      SEL => rom1_addr_4_BXINV_22026,
      O => rom1_addr_4_F5MUX_22033
    );
  rom1_addr_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy(4),
      O => rom1_addr_4_BXINV_22026
    );
  U3_tank1Angle1s_and00009_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle1s_and00009_F5MUX_22058,
      O => U3_tank1Angle1s_and00009
    );
  U3_tank1Angle1s_and00009_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y34"
    )
    port map (
      IA => U3_tank1Angle1s_and00009_G,
      IB => U3_tank1Angle1s_and000091_22056,
      SEL => U3_tank1Angle1s_and00009_BXINV_22051,
      O => U3_tank1Angle1s_and00009_F5MUX_22058
    );
  U3_tank1Angle1s_and00009_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s_cmp_gt0000_0,
      O => U3_tank1Angle1s_and00009_BXINV_22051
    );
  N365_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => N365_F5MUX_22083,
      O => N365
    );
  N365_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y48"
    )
    port map (
      IA => N637,
      IB => N638,
      SEL => N365_BXINV_22076,
      O => N365_F5MUX_22083
    );
  N365_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => N365_BXINV_22076
    );
  N323_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => N323_F5MUX_22108,
      O => N323
    );
  N323_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y59"
    )
    port map (
      IA => N625,
      IB => N626,
      SEL => N323_BXINV_22100,
      O => N323_F5MUX_22108
    );
  N323_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => N323_BXINV_22100
    );
  U3_RMht1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_5_F5MUX_22137,
      O => U3_RMht1_5_DXMUX_22139
    );
  U3_RMht1_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X35Y65"
    )
    port map (
      IA => N497,
      IB => N498,
      SEL => U3_RMht1_5_BXINV_22129,
      O => U3_RMht1_5_F5MUX_22137
    );
  U3_RMht1_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(0),
      O => U3_RMht1_5_BXINV_22129
    );
  U3_RMht1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_5_CLKINV_22122
    );
  U3_RMht1_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001_0,
      O => U3_RMht1_5_CEINV_22121
    );
  U3_RMht2_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_5_F5MUX_22171,
      O => U3_RMht2_5_DXMUX_22173
    );
  U3_RMht2_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X43Y68"
    )
    port map (
      IA => N495,
      IB => N496,
      SEL => U3_RMht2_5_BXINV_22163,
      O => U3_RMht2_5_F5MUX_22171
    );
  U3_RMht2_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2(0),
      O => U3_RMht2_5_BXINV_22163
    );
  U3_RMht2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht2_5_CLKINV_22156
    );
  U3_RMht2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_0,
      O => U3_RMht2_5_CEINV_22155
    );
  M1_31_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_31_25_F5MUX_22201,
      O => M1_31_25
    );
  M1_31_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y49"
    )
    port map (
      IA => M1_31_252_22191,
      IB => M1_31_251_22199,
      SEL => M1_31_25_BXINV_22193,
      O => M1_31_25_F5MUX_22201
    );
  M1_31_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1_31_25_BXINV_22193
    );
  N275_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => N275_F5MUX_22226,
      O => N275
    );
  N275_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y67"
    )
    port map (
      IA => N527,
      IB => N528,
      SEL => N275_BXINV_22219,
      O => N275_F5MUX_22226
    );
  N275_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => N275_BXINV_22219
    );
  U3_font2_3_and0000_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_3_and0000_bdd0_F5MUX_22251,
      O => U3_font2_3_and0000_bdd0
    );
  U3_font2_3_and0000_bdd0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y70"
    )
    port map (
      IA => N493,
      IB => N494,
      SEL => U3_font2_3_and0000_bdd0_BXINV_22244,
      O => U3_font2_3_and0000_bdd0_F5MUX_22251
    );
  U3_font2_3_and0000_bdd0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(2),
      O => U3_font2_3_and0000_bdd0_BXINV_22244
    );
  M1_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_24_F5MUX_22276,
      O => M1_24_Q
    );
  M1_24_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y53"
    )
    port map (
      IA => N623,
      IB => N624,
      SEL => M1_24_BXINV_22269,
      O => M1_24_F5MUX_22276
    );
  M1_24_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_24_BXINV_22269
    );
  M1_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_F5MUX_22301,
      O => M1_25_Q
    );
  M1_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y47"
    )
    port map (
      IA => N611,
      IB => N612,
      SEL => M1_25_BXINV_22294,
      O => M1_25_F5MUX_22301
    );
  M1_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_25_BXINV_22294
    );
  M1_29_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_26_F5MUX_22326,
      O => M1_29_26
    );
  M1_29_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y43"
    )
    port map (
      IA => M1_29_262_22315,
      IB => M1_29_261_22324,
      SEL => M1_29_26_BXINV_22317,
      O => M1_29_26_F5MUX_22326
    );
  M1_29_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1_29_26_BXINV_22317
    );
  M1_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_F5MUX_22351,
      O => M1_26_Q
    );
  M1_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y47"
    )
    port map (
      IA => N589,
      IB => N590,
      SEL => M1_26_BXINV_22344,
      O => M1_26_F5MUX_22351
    );
  M1_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_26_BXINV_22344
    );
  M1_27_105_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_105_F5MUX_22376,
      O => M1_27_105
    );
  M1_27_105_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y55"
    )
    port map (
      IA => N503,
      IB => N504,
      SEL => M1_27_105_BXINV_22368,
      O => M1_27_105_F5MUX_22376
    );
  M1_27_105_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1_27_105_BXINV_22368
    );
  M1_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_F5MUX_22401,
      O => M1_27_Q
    );
  M1_27_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y54"
    )
    port map (
      IA => N587,
      IB => N588,
      SEL => M1_27_BXINV_22394,
      O => M1_27_F5MUX_22401
    );
  M1_27_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_27_BXINV_22394
    );
  M1_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_F5MUX_22426,
      O => M1_29_Q
    );
  M1_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y42"
    )
    port map (
      IA => N575,
      IB => N576,
      SEL => M1_29_BXINV_22419,
      O => M1_29_F5MUX_22426
    );
  M1_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_29_BXINV_22419
    );
  U3_RMcnt_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_1_F5MUX_22460,
      O => U3_RMcnt_1_DXMUX_22462
    );
  U3_RMcnt_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X50Y63"
    )
    port map (
      IA => U3_RMcnt_Q_mux0000_1_11_22450,
      IB => U3_RMcnt_Q_mux0000_1_1,
      SEL => U3_RMcnt_1_BXINV_22453,
      O => U3_RMcnt_1_F5MUX_22460
    );
  U3_RMcnt_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(1),
      O => U3_RMcnt_1_BXINV_22453
    );
  U3_RMcnt_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_1_CLKINV_22443
    );
  U3_RMcnt_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_1_CEINV_22442
    );
  U3_RMcnt_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_2_F5MUX_22504,
      O => U3_RMcnt_2_DXMUX_22506
    );
  U3_RMcnt_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y60"
    )
    port map (
      IA => U3_RMcnt_Q_mux0000_2_1,
      IB => U3_RMht1_2_rt_22502,
      SEL => U3_RMcnt_2_BXINV_22494,
      O => U3_RMcnt_2_F5MUX_22504
    );
  U3_RMcnt_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RMcnt_2_BXINV_22494
    );
  U3_RMcnt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_2_CLKINV_22484
    );
  U3_RMcnt_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_2_CEINV_22483
    );
  M1_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_10_F5MUX_22541,
      O => M1_10_Q
    );
  M1_10_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y61"
    )
    port map (
      IA => M1_10_2,
      IB => M1_10_1_rt_22539,
      SEL => M1_10_BXINV_22531,
      O => M1_10_F5MUX_22541
    );
  M1_10_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_10_BXINV_22531
    );
  M1_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_10_2,
      O => M1_10_2_0
    );
  U3_RMcnt_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_4_F5MUX_22575,
      O => U3_RMcnt_4_DXMUX_22577
    );
  U3_RMcnt_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y65"
    )
    port map (
      IA => U3_RMcnt_Q_mux0000_4_1,
      IB => U3_RMht1_4_rt_22573,
      SEL => U3_RMcnt_4_BXINV_22565,
      O => U3_RMcnt_4_F5MUX_22575
    );
  U3_RMcnt_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RMcnt_4_BXINV_22565
    );
  U3_RMcnt_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_4_CLKINV_22555
    );
  U3_RMcnt_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_4_CEINV_22554
    );
  M2_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_20_F5MUX_22610,
      O => M2_20_Q
    );
  M2_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y67"
    )
    port map (
      IA => M2_20_2_22601,
      IB => M2_20_1_22608,
      SEL => M2_20_BXINV_22603,
      O => M2_20_F5MUX_22610
    );
  M2_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_20_BXINV_22603
    );
  U3_font2_mux0007_2_596_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_mux0007_2_596_F5MUX_22635,
      O => U3_font2_mux0007_2_596
    );
  U3_font2_mux0007_2_596_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y72"
    )
    port map (
      IA => N483,
      IB => N484,
      SEL => U3_font2_mux0007_2_596_BXINV_22628,
      O => U3_font2_mux0007_2_596_F5MUX_22635
    );
  U3_font2_mux0007_2_596_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2(5),
      O => U3_font2_mux0007_2_596_BXINV_22628
    );
  M1_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_18_F5MUX_22662,
      O => M1_18_Q
    );
  M1_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y57"
    )
    port map (
      IA => M2_13_1_22652,
      IB => M2_13_Q,
      SEL => M1_18_BXINV_22655,
      O => M1_18_F5MUX_22662
    );
  M1_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_18_BXINV_22655
    );
  M1_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_13_1_22652,
      O => M2_13_1_0
    );
  U3_font2_mux0007_3_197_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_mux0007_3_197_F5MUX_22687,
      O => U3_font2_mux0007_3_197
    );
  U3_font2_mux0007_3_197_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y71"
    )
    port map (
      IA => N485,
      IB => N486,
      SEL => U3_font2_mux0007_3_197_BXINV_22680,
      O => U3_font2_mux0007_3_197_F5MUX_22687
    );
  U3_font2_mux0007_3_197_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2(1),
      O => U3_font2_mux0007_3_197_BXINV_22680
    );
  M2_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_22_F5MUX_22714,
      O => M2_22_Q
    );
  M2_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y62"
    )
    port map (
      IA => M1_9_2,
      IB => M1_9_1_rt_22712,
      SEL => M2_22_BXINV_22704,
      O => M2_22_F5MUX_22714
    );
  M2_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_22_BXINV_22704
    );
  M2_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_9_2,
      O => M1_9_2_0
    );
  M2_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_28_F5MUX_22741,
      O => M2_28_Q
    );
  M2_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y66"
    )
    port map (
      IA => M1_3_2_22728,
      IB => M1_3_1_rt_22739,
      SEL => M2_28_BXINV_22731,
      O => M2_28_F5MUX_22741
    );
  M2_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_28_BXINV_22731
    );
  M2_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_3_2_22728,
      O => M1_3_2_0
    );
  M2_3_127_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_127_F5MUX_22766,
      O => M2_3_127
    );
  M2_3_127_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y72"
    )
    port map (
      IA => M2_3_1272_22757,
      IB => M2_3_1271_22764,
      SEL => M2_3_127_BXINV_22759,
      O => M2_3_127_F5MUX_22766
    );
  M2_3_127_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2_3_127_BXINV_22759
    );
  M1a_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_8_F5MUX_22791,
      O => M1a_8_Q
    );
  M1a_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y77"
    )
    port map (
      IA => M2a_23_11_22782,
      IB => M2a_23_1,
      SEL => M1a_8_BXINV_22784,
      O => M1a_8_F5MUX_22791
    );
  M1a_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M1a_8_BXINV_22784
    );
  M1_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_11_F5MUX_22816,
      O => M1_11_Q
    );
  M1_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y59"
    )
    port map (
      IA => N591,
      IB => N592,
      SEL => M1_11_BXINV_22809,
      O => M1_11_F5MUX_22816
    );
  M1_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1_11_BXINV_22809
    );
  M1_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_20_F5MUX_22841,
      O => M1_20_Q
    );
  M1_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y56"
    )
    port map (
      IA => N641,
      IB => N642,
      SEL => M1_20_BXINV_22834,
      O => M1_20_F5MUX_22841
    );
  M1_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M1_20_BXINV_22834
    );
  M1_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_15_F5MUX_22866,
      O => M1_15_Q
    );
  M1_15_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y60"
    )
    port map (
      IA => N553,
      IB => N554,
      SEL => M1_15_BXINV_22859,
      O => M1_15_F5MUX_22866
    );
  M1_15_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1_15_BXINV_22859
    );
  M2_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_11_F5MUX_22891,
      O => M2_11_Q
    );
  M2_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y69"
    )
    port map (
      IA => N595,
      IB => N596,
      SEL => M2_11_BXINV_22884,
      O => M2_11_F5MUX_22891
    );
  M2_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M2_11_BXINV_22884
    );
  M2_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_12_F5MUX_22916,
      O => M2_12_Q
    );
  M2_12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y68"
    )
    port map (
      IA => N639,
      IB => N640,
      SEL => M2_12_BXINV_22909,
      O => M2_12_F5MUX_22916
    );
  M2_12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2_12_BXINV_22909
    );
  M1_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_8_F5MUX_22941,
      O => M1_8_Q
    );
  M1_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y58"
    )
    port map (
      IA => N529,
      IB => N530,
      SEL => M1_8_BXINV_22934,
      O => M1_8_F5MUX_22941
    );
  M1_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1_8_BXINV_22934
    );
  M2_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_16_F5MUX_22966,
      O => M2_16_Q
    );
  M2_16_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y66"
    )
    port map (
      IA => N605,
      IB => N606,
      SEL => M2_16_BXINV_22959,
      O => M2_16_F5MUX_22966
    );
  M2_16_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2_16_BXINV_22959
    );
  M1_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_4_F5MUX_22991,
      O => M1_4_Q
    );
  M1_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y60"
    )
    port map (
      IA => N567,
      IB => N568,
      SEL => M1_4_BXINV_22984,
      O => M1_4_F5MUX_22991
    );
  M1_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1_4_BXINV_22984
    );
  M1_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_6_F5MUX_23016,
      O => M1_6_Q
    );
  M1_6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y59"
    )
    port map (
      IA => N543,
      IB => N544,
      SEL => M1_6_BXINV_23009,
      O => M1_6_F5MUX_23016
    );
  M1_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1_6_BXINV_23009
    );
  M2_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_26_F5MUX_23041,
      O => M2_26_Q
    );
  M2_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y66"
    )
    port map (
      IA => N557,
      IB => N558,
      SEL => M2_26_BXINV_23034,
      O => M2_26_F5MUX_23041
    );
  M2_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2_26_BXINV_23034
    );
  M2_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_19_F5MUX_23066,
      O => M2_19_Q
    );
  M2_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y66"
    )
    port map (
      IA => N597,
      IB => N598,
      SEL => M2_19_BXINV_23059,
      O => M2_19_F5MUX_23066
    );
  M2_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2_19_BXINV_23059
    );
  M2_5_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_bdd0_F5MUX_23091,
      O => M2_5_bdd0
    );
  M2_5_bdd0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y83"
    )
    port map (
      IA => N533,
      IB => N534,
      SEL => M2_5_bdd0_BXINV_23083,
      O => M2_5_bdd0_F5MUX_23091
    );
  M2_5_bdd0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2_5_bdd0_BXINV_23083
    );
  M1a_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_1_F5MUX_23116,
      O => M1a_1_Q
    );
  M1a_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y60"
    )
    port map (
      IA => N561,
      IB => N562,
      SEL => M1a_1_BXINV_23109,
      O => M1a_1_F5MUX_23116
    );
  M1a_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy(4),
      O => M1a_1_BXINV_23109
    );
  M1a_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_2_F5MUX_23141,
      O => M1a_2_Q
    );
  M1a_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y61"
    )
    port map (
      IA => N515,
      IB => N516,
      SEL => M1a_2_BXINV_23134,
      O => M1a_2_F5MUX_23141
    );
  M1a_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Msub_tank1rom10s_sub0001_cy(4),
      O => M1a_2_BXINV_23134
    );
  U3_tank1Angle10s_and000025_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s_and000025_F5MUX_23166,
      O => U3_tank1Angle10s_and000025
    );
  U3_tank1Angle10s_and000025_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y32"
    )
    port map (
      IA => N499,
      IB => N500,
      SEL => U3_tank1Angle10s_and000025_BXINV_23159,
      O => U3_tank1Angle10s_and000025_F5MUX_23166
    );
  U3_tank1Angle10s_and000025_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(3),
      O => U3_tank1Angle10s_and000025_BXINV_23159
    );
  N211_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => N211_F5MUX_23191,
      O => N211
    );
  N211_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X34Y44"
    )
    port map (
      IA => N233,
      IB => N234,
      SEL => N211_BXINV_23182,
      O => N211_F5MUX_23191
    );
  N211_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1(2),
      O => N211_BXINV_23182
    );
  M1_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_30_F5MUX_23216,
      O => M1_30_Q
    );
  M1_30_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y47"
    )
    port map (
      IA => M1_30_1081_23207,
      IB => M1_30_108,
      SEL => M1_30_BXINV_23209,
      O => M1_30_F5MUX_23216
    );
  M1_30_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M1_30_BXINV_23209
    );
  N397_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => N397_F5MUX_23241,
      O => N397
    );
  N397_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X8Y88"
    )
    port map (
      IA => M2a_3_63_SW0,
      IB => N397_F,
      SEL => N397_BXINV_23230,
      O => N397_F5MUX_23241
    );
  N397_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => N397_BXINV_23230
    );
  N417_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => N417_F5MUX_23266,
      O => N417
    );
  N417_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y77"
    )
    port map (
      IA => N645,
      IB => N646,
      SEL => N417_BXINV_23259,
      O => N417_F5MUX_23266
    );
  N417_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => N417_BXINV_23259
    );
  U2_vidon_and000026_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000026_F5MUX_23291,
      O => U2_vidon_and000026
    );
  U2_vidon_and000026_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y22"
    )
    port map (
      IA => U2_vidon_and000026_G,
      IB => U2_vidon_and0000261_23289,
      SEL => U2_vidon_and000026_BXINV_23284,
      O => U2_vidon_and000026_F5MUX_23291
    );
  U2_vidon_and000026_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => U2_vidon_and000026_BXINV_23284
    );
  U2_vidon_and000065_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000065_F5MUX_23316,
      O => U2_vidon_and000065
    );
  U2_vidon_and000065_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y29"
    )
    port map (
      IA => U2_vidon_and000065_G,
      IB => U2_vidon_and0000651_23314,
      SEL => U2_vidon_and000065_BXINV_23309,
      O => U2_vidon_and000065_F5MUX_23316
    );
  U2_vidon_and000065_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(8),
      O => U2_vidon_and000065_BXINV_23309
    );
  M1a_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_21_F5MUX_23341,
      O => M1a_21_Q
    );
  M1a_21_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y73"
    )
    port map (
      IA => N631,
      IB => N632,
      SEL => M1a_21_BXINV_23334,
      O => M1a_21_F5MUX_23341
    );
  M1a_21_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_21_BXINV_23334
    );
  M1a_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_22_F5MUX_23366,
      O => M1a_22_Q
    );
  M1a_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y49"
    )
    port map (
      IA => N549,
      IB => N550,
      SEL => M1a_22_BXINV_23359,
      O => M1a_22_F5MUX_23366
    );
  M1a_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_22_BXINV_23359
    );
  M1a_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_23_F5MUX_23391,
      O => M1a_23_Q
    );
  M1a_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y71"
    )
    port map (
      IA => N509,
      IB => N510,
      SEL => M1a_23_BXINV_23383,
      O => M1a_23_F5MUX_23391
    );
  M1a_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_23_BXINV_23383
    );
  M1a_24_38_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_24_38_F5MUX_23416,
      O => M1a_24_38
    );
  M1a_24_38_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y52"
    )
    port map (
      IA => N555,
      IB => N556,
      SEL => M1a_24_38_BXINV_23409,
      O => M1a_24_38_F5MUX_23416
    );
  M1a_24_38_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1a_24_38_BXINV_23409
    );
  M1a_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_24_F5MUX_23441,
      O => M1a_24_Q
    );
  M1a_24_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y53"
    )
    port map (
      IA => N521,
      IB => N522,
      SEL => M1a_24_BXINV_23434,
      O => M1a_24_F5MUX_23441
    );
  M1a_24_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_24_BXINV_23434
    );
  M1a_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_19_F5MUX_23466,
      O => M1a_19_Q
    );
  M1a_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y58"
    )
    port map (
      IA => N513,
      IB => N514,
      SEL => M1a_19_BXINV_23459,
      O => M1a_19_F5MUX_23466
    );
  M1a_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1a_19_BXINV_23459
    );
  M2a_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_10_F5MUX_23491,
      O => M2a_10_Q
    );
  M2a_10_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y81"
    )
    port map (
      IA => N629,
      IB => N630,
      SEL => M2a_10_BXINV_23484,
      O => M2a_10_F5MUX_23491
    );
  M2a_10_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_10_BXINV_23484
    );
  M1_28_129_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_129_F5MUX_23516,
      O => M1_28_129
    );
  M1_28_129_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y57"
    )
    port map (
      IA => M1_28_1292_23507,
      IB => M1_28_1291_23514,
      SEL => M1_28_129_BXINV_23509,
      O => M1_28_129_F5MUX_23516
    );
  M1_28_129_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M1_28_129_BXINV_23509
    );
  M1a_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_10_F5MUX_23541,
      O => M1a_10_Q
    );
  M1a_10_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y65"
    )
    port map (
      IA => N559,
      IB => N560,
      SEL => M1a_10_BXINV_23534,
      O => M1a_10_F5MUX_23541
    );
  M1a_10_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1a_10_BXINV_23534
    );
  M2a_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_22_F5MUX_23566,
      O => M2a_22_Q
    );
  M2a_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y77"
    )
    port map (
      IA => N607,
      IB => N608,
      SEL => M2a_22_BXINV_23559,
      O => M2a_22_F5MUX_23566
    );
  M2a_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2a_22_BXINV_23559
    );
  M2a_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_26_F5MUX_23591,
      O => M2a_26_Q
    );
  M2a_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y76"
    )
    port map (
      IA => N633,
      IB => N634,
      SEL => M2a_26_BXINV_23584,
      O => M2a_26_F5MUX_23591
    );
  M2a_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2a_26_BXINV_23584
    );
  M2a_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_29_F5MUX_23616,
      O => M2a_29_Q
    );
  M2a_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y75"
    )
    port map (
      IA => N569,
      IB => N570,
      SEL => M2a_29_BXINV_23609,
      O => M2a_29_F5MUX_23616
    );
  M2a_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2a_29_BXINV_23609
    );
  M2a_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_F5MUX_23641,
      O => M2a_4_Q
    );
  M2a_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y79"
    )
    port map (
      IA => N613,
      IB => N614,
      SEL => M2a_4_BXINV_23634,
      O => M2a_4_F5MUX_23641
    );
  M2a_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_4_BXINV_23634
    );
  M2a_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_5_F5MUX_23666,
      O => M2a_5_Q
    );
  M2a_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y81"
    )
    port map (
      IA => N547,
      IB => N548,
      SEL => M2a_5_BXINV_23659,
      O => M2a_5_F5MUX_23666
    );
  M2a_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_5_BXINV_23659
    );
  N297_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => N297_F5MUX_23691,
      O => N297
    );
  N297_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y25"
    )
    port map (
      IA => selector_red_0_34_SW01_23682,
      IB => selector_red_0_34_SW0,
      SEL => N297_BXINV_23684,
      O => N297_F5MUX_23691
    );
  N297_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_present_state_FSM_FFd1_10324,
      O => N297_BXINV_23684
    );
  M1a_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_3_F5MUX_23718,
      O => M1a_3_Q
    );
  M1a_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y72"
    )
    port map (
      IA => M1a_3_2,
      IB => M1a_3_1_rt_23716,
      SEL => M1a_3_BXINV_23708,
      O => M1a_3_F5MUX_23718
    );
  M1a_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_3_BXINV_23708
    );
  M1a_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_3_2,
      O => M1a_3_2_0
    );
  N263_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => N263_F5MUX_23743,
      O => N263
    );
  N263_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y79"
    )
    port map (
      IA => M1a_28_63_SW0,
      IB => N263_F,
      SEL => N263_BXINV_23732,
      O => N263_F5MUX_23743
    );
  N263_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => N263_BXINV_23732
    );
  red_0_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y19"
    )
    port map (
      IA => N491,
      IB => N492,
      SEL => red_0_OBUF_BXINV_23760,
      O => red_0_OBUF_F5MUX_23768
    );
  red_0_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_9324,
      O => red_0_OBUF_BXINV_23760
    );
  M1a_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_25_F5MUX_23793,
      O => M1a_25_Q
    );
  M1a_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y66"
    )
    port map (
      IA => N275_rt_23784,
      IB => M1a_25_36,
      SEL => M1a_25_BXINV_23786,
      O => M1a_25_F5MUX_23793
    );
  M1a_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1a_25_BXINV_23786
    );
  M1_30_51_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_30_51_F5MUX_23818,
      O => M1_30_51
    );
  M1_30_51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y46"
    )
    port map (
      IA => N539,
      IB => N540,
      SEL => M1_30_51_BXINV_23810,
      O => M1_30_51_F5MUX_23818
    );
  M1_30_51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1_30_51_BXINV_23810
    );
  M1_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_F5MUX_23843,
      O => M1_22_Q
    );
  M1_22_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      IA => N619,
      IB => N620,
      SEL => M1_22_BXINV_23836,
      O => M1_22_F5MUX_23843
    );
  M1_22_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_22_BXINV_23836
    );
  M1_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_F5MUX_23868,
      O => M1_23_Q
    );
  M1_23_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y52"
    )
    port map (
      IA => N523,
      IB => N524,
      SEL => M1_23_BXINV_23861,
      O => M1_23_F5MUX_23868
    );
  M1_23_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M1_23_BXINV_23861
    );
  M1_25_54_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_54_F5MUX_23893,
      O => M1_25_54
    );
  M1_25_54_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y46"
    )
    port map (
      IA => N541,
      IB => N542,
      SEL => M1_25_54_BXINV_23885,
      O => M1_25_54_F5MUX_23893
    );
  M1_25_54_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1_25_54_BXINV_23885
    );
  M1_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_19_F5MUX_23918,
      O => M1_19_Q
    );
  M1_19_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y54"
    )
    port map (
      IA => N585,
      IB => N586,
      SEL => M1_19_BXINV_23911,
      O => M1_19_F5MUX_23918
    );
  M1_19_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M1_19_BXINV_23911
    );
  M1_28_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_33_F5MUX_23943,
      O => M1_28_33
    );
  M1_28_33_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y57"
    )
    port map (
      IA => N581,
      IB => N582,
      SEL => M1_28_33_BXINV_23935,
      O => M1_28_33_F5MUX_23943
    );
  M1_28_33_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M1_28_33_BXINV_23935
    );
  M2_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_30_F5MUX_23968,
      O => M2_30_Q
    );
  M2_30_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y64"
    )
    port map (
      IA => N511,
      IB => N512,
      SEL => M2_30_BXINV_23961,
      O => M2_30_F5MUX_23968
    );
  M2_30_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2_30_BXINV_23961
    );
  M2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_F5MUX_23993,
      O => M2_2_Q
    );
  M2_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y78"
    )
    port map (
      IA => N577,
      IB => N578,
      SEL => M2_2_BXINV_23986,
      O => M2_2_F5MUX_23993
    );
  M2_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_2_BXINV_23986
    );
  M2_4_107_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_107_F5MUX_24018,
      O => M2_4_107
    );
  M2_4_107_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y73"
    )
    port map (
      IA => N531,
      IB => N532,
      SEL => M2_4_107_BXINV_24010,
      O => M2_4_107_F5MUX_24018
    );
  M2_4_107_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2_4_107_BXINV_24010
    );
  M2_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_F5MUX_24043,
      O => M2_4_Q
    );
  M2_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y72"
    )
    port map (
      IA => N649,
      IB => N650,
      SEL => M2_4_BXINV_24036,
      O => M2_4_F5MUX_24043
    );
  M2_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_4_BXINV_24036
    );
  M2_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_F5MUX_24068,
      O => M2_5_Q
    );
  M2_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y81"
    )
    port map (
      IA => N647,
      IB => N648,
      SEL => M2_5_BXINV_24061,
      O => M2_5_F5MUX_24068
    );
  M2_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_5_BXINV_24061
    );
  M2_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_F5MUX_24093,
      O => M2_6_Q
    );
  M2_6_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y77"
    )
    port map (
      IA => N603,
      IB => N604,
      SEL => M2_6_BXINV_24086,
      O => M2_6_F5MUX_24093
    );
  M2_6_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_6_BXINV_24086
    );
  M2_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_7_F5MUX_24118,
      O => M2_7_Q
    );
  M2_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y79"
    )
    port map (
      IA => N621,
      IB => N622,
      SEL => M2_7_BXINV_24111,
      O => M2_7_F5MUX_24118
    );
  M2_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_7_BXINV_24111
    );
  M2_0_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_25_F5MUX_24143,
      O => M2_0_25
    );
  M2_0_25_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y77"
    )
    port map (
      IA => M2_0_252_24133,
      IB => M2_0_251_24141,
      SEL => M2_0_25_BXINV_24135,
      O => M2_0_25_F5MUX_24143
    );
  M2_0_25_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M2_0_25_BXINV_24135
    );
  U3_RMcnt2_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_1_F5MUX_24177,
      O => U3_RMcnt2_1_DXMUX_24179
    );
  U3_RMcnt2_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y83"
    )
    port map (
      IA => U3_RMcnt2_Q_mux0000_1_11_24167,
      IB => U3_RMcnt2_Q_mux0000_1_1,
      SEL => U3_RMcnt2_1_BXINV_24170,
      O => U3_RMcnt2_1_F5MUX_24177
    );
  U3_RMcnt2_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2(1),
      O => U3_RMcnt2_1_BXINV_24170
    );
  U3_RMcnt2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_1_CLKINV_24160
    );
  U3_RMcnt2_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_1_CEINV_24159
    );
  M2_2_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_26_F5MUX_24212,
      O => M2_2_26
    );
  M2_2_26_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y79"
    )
    port map (
      IA => M2_2_262_24201,
      IB => M2_2_261_24210,
      SEL => M2_2_26_BXINV_24203,
      O => M2_2_26_F5MUX_24212
    );
  M2_2_26_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2_2_26_BXINV_24203
    );
  U3_RMcnt2_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_2_F5MUX_24246,
      O => U3_RMcnt2_2_DXMUX_24248
    );
  U3_RMcnt2_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y81"
    )
    port map (
      IA => U3_RMcnt2_Q_mux0000_2_1,
      IB => U3_RMht2_2_rt_24244,
      SEL => U3_RMcnt2_2_BXINV_24236,
      O => U3_RMcnt2_2_F5MUX_24246
    );
  U3_RMcnt2_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RMcnt2_2_BXINV_24236
    );
  U3_RMcnt2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_2_CLKINV_24226
    );
  U3_RMcnt2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_2_CEINV_24225
    );
  U3_RMcnt2_4_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X46Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_4_and0000,
      O => U3_RMcnt2_4_FFX_RST
    );
  U3_RMcnt2_4 : X_FF
    generic map(
      LOC => "SLICE_X46Y79",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_4_DXMUX_24292,
      CE => U3_RMcnt2_4_CEINV_24269,
      CLK => U3_RMcnt2_4_CLKINV_24270,
      SET => U3_RMcnt2_4_REVUSED_24279,
      RST => U3_RMcnt2_4_FFX_RST,
      O => U3_RMcnt2(4)
    );
  U3_RMcnt2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_4_F5MUX_24290,
      O => U3_RMcnt2_4_DXMUX_24292
    );
  U3_RMcnt2_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y79"
    )
    port map (
      IA => U3_RMcnt2_Q_mux0000_4_1,
      IB => U3_RMht2_4_rt_24288,
      SEL => U3_RMcnt2_4_BXINV_24280,
      O => U3_RMcnt2_4_F5MUX_24290
    );
  U3_RMcnt2_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RMcnt2_4_BXINV_24280
    );
  U3_RMcnt2_4_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_4_and0001,
      O => U3_RMcnt2_4_REVUSED_24279
    );
  U3_RMcnt2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_4_CLKINV_24270
    );
  U3_RMcnt2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_4_CEINV_24269
    );
  U3_RMht2_4_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X46Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht2(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RMht2_4_rt_24288
    );
  M2a_12_131 : X_LUT4
    generic map(
      INIT => X"FF4E",
      LOC => "SLICE_X17Y80"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => rom1_addr(4),
      O => M2a_12_13
    );
  M1a_19_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_19_13_F5MUX_24325,
      O => M1a_19_13
    );
  M1a_19_13_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y80"
    )
    port map (
      IA => M2a_12_131_24316,
      IB => M2a_12_13,
      SEL => M1a_19_13_BXINV_24318,
      O => M1a_19_13_F5MUX_24325
    );
  M1a_19_13_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1a_19_13_BXINV_24318
    );
  M2a_12_132 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X17Y80"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(2),
      ADR2 => rom1_addr(4),
      ADR3 => VCC,
      O => M2a_12_131_24316
    );
  M2_4_401 : X_LUT4
    generic map(
      INIT => X"8380",
      LOC => "SLICE_X27Y72"
    )
    port map (
      ADR0 => M2_3_48_0,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd6_0,
      O => M2_4_401_24348
    );
  M2_4_40_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_40_F5MUX_24350,
      O => M2_4_40
    );
  M2_4_40_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y72"
    )
    port map (
      IA => M2_4_402_24341,
      IB => M2_4_401_24348,
      SEL => M2_4_40_BXINV_24343,
      O => M2_4_40_F5MUX_24350
    );
  M2_4_40_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2_4_40_BXINV_24343
    );
  M2_4_402 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X27Y72"
    )
    port map (
      ADR0 => M2_3_48_0,
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M2_4_402_24341
    );
  M2a_12_281 : X_LUT4
    generic map(
      INIT => X"5755",
      LOC => "SLICE_X15Y79"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_12_281_24373
    );
  M2a_12_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_12_28_F5MUX_24375,
      O => M2a_12_28
    );
  M2a_12_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y79"
    )
    port map (
      IA => M2a_12_282_24366,
      IB => M2a_12_281_24373,
      SEL => M2a_12_28_BXINV_24368,
      O => M2a_12_28_F5MUX_24375
    );
  M2a_12_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(3),
      O => M2a_12_28_BXINV_24368
    );
  M2a_12_282 : X_LUT4
    generic map(
      INIT => X"7D5D",
      LOC => "SLICE_X15Y79"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_12_282_24366
    );
  U3_font1_0_and000021 : X_LUT4
    generic map(
      INIT => X"C1CC",
      LOC => "SLICE_X36Y64"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(2),
      ADR3 => U3_RMht1(4),
      O => U3_font1_0_and00002
    );
  U3_font1_0_and0000_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_0_and0000_bdd0_F5MUX_24400,
      O => U3_font1_0_and0000_bdd0
    );
  U3_font1_0_and0000_bdd0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X36Y64"
    )
    port map (
      IA => U3_font1_0_and0000_bdd0_G,
      IB => U3_font1_0_and00002,
      SEL => U3_font1_0_and0000_bdd0_BXINV_24393,
      O => U3_font1_0_and0000_bdd0_F5MUX_24400
    );
  U3_font1_0_and0000_bdd0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(5),
      O => U3_font1_0_and0000_bdd0_BXINV_24393
    );
  U3_spriteonB4_and0000311 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X18Y24"
    )
    port map (
      ADR0 => U3_spriteonB4_cmp_le0000121_0,
      ADR1 => U2_hcs(4),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(2),
      O => U3_spriteonB4_and0000311_24423
    );
  U3_spriteonB4_and000031_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_and000031_F5MUX_24425,
      O => U3_spriteonB4_and000031
    );
  U3_spriteonB4_and000031_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y24"
    )
    port map (
      IA => U3_spriteonB4_and0000312_24416,
      IB => U3_spriteonB4_and0000311_24423,
      SEL => U3_spriteonB4_and000031_BXINV_24418,
      O => U3_spriteonB4_and000031_F5MUX_24425
    );
  U3_spriteonB4_and000031_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(9),
      O => U3_spriteonB4_and000031_BXINV_24418
    );
  U3_spriteonB4_and0000312 : X_LUT4
    generic map(
      INIT => X"0055",
      LOC => "SLICE_X18Y24"
    )
    port map (
      ADR0 => U3_spriteonB3_cmp_le0000128_10368,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonB3_cmp_le0000112_0,
      O => U3_spriteonB4_and0000312_24416
    );
  x7_Mmux_digit_3 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X65Y72"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => sig_tank1_angle_calc(4),
      ADR2 => x7_clkdiv(18),
      ADR3 => VCC,
      O => x7_Mmux_digit_3_24448
    );
  x7_digit_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_digit_0_F5MUX_24450,
      O => x7_digit(0)
    );
  x7_digit_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y72"
    )
    port map (
      IA => x7_Mmux_digit_4_24440,
      IB => x7_Mmux_digit_3_24448,
      SEL => x7_digit_0_BXINV_24442,
      O => x7_digit_0_F5MUX_24450
    );
  x7_digit_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_clkdiv(19),
      O => x7_digit_0_BXINV_24442
    );
  x7_Mmux_digit_4 : X_LUT4
    generic map(
      INIT => X"E44E",
      LOC => "SLICE_X65Y72"
    )
    port map (
      ADR0 => x7_clkdiv(18),
      ADR1 => U3_RMht2(0),
      ADR2 => U3_font2_mux0007_4_bdd2,
      ADR3 => U3_RMht2(4),
      O => x7_Mmux_digit_4_24440
    );
  title_spriteon_and0000871 : X_LUT4
    generic map(
      INIT => X"5F7F",
      LOC => "SLICE_X20Y28"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U2_hcs(1),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(0),
      O => title_spriteon_and0000871_24473
    );
  title_spriteon_and000087_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000087_F5MUX_24475,
      O => title_spriteon_and000087
    );
  title_spriteon_and000087_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y28"
    )
    port map (
      IA => title_spriteon_and000087_G,
      IB => title_spriteon_and0000871_24473,
      SEL => title_spriteon_and000087_BXINV_24468,
      O => title_spriteon_and000087_F5MUX_24475
    );
  title_spriteon_and000087_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(4),
      O => title_spriteon_and000087_BXINV_24468
    );
  U3_RMcnt_Q_mux0000_5_SW01 : X_LUT4
    generic map(
      INIT => X"F8E0",
      LOC => "SLICE_X51Y64"
    )
    port map (
      ADR0 => U3_RMcnt(4),
      ADR1 => U3_RMcnt(3),
      ADR2 => U3_rise_9867,
      ADR3 => N185_0,
      O => U3_RMcnt_Q_mux0000_5_SW0
    );
  N58_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N58_F5MUX_24500,
      O => N58
    );
  N58_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X51Y64"
    )
    port map (
      IA => U3_RMcnt_Q_mux0000_5_SW01_24491,
      IB => U3_RMcnt_Q_mux0000_5_SW0,
      SEL => N58_BXINV_24493,
      O => N58_F5MUX_24500
    );
  N58_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt(5),
      O => N58_BXINV_24493
    );
  U3_RMcnt_Q_mux0000_5_SW02 : X_LUT4
    generic map(
      INIT => X"071F",
      LOC => "SLICE_X51Y64"
    )
    port map (
      ADR0 => U3_RMcnt(4),
      ADR1 => U3_RMcnt(3),
      ADR2 => U3_rise_9867,
      ADR3 => N185_0,
      O => U3_RMcnt_Q_mux0000_5_SW01_24491
    );
  M1a_5_32_G : X_LUT4
    generic map(
      INIT => X"100A",
      LOC => "SLICE_X1Y58"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N584
    );
  M1a_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_5_F5MUX_24525,
      O => M1a_5_Q
    );
  M1a_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y58"
    )
    port map (
      IA => N583,
      IB => N584,
      SEL => M1a_5_BXINV_24518,
      O => M1a_5_F5MUX_24525
    );
  M1a_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M1a_5_BXINV_24518
    );
  M1a_5_32_F : X_LUT4
    generic map(
      INIT => X"831D",
      LOC => "SLICE_X1Y58"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N583
    );
  U3_font2_mux0007_1_1801 : X_LUT4
    generic map(
      INIT => X"2529",
      LOC => "SLICE_X44Y64"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(4),
      ADR2 => U3_RMht2(1),
      ADR3 => U3_RMht2(2),
      O => U3_font2_mux0007_1_1801_24548
    );
  U3_font2_mux0007_1_180_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_mux0007_1_180_F5MUX_24550,
      O => U3_font2_mux0007_1_180
    );
  U3_font2_mux0007_1_180_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y64"
    )
    port map (
      IA => U3_font2_mux0007_1_1802,
      IB => U3_font2_mux0007_1_1801_24548,
      SEL => U3_font2_mux0007_1_180_BXINV_24543,
      O => U3_font2_mux0007_1_180_F5MUX_24550
    );
  U3_font2_mux0007_1_180_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2(5),
      O => U3_font2_mux0007_1_180_BXINV_24543
    );
  U3_font2_mux0007_1_1802_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X44Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RMht2(1),
      ADR3 => VCC,
      O => U3_font2_mux0007_1_1802
    );
  M1a_9_32_G : X_LUT4
    generic map(
      INIT => X"0AAB",
      LOC => "SLICE_X2Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => rom1_addr(4),
      O => N572
    );
  M1a_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_9_F5MUX_24575,
      O => M1a_9_Q
    );
  M1a_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y62"
    )
    port map (
      IA => N571,
      IB => N572,
      SEL => M1a_9_BXINV_24568,
      O => M1a_9_F5MUX_24575
    );
  M1a_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1a_9_BXINV_24568
    );
  M1a_9_32_F : X_LUT4
    generic map(
      INIT => X"B051",
      LOC => "SLICE_X2Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => rom1_addr(4),
      O => N571
    );
  M2a_7_38_G : X_LUT4
    generic map(
      INIT => X"7400",
      LOC => "SLICE_X22Y81"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M2_0_bdd13,
      ADR3 => sig_tank1rom10s(3),
      O => N628
    );
  M2a_7_38_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_7_38_F5MUX_24600,
      O => M2a_7_38
    );
  M2a_7_38_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y81"
    )
    port map (
      IA => N627,
      IB => N628,
      SEL => M2a_7_38_BXINV_24593,
      O => M2a_7_38_F5MUX_24600
    );
  M2a_7_38_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M2a_7_38_BXINV_24593
    );
  M2a_7_38_F : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X22Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(3),
      O => N627
    );
  M2a_7_63_G : X_LUT4
    generic map(
      INIT => X"180F",
      LOC => "SLICE_X22Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr(2),
      ADR2 => rom1_addr(3),
      ADR3 => sig_tank1rom10s(1),
      O => N520
    );
  M2a_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_7_F5MUX_24625,
      O => M2a_7_Q
    );
  M2a_7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y79"
    )
    port map (
      IA => N519,
      IB => N520,
      SEL => M2a_7_BXINV_24618,
      O => M2a_7_F5MUX_24625
    );
  M2a_7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_7_BXINV_24618
    );
  M2a_7_63_F : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X22Y79"
    )
    port map (
      ADR0 => M2_7_bdd0_0,
      ADR1 => M2a_7_38,
      ADR2 => rom1_addr(3),
      ADR3 => VCC,
      O => N519
    );
  M2a_9_40_G : X_LUT4
    generic map(
      INIT => X"2B22",
      LOC => "SLICE_X23Y80"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N546
    );
  M2a_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_9_F5MUX_24650,
      O => M2a_9_Q
    );
  M2a_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y80"
    )
    port map (
      IA => N545,
      IB => N546,
      SEL => M2a_9_BXINV_24643,
      O => M2a_9_F5MUX_24650
    );
  M2a_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_9_BXINV_24643
    );
  M2a_9_40_F : X_LUT4
    generic map(
      INIT => X"44CC",
      LOC => "SLICE_X23Y80"
    )
    port map (
      ADR0 => M2_9_bdd0_0,
      ADR1 => N339,
      ADR2 => VCC,
      ADR3 => rom1_addr(3),
      O => N545
    );
  M2a_8_59_G : X_LUT4
    generic map(
      INIT => X"CCC0",
      LOC => "SLICE_X16Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_23_41_0,
      ADR2 => M1_23_bdd0_0,
      ADR3 => rom1_addr(3),
      O => N488
    );
  M2a_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_8_F5MUX_24675,
      O => M2a_8_Q
    );
  M2a_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y74"
    )
    port map (
      IA => N487,
      IB => N488,
      SEL => M2a_8_BXINV_24667,
      O => M2a_8_F5MUX_24675
    );
  M2a_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2a_8_BXINV_24667
    );
  M2a_8_59_F : X_LUT4
    generic map(
      INIT => X"44CC",
      LOC => "SLICE_X16Y74"
    )
    port map (
      ADR0 => M2_8_bdd1_0,
      ADR1 => M2a_8_11_0,
      ADR2 => VCC,
      ADR3 => rom1_addr(3),
      O => N487
    );
  U3_font2_1_and000021 : X_LUT4
    generic map(
      INIT => X"CFB4",
      LOC => "SLICE_X45Y64"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_RMht1(3),
      ADR3 => U3_RMht1(1),
      O => U3_font2_1_and00002
    );
  U3_font2_1_and0000_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_1_and0000_bdd0_F5MUX_24700,
      O => U3_font2_1_and0000_bdd0
    );
  U3_font2_1_and0000_bdd0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X45Y64"
    )
    port map (
      IA => U3_RMht1_1_rt_24691,
      IB => U3_font2_1_and00002,
      SEL => U3_font2_1_and0000_bdd0_BXINV_24693,
      O => U3_font2_1_and0000_bdd0_F5MUX_24700
    );
  U3_font2_1_and0000_bdd0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(5),
      O => U3_font2_1_and0000_bdd0_BXINV_24693
    );
  U3_RMht1_1_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RMht1(1),
      O => U3_RMht1_1_rt_24691
    );
  N287_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N287_F5MUX_24725,
      O => N287
    );
  N287_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y26"
    )
    port map (
      IA => U3_spriteonB1_cmp_le0000130_SW0,
      IB => N287_F,
      SEL => N287_BXINV_24714,
      O => N287_F5MUX_24725
    );
  N287_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(6),
      O => N287_BXINV_24714
    );
  U3_spriteonB1_cmp_le0000130_SW01 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X20Y26"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U2_hcs(1),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(2),
      O => U3_spriteonB1_cmp_le0000130_SW0
    );
  M1_26_1_G : X_LUT4
    generic map(
      INIT => X"5D5D",
      LOC => "SLICE_X1Y47"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M1_21_bdd5,
      ADR3 => VCC,
      O => N536
    );
  M1_26_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_bdd0_F5MUX_24750,
      O => M1_26_bdd0
    );
  M1_26_bdd0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y47"
    )
    port map (
      IA => N535,
      IB => N536,
      SEL => M1_26_bdd0_BXINV_24742,
      O => M1_26_bdd0_F5MUX_24750
    );
  M1_26_bdd0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1_26_bdd0_BXINV_24742
    );
  M1_26_1_F : X_LUT4
    generic map(
      INIT => X"CCDD",
      LOC => "SLICE_X1Y47"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => VCC,
      ADR3 => M1_22_bdd9_0,
      O => N535
    );
  M1_1_69_G : X_LUT4
    generic map(
      INIT => X"4115",
      LOC => "SLICE_X13Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => rom1_addr(4),
      O => N610
    );
  M1_1_69_F : X_LUT4
    generic map(
      INIT => X"89D4",
      LOC => "SLICE_X13Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => rom1_addr(4),
      O => N609
    );
  M1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_1_F5MUX_24775,
      O => M1_1_Q
    );
  M1_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y61"
    )
    port map (
      IA => N609,
      IB => N610,
      SEL => M1_1_BXINV_24768,
      O => M1_1_F5MUX_24775
    );
  M1_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1_1_BXINV_24768
    );
  M2_1_51_F : X_LUT4
    generic map(
      INIT => X"6EFF",
      LOC => "SLICE_X25Y74"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => M2_0_bdd13,
      ADR2 => rom1_addr(2),
      ADR3 => sig_tank1rom10s(1),
      O => N537
    );
  M2_1_51_G : X_LUT4
    generic map(
      INIT => X"FF44",
      LOC => "SLICE_X25Y74"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(1),
      O => N538
    );
  M2_1_51_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_51_F5MUX_24800,
      O => M2_1_51
    );
  M2_1_51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y74"
    )
    port map (
      IA => N537,
      IB => N538,
      SEL => M2_1_51_BXINV_24792,
      O => M2_1_51_F5MUX_24800
    );
  M2_1_51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M2_1_51_BXINV_24792
    );
  M2_29_1_F : X_LUT4
    generic map(
      INIT => X"E076",
      LOC => "SLICE_X12Y61"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N599
    );
  M2_29_1_G : X_LUT4
    generic map(
      INIT => X"80B5",
      LOC => "SLICE_X12Y61"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N600
    );
  M1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_2_F5MUX_24825,
      O => M1_2_Q
    );
  M1_2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y61"
    )
    port map (
      IA => N599,
      IB => N600,
      SEL => M1_2_BXINV_24818,
      O => M1_2_F5MUX_24825
    );
  M1_2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => M1_2_BXINV_24818
    );
  M2_3_34_F : X_LUT4
    generic map(
      INIT => X"FF7B",
      LOC => "SLICE_X26Y72"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M2_0_bdd13,
      ADR3 => rom1_addr(2),
      O => N579
    );
  M2_3_34_G : X_LUT4
    generic map(
      INIT => X"CECE",
      LOC => "SLICE_X26Y72"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M2_0_bdd13,
      ADR3 => VCC,
      O => N580
    );
  M2_3_34_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_34_F5MUX_24850,
      O => M2_3_34
    );
  M2_3_34_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y72"
    )
    port map (
      IA => N579,
      IB => N580,
      SEL => M2_3_34_BXINV_24842,
      O => M2_3_34_F5MUX_24850
    );
  M2_3_34_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => M2_3_34_BXINV_24842
    );
  M2_8_80_F : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X21Y74"
    )
    port map (
      ADR0 => M2_8_30_0,
      ADR1 => M2_8_22_0,
      ADR2 => rom1_addr(3),
      ADR3 => M2_8_bdd1_0,
      O => N525
    );
  M2_8_80_G : X_LUT4
    generic map(
      INIT => X"BA34",
      LOC => "SLICE_X21Y74"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N526
    );
  M2_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_F5MUX_24875,
      O => M2_8_Q
    );
  M2_8_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y74"
    )
    port map (
      IA => N525,
      IB => N526,
      SEL => M2_8_BXINV_24868,
      O => M2_8_F5MUX_24875
    );
  M2_8_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_8_BXINV_24868
    );
  M2_9_70_F : X_LUT4
    generic map(
      INIT => X"F404",
      LOC => "SLICE_X20Y74"
    )
    port map (
      ADR0 => N341_0,
      ADR1 => M2_9_27_0,
      ADR2 => rom1_addr(3),
      ADR3 => M2_9_bdd0_0,
      O => N617
    );
  M2_9_70_G : X_LUT4
    generic map(
      INIT => X"BD10",
      LOC => "SLICE_X20Y74"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr(3),
      ADR3 => sig_tank1rom10s(1),
      O => N618
    );
  M2_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_9_F5MUX_24900,
      O => M2_9_Q
    );
  M2_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y74"
    )
    port map (
      IA => N617,
      IB => N618,
      SEL => M2_9_BXINV_24893,
      O => M2_9_F5MUX_24900
    );
  M2_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr(4),
      O => M2_9_BXINV_24893
    );
  M2a_6_38_SW0_F : X_LUT4
    generic map(
      INIT => X"1F55",
      LOC => "SLICE_X23Y82"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M2_0_bdd13,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N643
    );
  M2a_6_38_SW0_G : X_LUT4
    generic map(
      INIT => X"FA11",
      LOC => "SLICE_X23Y82"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N644
    );
  N261_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => N261_F5MUX_24925,
      O => N261
    );
  N261_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y82"
    )
    port map (
      IA => N643,
      IB => N644,
      SEL => N261_BXINV_24918,
      O => N261_F5MUX_24925
    );
  N261_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => N261_BXINV_24918
    );
  U3_destroy2_mux0017311 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X28Y30"
    )
    port map (
      ADR0 => U3_spriteonB2_0,
      ADR1 => U3_spriteonB3_0,
      ADR2 => U3_blue_and0002_0,
      ADR3 => U3_spriteonB4_0,
      O => U3_destroy2_mux001731
    );
  U3_N35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N35_F5MUX_24950,
      O => U3_N35
    );
  U3_N35_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y30"
    )
    port map (
      IA => U3_destroy2_mux001731,
      IB => U3_N35_F,
      SEL => U3_N35_BXINV_24939,
      O => U3_N35_F5MUX_24950
    );
  U3_N35_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd,
      O => U3_N35_BXINV_24939
    );
  U3_destroy2_mux0017191 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X31Y30"
    )
    port map (
      ADR0 => U3_spriteonB1_0,
      ADR1 => U3_N35,
      ADR2 => U3_N30,
      ADR3 => U3_spriteonB5_0,
      O => U3_destroy2_mux0017191_24962
    );
  U3_destroy2_mux001719_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy2_mux001719_F5MUX_24975,
      O => U3_destroy2_mux001719
    );
  U3_destroy2_mux001719_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y30"
    )
    port map (
      IA => U3_destroy2_mux0017191_24962,
      IB => U3_destroy2_mux001719_F,
      SEL => U3_destroy2_mux001719_BXINV_24964,
      O => U3_destroy2_mux001719_F5MUX_24975
    );
  U3_destroy2_mux001719_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1,
      O => U3_destroy2_mux001719_BXINV_24964
    );
  M2a_9_40_SW0_F : X_LUT4
    generic map(
      INIT => X"AF8F",
      LOC => "SLICE_X25Y80"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M2_0_bdd13,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N635
    );
  M2a_9_40_SW0_G : X_LUT4
    generic map(
      INIT => X"A58F",
      LOC => "SLICE_X25Y80"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N636
    );
  N339_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => N339_F5MUX_25000,
      O => N339
    );
  N339_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y80"
    )
    port map (
      IA => N635,
      IB => N636,
      SEL => N339_BXINV_24993,
      O => N339_F5MUX_25000
    );
  N339_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => N339_BXINV_24993
    );
  M1a_20_F : X_LUT4
    generic map(
      INIT => X"B654",
      LOC => "SLICE_X2Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr(4),
      O => N573
    );
  M1a_20_G : X_LUT4
    generic map(
      INIT => X"2201",
      LOC => "SLICE_X2Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr(4),
      O => N574
    );
  M1a_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_20_F5MUX_25025,
      O => M1a_20_Q
    );
  M1a_20_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y57"
    )
    port map (
      IA => N573,
      IB => N574,
      SEL => M1a_20_BXINV_25018,
      O => M1a_20_F5MUX_25025
    );
  M1a_20_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M1a_20_BXINV_25018
    );
  M2a_11_F : X_LUT4
    generic map(
      INIT => X"9B38",
      LOC => "SLICE_X15Y78"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N517
    );
  M2a_11_G : X_LUT4
    generic map(
      INIT => X"0809",
      LOC => "SLICE_X15Y78"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N518
    );
  M2a_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_11_F5MUX_25050,
      O => M2a_11_Q
    );
  M2a_11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y78"
    )
    port map (
      IA => N517,
      IB => N518,
      SEL => M2a_11_BXINV_25043,
      O => M2a_11_F5MUX_25050
    );
  M2a_11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => M2a_11_BXINV_25043
    );
  M2a_15_F : X_LUT4
    generic map(
      INIT => X"9715",
      LOC => "SLICE_X17Y81"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N565
    );
  M2a_15_G : X_LUT4
    generic map(
      INIT => X"3E5C",
      LOC => "SLICE_X17Y81"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N566
    );
  M2a_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_15_F5MUX_25075,
      O => M2a_15_Q
    );
  M2a_15_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y81"
    )
    port map (
      IA => N565,
      IB => N566,
      SEL => M2a_15_BXINV_25068,
      O => M2a_15_F5MUX_25075
    );
  M2a_15_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => M2a_15_BXINV_25068
    );
  U3_RMcnt2_Q_mux0000_5_SW02 : X_LUT4
    generic map(
      INIT => X"071F",
      LOC => "SLICE_X47Y79"
    )
    port map (
      ADR0 => U3_RMcnt2(4),
      ADR1 => N187_0,
      ADR2 => U3_rise2_9628,
      ADR3 => U3_RMcnt2(3),
      O => U3_RMcnt2_Q_mux0000_5_SW01_25091
    );
  U3_RMcnt2_Q_mux0000_5_SW01 : X_LUT4
    generic map(
      INIT => X"F8E0",
      LOC => "SLICE_X47Y79"
    )
    port map (
      ADR0 => U3_RMcnt2(4),
      ADR1 => N187_0,
      ADR2 => U3_rise2_9628,
      ADR3 => U3_RMcnt2(3),
      O => U3_RMcnt2_Q_mux0000_5_SW0
    );
  N60_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => N60_F5MUX_25100,
      O => N60
    );
  N60_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X47Y79"
    )
    port map (
      IA => U3_RMcnt2_Q_mux0000_5_SW01_25091,
      IB => U3_RMcnt2_Q_mux0000_5_SW0,
      SEL => N60_BXINV_25093,
      O => N60_F5MUX_25100
    );
  N60_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2(5),
      O => N60_BXINV_25093
    );
  U3_blue_and0001132_SW01 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X26Y41"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => U3_blue_and0001132_SW0
    );
  N289_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => N289_F5MUX_25125,
      O => N289
    );
  N289_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y41"
    )
    port map (
      IA => U3_blue_and0001132_SW0,
      IB => N289_F,
      SEL => N289_BXINV_25114,
      O => N289_F5MUX_25125
    );
  N289_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs(4),
      O => N289_BXINV_25114
    );
  U3_Mhorz_not0001_F : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X46Y64"
    )
    port map (
      ADR0 => N208_0,
      ADR1 => U3_Mhorz_cmp_ne000132_10405,
      ADR2 => U3_Mhorz_cmp_ne000165_0,
      ADR3 => U3_Mhorz_cmp_ne0001113_0,
      O => N235
    );
  U3_Mhorz_not0001_G : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X46Y64"
    )
    port map (
      ADR0 => U3_Mhorz_cmp_ne000065_0,
      ADR1 => U3_Mhorz_cmp_ne0000113_0,
      ADR2 => U3_Mhorz_cmp_ne000032_10401,
      ADR3 => U3_rise_9867,
      O => N236
    );
  U3_Mhorz_not0001_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X46Y64"
    )
    port map (
      IA => N235,
      IB => N236,
      SEL => U3_Mhorz_not0001_BXINV_25143,
      O => U3_Mhorz_not0001_F5MUX_25150
    );
  U3_Mhorz_not0001_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186,
      O => U3_Mhorz_not0001_BXINV_25143
    );
  U3_spriteonB4_cmp_le00001352_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X16Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(9),
      O => U3_spriteonB4_cmp_le00001351_25166
    );
  U3_spriteonB4_cmp_le00001351 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X16Y22"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(3),
      ADR2 => U2_hcs(4),
      ADR3 => U2_hcs(2),
      O => U3_spriteonB4_cmp_le0000135
    );
  U3_spriteonB4_cmp_le0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_cmp_le0000_F5MUX_25175,
      O => U3_spriteonB4_cmp_le0000
    );
  U3_spriteonB4_cmp_le0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y22"
    )
    port map (
      IA => U3_spriteonB4_cmp_le00001351_25166,
      IB => U3_spriteonB4_cmp_le0000135,
      SEL => U3_spriteonB4_cmp_le0000_BXINV_25168,
      O => U3_spriteonB4_cmp_le0000_F5MUX_25175
    );
  U3_spriteonB4_cmp_le0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_cmp_le0000121_0,
      O => U3_spriteonB4_cmp_le0000_BXINV_25168
    );
  U3_font2_0_and000022_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X44Y67"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_font2_0_and000021_25191
    );
  U3_font2_0_and000021 : X_LUT4
    generic map(
      INIT => X"80FF",
      LOC => "SLICE_X44Y67"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(2),
      ADR3 => U3_RMht1(0),
      O => U3_font2_0_and00002
    );
  U3_font2_0_and0000_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_0_and0000_bdd0_F5MUX_25200,
      O => U3_font2_0_and0000_bdd0
    );
  U3_font2_0_and0000_bdd0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y67"
    )
    port map (
      IA => U3_font2_0_and000021_25191,
      IB => U3_font2_0_and00002,
      SEL => U3_font2_0_and0000_bdd0_BXINV_25193,
      O => U3_font2_0_and0000_bdd0_F5MUX_25200
    );
  U3_font2_0_and0000_bdd0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(5),
      O => U3_font2_0_and0000_bdd0_BXINV_25193
    );
  selector_green_1_292 : X_LUT4
    generic map(
      INIT => X"EEEA",
      LOC => "SLICE_X28Y26"
    )
    port map (
      ADR0 => U3_N29_0,
      ADR1 => U3_N33_0,
      ADR2 => U3_N0_0,
      ADR3 => U3_N28_0,
      O => selector_green_1_292_25216
    );
  selector_green_1_291 : X_LUT4
    generic map(
      INIT => X"FCF8",
      LOC => "SLICE_X28Y26"
    )
    port map (
      ADR0 => U3_N28_0,
      ADR1 => U3_N33_0,
      ADR2 => U3_N29_0,
      ADR3 => selector_green_1_2_0,
      O => selector_green_1_291_25223
    );
  selector_green_1_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_1_29_F5MUX_25225,
      O => selector_green_1_29
    );
  selector_green_1_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y26"
    )
    port map (
      IA => selector_green_1_292_25216,
      IB => selector_green_1_291_25223,
      SEL => selector_green_1_29_BXINV_25218,
      O => selector_green_1_29_F5MUX_25225
    );
  selector_green_1_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_0,
      O => selector_green_1_29_BXINV_25218
    );
  U3_RMht2_not00011218_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X41Y65"
    )
    port map (
      ADR0 => U3_RMht2(2),
      ADR1 => U3_RMht2(3),
      ADR2 => VCC,
      ADR3 => U3_RMht2(1),
      O => U3_RMht2_not00011218_SW0_SW0_O_pack_1
    );
  U3_RMht2_not00011218_SW0 : X_LUT4
    generic map(
      INIT => X"1B33",
      LOC => "SLICE_X41Y65"
    )
    port map (
      ADR0 => U3_RMht2(4),
      ADR1 => U3_RMht2_not0001_bdd3_0,
      ADR2 => U3_RMht2_not0001183_0,
      ADR3 => U3_RMht2_not00011218_SW0_SW0_O,
      O => N213
    );
  N213_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => N213,
      O => N213_0
    );
  N213_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not00011218_SW0_SW0_O_pack_1,
      O => U3_RMht2_not00011218_SW0_SW0_O
    );
  U3_C1_not00014 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X34Y43"
    )
    port map (
      ADR0 => U3_C1(4),
      ADR1 => U3_C1(2),
      ADR2 => U3_C1(3),
      ADR3 => U3_C1(5),
      O => U3_C1_not00014_O_pack_1
    );
  U3_C1_not000127 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X34Y43"
    )
    port map (
      ADR0 => U3_C1_not00014_O,
      ADR1 => U3_C1_not00015_0,
      ADR2 => U3_C1_not000110_0,
      ADR3 => U3_leftBTN_inv1_inv1_0,
      O => U3_C1_not000127_25272
    );
  U3_C1_not000127_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000127_25272,
      O => U3_C1_not000127_0
    );
  U3_C1_not000127_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not00014_O_pack_1,
      O => U3_C1_not00014_O
    );
  U3_C1_not000183 : X_LUT4
    generic map(
      INIT => X"53FF",
      LOC => "SLICE_X34Y45"
    )
    port map (
      ADR0 => N211,
      ADR1 => N210_0,
      ADR2 => U3_C1_not000147_0,
      ADR3 => U3_C1(7),
      O => U3_C1_not000183_O_pack_1
    );
  U3_C1_not0001142 : X_LUT4
    generic map(
      INIT => X"AA80",
      LOC => "SLICE_X34Y45"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => U3_C1_not0001105_0,
      ADR2 => U3_C1_not000183_O,
      ADR3 => U3_C1_not000127_0,
      O => U3_C1_not0001
    );
  U3_C1_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001,
      O => U3_C1_not0001_0
    );
  U3_C1_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000183_O_pack_1,
      O => U3_C1_not000183_O
    );
  who_present_state_FSM_FFd2_In11 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X43Y44"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => who_delay1_10430,
      ADR2 => who_delay3_10431,
      ADR3 => who_delay2_10429,
      O => who_present_state_FSM_N0_pack_3
    );
  who_present_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"8F0F",
      LOC => "SLICE_X43Y44"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => who_present_state_FSM_N0,
      ADR3 => ld_0_OBUF_10168,
      O => who_present_state_FSM_FFd1_In
    );
  who_present_state_FSM_FFd1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => who_present_state_FSM_FFd1_FFX_RST
    );
  who_present_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X43Y44",
      INIT => '0'
    )
    port map (
      I => who_present_state_FSM_FFd1_DXMUX_25327,
      CE => VCC,
      CLK => who_present_state_FSM_FFd1_CLKINV_25311,
      SET => GND,
      RST => who_present_state_FSM_FFd1_FFX_RST,
      O => who_present_state_FSM_FFd1_10324
    );
  who_present_state_FSM_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_present_state_FSM_FFd1_In,
      O => who_present_state_FSM_FFd1_DXMUX_25327
    );
  who_present_state_FSM_FFd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_present_state_FSM_N0_pack_3,
      O => who_present_state_FSM_N0
    );
  who_present_state_FSM_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => who_present_state_FSM_FFd1_CLKINV_25311
    );
  nes_scalar_next_cmp_eq000030 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X66Y13"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq000021_0,
      ADR1 => nes_scalar_reg(8),
      ADR2 => nes_scalar_next_cmp_eq000010_0,
      ADR3 => nes_scalar_reg(9),
      O => nes_scalar_next_cmp_eq0000_pack_1
    );
  nes_counter_reg_not00011 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X66Y13"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_counter_reg(4),
      ADR2 => nes_scalar_next_cmp_eq0000,
      ADR3 => nes_N11_0,
      O => nes_counter_reg_not0001
    );
  nes_counter_reg_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001,
      O => nes_counter_reg_not0001_0
    );
  nes_counter_reg_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_cmp_eq0000_pack_1,
      O => nes_scalar_next_cmp_eq0000
    );
  U3_rise2_and0000_SW0 : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X46Y81"
    )
    port map (
      ADR0 => U3_RMcnt2(4),
      ADR1 => U3_RM2_and0000_0,
      ADR2 => U3_RMcnt2(5),
      ADR3 => U3_RMcnt2(3),
      O => U3_rise2_and0000_SW0_O_pack_1
    );
  U3_rise2_and0000 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X46Y81"
    )
    port map (
      ADR0 => U3_RMcnt2(2),
      ADR1 => U3_RMcnt2(1),
      ADR2 => U3_rise2_and0000_SW0_O,
      ADR3 => U3_RMcnt2(0),
      O => U3_rise2_and0000_25379
    );
  U3_rise2_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise2_and0000_SW0_O_pack_1,
      O => U3_rise2_and0000_SW0_O
    );
  nes_counter_reg_cmp_eq0000112 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X67Y31"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_counter_reg(7),
      ADR2 => nes_counter_reg(1),
      ADR3 => nes_counter_reg(0),
      O => nes_counter_reg_cmp_eq0000112_pack_1
    );
  nes_counter_reg_cmp_eq0000126 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X67Y31"
    )
    port map (
      ADR0 => nes_counter_reg_cmp_eq0000112_10441,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_counter_reg_cmp_eq0000125_0,
      O => nes_N11
    );
  nes_N11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_N11,
      O => nes_N11_0
    );
  nes_N11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_cmp_eq0000112_pack_1,
      O => nes_counter_reg_cmp_eq0000112_10441
    );
  U3_rise_and0000_SW0 : X_LUT4
    generic map(
      INIT => X"FEFF",
      LOC => "SLICE_X51Y63"
    )
    port map (
      ADR0 => U3_RMcnt(4),
      ADR1 => U3_RMcnt(3),
      ADR2 => U3_RMcnt(5),
      ADR3 => U3_RM1_and0000_0,
      O => U3_rise_and0000_SW0_O_pack_1
    );
  U3_rise_and0000 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X51Y63"
    )
    port map (
      ADR0 => U3_RMcnt(1),
      ADR1 => U3_RMcnt(2),
      ADR2 => U3_RMcnt(0),
      ADR3 => U3_rise_and0000_SW0_O,
      O => U3_rise_and0000_25427
    );
  U3_rise_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise_and0000_SW0_O_pack_1,
      O => U3_rise_and0000_SW0_O
    );
  U3_RMcnt_and000136_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X51Y67"
    )
    port map (
      ADR0 => N221_0,
      ADR1 => U3_RMcnt(1),
      ADR2 => U3_RMcnt(0),
      ADR3 => U3_RMcnt(2),
      O => U3_RMcnt_and000136_SW0_O_pack_1
    );
  U3_RMcnt_and000144 : X_LUT4
    generic map(
      INIT => X"A8A0",
      LOC => "SLICE_X51Y67"
    )
    port map (
      ADR0 => U3_RM1_and0000_0,
      ADR1 => U3_Mhorz_cmp_ne0000_0,
      ADR2 => U3_rise_9867,
      ADR3 => U3_RMcnt_and000136_SW0_O,
      O => U3_RMcnt_and0001
    );
  U3_RMcnt_and0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001,
      O => U3_RMcnt_and0001_0
    );
  U3_RMcnt_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and000136_SW0_O_pack_1,
      O => U3_RMcnt_and000136_SW0_O
    );
  U3_C2_not000150 : X_LUT4
    generic map(
      INIT => X"0015",
      LOC => "SLICE_X28Y46"
    )
    port map (
      ADR0 => U3_C2(7),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(8),
      O => U3_C2_not000150_O_pack_1
    );
  U3_C2_not000164 : X_LUT4
    generic map(
      INIT => X"4404",
      LOC => "SLICE_X28Y46"
    )
    port map (
      ADR0 => U3_leftBTN_inv1_inv1_0,
      ADR1 => sig_gameRight,
      ADR2 => U3_C2(9),
      ADR3 => U3_C2_not000150_O,
      O => U3_C2_not000164_25475
    );
  U3_C2_not000164_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000164_25475,
      O => U3_C2_not000164_0
    );
  U3_C2_not000164_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000150_O_pack_1,
      O => U3_C2_not000150_O
    );
  U3_C2_not000123 : X_LUT4
    generic map(
      INIT => X"FAEA",
      LOC => "SLICE_X26Y44"
    )
    port map (
      ADR0 => U3_C2(9),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2_not000113_0,
      ADR3 => U3_C2_not00016_0,
      O => U3_C2_not000123_O_pack_1
    );
  U3_C2_not000189 : X_LUT4
    generic map(
      INIT => X"E0A0",
      LOC => "SLICE_X26Y44"
    )
    port map (
      ADR0 => U3_C2_not000164_0,
      ADR1 => U3_leftBTN_inv1_inv1_0,
      ADR2 => U3_C2_not000186,
      ADR3 => U3_C2_not000123_O,
      O => U3_C2_not0001
    );
  U3_C2_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001,
      O => U3_C2_not0001_0
    );
  U3_C2_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000123_O_pack_1,
      O => U3_C2_not000123_O
    );
  U3_RMht2_not0001157_SW0 : X_LUT4
    generic map(
      INIT => X"1D55",
      LOC => "SLICE_X41Y66"
    )
    port map (
      ADR0 => U3_RMht2_not0001_bdd1_0,
      ADR1 => U3_RMht2(2),
      ADR2 => N231_0,
      ADR3 => U3_RMht2(3),
      O => U3_RMht2_not0001157_SW0_O_pack_1
    );
  U3_RMht2_not00011218 : X_LUT4
    generic map(
      INIT => X"0415",
      LOC => "SLICE_X41Y66"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => U3_RMht2(5),
      ADR2 => U3_RMht2_not0001157_SW0_O,
      ADR3 => N213_0,
      O => U3_RMht2_not0001
    );
  U3_RMht2_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001,
      O => U3_RMht2_not0001_0
    );
  U3_RMht2_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001157_SW0_O_pack_1,
      O => U3_RMht2_not0001157_SW0_O
    );
  U3_destroy1_mux001562 : X_LUT4
    generic map(
      INIT => X"0A08",
      LOC => "SLICE_X32Y33"
    )
    port map (
      ADR0 => U3_spriteonM1,
      ADR1 => U3_destroy1_mux001541_0,
      ADR2 => U3_N30,
      ADR3 => N299_0,
      O => U3_destroy1_mux001562_O_pack_1
    );
  U3_destroy1_mux001571 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X32Y33"
    )
    port map (
      ADR0 => U3_destroy1_mux001527_0,
      ADR1 => VCC,
      ADR2 => U3_destroy1_mux001562_O,
      ADR3 => VCC,
      O => U3_destroy1_mux0015
    );
  U3_destroy1 : X_LATCHE
    generic map(
      LOC => "SLICE_X32Y33",
      INIT => '0'
    )
    port map (
      I => U3_destroy1_DXMUX_25552,
      GE => VCC,
      CLK => NlwInverterSignal_U3_destroy1_CLK,
      SET => GND,
      RST => GND,
      O => U3_destroy1_10461
    );
  U3_destroy1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy1_mux0015,
      O => U3_destroy1_DXMUX_25552
    );
  U3_destroy1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy1_mux001562_O_pack_1,
      O => U3_destroy1_mux001562_O
    );
  U3_destroy1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X32Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_destroy1_CLKINVNOT
    );
  U2_hcs_cmp_eq000014 : X_LUT4
    generic map(
      INIT => X"0011",
      LOC => "SLICE_X24Y28"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U2_hcs(7),
      ADR2 => VCC,
      ADR3 => U2_hcs(6),
      O => U2_N3_pack_1
    );
  U2_hcs_cmp_eq00005 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X24Y28"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(1),
      ADR2 => U2_hcs(0),
      ADR3 => U2_N3,
      O => U2_hcs_cmp_eq00005_25577
    );
  U2_hcs_cmp_eq00005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_cmp_eq00005_25577,
      O => U2_hcs_cmp_eq00005_0
    );
  U2_hcs_cmp_eq00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N3_pack_1,
      O => U2_N3
    );
  U3_RM1_mux0002_0_11 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X49Y65"
    )
    port map (
      ADR0 => U3_Mhorz_cmp_ne000065_0,
      ADR1 => U3_Mhorz_cmp_ne000032_10401,
      ADR2 => U3_Mhorz_cmp_ne0000113_0,
      ADR3 => U3_rise_9867,
      O => U3_N14_pack_1
    );
  U3_RM1_mux0002_4_1 : X_LUT4
    generic map(
      INIT => X"FF33",
      LOC => "SLICE_X49Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N14,
      ADR2 => VCC,
      ADR3 => U3_RM1_share0000(5),
      O => U3_RM1_mux0002(4)
    );
  U3_RM1_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_5_FFX_RST
    );
  U3_RM1_5 : X_FF
    generic map(
      LOC => "SLICE_X49Y65",
      INIT => '1'
    )
    port map (
      I => U3_RM1_5_DXMUX_25610,
      CE => U3_RM1_5_CEINV_25591,
      CLK => U3_RM1_5_CLKINV_25592,
      SET => GND,
      RST => U3_RM1_5_FFX_RST,
      O => U3_RM1(5)
    );
  U3_RM1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(4),
      O => U3_RM1_5_DXMUX_25610
    );
  U3_RM1_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N14_pack_1,
      O => U3_N14
    );
  U3_RM1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_5_CLKINV_25592
    );
  U3_RM1_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_5_CEINV_25591
    );
  U2_vcs_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X32Y25"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => N206_0,
      ADR2 => U2_vcs(0),
      ADR3 => U2_N2,
      O => U2_vcs_cmp_eq0000_pack_2
    );
  U2_Mcount_vcs_eqn_01 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X32Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_10466,
      ADR3 => U2_Result(0),
      O => U2_Mcount_vcs_eqn_0
    );
  U2_vcs_0_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_vcs_0_FFX_RST
    );
  U2_vcs_0 : X_FF
    generic map(
      LOC => "SLICE_X32Y25",
      INIT => '0'
    )
    port map (
      I => U2_vcs_0_DXMUX_25648,
      CE => U2_vcs_0_CEINV_25629,
      CLK => U2_vcs_0_CLKINV_25630,
      SET => GND,
      RST => U2_vcs_0_FFX_RST,
      O => U2_vcs(0)
    );
  U2_vcs_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_0,
      O => U2_vcs_0_DXMUX_25648
    );
  U2_vcs_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vcs_cmp_eq0000_pack_2,
      O => U2_vcs_cmp_eq0000_10466
    );
  U2_vcs_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_0_CLKINV_25630
    );
  U2_vcs_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10465,
      O => U2_vcs_0_CEINV_25629
    );
  U3_C2_not00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X26Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C2(3),
      ADR3 => U3_C2_5_1_9334,
      O => U3_C2_not00011_O_pack_1
    );
  U3_C2_not00016 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X26Y47"
    )
    port map (
      ADR0 => U3_C2(2),
      ADR1 => U3_C2(4),
      ADR2 => U3_C2_not00011_O,
      ADR3 => U3_C2(1),
      O => U3_C2_not00016_25677
    );
  U3_C2_not00016_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not00016_25677,
      O => U3_C2_not00016_0
    );
  U3_C2_not00016_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not00011_O_pack_1,
      O => U3_C2_not00011_O
    );
  U3_Mhorz_cmp_ne000032 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X50Y65"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMcnt(3),
      ADR3 => U3_RMcnt(4),
      O => U3_Mhorz_cmp_ne000032_pack_1
    );
  U3_Mhorz_cmp_ne0000115 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X50Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Mhorz_cmp_ne0000113_0,
      ADR2 => U3_Mhorz_cmp_ne000032_10401,
      ADR3 => U3_Mhorz_cmp_ne000065_0,
      O => U3_Mhorz_cmp_ne0000
    );
  U3_Mhorz_cmp_ne0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne0000,
      O => U3_Mhorz_cmp_ne0000_0
    );
  U3_Mhorz_cmp_ne0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne000032_pack_1,
      O => U3_Mhorz_cmp_ne000032_10401
    );
  U3_Mhorz_cmp_ne000132 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X44Y80"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMcnt2(3),
      ADR2 => U3_RMht2(4),
      ADR3 => U3_RMcnt2(4),
      O => U3_Mhorz_cmp_ne000132_pack_1
    );
  U3_Mhorz_cmp_ne0001115 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X44Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Mhorz_cmp_ne000165_0,
      ADR2 => U3_Mhorz_cmp_ne0001113_0,
      ADR3 => U3_Mhorz_cmp_ne000132_10405,
      O => U3_Mhorz_cmp_ne0001
    );
  U3_Mhorz_cmp_ne0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne0001,
      O => U3_Mhorz_cmp_ne0001_0
    );
  U3_Mhorz_cmp_ne0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne000132_pack_1,
      O => U3_Mhorz_cmp_ne000132_10405
    );
  U3_RMcnt2_and000136_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X45Y80"
    )
    port map (
      ADR0 => U3_RMcnt2(0),
      ADR1 => U3_RMcnt2(2),
      ADR2 => U3_RMcnt2(1),
      ADR3 => N223_0,
      O => U3_RMcnt2_and000136_SW0_O_pack_1
    );
  U3_RMcnt2_and000144 : X_LUT4
    generic map(
      INIT => X"A888",
      LOC => "SLICE_X45Y80"
    )
    port map (
      ADR0 => U3_RM2_and0000_0,
      ADR1 => U3_rise2_9628,
      ADR2 => U3_RMcnt2_and000136_SW0_O,
      ADR3 => U3_Mhorz_cmp_ne0001_0,
      O => U3_RMcnt2_and0001
    );
  U3_RMcnt2_and0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001,
      O => U3_RMcnt2_and0001_0
    );
  U3_RMcnt2_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and000136_SW0_O_pack_1,
      O => U3_RMcnt2_and000136_SW0_O
    );
  U2_hcs_cmp_eq000010 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U2_hcs(4),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(8),
      O => U2_hcs_cmp_eq000010_pack_1
    );
  U2_hcs_cmp_eq0000111 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs_cmp_eq00005_0,
      ADR2 => VCC,
      ADR3 => U2_hcs_cmp_eq000010_10473,
      O => U2_hcs_cmp_eq0000
    );
  U2_vsenable : X_FF
    generic map(
      LOC => "SLICE_X29Y29",
      INIT => '0'
    )
    port map (
      I => U2_vsenable_DXMUX_25780,
      CE => U2_vsenable_CEINVNOT,
      CLK => U2_vsenable_CLKINV_25763,
      SET => GND,
      RST => GND,
      O => U2_vsenable_10465
    );
  U2_vsenable_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_cmp_eq0000,
      O => U2_vsenable_DXMUX_25780
    );
  U2_vsenable_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs_cmp_eq000010_pack_1,
      O => U2_hcs_cmp_eq000010_10473
    );
  U2_vsenable_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vsenable_CLKINV_25763
    );
  U2_vsenable_CEINV : X_INV
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_vsenable_CEINVNOT
    );
  U3_RM2_mux0002_0_11 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X46Y80"
    )
    port map (
      ADR0 => U3_Mhorz_cmp_ne0001113_0,
      ADR1 => U3_Mhorz_cmp_ne000165_0,
      ADR2 => U3_rise2_9628,
      ADR3 => U3_Mhorz_cmp_ne000132_10405,
      O => U3_N15_pack_1
    );
  U3_RM2_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"FF55",
      LOC => "SLICE_X46Y80"
    )
    port map (
      ADR0 => U3_N15,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM2_share0000(6),
      O => U3_RM2_mux0002(3)
    );
  U3_RM2_6 : X_FF
    generic map(
      LOC => "SLICE_X46Y80",
      INIT => '1'
    )
    port map (
      I => U3_RM2_6_DXMUX_25815,
      CE => U3_RM2_6_CEINV_25796,
      CLK => U3_RM2_6_CLKINV_25797,
      SET => U3_RM2_6_SRINV_25798,
      RST => GND,
      O => U3_RM2(6)
    );
  U3_RM2_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(3),
      O => U3_RM2_6_DXMUX_25815
    );
  U3_RM2_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N15_pack_1,
      O => U3_N15
    );
  U3_RM2_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_6_SRINV_25798
    );
  U3_RM2_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_6_CLKINV_25797
    );
  U3_RM2_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_6_CEINV_25796
    );
  U3_RMht1_not00011114_SW0 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X34Y66"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => U3_RMht1_2_1_10477,
      ADR2 => VCC,
      ADR3 => U3_RMht1_1_1_10478,
      O => U3_RMht1_not00011114_SW0_O_pack_1
    );
  U3_RMht1_not00011114 : X_LUT4
    generic map(
      INIT => X"A808",
      LOC => "SLICE_X34Y66"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => sig_gameUp,
      ADR2 => sig_gameDown,
      ADR3 => U3_RMht1_not00011114_SW0_O,
      O => U3_RMht1_not00011114_25843
    );
  U3_RMht1_not00011114_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not00011114_25843,
      O => U3_RMht1_not00011114_0
    );
  U3_RMht1_not00011114_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not00011114_SW0_O_pack_1,
      O => U3_RMht1_not00011114_SW0_O
    );
  U3_RMht1_not00011171 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X35Y64"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMht1_not00011131_0,
      ADR2 => U3_RMht1_not00011114_0,
      ADR3 => U3_RMht1_not00011168_0,
      O => U3_RMht1_not00011171_O_pack_1
    );
  U3_RMht1_not00011211 : X_LUT4
    generic map(
      INIT => X"88A8",
      LOC => "SLICE_X35Y64"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => U3_RMht1_not0001164_0,
      ADR2 => U3_RMht1_not00011171_O,
      ADR3 => U3_RMht1(5),
      O => U3_RMht1_not0001
    );
  U3_RMht1_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001,
      O => U3_RMht1_not0001_0
    );
  U3_RMht1_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not00011171_O_pack_1,
      O => U3_RMht1_not00011171_O
    );
  nes_a_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X67Y29"
    )
    port map (
      ADR0 => nes_counter_reg(8),
      ADR1 => N40_0,
      ADR2 => nes_counter_reg(9),
      ADR3 => nes_counter_reg(0),
      O => nes_N0_pack_1
    );
  nes_up_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X67Y29"
    )
    port map (
      ADR0 => nes_counter_reg(1),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(3),
      O => nes_up_reg_cmp_eq0000
    );
  nes_up_reg_cmp_eq0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_N0_pack_1,
      O => nes_N0
    );
  U3_RMht1_not0001164_SW0 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X32Y65"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMht1(3),
      ADR3 => VCC,
      O => U3_RMht1_not0001164_SW0_O_pack_1
    );
  U3_RMht1_not0001164 : X_LUT4
    generic map(
      INIT => X"EC00",
      LOC => "SLICE_X32Y65"
    )
    port map (
      ADR0 => sig_gameUp,
      ADR1 => sig_gameDown,
      ADR2 => U3_RMht1_not0001164_SW0_O,
      ADR3 => U3_RMht1(5),
      O => U3_RMht1_not0001164_25915
    );
  U3_RMht1_not0001164_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001164_25915,
      O => U3_RMht1_not0001164_0
    );
  U3_RMht1_not0001164_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001164_SW0_O_pack_1,
      O => U3_RMht1_not0001164_SW0_O
    );
  who_delay1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_delay1_SRINV_25929,
      O => who_delay1_FFX_RST
    );
  who_delay1 : X_FF
    generic map(
      LOC => "SLICE_X45Y44",
      INIT => '0'
    )
    port map (
      I => who_delay1_DXMUX_25945,
      CE => VCC,
      CLK => who_delay1_CLKINV_25928,
      SET => GND,
      RST => who_delay1_FFX_RST,
      O => who_delay1_10430
    );
  who_delay1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_delay1_SRINV_25929,
      O => who_delay1_FFY_RST
    );
  who_delay2 : X_FF
    generic map(
      LOC => "SLICE_X45Y44",
      INIT => '0'
    )
    port map (
      I => who_delay1_DYMUX_25931,
      CE => VCC,
      CLK => who_delay1_CLKINV_25928,
      SET => GND,
      RST => who_delay1_FFY_RST,
      O => who_delay2_10429
    );
  who_delay1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_delay1_FXMUX_25944,
      O => who_delay1_DXMUX_25945
    );
  who_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_delay1_FXMUX_25944,
      O => sig_gameA_0
    );
  who_delay1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameA,
      O => who_delay1_FXMUX_25944
    );
  who_delay1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_delay1_10430,
      O => who_delay1_DYMUX_25931
    );
  who_delay1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => who_delay1_SRINV_25929
    );
  who_delay1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => who_delay1_CLKINV_25928
    );
  buttons_gameA1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X45Y44"
    )
    port map (
      ADR0 => bounce_delay1(0),
      ADR1 => bounce_delay3(0),
      ADR2 => bounce_delay2(0),
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => sig_gameA
    );
  U3_RMht1_2 : X_FF
    generic map(
      LOC => "SLICE_X34Y65",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_2_DYMUX_25974,
      CE => U3_RMht1_2_CEINV_25965,
      CLK => U3_RMht1_2_CLKINV_25966,
      SET => GND,
      RST => GND,
      O => U3_RMht1(2)
    );
  U3_Result_4_1_SW0 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X34Y65"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => sig_gameDown,
      ADR2 => U3_RMht1(1),
      ADR3 => U3_RMht1(0),
      O => N51
    );
  U3_RMht1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => N51,
      O => N51_0
    );
  U3_RMht1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_2_GYMUX_25973,
      O => U3_RMht1_2_DYMUX_25974
    );
  U3_RMht1_2_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_2_1,
      O => U3_RMht1_2_GYMUX_25973
    );
  U3_RMht1_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_2_CLKINV_25966
    );
  U3_RMht1_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001_0,
      O => U3_RMht1_2_CEINV_25965
    );
  U3_Result_2_11 : X_LUT4
    generic map(
      INIT => X"C96C",
      LOC => "SLICE_X34Y65"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMht1(1),
      ADR3 => sig_gameDown,
      O => U3_Result_2_1
    );
  U3_RMht2_2 : X_FF
    generic map(
      LOC => "SLICE_X40Y66",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_2_DYMUX_26006,
      CE => U3_RMht2_2_CEINV_25997,
      CLK => U3_RMht2_2_CLKINV_25998,
      SET => GND,
      RST => GND,
      O => U3_RMht2(2)
    );
  U3_tank2Angle_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X40Y66"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(1),
      ADR2 => VCC,
      ADR3 => U3_RMht2(0),
      O => N165
    );
  U3_RMht2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => N165,
      O => N165_0
    );
  U3_RMht2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_2_2,
      O => U3_RMht2_2_DYMUX_26006
    );
  U3_RMht2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht2_2_CLKINV_25998
    );
  U3_RMht2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_0,
      O => U3_RMht2_2_CEINV_25997
    );
  U3_Result_2_21 : X_LUT4
    generic map(
      INIT => X"B4D2",
      LOC => "SLICE_X40Y66"
    )
    port map (
      ADR0 => sig_gameDown,
      ADR1 => U3_RMht2(1),
      ADR2 => U3_RMht2(2),
      ADR3 => U3_RMht2(0),
      O => U3_Result_2_2
    );
  nes_counter_reg_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_1_SRINV_26034,
      O => nes_counter_reg_1_FFY_RST
    );
  nes_counter_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X67Y22",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_1_DYMUX_26042,
      CE => nes_counter_reg_1_CEINV_26032,
      CLK => nes_counter_reg_1_CLKINV_26033,
      SET => GND,
      RST => nes_counter_reg_1_FFY_RST,
      O => nes_counter_reg(0)
    );
  nes_Mcount_counter_reg_eqn_11 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X67Y22"
    )
    port map (
      ADR0 => nes_N11_0,
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_Result(1),
      O => nes_Mcount_counter_reg_eqn_1
    );
  nes_counter_reg_1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_1_SRINV_26034,
      O => nes_counter_reg_1_FFX_RST
    );
  nes_counter_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X67Y22",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_1_DXMUX_26057,
      CE => nes_counter_reg_1_CEINV_26032,
      CLK => nes_counter_reg_1_CLKINV_26033,
      SET => GND,
      RST => nes_counter_reg_1_FFX_RST,
      O => nes_counter_reg(1)
    );
  nes_counter_reg_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_1,
      O => nes_counter_reg_1_DXMUX_26057
    );
  nes_counter_reg_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_0,
      O => nes_counter_reg_1_DYMUX_26042
    );
  nes_counter_reg_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => nes_counter_reg_1_SRINV_26034
    );
  nes_counter_reg_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_1_CLKINV_26033
    );
  nes_counter_reg_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_1_CEINV_26032
    );
  nes_Mcount_counter_reg_eqn_01 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X67Y22"
    )
    port map (
      ADR0 => nes_Result(0),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_counter_reg(2),
      O => nes_Mcount_counter_reg_eqn_0
    );
  nes_counter_reg_3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X66Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_3_SRINV_26080,
      O => nes_counter_reg_3_FFY_RST
    );
  nes_counter_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X66Y24",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_3_DYMUX_26088,
      CE => nes_counter_reg_3_CEINV_26078,
      CLK => nes_counter_reg_3_CLKINV_26079,
      SET => GND,
      RST => nes_counter_reg_3_FFY_RST,
      O => nes_counter_reg(2)
    );
  nes_Mcount_counter_reg_eqn_31 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X66Y24"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_Result(3),
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_3
    );
  nes_counter_reg_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X66Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_3_SRINV_26080,
      O => nes_counter_reg_3_FFX_RST
    );
  nes_counter_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X66Y24",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_3_DXMUX_26103,
      CE => nes_counter_reg_3_CEINV_26078,
      CLK => nes_counter_reg_3_CLKINV_26079,
      SET => GND,
      RST => nes_counter_reg_3_FFX_RST,
      O => nes_counter_reg(3)
    );
  nes_counter_reg_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_3,
      O => nes_counter_reg_3_DXMUX_26103
    );
  nes_counter_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_2,
      O => nes_counter_reg_3_DYMUX_26088
    );
  nes_counter_reg_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => nes_counter_reg_3_SRINV_26080
    );
  nes_counter_reg_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_3_CLKINV_26079
    );
  nes_counter_reg_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_3_CEINV_26078
    );
  nes_Mcount_counter_reg_eqn_21 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X66Y24"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_Result(2),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_2
    );
  nes_counter_reg_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X66Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_5_SRINV_26126,
      O => nes_counter_reg_5_FFY_RST
    );
  nes_counter_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X66Y25",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_5_DYMUX_26134,
      CE => nes_counter_reg_5_CEINV_26124,
      CLK => nes_counter_reg_5_CLKINV_26125,
      SET => GND,
      RST => nes_counter_reg_5_FFY_RST,
      O => nes_counter_reg(4)
    );
  nes_Mcount_counter_reg_eqn_51 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X66Y25"
    )
    port map (
      ADR0 => nes_Result(5),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_5
    );
  nes_counter_reg_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X66Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_5_SRINV_26126,
      O => nes_counter_reg_5_FFX_RST
    );
  nes_counter_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X66Y25",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_5_DXMUX_26149,
      CE => nes_counter_reg_5_CEINV_26124,
      CLK => nes_counter_reg_5_CLKINV_26125,
      SET => GND,
      RST => nes_counter_reg_5_FFX_RST,
      O => nes_counter_reg(5)
    );
  nes_counter_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_5,
      O => nes_counter_reg_5_DXMUX_26149
    );
  nes_counter_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_4,
      O => nes_counter_reg_5_DYMUX_26134
    );
  nes_counter_reg_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => nes_counter_reg_5_SRINV_26126
    );
  nes_counter_reg_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_5_CLKINV_26125
    );
  nes_counter_reg_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_5_CEINV_26124
    );
  nes_Mcount_counter_reg_eqn_41 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X66Y25"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(4),
      ADR3 => nes_Result(4),
      O => nes_Mcount_counter_reg_eqn_4
    );
  nes_counter_reg_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_7_SRINV_26172,
      O => nes_counter_reg_7_FFY_RST
    );
  nes_counter_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X66Y27",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_7_DYMUX_26180,
      CE => nes_counter_reg_7_CEINV_26170,
      CLK => nes_counter_reg_7_CLKINV_26171,
      SET => GND,
      RST => nes_counter_reg_7_FFY_RST,
      O => nes_counter_reg(6)
    );
  nes_Mcount_counter_reg_eqn_71 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X66Y27"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_Result(7),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_7
    );
  nes_counter_reg_7_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_7_SRINV_26172,
      O => nes_counter_reg_7_FFX_RST
    );
  nes_counter_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X66Y27",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_7_DXMUX_26195,
      CE => nes_counter_reg_7_CEINV_26170,
      CLK => nes_counter_reg_7_CLKINV_26171,
      SET => GND,
      RST => nes_counter_reg_7_FFX_RST,
      O => nes_counter_reg(7)
    );
  nes_counter_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_7,
      O => nes_counter_reg_7_DXMUX_26195
    );
  nes_counter_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_6,
      O => nes_counter_reg_7_DYMUX_26180
    );
  nes_counter_reg_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => nes_counter_reg_7_SRINV_26172
    );
  nes_counter_reg_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_7_CLKINV_26171
    );
  nes_counter_reg_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_7_CEINV_26170
    );
  nes_Mcount_counter_reg_eqn_61 : X_LUT4
    generic map(
      INIT => X"70F0",
      LOC => "SLICE_X66Y27"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_counter_reg(2),
      ADR2 => nes_Result(6),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_6
    );
  nes_counter_reg_9_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_9_SRINV_26218,
      O => nes_counter_reg_9_FFY_RST
    );
  nes_counter_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X66Y26",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_9_DYMUX_26226,
      CE => nes_counter_reg_9_CEINV_26216,
      CLK => nes_counter_reg_9_CLKINV_26217,
      SET => GND,
      RST => nes_counter_reg_9_FFY_RST,
      O => nes_counter_reg(8)
    );
  nes_Mcount_counter_reg_eqn_91 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X66Y26"
    )
    port map (
      ADR0 => nes_Result(9),
      ADR1 => nes_counter_reg(4),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_N11_0,
      O => nes_Mcount_counter_reg_eqn_9
    );
  nes_counter_reg_9_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_9_SRINV_26218,
      O => nes_counter_reg_9_FFX_RST
    );
  nes_counter_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X66Y26",
      INIT => '0'
    )
    port map (
      I => nes_counter_reg_9_DXMUX_26241,
      CE => nes_counter_reg_9_CEINV_26216,
      CLK => nes_counter_reg_9_CLKINV_26217,
      SET => GND,
      RST => nes_counter_reg_9_FFX_RST,
      O => nes_counter_reg(9)
    );
  nes_counter_reg_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_9,
      O => nes_counter_reg_9_DXMUX_26241
    );
  nes_counter_reg_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_Mcount_counter_reg_eqn_8,
      O => nes_counter_reg_9_DYMUX_26226
    );
  nes_counter_reg_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => nes_counter_reg_9_SRINV_26218
    );
  nes_counter_reg_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_counter_reg_9_CLKINV_26217
    );
  nes_counter_reg_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_not0001_0,
      O => nes_counter_reg_9_CEINV_26216
    );
  nes_Mcount_counter_reg_eqn_81 : X_LUT4
    generic map(
      INIT => X"7F00",
      LOC => "SLICE_X66Y26"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_N11_0,
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_Result(8),
      O => nes_Mcount_counter_reg_eqn_8
    );
  U3_RMcnt_Q_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"80BF",
      LOC => "SLICE_X53Y65"
    )
    port map (
      ADR0 => U3_RMht1(0),
      ADR1 => sig_gameA_0,
      ADR2 => sig_tank2,
      ADR3 => U3_RMcnt(0),
      O => U3_RMcnt_Q_mux0000_0_Q
    );
  U3_RMcnt_0_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_0_and0000_pack_3,
      O => U3_RMcnt_0_FFY_RST
    );
  U3_RMcnt_0 : X_FF
    generic map(
      LOC => "SLICE_X53Y65",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_0_DYMUX_26274,
      CE => U3_RMcnt_0_CEINV_26263,
      CLK => U3_RMcnt_0_CLKINV_26264,
      SET => U3_RMcnt_0_REVUSED_26275,
      RST => U3_RMcnt_0_FFY_RST,
      O => U3_RMcnt(0)
    );
  U3_RMcnt_0_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X53Y65"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht1(0),
      ADR3 => sig_tank2,
      O => U3_RMcnt_0_and0000_pack_3
    );
  U3_RMcnt_0_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_0_and0001,
      O => U3_RMcnt_0_REVUSED_26275
    );
  U3_RMcnt_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_Q_mux0000_0_Q,
      O => U3_RMcnt_0_DYMUX_26274
    );
  U3_RMcnt_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_0_CLKINV_26264
    );
  U3_RMcnt_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_0_CEINV_26263
    );
  U3_tank1HP_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X33Y32",
      INIT => '1'
    )
    port map (
      I => U3_tank1HP_2_DYMUX_26311,
      GE => VCC,
      CLK => NlwInverterSignal_U3_tank1HP_2_CLK,
      SET => GND,
      RST => GND,
      O => U3_tank1HP_2_Q
    );
  U3_tank1HP_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy2_mux001727_26319,
      O => U3_destroy2_mux001727_0
    );
  U3_tank1HP_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1HP_mux0005_0_Q_26308,
      O => U3_tank1HP_2_DYMUX_26311
    );
  U3_tank1HP_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X33Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_tank1HP_2_CLKINVNOT
    );
  U3_tank1HP_mux0005_0_Q : X_LUT4
    generic map(
      INIT => X"CC4C",
      LOC => "SLICE_X33Y32"
    )
    port map (
      ADR0 => U3_blue_and0000_0,
      ADR1 => N26_0,
      ADR2 => U3_spriteonM2_0,
      ADR3 => U3_B_and0000,
      O => U3_tank1HP_mux0005_0_Q_26308
    );
  U3_tank2HP_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy2_mux001754_26349,
      O => U3_destroy2_mux001754_0
    );
  U3_tank2HP_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2HP_mux0007_2_Q_26337,
      O => U3_tank2HP_0_DYMUX_26340
    );
  U3_tank2HP_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X34Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_tank2HP_0_CLKINVNOT
    );
  U3_font2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_mux0007(0),
      O => U3_font2_0_DYMUX_26374
    );
  U3_font2_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186,
      O => U3_font2_0_CLKINVNOT
    );
  U3_font2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_mux0007(1),
      O => U3_font2_1_DYMUX_26414
    );
  U3_font2_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186,
      O => U3_font2_1_CLKINVNOT
    );
  U3_font2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_mux0007(2),
      O => U3_font2_2_DYMUX_26454
    );
  U3_font2_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X46Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186,
      O => U3_font2_2_CLKINVNOT
    );
  U3_font2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_mux0007(3),
      O => U3_font2_3_DYMUX_26494
    );
  U3_font2_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X45Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186,
      O => U3_font2_3_CLKINVNOT
    );
  U3_RMcnt2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_Q_mux0000_0_Q,
      O => U3_RMcnt2_0_DYMUX_26537
    );
  U3_RMcnt2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_0_CLKINV_26527
    );
  U3_RMcnt2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_0_CEINV_26526
    );
  who_present_state_FSM_FFd2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_1_2_26586,
      O => selector_green_1_2_0
    );
  who_present_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_present_state_FSM_FFd2_In,
      O => who_present_state_FSM_FFd2_DYMUX_26574
    );
  who_present_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => who_present_state_FSM_FFd2_CLKINV_26563
    );
  U3_CM1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(0),
      O => U3_CM1_0_DYMUX_26613
    );
  U3_CM1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_0_CLKINV_26603
    );
  U3_CM1_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_0_CEINV_26602
    );
  U3_CM1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(1),
      O => U3_CM1_1_DYMUX_26656
    );
  U3_CM1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_1_CLKINV_26645
    );
  U3_CM1_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_1_CEINV_26644
    );
  U3_CM1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(2),
      O => U3_CM1_2_DYMUX_26699
    );
  U3_CM1_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_2_CLKINV_26688
    );
  U3_CM1_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_2_CEINV_26687
    );
  U3_CM1_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(3),
      O => U3_CM1_3_DYMUX_26742
    );
  U3_CM1_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_3_CLKINV_26731
    );
  U3_CM1_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_3_CEINV_26730
    );
  U3_CM2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(0),
      O => U3_CM2_0_DYMUX_26785
    );
  U3_CM2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_0_CLKINV_26775
    );
  U3_CM2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_0_CEINV_26774
    );
  U3_CM1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(4),
      O => U3_CM1_4_DYMUX_26828
    );
  U3_CM1_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_4_CLKINV_26817
    );
  U3_CM1_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_4_CEINV_26816
    );
  U3_CM2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(1),
      O => U3_CM2_1_DYMUX_26871
    );
  U3_CM2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_1_CLKINV_26860
    );
  U3_CM2_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_1_CEINV_26859
    );
  U3_CM1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(5),
      O => U3_CM1_5_DYMUX_26914
    );
  U3_CM1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_5_CLKINV_26903
    );
  U3_CM1_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_5_CEINV_26902
    );
  U3_CM2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(2),
      O => U3_CM2_2_DYMUX_26957
    );
  U3_CM2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_2_CLKINV_26946
    );
  U3_CM2_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_2_CEINV_26945
    );
  U3_CM1_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(6),
      O => U3_CM1_6_DYMUX_27000
    );
  U3_CM1_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_6_CLKINV_26989
    );
  U3_CM1_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_6_CEINV_26988
    );
  U3_CM2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(3),
      O => U3_CM2_3_DYMUX_27043
    );
  U3_CM2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_3_CLKINV_27032
    );
  U3_CM2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_3_CEINV_27031
    );
  U3_CM1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(7),
      O => U3_CM1_7_DYMUX_27086
    );
  U3_CM1_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_7_CLKINV_27075
    );
  U3_CM1_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_7_CEINV_27074
    );
  U3_CM2_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(4),
      O => U3_CM2_4_DYMUX_27129
    );
  U3_CM2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_4_CLKINV_27118
    );
  U3_CM2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_4_CEINV_27117
    );
  U3_CM1_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(8),
      O => U3_CM1_8_DYMUX_27172
    );
  U3_CM1_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_8_CLKINV_27161
    );
  U3_CM1_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_8_CEINV_27160
    );
  U3_CM2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(5),
      O => U3_CM2_5_DYMUX_27215
    );
  U3_CM2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_5_CLKINV_27204
    );
  U3_CM2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_5_CEINV_27203
    );
  U3_CM1_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_Q_mux0000(9),
      O => U3_CM1_9_DYMUX_27258
    );
  U3_CM1_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM1_9_CLKINV_27247
    );
  U3_CM1_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000_0,
      O => U3_CM1_9_CEINV_27246
    );
  U3_CM2_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(6),
      O => U3_CM2_6_DYMUX_27301
    );
  U3_CM2_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_6_CLKINV_27290
    );
  U3_CM2_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_6_CEINV_27289
    );
  U3_CM2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(7),
      O => U3_CM2_7_DYMUX_27344
    );
  U3_CM2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_7_CLKINV_27333
    );
  U3_CM2_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_7_CEINV_27332
    );
  U3_CM2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(8),
      O => U3_CM2_8_DYMUX_27387
    );
  U3_CM2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_8_CLKINV_27376
    );
  U3_CM2_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_8_CEINV_27375
    );
  U3_CM2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_Q_mux0000(9),
      O => U3_CM2_9_DYMUX_27430
    );
  U3_CM2_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(18),
      O => U3_CM2_9_CLKINV_27419
    );
  U3_CM2_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000_0,
      O => U3_CM2_9_CEINV_27418
    );
  U3_RM1_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(8),
      O => U3_RM1_1_DXMUX_27486
    );
  U3_RM1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(9),
      O => U3_RM1_1_DYMUX_27470
    );
  U3_RM1_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_1_SRINV_27460
    );
  U3_RM1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_1_CLKINV_27459
    );
  U3_RM1_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_1_CEINV_27458
    );
  U3_RM1_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(6),
      O => U3_RM1_3_DXMUX_27530
    );
  U3_RM1_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(7),
      O => U3_RM1_3_DYMUX_27514
    );
  U3_RM1_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_3_SRINV_27504
    );
  U3_RM1_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_3_CLKINV_27503
    );
  U3_RM1_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_3_CEINV_27502
    );
  U3_RM2_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(8),
      O => U3_RM2_1_DXMUX_27575
    );
  U3_RM2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(9),
      O => U3_RM2_1_DYMUX_27559
    );
  U3_RM2_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_1_SRINV_27549
    );
  U3_RM2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_1_CLKINV_27548
    );
  U3_RM2_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_1_CEINV_27547
    );
  U3_RM1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(5),
      O => U3_RM1_4_DYMUX_27600
    );
  U3_RM1_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_4_CLKINV_27589
    );
  U3_RM1_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_4_CEINV_27588
    );
  U3_RM2_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(6),
      O => U3_RM2_3_DXMUX_27644
    );
  U3_RM2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(7),
      O => U3_RM2_3_DYMUX_27628
    );
  U3_RM2_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_3_SRINV_27618
    );
  U3_RM2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_3_CLKINV_27617
    );
  U3_RM2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_3_CEINV_27616
    );
  U3_RM1_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(2),
      O => U3_RM1_7_DXMUX_27689
    );
  U3_RM1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(3),
      O => U3_RM1_7_DYMUX_27673
    );
  U3_RM1_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_7_SRINV_27663
    );
  U3_RM1_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_7_CLKINV_27662
    );
  U3_RM1_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_7_CEINV_27661
    );
  U3_RM2_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(4),
      O => U3_RM2_5_DXMUX_27733
    );
  U3_RM2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(5),
      O => U3_RM2_5_DYMUX_27717
    );
  U3_RM2_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_5_SRINV_27707
    );
  U3_RM2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_5_CLKINV_27706
    );
  U3_RM2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y85",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_5_CEINV_27705
    );
  U3_RM1_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(0),
      O => U3_RM1_9_DXMUX_27778
    );
  U3_RM1_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_mux0002(1),
      O => U3_RM1_9_DYMUX_27762
    );
  U3_RM1_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_9_SRINV_27752
    );
  U3_RM1_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM1_9_CLKINV_27751
    );
  U3_RM1_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000_0,
      O => U3_RM1_9_CEINV_27750
    );
  U3_RM2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(2),
      O => U3_RM2_7_DYMUX_27804
    );
  U3_RM2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_7_CLKINV_27793
    );
  U3_RM2_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_7_CEINV_27792
    );
  U3_RM2_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(0),
      O => U3_RM2_9_DXMUX_27848
    );
  U3_RM2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_mux0002(1),
      O => U3_RM2_9_DYMUX_27832
    );
  U3_RM2_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_9_SRINV_27822
    );
  U3_RM2_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RM2_9_CLKINV_27821
    );
  U3_RM2_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y86",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000_0,
      O => U3_RM2_9_CEINV_27820
    );
  U2_hcs_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_1,
      O => U2_hcs_1_DXMUX_27891
    );
  U2_hcs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_0,
      O => U2_hcs_1_DYMUX_27876
    );
  U2_hcs_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_hcs_1_SRINV_27867
    );
  U2_hcs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_1_CLKINV_27866
    );
  U2_hcs_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_3,
      O => U2_hcs_3_DXMUX_27933
    );
  U2_hcs_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_2,
      O => U2_hcs_3_DYMUX_27918
    );
  U2_hcs_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_hcs_3_SRINV_27909
    );
  U2_hcs_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_3_CLKINV_27908
    );
  U2_hcs_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_5,
      O => U2_hcs_5_DXMUX_27975
    );
  U2_hcs_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_4,
      O => U2_hcs_5_DYMUX_27960
    );
  U2_hcs_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_hcs_5_SRINV_27951
    );
  U2_hcs_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_5_CLKINV_27950
    );
  U2_hcs_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_7,
      O => U2_hcs_7_DXMUX_28017
    );
  U2_hcs_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_6,
      O => U2_hcs_7_DYMUX_28002
    );
  U2_hcs_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_hcs_7_SRINV_27993
    );
  U2_hcs_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_7_CLKINV_27992
    );
  U2_hcs_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_9,
      O => U2_hcs_9_DXMUX_28059
    );
  U2_hcs_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_hcs_eqn_8,
      O => U2_hcs_9_DYMUX_28044
    );
  U2_hcs_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_hcs_9_SRINV_28035
    );
  U2_hcs_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_hcs_9_CLKINV_28034
    );
  U2_vcs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_1,
      O => U2_vcs_1_DYMUX_28084
    );
  U2_vcs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_1_CLKINV_28073
    );
  U2_vcs_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10465,
      O => U2_vcs_1_CEINV_28072
    );
  U2_vcs_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_3,
      O => U2_vcs_3_DXMUX_28130
    );
  U2_vcs_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_2,
      O => U2_vcs_3_DYMUX_28113
    );
  U2_vcs_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_vcs_3_SRINV_28103
    );
  U2_vcs_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_3_CLKINV_28102
    );
  U2_vcs_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10465,
      O => U2_vcs_3_CEINV_28101
    );
  U2_vcs_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_5,
      O => U2_vcs_5_DXMUX_28176
    );
  U2_vcs_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_4,
      O => U2_vcs_5_DYMUX_28159
    );
  U2_vcs_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_vcs_5_SRINV_28149
    );
  U2_vcs_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_5_CLKINV_28148
    );
  U2_vcs_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10465,
      O => U2_vcs_5_CEINV_28147
    );
  U2_vcs_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_7,
      O => U2_vcs_7_DXMUX_28222
    );
  U2_vcs_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_6,
      O => U2_vcs_7_DYMUX_28205
    );
  U2_vcs_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_vcs_7_SRINV_28195
    );
  U2_vcs_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_7_CLKINV_28194
    );
  U2_vcs_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10465,
      O => U2_vcs_7_CEINV_28193
    );
  U2_vcs_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_9,
      O => U2_vcs_9_DXMUX_28268
    );
  U2_vcs_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_Mcount_vcs_eqn_8,
      O => U2_vcs_9_DYMUX_28251
    );
  U2_vcs_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_vcs_9_SRINV_28241
    );
  U2_vcs_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => U2_vcs_9_CLKINV_28240
    );
  U2_vcs_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vsenable_10465,
      O => U2_vcs_9_CEINV_28239
    );
  nes_scalar_reg_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(1),
      O => nes_scalar_reg_1_DXMUX_28311
    );
  nes_scalar_reg_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(0),
      O => nes_scalar_reg_1_DYMUX_28295
    );
  nes_scalar_reg_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => nes_scalar_reg_1_SRINV_28285
    );
  nes_scalar_reg_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_1_CLKINV_28284
    );
  nes_scalar_reg_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(3),
      O => nes_scalar_reg_3_DXMUX_28353
    );
  nes_scalar_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(2),
      O => nes_scalar_reg_3_DYMUX_28337
    );
  nes_scalar_reg_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => nes_scalar_reg_3_SRINV_28327
    );
  nes_scalar_reg_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_3_CLKINV_28326
    );
  nes_scalar_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(5),
      O => nes_scalar_reg_5_DXMUX_28395
    );
  nes_scalar_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(4),
      O => nes_scalar_reg_5_DYMUX_28379
    );
  nes_scalar_reg_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => nes_scalar_reg_5_SRINV_28369
    );
  nes_scalar_reg_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_5_CLKINV_28368
    );
  nes_scalar_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(7),
      O => nes_scalar_reg_7_DXMUX_28437
    );
  nes_scalar_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(6),
      O => nes_scalar_reg_7_DYMUX_28421
    );
  nes_scalar_reg_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => nes_scalar_reg_7_SRINV_28411
    );
  nes_scalar_reg_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_7_CLKINV_28410
    );
  nes_scalar_reg_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(9),
      O => nes_scalar_reg_9_DXMUX_28479
    );
  nes_scalar_reg_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next(8),
      O => nes_scalar_reg_9_DYMUX_28463
    );
  nes_scalar_reg_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => nes_scalar_reg_9_SRINV_28453
    );
  nes_scalar_reg_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_scalar_reg_9_CLKINV_28452
    );
  N389_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N389,
      O => N389_0
    );
  U3_CM1_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_and0000,
      O => U3_CM1_and0000_0
    );
  U3_font2_5_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_5_and0000_bdd0_pack_1,
      O => U3_font2_5_and0000_bdd0
    );
  selector_blue_1_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_blue_1_14_28639,
      O => selector_blue_1_14_0
    );
  selector_blue_1_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N437_pack_1,
      O => N437
    );
  U3_spriteonM1_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(5),
      O => U3_spriteonM1_addsub0000_5_0
    );
  U3_spriteonM2_addsub0000_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(5),
      O => U3_spriteonM2_addsub0000_5_0
    );
  U3_spriteonM2_addsub0000_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(4),
      O => U3_spriteonM2_addsub0000_4_0
    );
  U3_spriteonM1_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(4),
      O => U3_spriteonM1_addsub0000_4_0
    );
  U3_spriteonM1_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(7),
      O => U3_spriteonM1_addsub0000_7_0
    );
  U3_Madd_tank1rom10s_lut_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut(7),
      O => U3_Madd_tank1rom10s_lut_7_0
    );
  U3_Madd_spriteon1_addsub0001_lut_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_lut(7),
      O => U3_Madd_spriteon1_addsub0001_lut_7_0
    );
  U3_Madd_spriteon1_addsub0001_lut_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000110_28740,
      O => U3_C1_not000110_0
    );
  U3_Madd_spriteon1_addsub0001_lut_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_lut(6),
      O => U3_Madd_spriteon1_addsub0001_lut_6_0
    );
  U3_Madd_spriteon1_addsub0001_lut_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not000147_28763,
      O => U3_C1_not000147_0
    );
  U3_RM1_and0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM1_and0000,
      O => U3_RM1_and0000_0
    );
  U3_RM1_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_0_OBUF_pack_1,
      O => ld_0_OBUF_10168
    );
  U3_destroy1_mux001527_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy1_mux001527_28819,
      O => U3_destroy1_mux001527_0
    );
  U3_destroy1_mux001527_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_1_OBUF_pack_1,
      O => ld_1_OBUF_10169
    );
  screenstate_present_state_FSM_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_In,
      O => screenstate_present_state_FSM_FFd1_DXMUX_28859
    );
  screenstate_present_state_FSM_FFd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_BYINV_28836,
      O => screenstate_present_state_FSM_FFd1_DYMUX_28845
    );
  screenstate_present_state_FSM_FFd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_2_OBUF_pack_3,
      O => ld_2_OBUF_10170
    );
  screenstate_present_state_FSM_FFd1_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => screenstate_present_state_FSM_FFd1_BYINV_28836
    );
  screenstate_present_state_FSM_FFd1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => screenstate_present_state_FSM_FFd1_SRINV_28835
    );
  screenstate_present_state_FSM_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => mclk_BUFGP,
      O => screenstate_present_state_FSM_FFd1_CLKINV_28834
    );
  U3_RMht1_not00011131_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not00011131_28911,
      O => U3_RMht1_not00011131_0
    );
  U3_RMht1_not00011131_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_5_OBUF_pack_1,
      O => ld_5_OBUF_10173
    );
  U3_RMht2_not0001_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_bdd1,
      O => U3_RMht2_not0001_bdd1_0
    );
  U3_RMht2_not0001_bdd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X38Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_6_OBUF_pack_1,
      O => ld_6_OBUF_10174
    );
  U3_leftBTN_inv1_inv1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_leftBTN_inv1_inv1,
      O => U3_leftBTN_inv1_inv1_0
    );
  U3_leftBTN_inv1_inv1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_7_OBUF_28952,
      O => ld_7_OBUF_0
    );
  green_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N393_pack_1,
      O => N393
    );
  U3_Result_5_236_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_5_236_29007,
      O => U3_Result_5_236_0
    );
  U3_Result_5_236_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_an_1_mux000134_29000,
      O => x7_an_1_mux000134_0
    );
  U3_spriteonB4_and00002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_and00002_29079,
      O => U3_spriteonB4_and00002_0
    );
  U3_spriteonB4_and00002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N32,
      O => U3_N32_0
    );
  U3_blue_and0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0001,
      O => U3_blue_and0001_0
    );
  U3_blue_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N109_pack_1,
      O => U3_N109
    );
  U3_B_mux001651_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux001651_29139,
      O => U3_B_mux001651_0
    );
  U3_N84_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N84,
      O => U3_N84_0
    );
  U3_N84_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux001663_29156,
      O => U3_B_mux001663_0
    );
  N237_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N237,
      O => N237_0
    );
  N237_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux001672_pack_1,
      O => U3_B_mux001672_10616
    );
  M2_0_bdd6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd6,
      O => M2_0_bdd6_0
    );
  M2_0_bdd6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => N175_pack_1,
      O => N175
    );
  U3_spriteonB5_and000027_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5_and000027_29235,
      O => U3_spriteonB5_and000027_0
    );
  U3_spriteonB5_and000027_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N383_pack_1,
      O => N383
    );
  N210_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => N210,
      O => N210_0
    );
  N210_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0000_cy(7),
      O => U3_Madd_spriteon1_addsub0000_cy_7_0
    );
  U3_destroy1_mux001541_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy1_mux001541_29307,
      O => U3_destroy1_mux001541_0
    );
  U3_destroy1_mux001541_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N303,
      O => N303_0
    );
  N327_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N327,
      O => N327_0
    );
  N327_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N331,
      O => N331_0
    );
  U3_RMht1_not00011168_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not00011168_29355,
      O => U3_RMht1_not00011168_0
    );
  U3_RMht1_not00011168_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_bdd3,
      O => U3_RMht2_not0001_bdd3_0
    );
  N48_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N48,
      O => N48_0
    );
  N48_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameDown_pack_1,
      O => sig_gameDown
    );
  N443_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N443,
      O => N443_0
    );
  N443_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_cmp_lt0000221_29396,
      O => U3_spriteonB1_cmp_lt0000221_0
    );
  U3_spriteonB4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4,
      O => U3_spriteonB4_0
    );
  U3_spriteonB4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_cmp_lt0000_pack_2,
      O => U3_spriteonB1_cmp_lt0000
    );
  U3_N0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N0,
      O => U3_N0_0
    );
  U3_N0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N299,
      O => N299_0
    );
  U3_spriteon1_addsub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon1_addsub0001(9),
      O => U3_spriteon1_addsub0001_9_0
    );
  U3_spriteon1_addsub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon1_addsub0001_cy_7_pack_1,
      O => U3_Madd_spriteon1_addsub0001_cy_7_Q
    );
  nes_nes_clk31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_nes_clk31_29499,
      O => nes_nes_clk31_0
    );
  nes_nes_clk31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_counter_reg_cmp_eq0000125_29492,
      O => nes_counter_reg_cmp_eq0000125_0
    );
  hsync_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5_and000042_29515,
      O => U3_spriteonB5_and000042_0
    );
  U3_spriteonB5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5,
      O => U3_spriteonB5_0
    );
  U3_spriteonB5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5_and000059_pack_1,
      O => U3_spriteonB5_and000059_10635
    );
  U3_CM1_1_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X51Y27"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_CM1_add0000_1(1),
      ADR3 => VCC,
      O => U3_CM1_1_and0001
    );
  U3_CM2_6_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X51Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_CM2_sub0000(6),
      ADR3 => ld_0_OBUF_10168,
      O => U3_CM2_6_and0001
    );
  who_delay3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => who_delay3_FFY_RST
    );
  who_delay3 : X_FF
    generic map(
      LOC => "SLICE_X43Y46",
      INIT => '0'
    )
    port map (
      I => who_delay3_DYMUX_29581,
      CE => VCC,
      CLK => who_delay3_CLKINV_29578,
      SET => GND,
      RST => who_delay3_FFY_RST,
      O => who_delay3_10431
    );
  who_delay3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => who_delay2_10429,
      O => who_delay3_DYMUX_29581
    );
  who_delay3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => who_delay3_CLKINV_29578
    );
  U3_spriteonB2_and00005 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X29Y21"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(5),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(6),
      O => U3_spriteonB2_and00005_29609
    );
  U3_spriteonB2_and00005_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB2_and00005_29609,
      O => U3_spriteonB2_and00005_0
    );
  U3_spriteonB2_and00005_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000072_29602,
      O => U3_spriteonGrnd_and000072_0
    );
  U3_spriteonGrnd_and000072 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X29Y21"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(6),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(7),
      O => U3_spriteonGrnd_and000072_29602
    );
  U3_spriteonB3_and00002 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X29Y20"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vcs(5),
      ADR2 => U3_spriteonB1_and000032,
      ADR3 => U2_vcs(8),
      O => U3_spriteonB3_and00002_29633
    );
  U3_spriteonB3_and00002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_and00002_29633,
      O => U3_spriteonB3_and00002_0
    );
  U3_spriteonB3_and00002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000074_29626,
      O => U3_spriteonGrnd_and000074_0
    );
  U3_spriteonGrnd_and000074 : X_LUT4
    generic map(
      INIT => X"FFF7",
      LOC => "SLICE_X29Y20"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => U2_vcs(8),
      ADR2 => U3_spriteonGrnd_and000072_0,
      ADR3 => title_spriteon_and0000169_10638,
      O => U3_spriteonGrnd_and000074_29626
    );
  U3_Madd_spriteon2f_add0004_xor_8_11 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X25Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(8),
      ADR2 => VCC,
      ADR3 => U3_Madd_spriteon2f_add0004_cy(7),
      O => U3_Madd_spriteon2_addsub0000_lut(8)
    );
  U3_Madd_spriteon2_addsub0000_lut_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(8),
      O => U3_Madd_spriteon2_addsub0000_lut_8_0
    );
  U3_Madd_spriteon2_addsub0000_lut_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000113_29648,
      O => U3_C2_not000113_0
    );
  U3_C2_not000113 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X25Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(8),
      ADR2 => VCC,
      ADR3 => U3_C2(7),
      O => U3_C2_not000113_29648
    );
  x7_an_2_mux000131 : X_LUT4
    generic map(
      INIT => X"FFF5",
      LOC => "SLICE_X65Y73"
    )
    port map (
      ADR0 => x7_clkdiv(19),
      ADR1 => VCC,
      ADR2 => x7_clkdiv(18),
      ADR3 => x7_an_1_mux000126,
      O => an_2_OBUF_29681
    );
  an_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => x7_an_1_mux000126_pack_1,
      O => x7_an_1_mux000126
    );
  x7_an_2_mux000126 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X65Y73"
    )
    port map (
      ADR0 => N435_0,
      ADR1 => U3_RMht1(0),
      ADR2 => U3_RMht1(2),
      ADR3 => U3_RMht1(1),
      O => x7_an_1_mux000126_pack_1
    );
  U3_tank1rom10s_sub0001_9_1 : X_LUT4
    generic map(
      INIT => X"CCC3",
      LOC => "SLICE_X30Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_tank1rom10s_sub0000(9),
      ADR2 => U3_tank1rom10s_sub0000(8),
      ADR3 => U3_tank1rom10s_sub0001_10_bdd0,
      O => U3_tank1rom10s_sub0001(9)
    );
  U3_tank1rom10s_sub0001_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001(9),
      O => U3_tank1rom10s_sub0001_9_0
    );
  U3_tank1rom10s_sub0001_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001(8),
      O => U3_tank1rom10s_sub0001_8_0
    );
  U3_tank1rom10s_sub0001_8_1 : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X30Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_tank1rom10s_sub0000(8),
      ADR3 => U3_tank1rom10s_sub0001_10_bdd0,
      O => U3_tank1rom10s_sub0001(8)
    );
  M2_8_22 : X_LUT4
    generic map(
      INIT => X"F53F",
      LOC => "SLICE_X23Y78"
    )
    port map (
      ADR0 => M2_0_bdd9,
      ADR1 => M2_3_bdd6,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M2_8_22_29729
    );
  M2_8_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_22_29729,
      O => M2_8_22_0
    );
  M2_8_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => N421,
      O => N421_0
    );
  M2a_4_152_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"5B01",
      LOC => "SLICE_X23Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M2_3_bdd6,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2a_4_52_0,
      O => N421
    );
  title_spriteon_and0000124 : X_LUT4
    generic map(
      INIT => X"7050",
      LOC => "SLICE_X21Y28"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U2_hcs(5),
      ADR2 => title_spriteon_and0000119_10645,
      ADR3 => title_spriteon_and000087,
      O => title_spriteon_and0000124_29753
    );
  title_spriteon_and0000124_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and0000124_29753,
      O => title_spriteon_and0000124_0
    );
  title_spriteon_and0000124_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and0000119_pack_1,
      O => title_spriteon_and0000119_10645
    );
  title_spriteon_and0000119 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X21Y28"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => VCC,
      ADR2 => U2_hcs(9),
      ADR3 => U2_hcs(8),
      O => title_spriteon_and0000119_pack_1
    );
  U3_spriteonB1_cmp_lt0000212 : X_LUT4
    generic map(
      INIT => X"10FF",
      LOC => "SLICE_X26Y21"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(4),
      ADR2 => title_spriteon_and0000169_10638,
      ADR3 => U2_vcs(5),
      O => U3_spriteonB1_cmp_lt0000212_29777
    );
  U3_spriteonB1_cmp_lt0000212_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_cmp_lt0000212_29777,
      O => U3_spriteonB1_cmp_lt0000212_0
    );
  U3_spriteonB1_cmp_lt0000212_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and0000169_pack_1,
      O => title_spriteon_and0000169_10638
    );
  title_spriteon_and0000169 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X26Y21"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(0),
      ADR2 => U2_vcs(2),
      ADR3 => VCC,
      O => title_spriteon_and0000169_pack_1
    );
  title_spriteon_and0000205 : X_LUT4
    generic map(
      INIT => X"0D05",
      LOC => "SLICE_X26Y20"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => title_spriteon_and0000169_10638,
      ADR2 => U2_vcs(7),
      ADR3 => title_spriteon_and0000178_10647,
      O => title_spriteon_and0000205_29801
    );
  title_spriteon_and0000205_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and0000205_29801,
      O => title_spriteon_and0000205_0
    );
  title_spriteon_and0000205_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and0000178_pack_1,
      O => title_spriteon_and0000178_10647
    );
  title_spriteon_and0000178 : X_LUT4
    generic map(
      INIT => X"0011",
      LOC => "SLICE_X26Y20"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => U2_vcs(4),
      O => title_spriteon_and0000178_pack_1
    );
  U3_font1_0_and000011 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X45Y63"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd2_10509,
      ADR1 => who_present_state_FSM_FFd1_10324,
      ADR2 => VCC,
      ADR3 => U3_font1_0_and0000_bdd0,
      O => U3_font1_0_and0000
    );
  U3_font1_0_and0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_and0000,
      O => U3_CM2_and0000_0
    );
  U3_CM2_and00001 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X45Y63"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd2_10509,
      ADR1 => U3_Mhorz_10566,
      ADR2 => VCC,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => U3_CM2_and0000
    );
  U3_RMcnt2_2_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X43Y81"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => U3_RMht2(2),
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_C2_not000186,
      O => U3_RMcnt2_2_and0001
    );
  U3_RMcnt2_2_and00001 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X43Y81"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => U3_RMht2(2),
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_C2_not000186,
      O => U3_RMcnt2_2_and0000
    );
  selector_red_1_14 : X_LUT4
    generic map(
      INIT => X"F040",
      LOC => "SLICE_X29Y24"
    )
    port map (
      ADR0 => U3_spriteonB5_0,
      ADR1 => U3_N84_0,
      ADR2 => U3_N105,
      ADR3 => selector_red_1_2_0,
      O => selector_red_1_14_29873
    );
  selector_red_1_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_1_14_29873,
      O => selector_red_1_14_0
    );
  selector_red_1_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N105_pack_1,
      O => U3_N105
    );
  U3_blue_1_21 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X29Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_spriteonGrnd,
      ADR3 => U3_N33_0,
      O => U3_N105_pack_1
    );
  U3_font1_1_and000011 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X33Y65"
    )
    port map (
      ADR0 => U3_font1_1_and0000_bdd0,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => VCC,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => U3_font1_1_and0000
    );
  U3_font1_0_and000111 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X33Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => U3_font1_0_and0000_bdd0,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => U3_font1_0_and0001
    );
  U3_spriteonB4_cmp_le0000121 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X16Y24"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(6),
      ADR3 => U2_hcs(5),
      O => U3_spriteonB4_cmp_le0000121_29921
    );
  U3_spriteonB4_cmp_le0000121_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_cmp_le0000121_29921,
      O => U3_spriteonB4_cmp_le0000121_0
    );
  U3_spriteonB4_cmp_le0000121_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_cmp_le0000112_29914,
      O => U3_spriteonB3_cmp_le0000112_0
    );
  U3_spriteonB3_cmp_le0000112 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X16Y24"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(6),
      ADR3 => U2_hcs(5),
      O => U3_spriteonB3_cmp_le0000112_29914
    );
  U3_spriteonB3_and000045 : X_LUT4
    generic map(
      INIT => X"0302",
      LOC => "SLICE_X19Y25"
    )
    port map (
      ADR0 => U3_spriteonB3_cmp_le0000112_0,
      ADR1 => U3_N57,
      ADR2 => U2_hcs(9),
      ADR3 => U3_spriteonB3_cmp_le0000128_10368,
      O => U3_spriteonB3_and000045_29945
    );
  U3_spriteonB3_and000045_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_and000045_29945,
      O => U3_spriteonB3_and000045_0
    );
  U3_spriteonB3_and000045_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_cmp_le0000128_pack_1,
      O => U3_spriteonB3_cmp_le0000128_10368
    );
  U3_spriteonB3_cmp_le0000128 : X_LUT4
    generic map(
      INIT => X"0307",
      LOC => "SLICE_X19Y25"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U2_hcs(3),
      ADR2 => U2_hcs(4),
      ADR3 => U2_hcs(1),
      O => U3_spriteonB3_cmp_le0000128_pack_1
    );
  nes_nes_clk33 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X66Y29"
    )
    port map (
      ADR0 => nes_counter_reg(0),
      ADR1 => nes_counter_reg(9),
      ADR2 => N283,
      ADR3 => nes_counter_reg(4),
      O => ja3_OBUF_29969
    );
  ja3_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => N283_pack_1,
      O => N283
    );
  nes_nes_clk33_SW0 : X_LUT4
    generic map(
      INIT => X"5557",
      LOC => "SLICE_X66Y29"
    )
    port map (
      ADR0 => nes_nes_clk31_0,
      ADR1 => nes_counter_reg(3),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_counter_reg(1),
      O => N283_pack_1
    );
  U3_RMcnt_4_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X53Y64"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht1(4),
      ADR3 => sig_tank2,
      O => U3_RMcnt_4_and0001
    );
  U3_RMcnt_4_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X53Y64"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht1(4),
      ADR3 => sig_tank2,
      O => U3_RMcnt_4_and0000
    );
  selector_blue_0_51 : X_LUT4
    generic map(
      INIT => X"3B33",
      LOC => "SLICE_X22Y24"
    )
    port map (
      ADR0 => U3_N33_0,
      ADR1 => N389_0,
      ADR2 => U3_spriteonGrnd,
      ADR3 => selector_blue_0_25_10659,
      O => blue_0_OBUF_30017
    );
  blue_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_blue_0_25_pack_1,
      O => selector_blue_0_25_10659
    );
  selector_blue_0_25 : X_LUT4
    generic map(
      INIT => X"AA20",
      LOC => "SLICE_X22Y24"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_spriteonB2_0,
      ADR2 => selector_blue_0_8_0,
      ADR3 => U3_spriteonB1_0,
      O => selector_blue_0_25_pack_1
    );
  U3_font2_0_and000111 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X45Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => U3_font2_0_and0000_bdd0,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => U3_font2_0_and0001
    );
  U3_font2_1_and000111 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X45Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => who_present_state_FSM_FFd1_10324,
      ADR3 => U3_font2_1_and0000_bdd0,
      O => U3_font2_1_and0001
    );
  nes_sel_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X64Y34"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_counter_reg(1),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(3),
      O => nes_sel_reg_cmp_eq0000
    );
  nes_down_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X64Y34"
    )
    port map (
      ADR0 => nes_counter_reg(2),
      ADR1 => nes_counter_reg(1),
      ADR2 => nes_N0,
      ADR3 => nes_counter_reg(3),
      O => nes_down_reg_cmp_eq0000
    );
  U3_CM1_2_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X51Y29"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_CM1_add0000_1(2),
      ADR3 => VCC,
      O => U3_CM1_2_and0001
    );
  U3_CM2_7_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X51Y29"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_CM2_sub0000(7),
      ADR3 => VCC,
      O => U3_CM2_7_and0001
    );
  x7_Mrom_a_to_g61 : X_LUT4
    generic map(
      INIT => X"2910",
      LOC => "SLICE_X65Y61"
    )
    port map (
      ADR0 => x7_digit(3),
      ADR1 => x7_digit(1),
      ADR2 => x7_digit(2),
      ADR3 => x7_digit(0),
      O => a_to_g_6_OBUF_30113
    );
  x7_Mrom_a_to_g11 : X_LUT4
    generic map(
      INIT => X"4121",
      LOC => "SLICE_X65Y61"
    )
    port map (
      ADR0 => x7_digit(3),
      ADR1 => x7_digit(1),
      ADR2 => x7_digit(2),
      ADR3 => x7_digit(0),
      O => a_to_g_0_OBUF_30106
    );
  title_Msub_ypix_xor_5_11 : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X32Y27"
    )
    port map (
      ADR0 => title_Msub_ypix_cy(3),
      ADR1 => title_Msub_ypix_lut_5_Q,
      ADR2 => title_Msub_ypix_lut_4_Q,
      ADR3 => VCC,
      O => title_ypix_5_Q
    );
  title_ypix_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_4_Q,
      O => title_ypix_4_0
    );
  title_Msub_ypix_xor_4_11 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X32Y27"
    )
    port map (
      ADR0 => title_Msub_ypix_cy(3),
      ADR1 => VCC,
      ADR2 => title_Msub_ypix_lut_4_Q,
      ADR3 => VCC,
      O => title_ypix_4_Q
    );
  x7_Mrom_a_to_g31 : X_LUT4
    generic map(
      INIT => X"C124",
      LOC => "SLICE_X64Y74"
    )
    port map (
      ADR0 => x7_digit(3),
      ADR1 => x7_digit(2),
      ADR2 => x7_digit(1),
      ADR3 => x7_digit(0),
      O => a_to_g_3_OBUF_30161
    );
  x7_Mrom_a_to_g21 : X_LUT4
    generic map(
      INIT => X"5704",
      LOC => "SLICE_X64Y74"
    )
    port map (
      ADR0 => x7_digit(3),
      ADR1 => x7_digit(2),
      ADR2 => x7_digit(1),
      ADR3 => x7_digit(0),
      O => a_to_g_2_OBUF_30154
    );
  x7_Mrom_a_to_g51 : X_LUT4
    generic map(
      INIT => X"D860",
      LOC => "SLICE_X65Y75"
    )
    port map (
      ADR0 => x7_digit(0),
      ADR1 => x7_digit(1),
      ADR2 => x7_digit(2),
      ADR3 => x7_digit(3),
      O => a_to_g_5_OBUF_30185
    );
  x7_Mrom_a_to_g41 : X_LUT4
    generic map(
      INIT => X"D004",
      LOC => "SLICE_X65Y75"
    )
    port map (
      ADR0 => x7_digit(0),
      ADR1 => x7_digit(1),
      ADR2 => x7_digit(2),
      ADR3 => x7_digit(3),
      O => a_to_g_4_OBUF_30178
    );
  title_ypix_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_8_Q,
      O => title_ypix_8_0
    );
  title_Msub_ypix_xor_8_11 : X_LUT4
    generic map(
      INIT => X"8787",
      LOC => "SLICE_X32Y28"
    )
    port map (
      ADR0 => title_N7,
      ADR1 => title_Msub_ypix_lut_7_Q,
      ADR2 => title_ypix_addsub0000_8_Q,
      ADR3 => VCC,
      O => title_ypix_8_Q
    );
  U2_vidon_and000039 : X_LUT4
    generic map(
      INIT => X"EEE0",
      LOC => "SLICE_X30Y22"
    )
    port map (
      ADR0 => U2_vidon_and000018_0,
      ADR1 => U2_vidon_and000026,
      ADR2 => U2_vidon_and00006_10663,
      ADR3 => U2_vidon_and00000_10665,
      O => U2_vidon_and000039_30221
    );
  U2_vidon_and000039_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000039_30221,
      O => U2_vidon_and000039_0
    );
  U2_vidon_and000039_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00000_pack_1,
      O => U2_vidon_and00000_10665
    );
  U2_vidon_and00000 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X30Y22"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and00000_pack_1
    );
  M1a_4_Q : X_LUT4
    generic map(
      INIT => X"11BB",
      LOC => "SLICE_X3Y63"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1a_4_bdd0,
      ADR2 => VCC,
      ADR3 => N131,
      O => M1a_4_Q_30245
    );
  M1a_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_4_Q_30245,
      O => M1a_4_0
    );
  M1a_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N131_pack_1,
      O => N131
    );
  M1a_4_SW0 : X_LUT4
    generic map(
      INIT => X"986F",
      LOC => "SLICE_X3Y63"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(3),
      O => N131_pack_1
    );
  U3_spriteonGrnd_and000040 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X30Y23"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(8),
      ADR2 => U2_vidon_and00006_10663,
      ADR3 => VCC,
      O => U3_spriteonGrnd_and000040_30269
    );
  U3_spriteonGrnd_and000040_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000040_30269,
      O => U3_spriteonGrnd_and000040_0
    );
  U3_spriteonGrnd_and000040_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and00006_pack_1,
      O => U2_vidon_and00006_10663
    );
  U2_vidon_and00006 : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X30Y23"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(6),
      ADR3 => U2_hcs(5),
      O => U2_vidon_and00006_pack_1
    );
  U3_C1_not0001105 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X34Y48"
    )
    port map (
      ADR0 => U3_C1(9),
      ADR1 => U3_C1(8),
      ADR2 => U3_leftBTN_inv1_inv1_0,
      ADR3 => sig_gameRight,
      O => U3_C1_not0001105_30293
    );
  U3_C1_not0001105_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not0001105_30293,
      O => U3_C1_not0001105_0
    );
  U3_C1_not0001105_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameRight_pack_1,
      O => sig_gameRight
    );
  buttons_gameRight1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X34Y48"
    )
    port map (
      ADR0 => bounce_delay1(4),
      ADR1 => bounce_delay2(4),
      ADR2 => bounce_delay3(4),
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => sig_gameRight_pack_1
    );
  U3_spriteon2_addsub0000_9_1 : X_LUT4
    generic map(
      INIT => X"366C",
      LOC => "SLICE_X22Y45"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => U3_C2(9),
      ADR2 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      ADR3 => U3_Madd_spriteon2f_add0004_cy(7),
      O => U3_spriteon2_addsub0000(9)
    );
  U3_spriteon2_addsub0000_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(9),
      O => U3_spriteon2_addsub0000_9_0
    );
  U3_spriteon2_addsub0000_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_cy_7_pack_1,
      O => U3_Madd_spriteon2_addsub0000_cy_7_Q
    );
  U3_Madd_spriteon2_addsub0000_cy_7_1 : X_LUT4
    generic map(
      INIT => X"0220",
      LOC => "SLICE_X22Y45"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => U3_C2(7),
      ADR2 => U3_C2(4),
      ADR3 => U3_C2(5),
      O => U3_Madd_spriteon2_addsub0000_cy_7_pack_1
    );
  U3_tank1Angle10s_cmp_gt00001 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X28Y35"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(6),
      ADR2 => N62,
      ADR3 => U2_vcs(5),
      O => U3_tank1Angle10s_cmp_gt0000
    );
  U3_tank1Angle10s_cmp_gt0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s_cmp_gt0000,
      O => U3_tank1Angle10s_cmp_gt0000_0
    );
  U3_tank1Angle10s_cmp_gt0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N62_pack_1,
      O => N62
    );
  U3_tank1Angle10s_cmp_gt00001_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X28Y35"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => U2_vcs(8),
      O => N62_pack_1
    );
  U3_Result_5_1197_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X28Y65"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMht1(3),
      ADR3 => U3_RMht1(1),
      O => N241
    );
  N241_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => N241,
      O => N241_0
    );
  N241_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => N167,
      O => N167_0
    );
  U3_tank1Angle_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X28Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht1(0),
      ADR2 => U3_RMht1(3),
      ADR3 => U3_RMht1(1),
      O => N167
    );
  U3_RMcnt2_3_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X47Y81"
    )
    port map (
      ADR0 => U3_C2_not000186,
      ADR1 => ld_0_OBUF_10168,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_RMht2(3),
      O => U3_RMcnt2_3_and0001
    );
  U3_RMcnt2_3_and00001 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X47Y81"
    )
    port map (
      ADR0 => U3_C2_not000186,
      ADR1 => ld_0_OBUF_10168,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_RMht2(3),
      O => U3_RMcnt2_3_and0000
    );
  U3_Madd_spriteon2f_add0004_xor_9_11 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X23Y49"
    )
    port map (
      ADR0 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR1 => U3_C2(8),
      ADR2 => VCC,
      ADR3 => U3_C2(9),
      O => U3_Madd_spriteon2_addsub0000_lut(9)
    );
  U3_Madd_spriteon2_addsub0000_lut_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y49",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2f_add0004_cy_7_pack_1,
      O => U3_Madd_spriteon2f_add0004_cy(7)
    );
  U3_Madd_spriteon2f_add0004_cy_7_11 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X23Y49"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U3_C2(4),
      ADR2 => U3_C2(6),
      ADR3 => U3_C2(7),
      O => U3_Madd_spriteon2f_add0004_cy_7_pack_1
    );
  U3_destroy1_mux00154 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X27Y41"
    )
    port map (
      ADR0 => U3_blue_and0001_0,
      ADR1 => U3_blue_and0002_0,
      ADR2 => U3_blue_and0000_0,
      ADR3 => U3_B_and0000,
      O => U3_destroy1_mux00154_30437
    );
  U3_destroy1_mux00154_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy1_mux00154_30437,
      O => U3_destroy1_mux00154_0
    );
  U3_destroy1_mux00154_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_and0000_pack_1,
      O => U3_B_and0000
    );
  U3_B_and00001 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X27Y41"
    )
    port map (
      ADR0 => U3_spriteon1_cmp_ge0000,
      ADR1 => U3_N109,
      ADR2 => U3_M1_mux0000,
      ADR3 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q,
      O => U3_B_and0000_pack_1
    );
  U3_spriteonB2_and000040 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X24Y24"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonB1_cmp_le00002_0,
      ADR2 => N375,
      ADR3 => U3_N57,
      O => U3_spriteonB2
    );
  U3_spriteonB2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB2,
      O => U3_spriteonB2_0
    );
  U3_spriteonB2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N57_pack_1,
      O => U3_N57
    );
  U3_spriteonB2_cmp_le000011 : X_LUT4
    generic map(
      INIT => X"5F7F",
      LOC => "SLICE_X24Y24"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => N56_0,
      ADR2 => U2_hcs(8),
      ADR3 => U2_hcs(6),
      O => U3_N57_pack_1
    );
  U3_RMht2_not0001127_SW0 : X_LUT4
    generic map(
      INIT => X"8A88",
      LOC => "SLICE_X39Y65"
    )
    port map (
      ADR0 => U3_C2_not000186,
      ADR1 => sig_gameDown,
      ADR2 => U3_RMht2(4),
      ADR3 => sig_gameUp,
      O => N231
    );
  N231_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => N231,
      O => N231_0
    );
  N231_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameUp_pack_1,
      O => sig_gameUp
    );
  buttons_gameUp1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X39Y65"
    )
    port map (
      ADR0 => bounce_delay1(5),
      ADR1 => bounce_delay3(5),
      ADR2 => bounce_delay2(5),
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => sig_gameUp_pack_1
    );
  U3_spriteonM2_addsub0000_9_1 : X_LUT4
    generic map(
      INIT => X"D2D2",
      LOC => "SLICE_X46Y31"
    )
    port map (
      ADR0 => U3_CM2(8),
      ADR1 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR2 => U3_CM2(9),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0000(9)
    );
  U3_spriteonM2_addsub0000_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000_8_bdd0_pack_1,
      O => U3_spriteonM2_addsub0000_8_bdd0
    );
  U3_spriteonM2_addsub0000_8_11 : X_LUT4
    generic map(
      INIT => X"1555",
      LOC => "SLICE_X46Y31"
    )
    port map (
      ADR0 => U3_CM2(7),
      ADR1 => U3_CM2(6),
      ADR2 => U3_CM2(5),
      ADR3 => U3_CM2(4),
      O => U3_spriteonM2_addsub0000_8_bdd0_pack_1
    );
  U3_spriteonGrnd_and000096 : X_LUT4
    generic map(
      INIT => X"3F7F",
      LOC => "SLICE_X28Y20"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U2_hcs(8),
      ADR2 => U2_hcs(9),
      ADR3 => N381,
      O => U3_spriteonGrnd_and000096_30533
    );
  U3_spriteonGrnd_and000096_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_and000096_30533,
      O => U3_spriteonGrnd_and000096_0
    );
  U3_spriteonGrnd_and000096_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N381_pack_1,
      O => N381
    );
  U3_spriteonGrnd_and000096_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X28Y20"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U2_hcs(7),
      ADR2 => U2_hcs(5),
      ADR3 => VCC,
      O => N381_pack_1
    );
  U3_RMcnt_5_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X50Y69"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht1(5),
      ADR3 => ld_0_OBUF_10168,
      O => U3_RMcnt_5_and0001
    );
  U3_RMcnt_5_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X50Y69"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht1(5),
      ADR3 => ld_0_OBUF_10168,
      O => U3_RMcnt_5_and0000
    );
  U3_Mhorz_cmp_ne000165 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X45Y81"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_RMht2(2),
      ADR2 => U3_RMcnt2(1),
      ADR3 => U3_RMcnt2(2),
      O => U3_Mhorz_cmp_ne000165_30581
    );
  U3_Mhorz_cmp_ne000165_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne000165_30581,
      O => U3_Mhorz_cmp_ne000165_0
    );
  U3_Mhorz_cmp_ne000165_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => N187,
      O => N187_0
    );
  U3_RMcnt2_Maddsub_addsub0000_cy_3_11_SW0 : X_LUT4
    generic map(
      INIT => X"ECC8",
      LOC => "SLICE_X45Y81"
    )
    port map (
      ADR0 => U3_RMcnt2(0),
      ADR1 => U3_rise2_9628,
      ADR2 => U3_RMcnt2(1),
      ADR3 => U3_RMcnt2(2),
      O => N187
    );
  U3_Mhorz_cmp_ne000065 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X50Y62"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMcnt(2),
      ADR3 => U3_RMcnt(1),
      O => U3_Mhorz_cmp_ne000065_30605
    );
  U3_Mhorz_cmp_ne000065_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne000065_30605,
      O => U3_Mhorz_cmp_ne000065_0
    );
  U3_Mhorz_cmp_ne000065_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => N185,
      O => N185_0
    );
  U3_RMcnt_Maddsub_addsub0000_cy_3_11_SW0 : X_LUT4
    generic map(
      INIT => X"EAA8",
      LOC => "SLICE_X50Y62"
    )
    port map (
      ADR0 => U3_rise_9867,
      ADR1 => U3_RMcnt(0),
      ADR2 => U3_RMcnt(2),
      ADR3 => U3_RMcnt(1),
      O => N185
    );
  U3_font1_2_and000111 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X41Y69"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMht1(5),
      ADR2 => U3_RMht1(4),
      ADR3 => sig_tank2,
      O => U3_font1_2_and0001
    );
  U3_font1_2_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2_pack_1,
      O => sig_tank2
    );
  who_present_state_FSM_Out01 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X41Y69"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_tank2_pack_1
    );
  U3_RMht2_not0001183 : X_LUT4
    generic map(
      INIT => X"E040",
      LOC => "SLICE_X40Y65"
    )
    port map (
      ADR0 => sig_gameDown,
      ADR1 => sig_gameUp,
      ADR2 => U3_C2_not000186,
      ADR3 => U3_RMht2(0),
      O => U3_RMht2_not0001183_30653
    );
  U3_RMht2_not0001183_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001183_30653,
      O => U3_RMht2_not0001183_0
    );
  U3_RMht2_not0001183_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186_pack_1,
      O => U3_C2_not000186
    );
  who_present_state_FSM_Out11 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X40Y65"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => VCC,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => VCC,
      O => U3_C2_not000186_pack_1
    );
  nes_a_reg : X_FF
    generic map(
      LOC => "SLICE_X51Y34",
      INIT => '0'
    )
    port map (
      I => nes_a_reg_DYMUX_30663,
      CE => nes_a_reg_CEINV_30660,
      CLK => nes_a_reg_CLKINV_30661,
      SET => GND,
      RST => GND,
      O => nes_a_reg_10679
    );
  nes_a_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X51Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_10151,
      O => nes_a_reg_DYMUX_30663
    );
  nes_a_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_a_reg_CLKINV_30661
    );
  nes_a_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_a_reg_cmp_eq0000,
      O => nes_a_reg_CEINV_30660
    );
  nes_b_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_10151,
      O => nes_b_reg_DYMUX_30675
    );
  nes_b_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_b_reg_CLKINV_30673
    );
  nes_b_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_b_reg_cmp_eq0000,
      O => nes_b_reg_CEINV_30672
    );
  M1_28_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_12_30701,
      O => M1_28_12_0
    );
  M1_28_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd4_pack_1,
      O => M1_22_bdd4
    );
  selector_red_0_34_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_0_34_30749,
      O => selector_red_0_34_0
    );
  selector_red_0_34_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_1_2_30742,
      O => selector_red_1_2_0
    );
  N433_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N433,
      O => N433_0
    );
  N433_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_2_4_30766,
      O => selector_red_2_4_0
    );
  U3_RMht1_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1(0),
      O => U3_RMht1_0_DXMUX_30801
    );
  U3_RMht1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_0_GYMUX_30794,
      O => U3_RMht1_0_DYMUX_30795
    );
  U3_RMht1_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_1_1,
      O => U3_RMht1_0_GYMUX_30794
    );
  U3_RMht1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_0_CLKINV_30787
    );
  U3_RMht1_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001_0,
      O => U3_RMht1_0_CEINV_30786
    );
  U3_RMht2_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2(0),
      O => U3_RMht2_0_DXMUX_30842
    );
  U3_RMht2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_1_2,
      O => U3_RMht2_0_DYMUX_30829
    );
  U3_RMht2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht2_0_CLKINV_30821
    );
  U3_RMht2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_0,
      O => U3_RMht2_0_CEINV_30820
    );
  U3_RMht1_1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_0_GYMUX_30794,
      O => U3_RMht1_1_1_DYMUX_30854
    );
  U3_RMht1_1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_1_1_CLKINV_30852
    );
  U3_RMht1_1_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001_0,
      O => U3_RMht1_1_1_CEINV_30851
    );
  U3_RMht1_2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_2_GYMUX_25973,
      O => U3_RMht1_2_1_DYMUX_30866
    );
  U3_RMht1_2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_2_1_CLKINV_30864
    );
  U3_RMht1_2_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001_0,
      O => U3_RMht1_2_1_CEINV_30863
    );
  title_xpix_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_xpix(5),
      O => title_xpix_5_0
    );
  title_xpix_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and00005_30885,
      O => U3_spriteonB1_and00005_0
    );
  nes_sel_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X64Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_10151,
      O => nes_sel_reg_DYMUX_30902
    );
  nes_sel_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_sel_reg_CLKINV_30900
    );
  nes_sel_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_sel_reg_cmp_eq0000,
      O => nes_sel_reg_CEINV_30899
    );
  U3_RMcnt_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => N405_pack_1,
      O => N405
    );
  U3_RMcnt_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_Q_mux0000_3_Q,
      O => U3_RMcnt_3_DYMUX_30956
    );
  U3_RMcnt_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_3_CLKINV_30946
    );
  U3_RMcnt_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_3_CEINV_30945
    );
  U3_font1_1_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_1_and0000_bdd0_pack_1,
      O => U3_font1_1_and0000_bdd0
    );
  M2_1_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_bdd1,
      O => M2_1_bdd1_0
    );
  M2_1_bdd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => N447,
      O => N447_0
    );
  U3_font2_2_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => N208,
      O => N208_0
    );
  N163_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N163,
      O => N163_0
    );
  N163_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N20_pack_1,
      O => U3_N20
    );
  U3_N19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N19,
      O => U3_N19_0
    );
  U3_N19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N100_pack_1,
      O => U3_N100
    );
  U3_font2_3_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RM2_and0000,
      O => U3_RM2_and0000_0
    );
  U3_RMcnt2_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => N407_pack_1,
      O => N407
    );
  U3_RMcnt2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_Q_mux0000_3_Q,
      O => U3_RMcnt2_3_DYMUX_31143
    );
  U3_RMcnt2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_3_CLKINV_31133
    );
  U3_RMcnt2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_3_CEINV_31132
    );
  M1a_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_18_Q_31182,
      O => M1a_18_0
    );
  M1a_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => N75_pack_1,
      O => N75
    );
  N435_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => N435,
      O => N435_0
    );
  N435_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_2_and0000_bdd2_pack_1,
      O => U3_font2_2_and0000_bdd2
    );
  N267_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => N267,
      O => N267_0
    );
  N267_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => N457_pack_1,
      O => N457
    );
  M2a_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_24_Q_31254,
      O => M2a_24_0
    );
  M2a_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => N67_pack_1,
      O => N67
    );
  M1_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_3_Q,
      O => M1_3_0
    );
  M1_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_3_1_pack_1,
      O => M1_3_1_10298
    );
  M1_28_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_2,
      O => M1_28_2_0
    );
  M1_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_9_Q,
      O => M1_9_0
    );
  M1_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_9_1_pack_1,
      O => M1_9_1_10296
    );
  title_green_cmp_lt0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_green_cmp_lt0000,
      O => title_green_cmp_lt0000_0
    );
  title_green_cmp_lt0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N285_pack_1,
      O => N285
    );
  N239_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => N239,
      O => N239_0
    );
  N239_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => N22,
      O => N22_0
    );
  title_ypix_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_9_Q,
      O => title_ypix_9_0
    );
  title_ypix_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_N7_pack_1,
      O => title_N7
    );
  title_green_cmp_lt0000225_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_green_cmp_lt0000225_31470,
      O => title_green_cmp_lt0000225_0
    );
  title_green_cmp_lt0000225_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000018_31463,
      O => U2_vidon_and000018_0
    );
  N291_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N291,
      O => N291_0
    );
  N291_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000080_31487,
      O => U2_vidon_and000080_0
    );
  U3_font2_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => N2_pack_1,
      O => N2
    );
  U3_font2_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_mux0007(4),
      O => U3_font2_4_DYMUX_31520
    );
  U3_font2_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X47Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186,
      O => U3_font2_4_CLKINVNOT
    );
  U3_tank1Angle10s_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s,
      O => U3_tank1Angle10s_0
    );
  U3_spriteonB1_cmp_le00002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_cmp_le00002,
      O => U3_spriteonB1_cmp_le00002_0
    );
  U3_spriteonB1_cmp_le00002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s_and000055_31563,
      O => U3_tank1Angle10s_and000055_0
    );
  U3_font2_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => N01_pack_1,
      O => N01
    );
  U3_font2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_mux0007(5),
      O => U3_font2_5_DYMUX_31596
    );
  U3_font2_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X48Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186,
      O => U3_font2_5_CLKINVNOT
    );
  M2_5_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_25_31634,
      O => M2_5_25_0
    );
  M2_5_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => N453,
      O => N453_0
    );
  nes_right_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_10151,
      O => nes_right_reg_DYMUX_31644
    );
  nes_right_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_right_reg_CLKINV_31642
    );
  nes_right_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_right_reg_cmp_eq0000,
      O => nes_right_reg_CEINV_31641
    );
  U3_blue_and0003_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0003,
      O => U3_blue_and0003_0
    );
  U3_blue_and0003_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_pack_1,
      O => U3_spriteonM1
    );
  U3_N33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N33,
      O => U3_N33_0
    );
  U3_N33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N30_pack_1,
      O => U3_N30
    );
  U3_destroy2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy2_mux0017,
      O => U3_destroy2_DXMUX_31747
    );
  U3_destroy2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_destroy2_mux001766_pack_2,
      O => U3_destroy2_mux001766_10721
    );
  U3_destroy2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X33Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_destroy2_CLKINVNOT
    );
  M2_8_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_30_31772,
      O => M2_8_30_0
    );
  M2_8_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => N341,
      O => N341_0
    );
  an_3_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1_angle_calc_4_pack_1,
      O => sig_tank1_angle_calc(4)
    );
  N18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => N18,
      O => N18_0
    );
  N18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1_angle_calc(5),
      O => sig_tank1_angle_calc_5_0
    );
  U3_spriteonM1_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000(8),
      O => U3_spriteonM1_addsub0000_8_0
    );
  U3_blue_and0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0002,
      O => U3_blue_and0002_0
    );
  U3_blue_and0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0000,
      O => U3_blue_and0000_0
    );
  U3_C1_not00015_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C1_not00015_31892,
      O => U3_C1_not00015_0
    );
  N439_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N439,
      O => N439_0
    );
  N439_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_blue_and0004_pack_1,
      O => U3_blue_and0004
    );
  U3_spriteonM2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2,
      O => U3_spriteonM2_0
    );
  U3_B_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux0016,
      O => U3_B_DXMUX_31959
    );
  U3_B_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux00164_pack_2,
      O => U3_B_mux00164_10727
    );
  U3_B_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_and0000,
      O => U3_B_CLKINV_31944
    );
  U3_B_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_B_CEINV_31943
    );
  N329_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => N329,
      O => N329_0
    );
  N459_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => N459,
      O => N459_0
    );
  U3_Madd_spriteon2_addsub0000_cy_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_cy_5_Q,
      O => U3_Madd_spriteon2_addsub0000_cy_5_0
    );
  U3_Madd_spriteon2_addsub0000_cy_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(5),
      O => U3_spriteon2_addsub0000_5_0
    );
  U3_Madd_spriteon2_addsub0000_lut_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_spriteon2_addsub0000_lut(7),
      O => U3_Madd_spriteon2_addsub0000_lut_7_0
    );
  U3_Madd_spriteon2_addsub0000_lut_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteon2_addsub0000(7),
      O => U3_spriteon2_addsub0000_7_0
    );
  M1_25_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_2,
      O => M1_25_2_0
    );
  M1_25_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => N351,
      O => N351_0
    );
  N34_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N34,
      O => N34_0
    );
  N34_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB5_and00009_32109,
      O => U3_spriteonB5_and00009_0
    );
  U3_Madd_tank1rom10s_lut_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Madd_tank1rom10s_lut(10),
      O => U3_Madd_tank1rom10s_lut_10_0
    );
  U3_Madd_tank1rom10s_lut_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1rom10s_sub0001_10_bdd0_pack_1,
      O => U3_tank1rom10s_sub0001_10_bdd0
    );
  U3_RMcnt_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000_pack_1,
      O => U3_RMcnt_and0000
    );
  U3_RMcnt_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_Q_mux0000_5_Q_32165,
      O => U3_RMcnt_5_DYMUX_32168
    );
  U3_RMcnt_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt_5_CLKINV_32158
    );
  U3_RMcnt_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0001_0,
      O => U3_RMcnt_5_CEINV_32157
    );
  U3_tank1Angle10s_cmp_le00002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s_cmp_le00002,
      O => U3_tank1Angle10s_cmp_le00002_0
    );
  U3_tank1Angle10s_cmp_le00002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle10s_cmp_le000018_pack_1,
      O => U3_tank1Angle10s_cmp_le000018_10732
    );
  U3_spriteonB4_and000010_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_and000010_32232,
      O => U3_spriteonB4_and000010_0
    );
  U3_spriteonB4_and000010_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB4_cmp_ge00001_pack_1,
      O => U3_spriteonB4_cmp_ge00001_10730
    );
  M1a_12_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_12_bdd1,
      O => M1a_12_bdd1_0
    );
  N399_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => N399,
      O => N399_0
    );
  N399_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_22_bdd0_pack_1,
      O => M1a_22_bdd0
    );
  title_spriteon_and000038_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000038_32292,
      O => title_spriteon_and000038_0
    );
  title_spriteon_and000038_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix(2),
      O => U3_tank110sRomPix_2_0
    );
  M1_27_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_13,
      O => M1_27_13_0
    );
  M1_27_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_bdd5_pack_1,
      O => M1_21_bdd5
    );
  M1a_26_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_26_33_32340,
      O => M1a_26_33_0
    );
  M1a_26_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_24_bdd1,
      O => M1a_24_bdd1_0
    );
  U3_spriteonB1_and000035_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and000035_32364,
      O => U3_spriteonB1_and000035_0
    );
  U3_spriteonB1_and000035_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and000032_pack_1,
      O => U3_spriteonB1_and000032
    );
  N56_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N56,
      O => N56_0
    );
  N56_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000035_32380,
      O => title_spriteon_and000035_0
    );
  title_spriteon_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon,
      O => title_spriteon_0
    );
  title_spriteon_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000019_pack_1,
      O => title_spriteon_and000019_10740
    );
  N257_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N257,
      O => N257_0
    );
  N257_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and000052_pack_1,
      O => title_spriteon_and000052_10742
    );
  U3_tank1Angle1s_and000033_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle1s_and000033_32460,
      O => U3_tank1Angle1s_and000033_0
    );
  U3_tank1Angle1s_and000033_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle1s_and000023_pack_1,
      O => U3_tank1Angle1s_and000023
    );
  N367_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => N367,
      O => N367_0
    );
  N367_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_26_55_pack_1,
      O => M1a_26_55_10743
    );
  N445_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => N445,
      O => N445_0
    );
  N445_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_27_52_32501,
      O => M1a_27_52_0
    );
  M2a_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_3_Q,
      O => M2a_3_0
    );
  M2a_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_28_Q,
      O => M1a_28_0
    );
  M1a_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_29_Q,
      O => M1a_29_0
    );
  M1a_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y50",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_29_32_pack_1,
      O => M1a_29_32_10746
    );
  U3_Result_5_136_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_5_136_32580,
      O => U3_Result_5_136_0
    );
  M1a_21_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_21_22,
      O => M1a_21_22_0
    );
  M2a_30_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_30_22_32604,
      O => M2a_30_22_0
    );
  N377_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => N377,
      O => N377_0
    );
  N377_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => N206,
      O => N206_0
    );
  N66_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => N66,
      O => N66_0
    );
  N66_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_4_bdd0_pack_1,
      O => M1a_4_bdd0
    );
  M1a_23_41_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_23_41,
      O => M1a_23_41_0
    );
  U3_RMht1_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_3_1_32692,
      O => U3_RMht1_3_DXMUX_32695
    );
  U3_RMht1_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => N46_pack_2,
      O => N46
    );
  U3_RMht1_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_3_CLKINV_32678
    );
  U3_RMht1_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y68",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001_0,
      O => U3_RMht1_3_CEINV_32677
    );
  U3_RMht2_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_3_2_32725,
      O => U3_RMht2_3_DXMUX_32728
    );
  U3_RMht2_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => N44_pack_2,
      O => N44
    );
  U3_RMht2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht2_3_CLKINV_32711
    );
  U3_RMht2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_0,
      O => U3_RMht2_3_CEINV_32710
    );
  U3_RMht1_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_4_1_32782,
      O => U3_RMht1_4_DXMUX_32785
    );
  U3_RMht1_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N52_pack_2,
      O => N52
    );
  U3_RMht1_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht1_4_CLKINV_32770
    );
  U3_RMht1_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht1_not0001_0,
      O => U3_RMht1_4_CEINV_32769
    );
  U3_RMht2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Result_4_2_32815,
      O => U3_RMht2_4_DXMUX_32818
    );
  U3_RMht2_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N49_pack_2,
      O => N49
    );
  U3_RMht2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_RMht2_4_CLKINV_32803
    );
  U3_RMht2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMht2_not0001_0,
      O => U3_RMht2_4_CEINV_32802
    );
  M1_27_129_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_129_32844,
      O => M1_27_129_0
    );
  M1_27_129_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y54",
      PATHPULSE => 555 ps
    )
    port map (
      I => N311_pack_1,
      O => N311
    );
  title_N27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_N27,
      O => title_N27_0
    );
  title_N27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X39Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_N01_pack_1,
      O => title_N01
    );
  nes_start_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X66Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_10151,
      O => nes_start_reg_DYMUX_32878
    );
  nes_start_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_start_reg_CLKINV_32876
    );
  nes_start_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_start_reg_cmp_eq0000,
      O => nes_start_reg_CEINV_32875
    );
  N29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N29,
      O => N29_0
    );
  N29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_gameB_pack_1,
      O => sig_gameB
    );
  M2_3_48_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_48_32928,
      O => M2_3_48_0
    );
  M2_3_48_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd13_pack_1,
      O => M2_0_bdd13
    );
  red_1_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_1_47_pack_1,
      O => selector_red_1_47_10756
    );
  red_2_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_red_2_31_pack_1,
      O => selector_red_2_31_10758
    );
  nes_left_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X50Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_10151,
      O => nes_left_reg_DYMUX_32986
    );
  nes_left_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_left_reg_CLKINV_32984
    );
  nes_left_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_left_reg_cmp_eq0000,
      O => nes_left_reg_CEINV_32983
    );
  nes_down_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_10151,
      O => nes_down_reg_DYMUX_32998
    );
  nes_down_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_down_reg_CLKINV_32996
    );
  nes_down_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_down_reg_cmp_eq0000,
      O => nes_down_reg_CEINV_32995
    );
  nes_scalar_next_cmp_eq000010_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_cmp_eq000010_33012,
      O => nes_scalar_next_cmp_eq000010_0
    );
  nes_scalar_next_cmp_eq000021_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_scalar_next_cmp_eq000021_33024,
      O => nes_scalar_next_cmp_eq000021_0
    );
  M1_21_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_2,
      O => M1_21_2_0
    );
  M1_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_Q,
      O => M1_21_0
    );
  M1_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_27_pack_1,
      O => M1_21_27_10763
    );
  M1_26_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_25_33084,
      O => M1_26_25_0
    );
  M1_26_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd0,
      O => M1_22_bdd0_0
    );
  M1_29_77_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_77_33108,
      O => M1_29_77_0
    );
  M1_29_77_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_21_bdd8_pack_3,
      O => M1_21_bdd8
    );
  M1a_30_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_30_37_33132,
      O => M1a_30_37_0
    );
  M1a_30_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd7_pack_3,
      O => M1_22_bdd7
    );
  M1_25_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_25_bdd1,
      O => M1_25_bdd1_0
    );
  M1_25_bdd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y45",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_27_33149,
      O => M1_22_27_0
    );
  M1_23_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y70",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_bdd0,
      O => M1_23_bdd0_0
    );
  N423_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => N423,
      O => N423_0
    );
  N423_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y53",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_22_33185,
      O => M1_23_22_0
    );
  M1_23_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_bdd1,
      O => M1_23_bdd1_0
    );
  M1_23_bdd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_bdd6_pack_1,
      O => M1_23_bdd6
    );
  M1_23_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_23_30_33240,
      O => M1_23_30_0
    );
  M1_23_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd12_pack_1,
      O => M1_22_bdd12
    );
  M1_26_58_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_26_58_33264,
      O => M1_26_58_0
    );
  M1_26_58_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_24_bdd0,
      O => M1_24_bdd0_0
    );
  M1_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_31_Q,
      O => M1_31_0
    );
  M1_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y48",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_31_62_pack_2,
      O => M1_31_62_10767
    );
  M1_22_bdd9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_22_bdd9,
      O => M1_22_bdd9_0
    );
  M1_22_bdd9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => N177_pack_1,
      O => N177
    );
  M1_12_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y56",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_12_bdd0,
      O => M1_12_bdd0_0
    );
  M1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_0_Q,
      O => M1_0_0
    );
  M1_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_0_bdd2_pack_1,
      O => M1_0_bdd2
    );
  M2_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_Q,
      O => M2_10_0
    );
  M2_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_27_pack_1,
      O => M2_10_27_10769
    );
  M1_27_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y55",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_bdd0,
      O => M1_27_bdd0_0
    );
  M1a_29_58_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_29_58_33408,
      O => M1a_29_58_0
    );
  M1a_29_58_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y51",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_27_bdd4_pack_1,
      O => M1_27_bdd4
    );
  M2_2_77_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_77_33432,
      O => M2_2_77_0
    );
  M2_2_77_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_10_bdd14_pack_3,
      O => M2_10_bdd14
    );
  M2_13_bdd4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_13_bdd4,
      O => M2_13_bdd4_0
    );
  M1_29_69_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_69_33468,
      O => M1_29_69_0
    );
  M1_29_69_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y44",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_29_bdd5_pack_3,
      O => M1_29_bdd5
    );
  M1_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_Q,
      O => M1_28_0
    );
  M1_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y57",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_71_pack_1,
      O => M1_28_71_10770
    );
  M1_3_bdd3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_3_bdd3,
      O => M1_3_bdd3_0
    );
  N221_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N221,
      O => N221_0
    );
  N221_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne0000113_33520,
      O => U3_Mhorz_cmp_ne0000113_0
    );
  N223_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => N223,
      O => N223_0
    );
  N223_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_cmp_ne0001113_33544,
      O => U3_Mhorz_cmp_ne0001113_0
    );
  M2a_1_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_1_37_33576,
      O => M2a_1_37_0
    );
  M2a_1_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd9_pack_3,
      O => M2_0_bdd9
    );
  M2_6_93_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_93_33600,
      O => M2_6_93_0
    );
  M2_6_93_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_108_33593,
      O => M2_1_108_0
    );
  M2_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_Q,
      O => M2_0_0
    );
  M2_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_71_pack_2,
      O => M2_0_71
    );
  M1_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_13_Q_33648,
      O => M1_13_0
    );
  M1_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => N120_pack_1,
      O => N120
    );
  N313_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => N313,
      O => N313_0
    );
  N313_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => N121_pack_1,
      O => N121
    );
  sig_tank2_angle_calc_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank2_angle_calc(5),
      O => sig_tank2_angle_calc_5_0
    );
  sig_tank2_angle_calc_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_mux0007_4_bdd2_pack_1,
      O => U3_font2_mux0007_4_bdd2
    );
  N28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N28,
      O => N28_0
    );
  N28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N26,
      O => N26_0
    );
  U3_tank1HP_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1HP_mux0005_2_Q_33746,
      O => U3_tank1HP_0_DXMUX_33749
    );
  U3_tank1HP_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N31_pack_2,
      O => N31
    );
  U3_tank1HP_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_tank1HP_0_CLKINVNOT
    );
  N32_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N32,
      O => N32_0
    );
  U3_spriteonB1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1,
      O => U3_spriteonB1_0
    );
  U3_spriteonB1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and000017_pack_1,
      O => U3_spriteonB1_and000017_10781
    );
  selector_blue_0_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_blue_0_8_33810,
      O => selector_blue_0_8_0
    );
  selector_blue_0_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N24_pack_1,
      O => U3_N24
    );
  nes_up_reg_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_IBUF_10151,
      O => nes_up_reg_DYMUX_33820
    );
  nes_up_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(0),
      O => nes_up_reg_CLKINV_33818
    );
  nes_up_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_up_reg_cmp_eq0000,
      O => nes_up_reg_CEINV_33817
    );
  N100_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N100,
      O => N100_0
    );
  N100_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank1Angle1s_pack_1,
      O => U3_tank1Angle1s
    );
  selector_green_2_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_2_17_33870,
      O => selector_green_2_17_0
    );
  selector_green_2_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N97_pack_1,
      O => U3_N97
    );
  M1_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_14_Q,
      O => M1_14_0
    );
  M1_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => N127_pack_1,
      O => N127
    );
  M2_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_15_Q_33942,
      O => M2_15_0
    );
  M2_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => N102_pack_1,
      O => N102
    );
  N281_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => N281,
      O => N281_0
    );
  U3_spriteonM1_addsub0000_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM1_addsub0000_8_bdd0_pack_1,
      O => U3_spriteonM1_addsub0000_8_bdd0
    );
  green_0_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_0_16_pack_1,
      O => selector_green_0_16_10783
    );
  selector_green_0_42_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_0_42_34014,
      O => selector_green_0_42_0
    );
  M2a_29_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_29_10_34038,
      O => M2a_29_10_0
    );
  M2a_29_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_1_pack_1,
      O => rom1_addr(1)
    );
  M2_0_bdd16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd16,
      O => M2_0_bdd16_0
    );
  M2_0_bdd16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_2_pack_1,
      O => rom1_addr(2)
    );
  M2a_8_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_8_11_34086,
      O => M2a_8_11_0
    );
  M2a_8_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y74",
      PATHPULSE => 555 ps
    )
    port map (
      I => rom1_addr_3_pack_1,
      O => rom1_addr(3)
    );
  vsync_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_N2_pack_1,
      O => U2_N2
    );
  U3_spriteonM2_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(8),
      O => U3_spriteonM2_addsub0000_8_0
    );
  U3_spriteonB1_and000055_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB1_and000055_34170,
      O => U3_spriteonB1_and000055_0
    );
  U3_spriteonB1_and000055_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and000013_pack_1,
      O => U2_vidon_and000013
    );
  title_spriteon_and00006_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_spriteon_and00006_34182,
      O => title_spriteon_and00006_0
    );
  bounce_delay1_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_b_reg_10680,
      O => bounce_delay1_1_DXMUX_34202
    );
  bounce_delay1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_a_reg_10679,
      O => bounce_delay1_1_DYMUX_34194
    );
  bounce_delay1_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay1_1_SRINV_34192
    );
  bounce_delay1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_1_CLKINV_34191
    );
  bounce_delay1_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_sel_reg_10690,
      O => bounce_delay1_3_DXMUX_34226
    );
  bounce_delay1_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_start_reg_10755,
      O => bounce_delay1_3_DYMUX_34218
    );
  bounce_delay1_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay1_3_SRINV_34216
    );
  bounce_delay1_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_3_CLKINV_34215
    );
  bounce_delay1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_up_reg_10782,
      O => bounce_delay1_5_DXMUX_34250
    );
  bounce_delay1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_right_reg_10716,
      O => bounce_delay1_5_DYMUX_34242
    );
  bounce_delay1_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay1_5_SRINV_34240
    );
  bounce_delay1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y52",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_5_CLKINV_34239
    );
  bounce_delay2_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_1_SRINV_34264,
      O => bounce_delay2_1_FFY_RST
    );
  bounce_delay2_0 : X_FF
    generic map(
      LOC => "SLICE_X43Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_1_DYMUX_34266,
      CE => VCC,
      CLK => bounce_delay2_1_CLKINV_34263,
      SET => GND,
      RST => bounce_delay2_1_FFY_RST,
      O => bounce_delay2(0)
    );
  bounce_delay2_1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X43Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_1_SRINV_34264,
      O => bounce_delay2_1_FFX_RST
    );
  bounce_delay2_1 : X_FF
    generic map(
      LOC => "SLICE_X43Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_1_DXMUX_34274,
      CE => VCC,
      CLK => bounce_delay2_1_CLKINV_34263,
      SET => GND,
      RST => bounce_delay2_1_FFX_RST,
      O => bounce_delay2(1)
    );
  bounce_delay2_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(1),
      O => bounce_delay2_1_DXMUX_34274
    );
  bounce_delay2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(0),
      O => bounce_delay2_1_DYMUX_34266
    );
  bounce_delay2_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay2_1_SRINV_34264
    );
  bounce_delay2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_1_CLKINV_34263
    );
  bounce_delay1_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1_7_SRINV_34288,
      O => bounce_delay1_7_FFY_RST
    );
  bounce_delay1_6 : X_FF
    generic map(
      LOC => "SLICE_X40Y46",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_7_DYMUX_34290,
      CE => VCC,
      CLK => bounce_delay1_7_CLKINV_34287,
      SET => GND,
      RST => bounce_delay1_7_FFY_RST,
      O => bounce_delay1(6)
    );
  bounce_delay1_7_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1_7_SRINV_34288,
      O => bounce_delay1_7_FFX_RST
    );
  bounce_delay1_7 : X_FF
    generic map(
      LOC => "SLICE_X40Y46",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_7_DXMUX_34298,
      CE => VCC,
      CLK => bounce_delay1_7_CLKINV_34287,
      SET => GND,
      RST => bounce_delay1_7_FFX_RST,
      O => bounce_delay1(7)
    );
  bounce_delay1_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_left_reg_10760,
      O => bounce_delay1_7_DXMUX_34298
    );
  bounce_delay1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => nes_down_reg_10761,
      O => bounce_delay1_7_DYMUX_34290
    );
  bounce_delay1_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay1_7_SRINV_34288
    );
  bounce_delay1_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay1_7_CLKINV_34287
    );
  bounce_delay2_3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_3_SRINV_34312,
      O => bounce_delay2_3_FFY_RST
    );
  bounce_delay2_2 : X_FF
    generic map(
      LOC => "SLICE_X55Y40",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_3_DYMUX_34314,
      CE => VCC,
      CLK => bounce_delay2_3_CLKINV_34311,
      SET => GND,
      RST => bounce_delay2_3_FFY_RST,
      O => bounce_delay2(2)
    );
  bounce_delay2_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_3_SRINV_34312,
      O => bounce_delay2_3_FFX_RST
    );
  bounce_delay2_3 : X_FF
    generic map(
      LOC => "SLICE_X55Y40",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_3_DXMUX_34322,
      CE => VCC,
      CLK => bounce_delay2_3_CLKINV_34311,
      SET => GND,
      RST => bounce_delay2_3_FFX_RST,
      O => bounce_delay2(3)
    );
  bounce_delay2_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(3),
      O => bounce_delay2_3_DXMUX_34322
    );
  bounce_delay2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(2),
      O => bounce_delay2_3_DYMUX_34314
    );
  bounce_delay2_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay2_3_SRINV_34312
    );
  bounce_delay2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_3_CLKINV_34311
    );
  M2a_20_1 : X_LUT4
    generic map(
      INIT => X"2B1A",
      LOC => "SLICE_X2Y72"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M1a_11_1_pack_1
    );
  M2a_20_f51 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X2Y72"
    )
    port map (
      ADR0 => M1a_11_2_0,
      ADR1 => VCC,
      ADR2 => rom1_addr(4),
      ADR3 => M1a_11_1,
      O => M2a_20_Q
    );
  M2a_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_20_Q,
      O => M2a_20_0
    );
  M2a_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_11_1_pack_1,
      O => M1a_11_1
    );
  bounce_delay2_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_5_SRINV_34360,
      O => bounce_delay2_5_FFY_RST
    );
  bounce_delay2_4 : X_FF
    generic map(
      LOC => "SLICE_X40Y59",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_5_DYMUX_34362,
      CE => VCC,
      CLK => bounce_delay2_5_CLKINV_34359,
      SET => GND,
      RST => bounce_delay2_5_FFY_RST,
      O => bounce_delay2(4)
    );
  bounce_delay2_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_5_SRINV_34360,
      O => bounce_delay2_5_FFX_RST
    );
  bounce_delay2_5 : X_FF
    generic map(
      LOC => "SLICE_X40Y59",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_5_DXMUX_34370,
      CE => VCC,
      CLK => bounce_delay2_5_CLKINV_34359,
      SET => GND,
      RST => bounce_delay2_5_FFX_RST,
      O => bounce_delay2(5)
    );
  bounce_delay2_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(5),
      O => bounce_delay2_5_DXMUX_34370
    );
  bounce_delay2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(4),
      O => bounce_delay2_5_DYMUX_34362
    );
  bounce_delay2_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay2_5_SRINV_34360
    );
  bounce_delay2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y59",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_5_CLKINV_34359
    );
  bounce_delay3_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X42Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_1_SRINV_34384,
      O => bounce_delay3_1_FFY_RST
    );
  bounce_delay3_0 : X_FF
    generic map(
      LOC => "SLICE_X42Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_1_DYMUX_34386,
      CE => VCC,
      CLK => bounce_delay3_1_CLKINV_34383,
      SET => GND,
      RST => bounce_delay3_1_FFY_RST,
      O => bounce_delay3(0)
    );
  bounce_delay3_1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X42Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_1_SRINV_34384,
      O => bounce_delay3_1_FFX_RST
    );
  bounce_delay3_1 : X_FF
    generic map(
      LOC => "SLICE_X42Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_1_DXMUX_34394,
      CE => VCC,
      CLK => bounce_delay3_1_CLKINV_34383,
      SET => GND,
      RST => bounce_delay3_1_FFX_RST,
      O => bounce_delay3(1)
    );
  bounce_delay3_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(1),
      O => bounce_delay3_1_DXMUX_34394
    );
  bounce_delay3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(0),
      O => bounce_delay3_1_DYMUX_34386
    );
  bounce_delay3_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay3_1_SRINV_34384
    );
  bounce_delay3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_1_CLKINV_34383
    );
  bounce_delay2_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_7_SRINV_34408,
      O => bounce_delay2_7_FFY_RST
    );
  bounce_delay2_6 : X_FF
    generic map(
      LOC => "SLICE_X39Y47",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_7_DYMUX_34410,
      CE => VCC,
      CLK => bounce_delay2_7_CLKINV_34407,
      SET => GND,
      RST => bounce_delay2_7_FFY_RST,
      O => bounce_delay2(6)
    );
  bounce_delay2_7_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2_7_SRINV_34408,
      O => bounce_delay2_7_FFX_RST
    );
  bounce_delay2_7 : X_FF
    generic map(
      LOC => "SLICE_X39Y47",
      INIT => '0'
    )
    port map (
      I => bounce_delay2_7_DXMUX_34418,
      CE => VCC,
      CLK => bounce_delay2_7_CLKINV_34407,
      SET => GND,
      RST => bounce_delay2_7_FFX_RST,
      O => bounce_delay2(7)
    );
  bounce_delay2_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(7),
      O => bounce_delay2_7_DXMUX_34418
    );
  bounce_delay2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay1(6),
      O => bounce_delay2_7_DYMUX_34410
    );
  bounce_delay2_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay2_7_SRINV_34408
    );
  bounce_delay2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y47",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay2_7_CLKINV_34407
    );
  bounce_delay3_3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X54Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_3_SRINV_34432,
      O => bounce_delay3_3_FFY_RST
    );
  bounce_delay3_2 : X_FF
    generic map(
      LOC => "SLICE_X54Y40",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_3_DYMUX_34434,
      CE => VCC,
      CLK => bounce_delay3_3_CLKINV_34431,
      SET => GND,
      RST => bounce_delay3_3_FFY_RST,
      O => bounce_delay3(2)
    );
  bounce_delay3_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X54Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_3_SRINV_34432,
      O => bounce_delay3_3_FFX_RST
    );
  bounce_delay3_3 : X_FF
    generic map(
      LOC => "SLICE_X54Y40",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_3_DXMUX_34442,
      CE => VCC,
      CLK => bounce_delay3_3_CLKINV_34431,
      SET => GND,
      RST => bounce_delay3_3_FFX_RST,
      O => bounce_delay3(3)
    );
  bounce_delay3_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(3),
      O => bounce_delay3_3_DXMUX_34442
    );
  bounce_delay3_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(2),
      O => bounce_delay3_3_DYMUX_34434
    );
  bounce_delay3_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay3_3_SRINV_34432
    );
  bounce_delay3_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_3_CLKINV_34431
    );
  bounce_delay3_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_5_SRINV_34456,
      O => bounce_delay3_5_FFY_RST
    );
  bounce_delay3_4 : X_FF
    generic map(
      LOC => "SLICE_X40Y58",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_5_DYMUX_34458,
      CE => VCC,
      CLK => bounce_delay3_5_CLKINV_34455,
      SET => GND,
      RST => bounce_delay3_5_FFY_RST,
      O => bounce_delay3(4)
    );
  bounce_delay3_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_5_SRINV_34456,
      O => bounce_delay3_5_FFX_RST
    );
  bounce_delay3_5 : X_FF
    generic map(
      LOC => "SLICE_X40Y58",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_5_DXMUX_34466,
      CE => VCC,
      CLK => bounce_delay3_5_CLKINV_34455,
      SET => GND,
      RST => bounce_delay3_5_FFX_RST,
      O => bounce_delay3(5)
    );
  bounce_delay3_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(5),
      O => bounce_delay3_5_DXMUX_34466
    );
  bounce_delay3_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(4),
      O => bounce_delay3_5_DYMUX_34458
    );
  bounce_delay3_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay3_5_SRINV_34456
    );
  bounce_delay3_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y58",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_5_CLKINV_34455
    );
  bounce_delay3_7_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_7_SRINV_34480,
      O => bounce_delay3_7_FFY_RST
    );
  bounce_delay3_6 : X_FF
    generic map(
      LOC => "SLICE_X39Y46",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_7_DYMUX_34482,
      CE => VCC,
      CLK => bounce_delay3_7_CLKINV_34479,
      SET => GND,
      RST => bounce_delay3_7_FFY_RST,
      O => bounce_delay3(6)
    );
  bounce_delay3_7_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay3_7_SRINV_34480,
      O => bounce_delay3_7_FFX_RST
    );
  bounce_delay3_7 : X_FF
    generic map(
      LOC => "SLICE_X39Y46",
      INIT => '0'
    )
    port map (
      I => bounce_delay3_7_DXMUX_34490,
      CE => VCC,
      CLK => bounce_delay3_7_CLKINV_34479,
      SET => GND,
      RST => bounce_delay3_7_FFX_RST,
      O => bounce_delay3(7)
    );
  bounce_delay3_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(7),
      O => bounce_delay3_7_DXMUX_34490
    );
  bounce_delay3_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => bounce_delay2(6),
      O => bounce_delay3_7_DYMUX_34482
    );
  bounce_delay3_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => bounce_delay3_7_SRINV_34480
    );
  bounce_delay3_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U1_q(17),
      O => bounce_delay3_7_CLKINV_34479
    );
  M2a_28_1 : X_LUT4
    generic map(
      INIT => X"683A",
      LOC => "SLICE_X1Y72"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M1a_3_1_pack_1
    );
  M2a_28_f51 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X1Y72"
    )
    port map (
      ADR0 => M1a_3_2_0,
      ADR1 => VCC,
      ADR2 => M1a_3_1,
      ADR3 => rom1_addr(4),
      O => M2a_28_Q
    );
  M2a_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_28_Q,
      O => M2a_28_0
    );
  M2a_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y72",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1a_3_1_pack_1,
      O => M1a_3_1
    );
  M2a_2_32 : X_LUT4
    generic map(
      INIT => X"0D2F",
      LOC => "SLICE_X18Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M2_0_bdd16_0,
      ADR3 => M2_2_bdd5,
      O => M2a_2_32_pack_1
    );
  M2a_2_61 : X_LUT4
    generic map(
      INIT => X"FA00",
      LOC => "SLICE_X18Y79"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => VCC,
      ADR2 => M2a_2_32_10786,
      ADR3 => M2a_1_65_0,
      O => M2a_2_Q
    );
  M2a_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_2_Q,
      O => M2a_2_0
    );
  M2a_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_2_32_pack_1,
      O => M2a_2_32_10786
    );
  M2a_4_52 : X_LUT4
    generic map(
      INIT => X"E878",
      LOC => "SLICE_X23Y79"
    )
    port map (
      ADR0 => M2_0_bdd13,
      ADR1 => M2_0_bdd6_0,
      ADR2 => rom1_addr(2),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_4_52_34559
    );
  M2_6_54 : X_LUT4
    generic map(
      INIT => X"1808",
      LOC => "SLICE_X23Y79"
    )
    port map (
      ADR0 => M2_0_bdd13,
      ADR1 => M2_0_bdd6_0,
      ADR2 => rom1_addr(2),
      ADR3 => sig_tank1rom10s(0),
      O => M2_6_54_34566
    );
  M2_6_54_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_54_34566,
      O => M2_6_54_0
    );
  M2_6_54_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_4_52_34559,
      O => M2a_4_52_0
    );
  M2a_5_33 : X_LUT4
    generic map(
      INIT => X"E8F0",
      LOC => "SLICE_X21Y81"
    )
    port map (
      ADR0 => M2_0_bdd13,
      ADR1 => M2_0_bdd6_0,
      ADR2 => rom1_addr(2),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_5_33_34583
    );
  M2_9_11 : X_LUT4
    generic map(
      INIT => X"3FC4",
      LOC => "SLICE_X21Y81"
    )
    port map (
      ADR0 => M2_0_bdd13,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M2_9_bdd0
    );
  M2_9_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_9_bdd0,
      O => M2_9_bdd0_0
    );
  M2_9_bdd0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_5_33_34583,
      O => M2a_5_33_0
    );
  M2a_6_11 : X_LUT4
    generic map(
      INIT => X"60CC",
      LOC => "SLICE_X19Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(0),
      O => M2a_6_bdd0
    );
  M2_9_27 : X_LUT4
    generic map(
      INIT => X"AE55",
      LOC => "SLICE_X19Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(0),
      O => M2_9_27_34614
    );
  M2_9_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_9_27_34614,
      O => M2_9_27_0
    );
  M2_9_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_6_bdd0,
      O => M2a_6_bdd0_0
    );
  M2a_5_55 : X_LUT4
    generic map(
      INIT => X"5C50",
      LOC => "SLICE_X21Y80"
    )
    port map (
      ADR0 => M2_0_bdd16_0,
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M2a_5_55_pack_1
    );
  M2a_5_131_SW0 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X21Y80"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(1),
      ADR2 => M2a_5_55_10789,
      ADR3 => M2a_5_33_0,
      O => N347
    );
  N347_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => N347,
      O => N347_0
    );
  N347_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_5_55_pack_1,
      O => M2a_5_55_10789
    );
  M1a_21_47_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"BD9D",
      LOC => "SLICE_X0Y73"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M1_21_bdd5,
      O => N455
    );
  N455_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => N455,
      O => N455_0
    );
  U3_Madd_spriteonM2_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X47Y31"
    )
    port map (
      ADR0 => U3_CM2(6),
      ADR1 => U3_CM2(4),
      ADR2 => U3_CM2(5),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0000(6)
    );
  U3_Madd_spriteonM2_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X47Y31"
    )
    port map (
      ADR0 => U3_CM2(4),
      ADR1 => U3_CM2(5),
      ADR2 => U3_CM2(6),
      ADR3 => U3_CM2(7),
      O => U3_spriteonM2_addsub0000(7)
    );
  U3_spriteonM2_addsub0000_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonM2_addsub0000(7),
      O => U3_spriteonM2_addsub0000_7_0
    );
  U3_CM2_3_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X51Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_0_OBUF_10168,
      ADR3 => U3_CM2_sub0000(3),
      O => U3_CM2_3_and0001
    );
  U3_CM1_8_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X51Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000_1(8),
      ADR2 => ld_0_OBUF_10168,
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_CM1_8_and0001
    );
  U3_tank2HP_mux0007_0_Q : X_LUT4
    generic map(
      INIT => X"FAC8",
      LOC => "SLICE_X32Y35"
    )
    port map (
      ADR0 => U3_B_and0000,
      ADR1 => U3_tank2HP_2_Q,
      ADR2 => N301,
      ADR3 => sig_gameB,
      O => U3_tank2HP_mux0007_0_Q_34724
    );
  U3_tank2HP_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X32Y35",
      INIT => '1'
    )
    port map (
      I => U3_tank2HP_2_DXMUX_34727,
      GE => VCC,
      CLK => NlwInverterSignal_U3_tank2HP_2_CLK,
      SET => GND,
      RST => GND,
      O => U3_tank2HP_2_Q
    );
  U3_tank2HP_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank2HP_mux0007_0_Q_34724,
      O => U3_tank2HP_2_DXMUX_34727
    );
  U3_tank2HP_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N301_pack_2,
      O => N301
    );
  U3_tank2HP_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X32Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon,
      O => U3_tank2HP_2_CLKINVNOT
    );
  U3_tank2HP_mux0007_0_SW1 : X_LUT4
    generic map(
      INIT => X"FFBF",
      LOC => "SLICE_X32Y35"
    )
    port map (
      ADR0 => U3_blue_and0001_0,
      ADR1 => U3_blue_and0002_0,
      ADR2 => U3_spriteonM1,
      ADR3 => U3_blue_and0000_0,
      O => N301_pack_2
    );
  U3_font2_4_and000011 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X47Y67"
    )
    port map (
      ADR0 => U3_font2_4_and0000_bdd0,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => VCC,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => U3_font2_4_and0000
    );
  U3_font2_4_and000111 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X46Y67"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => VCC,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => U3_font2_4_and0000_bdd0,
      O => U3_font2_4_and0001
    );
  U3_font2_4_and0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X46Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_4_and0000_bdd0_pack_1,
      O => U3_font2_4_and0000_bdd0
    );
  U3_font2_4_and000021 : X_LUT4
    generic map(
      INIT => X"EABF",
      LOC => "SLICE_X46Y67"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => U3_font2_2_and0000_bdd2,
      ADR2 => U3_RMht1(3),
      ADR3 => U3_RMht1(4),
      O => U3_font2_4_and0000_bdd0_pack_1
    );
  M2_21_f51 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X17Y60"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => VCC,
      ADR2 => M1_10_1,
      ADR3 => M1_10_2_0,
      O => M2_21_Q
    );
  M2_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_21_Q,
      O => M2_21_0
    );
  M2_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_10_1_pack_1,
      O => M1_10_1
    );
  M2_21_1 : X_LUT4
    generic map(
      INIT => X"A28B",
      LOC => "SLICE_X17Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => M1_10_1_pack_1
    );
  M2a_1_65 : X_LUT4
    generic map(
      INIT => X"0507",
      LOC => "SLICE_X20Y76"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(1),
      ADR2 => rom1_addr(4),
      ADR3 => M2_0_bdd1,
      O => M2a_1_65_34812
    );
  M2a_1_65_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_1_65_34812,
      O => M2a_1_65_0
    );
  M2a_1_65_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_0_bdd1_pack_1,
      O => M2_0_bdd1
    );
  M2_0_21 : X_LUT4
    generic map(
      INIT => X"DEFC",
      LOC => "SLICE_X20Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => M2_0_bdd1_pack_1
    );
  M2_1_112 : X_LUT4
    generic map(
      INIT => X"E0A0",
      LOC => "SLICE_X23Y75"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M2_1_51,
      ADR2 => M2_1_108_0,
      ADR3 => M2_1_2,
      O => M2_1_Q
    );
  M2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_Q,
      O => M2_1_0
    );
  M2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y75",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_1_2_pack_1,
      O => M2_1_2
    );
  M2_1_21 : X_LUT4
    generic map(
      INIT => X"77AA",
      LOC => "SLICE_X23Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M2_0_bdd16_0,
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(0),
      O => M2_1_2_pack_1
    );
  M2_2_69 : X_LUT4
    generic map(
      INIT => X"AF77",
      LOC => "SLICE_X21Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M2_0_bdd16_0,
      ADR2 => M2_2_bdd5,
      ADR3 => sig_tank1rom10s(0),
      O => M2_2_69_34860
    );
  M2_2_69_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_69_34860,
      O => M2_2_69_0
    );
  M2_2_69_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_2_bdd5_pack_3,
      O => M2_2_bdd5
    );
  M2_2_31 : X_LUT4
    generic map(
      INIT => X"7887",
      LOC => "SLICE_X21Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => M2_0_bdd6_0,
      O => M2_2_bdd5_pack_3
    );
  M1_28_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_28_bdd1,
      O => M1_28_bdd1_0
    );
  M2_3_11 : X_LUT4
    generic map(
      INIT => X"333C",
      LOC => "SLICE_X3Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M1_28_bdd1
    );
  M1_30_91_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => M1_30_91,
      O => M1_30_91_0
    );
  M2_1_91 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X22Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(1),
      O => M1_30_91
    );
  U3_RMcnt2_Q_mux0000_5_Q : X_LUT4
    generic map(
      INIT => X"D88D",
      LOC => "SLICE_X45Y77"
    )
    port map (
      ADR0 => U3_RMcnt2_and0000,
      ADR1 => U3_RMht2(5),
      ADR2 => U3_rise2_9628,
      ADR3 => N60,
      O => U3_RMcnt2_Q_mux0000_5_Q_34908
    );
  U3_RMcnt2_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_5_and0000,
      O => U3_RMcnt2_5_FFY_RST
    );
  U3_RMcnt2_5 : X_FF
    generic map(
      LOC => "SLICE_X45Y77",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_5_DYMUX_34911,
      CE => U3_RMcnt2_5_CEINV_34900,
      CLK => U3_RMcnt2_5_CLKINV_34901,
      SET => U3_RMcnt2_5_REVUSED_34912,
      RST => U3_RMcnt2_5_FFY_RST,
      O => U3_RMcnt2(5)
    );
  U3_RMcnt2_and00001 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X45Y77"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => who_present_state_FSM_FFd1_10324,
      ADR3 => VCC,
      O => U3_RMcnt2_and0000_pack_1
    );
  U3_RMcnt2_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000_pack_1,
      O => U3_RMcnt2_and0000
    );
  U3_RMcnt2_5_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_5_and0001,
      O => U3_RMcnt2_5_REVUSED_34912
    );
  U3_RMcnt2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_Q_mux0000_5_Q_34908,
      O => U3_RMcnt2_5_DYMUX_34911
    );
  U3_RMcnt2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_RMcnt2_5_CLKINV_34901
    );
  U3_RMcnt2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y77",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0001_0,
      O => U3_RMcnt2_5_CEINV_34900
    );
  M2_3_12 : X_LUT4
    generic map(
      INIT => X"FAEA",
      LOC => "SLICE_X23Y73"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1_28_2_0,
      ADR2 => rom1_addr(3),
      ADR3 => M2_3_bdd6,
      O => M2_3_12_34951
    );
  M2_3_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_12_34951,
      O => M2_3_12_0
    );
  M2_3_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_bdd6_pack_1,
      O => M2_3_bdd6
    );
  M2_3_33 : X_LUT4
    generic map(
      INIT => X"6AFF",
      LOC => "SLICE_X23Y73"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_0_bdd13,
      O => M2_3_bdd6_pack_1
    );
  M2_5_58 : X_LUT4
    generic map(
      INIT => X"BA5D",
      LOC => "SLICE_X22Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(1),
      O => M2_5_58_34975
    );
  M2_5_58_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_5_58_34975,
      O => M2_5_58_0
    );
  M2_5_58_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_4_bdd0,
      O => M2_4_bdd0_0
    );
  M2_4_11 : X_LUT4
    generic map(
      INIT => X"4CEF",
      LOC => "SLICE_X22Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(1),
      O => M2_4_bdd0
    );
  M2_8_21 : X_LUT4
    generic map(
      INIT => X"27EE",
      LOC => "SLICE_X21Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M2_3_bdd9,
      ADR3 => sig_tank1rom10s(0),
      O => M2_8_bdd1
    );
  M2_8_bdd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_8_bdd1,
      O => M2_8_bdd1_0
    );
  M2_8_bdd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y76",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_bdd9_pack_1,
      O => M2_3_bdd9
    );
  M2_3_51 : X_LUT4
    generic map(
      INIT => X"3003",
      LOC => "SLICE_X21Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => rom1_addr(2),
      ADR2 => M2_0_bdd6_0,
      ADR3 => M2_0_bdd13,
      O => M2_3_bdd9_pack_1
    );
  M2_3_132 : X_LUT4
    generic map(
      INIT => X"A888",
      LOC => "SLICE_X25Y73"
    )
    port map (
      ADR0 => M2_3_127,
      ADR1 => M2_3_12_0,
      ADR2 => M2_3_34,
      ADR3 => M2_3_72_10794,
      O => M2_3_Q
    );
  M2_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_Q,
      O => M2_3_0
    );
  M2_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_3_72_pack_1,
      O => M2_3_72_10794
    );
  M2_3_72 : X_LUT4
    generic map(
      INIT => X"0AA8",
      LOC => "SLICE_X25Y73"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => M2_3_48_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M2_3_72_pack_1
    );
  M2a_6_38 : X_LUT4
    generic map(
      INIT => X"2705",
      LOC => "SLICE_X22Y82"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(4),
      ADR2 => N261,
      ADR3 => M2_6_bdd0,
      O => M2a_6_Q
    );
  M2a_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2a_6_Q,
      O => M2a_6_0
    );
  M2a_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y82",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_6_bdd0_pack_1,
      O => M2_6_bdd0
    );
  M2_6_11 : X_LUT4
    generic map(
      INIT => X"DDCD",
      LOC => "SLICE_X22Y82"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(0),
      O => M2_6_bdd0_pack_1
    );
  M2_7_bdd0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => M2_7_bdd0,
      O => M2_7_bdd0_0
    );
  M2_7_11 : X_LUT4
    generic map(
      INIT => X"CDDD",
      LOC => "SLICE_X26Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => M2_0_bdd6_0,
      ADR3 => sig_tank1rom10s(0),
      O => M2_7_bdd0
    );
  U3_Mhorz : X_FF
    generic map(
      LOC => "SLICE_X46Y62",
      INIT => '0'
    )
    port map (
      I => U3_Mhorz_DYMUX_35071,
      CE => U3_Mhorz_CEINV_35067,
      CLK => U3_Mhorz_CLKINV_35068,
      SET => U3_Mhorz_SRINV_35069,
      RST => GND,
      O => U3_Mhorz_10566
    );
  U3_Mhorz_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_BYINV_35070,
      O => U3_Mhorz_DYMUX_35071
    );
  U3_Mhorz_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_Mhorz_BYINV_35070
    );
  U3_Mhorz_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_or0000,
      O => U3_Mhorz_SRINV_35069
    );
  U3_Mhorz_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_Mhorz_CLKINV_35068
    );
  U3_Mhorz_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X46Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_Mhorz_not0001_F5MUX_25150,
      O => U3_Mhorz_CEINV_35067
    );
  N40_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N40,
      O => N40_0
    );
  nes_a_reg_cmp_eq00001_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X67Y28"
    )
    port map (
      ADR0 => nes_counter_reg(4),
      ADR1 => nes_counter_reg(5),
      ADR2 => nes_counter_reg(7),
      ADR3 => nes_counter_reg(6),
      O => N40
    );
  U2_vidon_and0000117 : X_LUT4
    generic map(
      INIT => X"5400",
      LOC => "SLICE_X25Y29"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vidon_and000065,
      ADR2 => U2_vidon_and000080_0,
      ADR3 => U2_vidon_and0000105_10795,
      O => U2_vidon_and0000117_35111
    );
  U2_vidon_and0000117_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000117_35111,
      O => U2_vidon_and0000117_0
    );
  U2_vidon_and0000117_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_vidon_and0000105_pack_1,
      O => U2_vidon_and0000105_10795
    );
  U2_vidon_and0000105 : X_LUT4
    generic map(
      INIT => X"73FF",
      LOC => "SLICE_X25Y29"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U2_hcs(8),
      ADR2 => U2_N3,
      ADR3 => U2_hcs(9),
      O => U2_vidon_and0000105_pack_1
    );
  U3_green_2_31 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => U3_B_and0000,
      ADR1 => vidon,
      ADR2 => U3_tank1HP_0_Q,
      ADR3 => U3_blue_and0000_0,
      O => U3_N29
    );
  U3_N29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N29,
      O => U3_N29_0
    );
  U3_N29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => vidon_pack_1,
      O => vidon
    );
  U2_vidon_and0000131 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vidon_and0000117_0,
      ADR2 => U2_vidon_and000039_0,
      ADR3 => VCC,
      O => vidon_pack_1
    );
  U3_RMcnt_2_and00001 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X50Y60"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => ld_0_OBUF_10168,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_RMht1(2),
      O => U3_RMcnt_2_and0000
    );
  U3_RMcnt_1_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X50Y60"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => ld_0_OBUF_10168,
      ADR2 => sig_tank2,
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_RMcnt_1_and0001
    );
  U3_C2_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y46",
      INIT => '1'
    )
    port map (
      I => U3_C2_5_DYMUX_35169,
      CE => U3_C2_5_CEINV_35166,
      CLK => U3_C2_5_CLKINV_35167,
      SET => GND,
      RST => GND,
      O => U3_C2(5)
    );
  U3_C2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_4_GYMUX_11504,
      O => U3_C2_5_DYMUX_35169
    );
  U3_C2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(19),
      O => U3_C2_5_CLKINV_35167
    );
  U3_C2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y46",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not0001_0,
      O => U3_C2_5_CEINV_35166
    );
  U3_spriteonB3_and000048 : X_LUT4
    generic map(
      INIT => X"8880",
      LOC => "SLICE_X26Y24"
    )
    port map (
      ADR0 => U3_spriteonB1_cmp_lt0000,
      ADR1 => U3_spriteonB3_and000045_0,
      ADR2 => U3_spriteonB3_and00002_0,
      ADR3 => U3_spriteonB3_and000015_10796,
      O => U3_spriteonB3
    );
  U3_spriteonB3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3,
      O => U3_spriteonB3_0
    );
  U3_spriteonB3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonB3_and000015_pack_1,
      O => U3_spriteonB3_and000015_10796
    );
  U3_spriteonB3_and000015 : X_LUT4
    generic map(
      INIT => X"A080",
      LOC => "SLICE_X26Y24"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => N377_0,
      ADR2 => U2_vcs(7),
      ADR3 => U2_vcs(4),
      O => U3_spriteonB3_and000015_pack_1
    );
  title_Msub_ypix_xor_3_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X34Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => title_Msub_ypix_cy(3),
      ADR3 => VCC,
      O => title_ypix_3_Q
    );
  title_ypix_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => title_ypix_3_Q,
      O => title_ypix_3_0
    );
  U3_CM2_4_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y44"
    )
    port map (
      ADR0 => U3_CM2_sub0000(4),
      ADR1 => ld_0_OBUF_10168,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => VCC,
      O => U3_CM2_4_and0001
    );
  U3_rise2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise2_BYINV_35242,
      O => U3_rise2_DYMUX_35243
    );
  U3_rise2_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_rise2_BYINV_35242
    );
  U3_rise2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_rise2_CLKINV_35240
    );
  U3_rise2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise2_and0000_25379,
      O => U3_rise2_CEINV_35239
    );
  U3_font1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => N371_pack_1,
      O => N371
    );
  U3_font1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_mux0007(5),
      O => U3_font1_2_DYMUX_35272
    );
  U3_font1_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186,
      O => U3_font1_2_CLKINVNOT
    );
  U3_font1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N369_pack_1,
      O => N369
    );
  U3_font1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_mux0007(6),
      O => U3_font1_1_DYMUX_35313
    );
  U3_font1_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X30Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186,
      O => U3_font1_1_CLKINVNOT
    );
  sig_MTitle_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_MTitle(7),
      O => sig_MTitle_7_0
    );
  sig_MTitle_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_MTitle(0),
      O => sig_MTitle_0_0
    );
  sig_MTitle_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_MTitle(6),
      O => sig_MTitle_6_0
    );
  sig_MTitle_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_MTitle(1),
      O => sig_MTitle_1_0
    );
  N391_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N391,
      O => N391_0
    );
  N391_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_MTitle_2_pack_1,
      O => sig_MTitle(2)
    );
  sig_MTitle_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_MTitle(5),
      O => sig_MTitle_5_0
    );
  sig_MTitle_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_MTitle(3),
      O => sig_MTitle_3_0
    );
  selector_green_2_81_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => selector_green_2_81_35447,
      O => selector_green_2_81_0
    );
  selector_green_2_81_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_MTitle_4_pack_1,
      O => sig_MTitle(4)
    );
  U3_font1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => N20_pack_1,
      O => N20
    );
  U3_font1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_mux0007(7),
      O => U3_font1_0_DYMUX_35473
    );
  U3_font1_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_C2_not000186,
      O => U3_font1_0_CLKINVNOT
    );
  U3_B_mux001615_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_B_mux001615_35511,
      O => U3_B_mux001615_0
    );
  U3_B_mux001615_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N373_pack_1,
      O => N373
    );
  U3_N28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_N28,
      O => U3_N28_0
    );
  U3_N28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_spriteonGrnd_pack_1,
      O => U3_spriteonGrnd
    );
  U3_rise_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise_BYINV_35546,
      O => U3_rise_DYMUX_35547
    );
  U3_rise_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => U3_rise_BYINV_35546
    );
  U3_rise_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_q(20),
      O => U3_rise_CLKINV_35544
    );
  U3_rise_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_rise_and0000_25427,
      O => U3_rise_CEINV_35543
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y37"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_C1(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y36"
    )
    port map (
      ADR0 => U3_C1(0),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y36"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U3_C1(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X35Y38"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U3_C1(5),
      ADR2 => VCC,
      ADR3 => U3_C1(4),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X35Y37"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => VCC,
      ADR2 => U3_C1(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y38"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U3_C1(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y39"
    )
    port map (
      ADR0 => U3_Madd_spriteon1_addsub0001_lut_7_0,
      ADR1 => U2_hcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X35Y39"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_C1(4),
      ADR2 => U3_C1(5),
      ADR3 => U3_C1(6),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X35Y40"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_C1(8),
      ADR2 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      ADR3 => U3_C1(9),
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(9)
    );
  U3_Mcompar_spriteon1_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X35Y40"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U3_C1(8),
      ADR2 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_ge0000_lut(8)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y43"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U3_C2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(1)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y43"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U3_C2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(0)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y44"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_C2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(3)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X21Y44"
    )
    port map (
      ADR0 => U3_C2(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(2),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(2)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X21Y45"
    )
    port map (
      ADR0 => U3_spriteon2_addsub0000_5_0,
      ADR1 => U3_C2(5),
      ADR2 => U3_C2(4),
      ADR3 => U2_hcs(5),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(5)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X21Y45"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_spriteon2f_add0004_4_0,
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(4)
    );
  U3_Mcompar_spriteon2f_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X21Y46"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_spriteon2_addsub0000_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_le0000_lut(7)
    );
  U3_C1_0 : X_FF
    generic map(
      LOC => "SLICE_X35Y43",
      INIT => '0'
    )
    port map (
      I => U3_C1_0_DXMUX_11160,
      CE => U3_C1_0_CEINV_11127,
      CLK => U3_C1_0_CLKINV_11128,
      SET => GND,
      RST => GND,
      O => U3_C1(0)
    );
  U3_Mcount_C1_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X35Y44"
    )
    port map (
      ADR0 => U3_C1(3),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(3)
    );
  U3_C1_3 : X_FF
    generic map(
      LOC => "SLICE_X35Y44",
      INIT => '0'
    )
    port map (
      I => U3_C1_2_DYMUX_11197,
      CE => U3_C1_2_CEINV_11177,
      CLK => U3_C1_2_CLKINV_11178,
      SET => GND,
      RST => GND,
      O => U3_C1(3)
    );
  U3_Mcount_C1_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X35Y44"
    )
    port map (
      ADR0 => U3_C1(2),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(2)
    );
  U3_C1_2 : X_FF
    generic map(
      LOC => "SLICE_X35Y44",
      INIT => '1'
    )
    port map (
      I => U3_C1_2_DXMUX_11213,
      CE => U3_C1_2_CEINV_11177,
      CLK => U3_C1_2_CLKINV_11178,
      SET => GND,
      RST => GND,
      O => U3_C1(2)
    );
  U3_Mcount_C1_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X35Y45"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_C1(5),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(5)
    );
  U3_C1_5 : X_FF
    generic map(
      LOC => "SLICE_X35Y45",
      INIT => '0'
    )
    port map (
      I => U3_C1_4_DYMUX_11250,
      CE => U3_C1_4_CEINV_11230,
      CLK => U3_C1_4_CLKINV_11231,
      SET => GND,
      RST => GND,
      O => U3_C1(5)
    );
  U3_Mcount_C1_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X35Y45"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_C1(4),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(4)
    );
  U3_C1_4 : X_FF
    generic map(
      LOC => "SLICE_X35Y45",
      INIT => '1'
    )
    port map (
      I => U3_C1_4_DXMUX_11266,
      CE => U3_C1_4_CEINV_11230,
      CLK => U3_C1_4_CLKINV_11231,
      SET => GND,
      RST => GND,
      O => U3_C1(4)
    );
  U3_Mcount_C1_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X35Y46"
    )
    port map (
      ADR0 => U3_C1(7),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(7)
    );
  U3_C1_7 : X_FF
    generic map(
      LOC => "SLICE_X35Y46",
      INIT => '0'
    )
    port map (
      I => U3_C1_6_DYMUX_11303,
      CE => U3_C1_6_CEINV_11283,
      CLK => U3_C1_6_CLKINV_11284,
      SET => GND,
      RST => GND,
      O => U3_C1(7)
    );
  U3_Mcount_C1_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X35Y46"
    )
    port map (
      ADR0 => U3_C1(6),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C1_lut(6)
    );
  U3_C2_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y45",
      INIT => '0'
    )
    port map (
      I => U3_C2_0_DYMUX_11396,
      CE => U3_C2_0_CEINV_11381,
      CLK => U3_C2_0_CLKINV_11382,
      SET => GND,
      RST => GND,
      O => U3_C2(1)
    );
  U3_Mcount_C2_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9393",
      LOC => "SLICE_X27Y45"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_C2(0),
      ADR2 => ld_7_OBUF_0,
      ADR3 => VCC,
      O => U3_Mcount_C2_lut(0)
    );
  U3_C2_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y45",
      INIT => '0'
    )
    port map (
      I => U3_C2_0_DXMUX_11414,
      CE => U3_C2_0_CEINV_11381,
      CLK => U3_C2_0_CLKINV_11382,
      SET => GND,
      RST => GND,
      O => U3_C2(0)
    );
  U3_Mcount_C2_lut_3_Q : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X27Y46"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_C2(3),
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C2_lut(3)
    );
  U3_C2_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y46",
      INIT => '0'
    )
    port map (
      I => U3_C2_2_DYMUX_11451,
      CE => U3_C2_2_CEINV_11431,
      CLK => U3_C2_2_CLKINV_11432,
      SET => GND,
      RST => GND,
      O => U3_C2(3)
    );
  U3_Mcount_C2_lut_2_Q : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X27Y46"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_C2(2),
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C2_lut(2)
    );
  U3_C2_2 : X_FF
    generic map(
      LOC => "SLICE_X27Y46",
      INIT => '1'
    )
    port map (
      I => U3_C2_2_DXMUX_11467,
      CE => U3_C2_2_CEINV_11431,
      CLK => U3_C2_2_CLKINV_11432,
      SET => GND,
      RST => GND,
      O => U3_C2(2)
    );
  U3_Mcount_C2_lut_5_Q : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X27Y47"
    )
    port map (
      ADR0 => U3_C2_5_1_9334,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C2_lut(5)
    );
  U3_C2_5_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y47",
      INIT => '1'
    )
    port map (
      I => U3_C2_4_DYMUX_11505,
      CE => U3_C2_4_CEINV_11485,
      CLK => U3_C2_4_CLKINV_11486,
      SET => GND,
      RST => GND,
      O => U3_C2_5_1_9334
    );
  U3_Mcount_C2_lut_4_Q : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X27Y47"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C2_lut(4)
    );
  U3_C2_4 : X_FF
    generic map(
      LOC => "SLICE_X27Y47",
      INIT => '1'
    )
    port map (
      I => U3_C2_4_DXMUX_11521,
      CE => U3_C2_4_CEINV_11485,
      CLK => U3_C2_4_CLKINV_11486,
      SET => GND,
      RST => GND,
      O => U3_C2(4)
    );
  U3_Mcount_C2_lut_7_Q : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X27Y48"
    )
    port map (
      ADR0 => U3_C2(7),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => VCC,
      ADR3 => ld_7_OBUF_0,
      O => U3_Mcount_C2_lut(7)
    );
  U3_C2_8 : X_FF
    generic map(
      LOC => "SLICE_X27Y49",
      INIT => '1'
    )
    port map (
      I => U3_C2_8_DXMUX_11619,
      CE => U3_C2_8_CEINV_11590,
      CLK => U3_C2_8_CLKINV_11591,
      SET => GND,
      RST => GND,
      O => U3_C2(8)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y45"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U3_spriteonM1_addsub0002(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(1)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y45"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0002(0),
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(0)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y46"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0002(3),
      ADR1 => U2_vcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(3)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(2),
      ADR2 => U3_spriteonM1_addsub0002(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X47Y47"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => U3_spriteonM1_addsub0002(5),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y47"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0002(4),
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X47Y48"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(7),
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X47Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(6),
      ADR2 => U3_spriteonM1_addsub0002(6),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X47Y49"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => U3_spriteonM1_addsub0002(9),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(9)
    );
  U3_Mcompar_spriteonM1_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y49"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0002(8),
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_ge0000_lut(8)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X23Y41"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U2_hcs(5),
      ADR2 => VCC,
      ADR3 => U3_C2(4),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X23Y41"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U3_C2(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y42"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_Madd_spriteon2_addsub0000_lut_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X23Y42"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => U3_C2(4),
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(6),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X23Y43"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_C2(8),
      ADR2 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR3 => U3_C2(9),
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(9)
    );
  U3_Mcompar_spriteon2_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X23Y43"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => U2_hcs(8),
      ADR2 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_ge0000_lut(8)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X51Y17"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0001(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(1),
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(1)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X51Y17"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0001(0),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(0)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X51Y18"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0001(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(3),
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(3)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X51Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0001(2),
      ADR2 => VCC,
      ADR3 => U2_hcs(2),
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(2)
    );
  U3_Mcompar_spriteonM1_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X51Y19"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0001(5),
      ADR1 => U2_hcs(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_le0000_lut(5)
    );
  U3_Msub_rom_pix1_Madd_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X25Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(1),
      ADR2 => VCC,
      ADR3 => U3_C1(1),
      O => U3_Msub_rom_pix1_Madd_lut(1)
    );
  U3_Msub_rom_pix1_Madd_lut_0_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X25Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => U3_C1(0),
      O => U3_Msub_rom_pix1_Madd_lut(0)
    );
  U3_Msub_rom_pix1_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X25Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => U3_C1(3),
      O => U3_Msub_rom_pix1_Madd_lut(3)
    );
  U3_Msub_rom_pix1_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y48"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U3_C1(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix1_Madd_lut(2)
    );
  U3_Madd_spriteon1_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X25Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(5),
      ADR2 => U3_C1(4),
      ADR3 => VCC,
      O => U3_Madd_spriteon1_addsub0001_cy_5_Q
    );
  U3_Msub_rom_pix1_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X25Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(4),
      ADR2 => U3_C1(4),
      ADR3 => VCC,
      O => U3_Msub_rom_pix1_Madd_lut(4)
    );
  U3_Msub_CM2_sub0000_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X49Y32"
    )
    port map (
      ADR0 => U3_C2(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_CM2_sub0000_lut(2)
    );
  U3_Msub_CM2_sub0000_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(4),
      O => U3_Msub_CM2_sub0000_lut(4)
    );
  U3_Msub_CM2_sub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_CM2_sub0000_lut(9)
    );
  U3_CM2_Msub_sub0000_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM2_Msub_sub0000_lut(1)
    );
  U3_CM2_Msub_sub0000_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(3),
      O => U3_CM2_Msub_sub0000_lut(3)
    );
  U3_CM2_Msub_sub0000_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X49Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM2(2),
      ADR3 => VCC,
      O => U3_CM2_Msub_sub0000_lut(2)
    );
  U3_CM2_Msub_sub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(5),
      O => U3_CM2_Msub_sub0000_lut(5)
    );
  U3_CM2_Msub_sub0000_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X49Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM2_Msub_sub0000_lut(4)
    );
  U3_CM2_Msub_sub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X49Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(7),
      O => U3_CM2_Msub_sub0000_lut(7)
    );
  title_Msub_ypix_addsub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X33Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_Msub_ypix_addsub0000_lut(5)
    );
  title_Msub_ypix_addsub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X33Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(7),
      O => title_Msub_ypix_addsub0000_lut(7)
    );
  title_Msub_ypix_addsub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X33Y27"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_Msub_ypix_addsub0000_lut(6)
    );
  title_Msub_ypix_addsub0000_lut_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X33Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(9),
      ADR3 => VCC,
      O => title_Msub_ypix_addsub0000_lut(9)
    );
  title_Msub_ypix_addsub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X33Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_Msub_ypix_addsub0000_lut(8)
    );
  U3_CM1_9_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_9_rt_12877
    );
  U2_Mcount_vcs_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X31Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_lut(0)
    );
  U2_vcs_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(9),
      O => U2_vcs_9_rt_13058
    );
  U3_Madd_tank1rom1s_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X55Y64"
    )
    port map (
      ADR0 => U3_font2(1),
      ADR1 => U3_Msub_ypix1_Madd_lut(5),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => VCC,
      O => U3_Madd_tank1rom1s_lut(5)
    );
  U3_Madd_tank1rom1s_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X55Y64"
    )
    port map (
      ADR0 => U3_font2(0),
      ADR1 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_tank1rom1s_lut(4)
    );
  U3_Madd_tank1rom1s_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y65"
    )
    port map (
      ADR0 => U3_Madd_tank1rom10s_lut_7_0,
      ADR1 => U3_font2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_tank1rom1s_lut(7)
    );
  U3_Madd_tank1rom1s_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X55Y65"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(6),
      ADR1 => U3_font2(2),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => U3_Msub_ypix1_Madd_lut(5),
      O => U3_Madd_tank1rom1s_lut(6)
    );
  U3_Madd_tank1rom1s_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6969",
      LOC => "SLICE_X55Y66"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_9_0,
      ADR1 => U3_font2(5),
      ADR2 => U3_font2(4),
      ADR3 => VCC,
      O => U3_Madd_tank1rom1s_lut(9)
    );
  U3_Madd_tank1rom1s_lut_8_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X55Y66"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_8_0,
      ADR1 => U3_tank1rom10s_sub0000(8),
      ADR2 => U3_font2(4),
      ADR3 => U3_tank1rom10s_sub0001_10_bdd0,
      O => U3_Madd_tank1rom1s_lut(8)
    );
  title_Madd_rom_addr2_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X37Y26"
    )
    port map (
      ADR0 => title_xpix_5_0,
      ADR1 => title_rom_addr2_addsub0001(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_Madd_rom_addr2_add0000_Madd_lut(5)
    );
  title_Madd_rom_addr2_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X37Y27"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => title_rom_addr2_addsub0001(8),
      ADR2 => VCC,
      ADR3 => title_N27_0,
      O => title_Madd_rom_addr2_add0000_Madd_lut(8)
    );
  title_Madd_rom_addr2_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6C93",
      LOC => "SLICE_X37Y27"
    )
    port map (
      ADR0 => U2_hcs(6),
      ADR1 => title_rom_addr2_addsub0001(7),
      ADR2 => title_N01,
      ADR3 => U2_hcs(7),
      O => title_Madd_rom_addr2_add0000_Madd_lut(7)
    );
  title_Madd_rom_addr2_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9699",
      LOC => "SLICE_X37Y28"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => title_rom_addr2_addsub0001(9),
      ADR2 => title_N27_0,
      ADR3 => U2_hcs(8),
      O => title_Madd_rom_addr2_add0000_Madd_lut(9)
    );
  title_rom_addr2_addsub0001_14_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X37Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => title_rom_addr2_addsub0001(14),
      ADR3 => VCC,
      O => title_rom_addr2_addsub0001_14_rt_13428
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y61"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U3_spriteonM2_addsub0002(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(2)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X47Y62"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => U3_spriteonM2_addsub0002(5),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(5)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X47Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0002(4),
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(4)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y63"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U3_spriteonM2_addsub0002(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(7)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y63"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0002(6),
      ADR1 => U2_vcs(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(6)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X47Y64"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => U3_spriteonM2_addsub0002(9),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(9)
    );
  U3_Mcompar_spriteonM2_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X47Y64"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => U3_spriteonM2_addsub0002(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_ge0000_lut(8)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X43Y24"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0001(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(1),
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(1)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y24"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => U3_spriteonM2_addsub0001(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(0)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y25"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_spriteonM2_addsub0001(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(3)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y25"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0001(2),
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(2)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y26"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U3_spriteonM2_addsub0001(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(5)
    );
  U3_Mcompar_spriteonM2_cmp_le0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X43Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0001(8),
      ADR2 => VCC,
      ADR3 => U2_hcs(8),
      O => U3_Mcompar_spriteonM2_cmp_le0000_lut(8)
    );
  x7_clkdiv_1 : X_FF
    generic map(
      LOC => "SLICE_X67Y80",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_0_DYMUX_13784,
      CE => VCC,
      CLK => x7_clkdiv_0_CLKINV_13767,
      SET => GND,
      RST => x7_clkdiv_0_SRINV_13768,
      O => x7_clkdiv(1)
    );
  x7_Mcount_clkdiv_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X67Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(0),
      O => x7_Mcount_clkdiv_lut(0)
    );
  x7_clkdiv_0 : X_FF
    generic map(
      LOC => "SLICE_X67Y80",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_0_DXMUX_13806,
      CE => VCC,
      CLK => x7_clkdiv_0_CLKINV_13767,
      SET => GND,
      RST => x7_clkdiv_0_SRINV_13768,
      O => x7_clkdiv(0)
    );
  x7_clkdiv_3 : X_FF
    generic map(
      LOC => "SLICE_X67Y81",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_2_DYMUX_13843,
      CE => VCC,
      CLK => x7_clkdiv_2_CLKINV_13821,
      SET => GND,
      RST => x7_clkdiv_2_SRINV_13822,
      O => x7_clkdiv(3)
    );
  x7_clkdiv_2 : X_FF
    generic map(
      LOC => "SLICE_X67Y81",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_2_DXMUX_13862,
      CE => VCC,
      CLK => x7_clkdiv_2_CLKINV_13821,
      SET => GND,
      RST => x7_clkdiv_2_SRINV_13822,
      O => x7_clkdiv(2)
    );
  x7_clkdiv_5 : X_FF
    generic map(
      LOC => "SLICE_X67Y82",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_4_DYMUX_13899,
      CE => VCC,
      CLK => x7_clkdiv_4_CLKINV_13877,
      SET => GND,
      RST => x7_clkdiv_4_SRINV_13878,
      O => x7_clkdiv(5)
    );
  x7_clkdiv_6 : X_FF
    generic map(
      LOC => "SLICE_X67Y83",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_6_DXMUX_13974,
      CE => VCC,
      CLK => x7_clkdiv_6_CLKINV_13933,
      SET => GND,
      RST => x7_clkdiv_6_SRINV_13934,
      O => x7_clkdiv(6)
    );
  x7_clkdiv_9 : X_FF
    generic map(
      LOC => "SLICE_X67Y84",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_8_DYMUX_14011,
      CE => VCC,
      CLK => x7_clkdiv_8_CLKINV_13989,
      SET => GND,
      RST => x7_clkdiv_8_SRINV_13990,
      O => x7_clkdiv(9)
    );
  x7_clkdiv_8 : X_FF
    generic map(
      LOC => "SLICE_X67Y84",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_8_DXMUX_14030,
      CE => VCC,
      CLK => x7_clkdiv_8_CLKINV_13989,
      SET => GND,
      RST => x7_clkdiv_8_SRINV_13990,
      O => x7_clkdiv(8)
    );
  x7_clkdiv_11 : X_FF
    generic map(
      LOC => "SLICE_X67Y85",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_10_DYMUX_14067,
      CE => VCC,
      CLK => x7_clkdiv_10_CLKINV_14045,
      SET => GND,
      RST => x7_clkdiv_10_SRINV_14046,
      O => x7_clkdiv(11)
    );
  x7_clkdiv_10 : X_FF
    generic map(
      LOC => "SLICE_X67Y85",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_10_DXMUX_14086,
      CE => VCC,
      CLK => x7_clkdiv_10_CLKINV_14045,
      SET => GND,
      RST => x7_clkdiv_10_SRINV_14046,
      O => x7_clkdiv(10)
    );
  x7_clkdiv_14 : X_FF
    generic map(
      LOC => "SLICE_X67Y87",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_14_DXMUX_14198,
      CE => VCC,
      CLK => x7_clkdiv_14_CLKINV_14157,
      SET => GND,
      RST => x7_clkdiv_14_SRINV_14158,
      O => x7_clkdiv(14)
    );
  x7_clkdiv_17 : X_FF
    generic map(
      LOC => "SLICE_X67Y88",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_16_DYMUX_14235,
      CE => VCC,
      CLK => x7_clkdiv_16_CLKINV_14213,
      SET => GND,
      RST => x7_clkdiv_16_SRINV_14214,
      O => x7_clkdiv(17)
    );
  x7_clkdiv_16 : X_FF
    generic map(
      LOC => "SLICE_X67Y88",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_16_DXMUX_14254,
      CE => VCC,
      CLK => x7_clkdiv_16_CLKINV_14213,
      SET => GND,
      RST => x7_clkdiv_16_SRINV_14214,
      O => x7_clkdiv(16)
    );
  x7_clkdiv_19_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y89"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_19_rt_14277
    );
  x7_clkdiv_19 : X_FF
    generic map(
      LOC => "SLICE_X67Y89",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_18_DYMUX_14282,
      CE => VCC,
      CLK => x7_clkdiv_18_CLKINV_14268,
      SET => GND,
      RST => x7_clkdiv_18_SRINV_14269,
      O => x7_clkdiv(19)
    );
  x7_clkdiv_18 : X_FF
    generic map(
      LOC => "SLICE_X67Y89",
      INIT => '0'
    )
    port map (
      I => x7_clkdiv_18_DXMUX_14303,
      CE => VCC,
      CLK => x7_clkdiv_18_CLKINV_14268,
      SET => GND,
      RST => x7_clkdiv_18_SRINV_14269,
      O => x7_clkdiv(18)
    );
  U3_Msub_rom_pix2_Madd_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y51"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => U3_C2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_rom_pix2_Madd_lut(1)
    );
  U3_Madd_spriteon2f_add0004_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X23Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteon2f_add0004(4)
    );
  U3_Msub_rom_pix2_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X23Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C2(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Msub_rom_pix2_Madd_lut(4)
    );
  title_Madd_rom_addr2_addsub0001_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X35Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => title_ypix_addsub0000_1_Q,
      ADR2 => title_ypix_addsub0000_2_Q,
      ADR3 => VCC,
      O => title_Madd_rom_addr2_addsub0001_Madd_lut(4)
    );
  title_Madd_rom_addr2_addsub0001_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y26"
    )
    port map (
      ADR0 => title_ypix_addsub0000_0_Q,
      ADR1 => title_ypix_addsub0000_1_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_Madd_rom_addr2_addsub0001_Madd_lut(3)
    );
  title_Madd_rom_addr2_addsub0001_Madd_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X35Y27"
    )
    port map (
      ADR0 => title_ypix_3_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => title_Msub_ypix_lut_4_Q,
      O => title_Madd_rom_addr2_addsub0001_Madd_lut(6)
    );
  title_Madd_rom_addr2_addsub0001_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X35Y27"
    )
    port map (
      ADR0 => title_ypix_addsub0000_2_Q,
      ADR1 => title_Msub_ypix_cy(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_Madd_rom_addr2_addsub0001_Madd_lut(5)
    );
  title_Madd_rom_addr2_addsub0001_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X35Y28"
    )
    port map (
      ADR0 => title_ypix_6_0,
      ADR1 => title_rom_addr2_addsub0000(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_Madd_rom_addr2_addsub0001_Madd_lut(8)
    );
  title_Madd_rom_addr2_addsub0001_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"936C",
      LOC => "SLICE_X35Y28"
    )
    port map (
      ADR0 => title_Msub_ypix_cy(3),
      ADR1 => title_rom_addr2_addsub0000(8),
      ADR2 => title_Msub_ypix_lut_4_Q,
      ADR3 => title_Msub_ypix_lut_5_Q,
      O => title_Madd_rom_addr2_addsub0001_Madd_lut(7)
    );
  title_Madd_rom_addr2_addsub0001_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6A95",
      LOC => "SLICE_X35Y29"
    )
    port map (
      ADR0 => title_rom_addr2_addsub0000(11),
      ADR1 => title_N7,
      ADR2 => title_Msub_ypix_lut_7_Q,
      ADR3 => title_ypix_addsub0000_8_Q,
      O => title_Madd_rom_addr2_addsub0001_Madd_lut(10)
    );
  title_rom_addr2_addsub0000_14_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => title_rom_addr2_addsub0000(14),
      O => title_rom_addr2_addsub0000_14_rt_14614
    );
  U3_Maddsub_RM2_share0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X47Y83"
    )
    port map (
      ADR0 => U3_RM2(1),
      ADR1 => U3_RMcnt2(2),
      ADR2 => U3_rise2_9628,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(1)
    );
  U3_Maddsub_RM2_share0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X47Y83"
    )
    port map (
      ADR0 => U3_RMcnt2(1),
      ADR1 => U3_RM2(0),
      ADR2 => U3_rise2_9628,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(0)
    );
  U3_Maddsub_RM2_share0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X47Y84"
    )
    port map (
      ADR0 => U3_RMcnt2(4),
      ADR1 => U3_RM2(3),
      ADR2 => U3_rise2_9628,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(3)
    );
  U3_Maddsub_RM2_share0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X47Y84"
    )
    port map (
      ADR0 => U3_RM2(2),
      ADR1 => U3_RMcnt2(3),
      ADR2 => U3_rise2_9628,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(2)
    );
  U3_Maddsub_RM2_share0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X47Y85"
    )
    port map (
      ADR0 => U3_rise2_9628,
      ADR1 => U3_RM2(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(5)
    );
  U3_Maddsub_RM2_share0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X47Y85"
    )
    port map (
      ADR0 => U3_RM2(4),
      ADR1 => U3_RMcnt2(5),
      ADR2 => U3_rise2_9628,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(4)
    );
  U3_Maddsub_RM2_share0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X47Y86"
    )
    port map (
      ADR0 => U3_RM2(7),
      ADR1 => VCC,
      ADR2 => U3_rise2_9628,
      ADR3 => VCC,
      O => U3_Maddsub_RM2_share0000_lut(7)
    );
  U1_Mcount_q_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X47Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q_01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_Mcount_q_lut(0)
    );
  U1_q_0 : X_FF
    generic map(
      LOC => "SLICE_X47Y5",
      INIT => '0'
    )
    port map (
      I => U1_q_01_DXMUX_14850,
      CE => VCC,
      CLK => U1_q_01_CLKINV_14811,
      SET => GND,
      RST => U1_q_01_SRINV_14812,
      O => U1_q_01
    );
  U1_q_3 : X_FF
    generic map(
      LOC => "SLICE_X47Y6",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DYMUX_14887,
      CE => VCC,
      CLK => U1_q_2_CLKINV_14865,
      SET => GND,
      RST => U1_q_2_SRINV_14866,
      O => U1_q(3)
    );
  U1_q_2 : X_FF
    generic map(
      LOC => "SLICE_X47Y6",
      INIT => '0'
    )
    port map (
      I => U1_q_2_DXMUX_14906,
      CE => VCC,
      CLK => U1_q_2_CLKINV_14865,
      SET => GND,
      RST => U1_q_2_SRINV_14866,
      O => U1_q(2)
    );
  U1_q_5 : X_FF
    generic map(
      LOC => "SLICE_X47Y7",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DYMUX_14943,
      CE => VCC,
      CLK => U1_q_4_CLKINV_14921,
      SET => GND,
      RST => U1_q_4_SRINV_14922,
      O => U1_q(5)
    );
  U1_q_4 : X_FF
    generic map(
      LOC => "SLICE_X47Y7",
      INIT => '0'
    )
    port map (
      I => U1_q_4_DXMUX_14962,
      CE => VCC,
      CLK => U1_q_4_CLKINV_14921,
      SET => GND,
      RST => U1_q_4_SRINV_14922,
      O => U1_q(4)
    );
  U1_q_9 : X_FF
    generic map(
      LOC => "SLICE_X47Y9",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DYMUX_15055,
      CE => VCC,
      CLK => U1_q_8_CLKINV_15033,
      SET => GND,
      RST => U1_q_8_SRINV_15034,
      O => U1_q(9)
    );
  U1_q_8 : X_FF
    generic map(
      LOC => "SLICE_X47Y9",
      INIT => '0'
    )
    port map (
      I => U1_q_8_DXMUX_15074,
      CE => VCC,
      CLK => U1_q_8_CLKINV_15033,
      SET => GND,
      RST => U1_q_8_SRINV_15034,
      O => U1_q(8)
    );
  U1_q_11 : X_FF
    generic map(
      LOC => "SLICE_X47Y10",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DYMUX_15111,
      CE => VCC,
      CLK => U1_q_10_CLKINV_15089,
      SET => GND,
      RST => U1_q_10_SRINV_15090,
      O => U1_q(11)
    );
  U1_q_10 : X_FF
    generic map(
      LOC => "SLICE_X47Y10",
      INIT => '0'
    )
    port map (
      I => U1_q_10_DXMUX_15130,
      CE => VCC,
      CLK => U1_q_10_CLKINV_15089,
      SET => GND,
      RST => U1_q_10_SRINV_15090,
      O => U1_q(10)
    );
  U1_q_13 : X_FF
    generic map(
      LOC => "SLICE_X47Y11",
      INIT => '0'
    )
    port map (
      I => U1_q_12_DYMUX_15167,
      CE => VCC,
      CLK => U1_q_12_CLKINV_15145,
      SET => GND,
      RST => U1_q_12_SRINV_15146,
      O => U1_q(13)
    );
  U1_q_171_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X47Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q_171,
      ADR3 => VCC,
      O => U1_q_171_rt_15265
    );
  U1_q_17 : X_FF
    generic map(
      LOC => "SLICE_X47Y13",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DYMUX_15270,
      CE => VCC,
      CLK => U1_q_16_CLKINV_15256,
      SET => GND,
      RST => U1_q_16_SRINV_15257,
      O => U1_q_171
    );
  U1_q_16 : X_FF
    generic map(
      LOC => "SLICE_X47Y13",
      INIT => '0'
    )
    port map (
      I => U1_q_16_DXMUX_15291,
      CE => VCC,
      CLK => U1_q_16_CLKINV_15256,
      SET => GND,
      RST => U1_q_16_SRINV_15257,
      O => U1_q(16)
    );
  U3_Madd_CM1_add0000_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X53Y25"
    )
    port map (
      ADR0 => U3_C1(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_CM1_add0000_lut_1_Q
    );
  U3_Madd_CM1_add0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X53Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(0),
      O => U3_Madd_CM1_add0000_lut_0_Q
    );
  U3_Madd_CM1_add0000_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X53Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C1(3),
      ADR3 => VCC,
      O => U3_Madd_CM1_add0000_lut_3_Q
    );
  U3_Madd_tank1rom10s_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6699",
      LOC => "SLICE_X17Y66"
    )
    port map (
      ADR0 => U3_font1(1),
      ADR1 => U3_Msub_ypix1_Madd_lut(5),
      ADR2 => VCC,
      ADR3 => U3_Msub_tank1rom10s_sub0001_cy(4),
      O => U3_Madd_tank1rom10s_lut(5)
    );
  U3_Madd_tank1rom10s_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y66"
    )
    port map (
      ADR0 => U3_font1(0),
      ADR1 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_tank1rom10s_lut(4)
    );
  U3_Msub_tank1rom10s_sub0001_xor_7_111 : X_LUT4
    generic map(
      INIT => X"AAA9",
      LOC => "SLICE_X17Y67"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(7),
      ADR1 => U3_Msub_ypix1_Madd_lut(5),
      ADR2 => U3_tank1rom10s_sub0000(6),
      ADR3 => U3_Msub_tank1rom10s_sub0001_cy(4),
      O => U3_Msub_tank1rom10s_sub0001_xor_7_11_15528
    );
  U3_Madd_tank1rom10s_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X17Y67"
    )
    port map (
      ADR0 => U3_font1(2),
      ADR1 => U3_tank1rom10s_sub0000(6),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => U3_Msub_ypix1_Madd_lut(5),
      O => U3_Madd_tank1rom10s_lut(6)
    );
  U3_Madd_tank1rom10s_lut_9_1 : X_LUT4
    generic map(
      INIT => X"333C",
      LOC => "SLICE_X17Y68"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_9_0,
      ADR1 => U3_tank1rom10s_sub0000(9),
      ADR2 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR3 => U3_tank1rom10s_sub0000(8),
      O => U3_Madd_tank1rom10s_lut(9)
    );
  U3_Madd_tank1rom10s_lut_8_1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X17Y68"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0000(8),
      ADR1 => U3_tank1rom10s_sub0001_8_0,
      ADR2 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR3 => VCC,
      O => U3_Madd_tank1rom10s_lut(8)
    );
  U3_tank1rom10s_sub0001_10_113 : X_LUT4
    generic map(
      INIT => X"0011",
      LOC => "SLICE_X17Y69"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR1 => U3_tank1rom10s_sub0000(9),
      ADR2 => VCC,
      ADR3 => U3_tank1rom10s_sub0000(8),
      O => U3_tank1rom10s_sub0001_10_112_15608
    );
  U3_tank1rom10s_sub0001_10_111 : X_LUT4
    generic map(
      INIT => X"0011",
      LOC => "SLICE_X17Y69"
    )
    port map (
      ADR0 => U3_tank1rom10s_sub0001_10_bdd0,
      ADR1 => U3_tank1rom10s_sub0000(9),
      ADR2 => VCC,
      ADR3 => U3_tank1rom10s_sub0000(8),
      O => U3_tank1rom10s_sub0001_10_11_15613
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y47"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_Madd_spriteon2_addsub0000_lut_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(7)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X23Y47"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U2_hcs(6),
      ADR2 => U3_C2(6),
      ADR3 => U3_C2(5),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(6)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X23Y48"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => U3_C2(9),
      ADR2 => U2_hcs(9),
      ADR3 => U3_Madd_spriteon2f_add0004_cy(7),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(9)
    );
  U3_Mcompar_spriteon2f_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X23Y48"
    )
    port map (
      ADR0 => U3_Madd_spriteon2_addsub0000_lut_8_0,
      ADR1 => U3_C2(8),
      ADR2 => U2_hcs(8),
      ADR3 => U3_Madd_spriteon2f_add0004_cy(7),
      O => U3_Mcompar_spriteon2f_cmp_gt0000_lut(8)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X33Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(1),
      ADR2 => U3_C1(1),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(1)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X33Y36"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(0),
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(0)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X33Y37"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U3_C1(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(3)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X33Y37"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => VCC,
      ADR2 => U3_C1(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(2)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X33Y38"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U3_C1(5),
      ADR2 => VCC,
      ADR3 => U3_C1(4),
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(5)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y38"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U3_C1(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(4)
    );
  U3_Mcompar_spriteon1_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X33Y39"
    )
    port map (
      ADR0 => U3_Madd_spriteon1_addsub0001_cy_5_0,
      ADR1 => U2_hcs(7),
      ADR2 => U3_Madd_spriteon1_addsub0001_lut_7_0,
      ADR3 => U3_Madd_spriteon1_addsub0001_lut_6_0,
      O => U3_Mcompar_spriteon1_cmp_lt0000_lut(7)
    );
  title_Madd_rom_addr2_addsub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"5AA5",
      LOC => "SLICE_X34Y28"
    )
    port map (
      ADR0 => title_Msub_ypix_lut_7_Q,
      ADR1 => title_ypix_3_0,
      ADR2 => title_N7,
      ADR3 => title_Msub_ypix_cy(3),
      O => title_Madd_rom_addr2_addsub0000_Madd_lut(9)
    );
  title_Madd_rom_addr2_addsub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X34Y28"
    )
    port map (
      ADR0 => title_ypix_addsub0000_2_Q,
      ADR1 => title_ypix_6_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_Madd_rom_addr2_addsub0000_Madd_lut(8)
    );
  title_Madd_rom_addr2_addsub0000_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"956A",
      LOC => "SLICE_X34Y29"
    )
    port map (
      ADR0 => title_ypix_9_0,
      ADR1 => title_Msub_ypix_lut_4_Q,
      ADR2 => title_Msub_ypix_cy(3),
      ADR3 => title_Msub_ypix_lut_5_Q,
      O => title_Madd_rom_addr2_addsub0000_Madd_lut(11)
    );
  title_Madd_rom_addr2_addsub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X34Y29"
    )
    port map (
      ADR0 => title_ypix_4_0,
      ADR1 => title_Msub_ypix_lut_4_Q,
      ADR2 => title_Msub_ypix_cy(3),
      ADR3 => title_ypix_8_0,
      O => title_Madd_rom_addr2_addsub0000_Madd_lut(10)
    );
  title_Msub_ypix_xor_6_11 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X34Y30"
    )
    port map (
      ADR0 => title_Msub_ypix_lut_5_Q,
      ADR1 => title_ypix_addsub0000_6_Q,
      ADR2 => title_Msub_ypix_lut_4_Q,
      ADR3 => title_Msub_ypix_cy(3),
      O => title_ypix_6_Q
    );
  title_Msub_ypix_xor_6_111 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X34Y30"
    )
    port map (
      ADR0 => title_Msub_ypix_lut_5_Q,
      ADR1 => title_ypix_addsub0000_6_Q,
      ADR2 => title_Msub_ypix_lut_4_Q,
      ADR3 => title_Msub_ypix_cy(3),
      O => title_Msub_ypix_xor_6_11_16075
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X55Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(1),
      ADR2 => VCC,
      ADR3 => U2_hcs(1),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(1)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X55Y15"
    )
    port map (
      ADR0 => U3_CM1(0),
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(0)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X55Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(3),
      ADR2 => VCC,
      ADR3 => U2_hcs(3),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(3)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X55Y18"
    )
    port map (
      ADR0 => U3_CM1(4),
      ADR1 => U3_CM1(6),
      ADR2 => U2_hcs(6),
      ADR3 => U3_CM1(5),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(6)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9699",
      LOC => "SLICE_X55Y19"
    )
    port map (
      ADR0 => U3_CM1(9),
      ADR1 => U2_hcs(9),
      ADR2 => U3_spriteonM1_addsub0000_8_bdd0,
      ADR3 => U3_CM1(8),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(9)
    );
  U3_Mcompar_spriteonM1_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X55Y19"
    )
    port map (
      ADR0 => U3_CM1(8),
      ADR1 => U3_spriteonM1_addsub0000_8_0,
      ADR2 => U3_spriteonM1_addsub0000_8_bdd0,
      ADR3 => U2_hcs(8),
      O => U3_Mcompar_spriteonM1_cmp_gt0000_lut(8)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X43Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => U3_spriteonM1_addsub0003(1),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(1)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y47"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0003(0),
      ADR1 => U2_vcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(0)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(3),
      ADR2 => U3_spriteonM1_addsub0003(3),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(3)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(2),
      ADR2 => U3_spriteonM1_addsub0003(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(2)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X43Y49"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => U3_spriteonM1_addsub0003(5),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(5)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y49"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0003(4),
      ADR1 => U2_vcs(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(4)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y50"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0003(7),
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(7)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X43Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(6),
      ADR2 => U3_spriteonM1_addsub0003(6),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(6)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X43Y51"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => VCC,
      ADR2 => U3_spriteonM1_addsub0003(9),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(9)
    );
  U3_Mcompar_spriteonM1_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y51"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0003(8),
      ADR1 => U2_vcs(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM1_cmp_lt0000_lut(8)
    );
  U3_Madd_spriteonM1_addsub0001_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X53Y14"
    )
    port map (
      ADR0 => U3_CM1(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0001_lut_0_Q
    );
  U3_Madd_spriteonM1_addsub0001_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X53Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0001_lut_2_Q
    );
  U3_Madd_spriteonM1_addsub0000_xor_5_111 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X53Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(4),
      ADR2 => VCC,
      ADR3 => U3_CM1(5),
      O => U3_Madd_spriteonM1_addsub0000_xor_5_11_16474
    );
  U3_Madd_spriteonM1_addsub0000_xor_4_111_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X53Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(4),
      O => U3_Madd_spriteonM1_addsub0000_xor_4_11
    );
  U3_Madd_spriteonM1_addsub0000_xor_7_111 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X53Y17"
    )
    port map (
      ADR0 => U3_CM1(6),
      ADR1 => U3_CM1(4),
      ADR2 => U3_CM1(5),
      ADR3 => U3_CM1(7),
      O => U3_Madd_spriteonM1_addsub0000_xor_7_11_16516
    );
  U3_Madd_spriteonM1_addsub0000_xor_6_111 : X_LUT4
    generic map(
      INIT => X"3CF0",
      LOC => "SLICE_X53Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(5),
      ADR2 => U3_CM1(6),
      ADR3 => U3_CM1(4),
      O => U3_Madd_spriteonM1_addsub0000_xor_6_11_16533
    );
  U3_spriteonM1_addsub0000_9_11 : X_LUT4
    generic map(
      INIT => X"A5AA",
      LOC => "SLICE_X53Y18"
    )
    port map (
      ADR0 => U3_CM1(9),
      ADR1 => VCC,
      ADR2 => U3_spriteonM1_addsub0000_8_bdd0,
      ADR3 => U3_CM1(8),
      O => U3_spriteonM1_addsub0000_9_1_16556
    );
  U3_spriteonM1_addsub0000_8_21 : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X53Y18"
    )
    port map (
      ADR0 => U3_CM1(8),
      ADR1 => VCC,
      ADR2 => U3_spriteonM1_addsub0000_8_bdd0,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0000_8_2_16561
    );
  U3_Madd_spriteonM1_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X47Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM1(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0002_lut(1)
    );
  U3_Madd_spriteonM1_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X47Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(0),
      O => U3_Madd_spriteonM1_addsub0002_lut(0)
    );
  U3_Madd_spriteonM1_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X47Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(3),
      O => U3_Madd_spriteonM1_addsub0002_lut(3)
    );
  U3_Madd_spriteonM1_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X47Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM1(2),
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0002_lut(2)
    );
  U3_Madd_spriteonM1_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X47Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM1(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0002_lut(4)
    );
  U3_RM1_9_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(9),
      O => U3_RM1_9_rt_16736
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X25Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(1),
      ADR2 => VCC,
      ADR3 => U3_C2(1),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(1)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X25Y40"
    )
    port map (
      ADR0 => U2_hcs(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(0),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(0)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => VCC,
      ADR2 => U3_C2(3),
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(3)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => U3_C2(2),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(2)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X25Y42"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U2_hcs(5),
      ADR2 => VCC,
      ADR3 => U3_C2(4),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(5)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y42"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U3_C2(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(4)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y43"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_spriteon2_addsub0000_7_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(7)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6669",
      LOC => "SLICE_X25Y43"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => U2_hcs(6),
      ADR2 => U3_C2(5),
      ADR3 => U3_C2(4),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(6)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteon2_addsub0000_9_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(9)
    );
  U3_Mcompar_spriteon2_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9669",
      LOC => "SLICE_X25Y44"
    )
    port map (
      ADR0 => U2_hcs(8),
      ADR1 => U3_C2(8),
      ADR2 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      ADR3 => U3_Madd_spriteon2f_add0004_cy(7),
      O => U3_Mcompar_spriteon2_cmp_lt0000_lut(8)
    );
  U3_Madd_spriteonM1_addsub0003_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X45Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0002(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0003_lut_0_Q
    );
  U3_Madd_spriteonM1_addsub0003_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X45Y46"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0002(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM1_addsub0003_lut_2_Q
    );
  U3_spriteonM1_addsub0002_9_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_spriteonM1_addsub0002(9),
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0002_9_rt_17072
    );
  nes_Madd_scalar_next_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X67Y7"
    )
    port map (
      ADR0 => nes_scalar_reg(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Madd_scalar_next_addsub0000_lut(0)
    );
  nes_scalar_reg_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y11"
    )
    port map (
      ADR0 => nes_scalar_reg(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_reg_9_rt_17253
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X45Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(1),
      ADR2 => VCC,
      ADR3 => U2_hcs(1),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(1)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X45Y27"
    )
    port map (
      ADR0 => U3_CM2(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(0),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(0)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X45Y28"
    )
    port map (
      ADR0 => U3_CM2(3),
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(3)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X45Y28"
    )
    port map (
      ADR0 => U3_CM2(2),
      ADR1 => U2_hcs(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(2)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"3CC3",
      LOC => "SLICE_X45Y29"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0000_5_0,
      ADR1 => U3_CM2(5),
      ADR2 => U2_hcs(5),
      ADR3 => U3_CM2(4),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(5)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y29"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0000_4_0,
      ADR1 => U3_CM2(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(4)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X45Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0000_7_0,
      ADR2 => U2_hcs(7),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(7)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"69C3",
      LOC => "SLICE_X45Y30"
    )
    port map (
      ADR0 => U3_CM2(4),
      ADR1 => U3_CM2(6),
      ADR2 => U2_hcs(6),
      ADR3 => U3_CM2(5),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(6)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9699",
      LOC => "SLICE_X45Y31"
    )
    port map (
      ADR0 => U3_CM2(9),
      ADR1 => U2_hcs(9),
      ADR2 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR3 => U3_CM2(8),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(9)
    );
  U3_Mcompar_spriteonM2_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X45Y31"
    )
    port map (
      ADR0 => U3_CM2(8),
      ADR1 => U3_spriteonM2_addsub0000_8_0,
      ADR2 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR3 => U2_hcs(8),
      O => U3_Mcompar_spriteonM2_cmp_gt0000_lut(8)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X43Y59"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => VCC,
      ADR2 => U3_spriteonM2_addsub0003(1),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(1)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y59"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U3_spriteonM2_addsub0003(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(0)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y60"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0003(3),
      ADR1 => U2_vcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(3)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X43Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(2),
      ADR2 => U3_spriteonM2_addsub0003(2),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(2)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X43Y61"
    )
    port map (
      ADR0 => U2_vcs(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0003(5),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(5)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y61"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U3_spriteonM2_addsub0003(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(4)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y62"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0003(7),
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(7)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X43Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(6),
      ADR2 => U3_spriteonM2_addsub0003(6),
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(6)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X43Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0003(9),
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(9)
    );
  U3_Mcompar_spriteonM2_cmp_lt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X43Y63"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => U3_spriteonM2_addsub0003(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Mcompar_spriteonM2_cmp_lt0000_lut(8)
    );
  U3_Madd_spriteonM2_addsub0001_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X47Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0001_lut_0_Q
    );
  U3_Madd_spriteonM2_addsub0001_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X47Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM2(2),
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0001_lut_2_Q
    );
  U3_Madd_spriteonM2_addsub0000_xor_5_111 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X47Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM2(4),
      ADR3 => U3_CM2(5),
      O => U3_Madd_spriteonM2_addsub0000_xor_5_11_17666
    );
  U3_Madd_spriteonM2_addsub0000_xor_4_111_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X47Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM2(4),
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0000_xor_4_11
    );
  U3_Madd_spriteonM2_addsub0000_xor_7_111 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X47Y27"
    )
    port map (
      ADR0 => U3_CM2(7),
      ADR1 => U3_CM2(6),
      ADR2 => U3_CM2(4),
      ADR3 => U3_CM2(5),
      O => U3_Madd_spriteonM2_addsub0000_xor_7_11_17708
    );
  U3_Madd_spriteonM2_addsub0000_xor_6_111 : X_LUT4
    generic map(
      INIT => X"5FA0",
      LOC => "SLICE_X47Y27"
    )
    port map (
      ADR0 => U3_CM2(4),
      ADR1 => VCC,
      ADR2 => U3_CM2(5),
      ADR3 => U3_CM2(6),
      O => U3_Madd_spriteonM2_addsub0000_xor_6_11_17725
    );
  U3_spriteonM2_addsub0000_9_11 : X_LUT4
    generic map(
      INIT => X"F30C",
      LOC => "SLICE_X47Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(8),
      ADR2 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR3 => U3_CM2(9),
      O => U3_spriteonM2_addsub0000_9_1_17748
    );
  U3_spriteonM2_addsub0000_8_21 : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X47Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR3 => U3_CM2(8),
      O => U3_spriteonM2_addsub0000_8_2_17753
    );
  U3_Madd_spriteonM2_addsub0002_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X47Y72"
    )
    port map (
      ADR0 => U3_RM2(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0002_lut(1)
    );
  U3_Madd_spriteonM2_addsub0002_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X47Y72"
    )
    port map (
      ADR0 => U3_RM2(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0002_lut(0)
    );
  U3_Madd_spriteonM2_addsub0002_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X47Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM2(3),
      O => U3_Madd_spriteonM2_addsub0002_lut(3)
    );
  U3_Madd_spriteonM2_addsub0002_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X47Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0002_lut(2)
    );
  U3_Madd_spriteonM2_addsub0002_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X47Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM2(4),
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0002_lut(4)
    );
  U3_RM2_9_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM2_9_rt_17928
    );
  U3_Madd_spriteonM2_addsub0003_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X45Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0003_lut_0_Q
    );
  U3_Madd_spriteonM2_addsub0003_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X45Y59"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0002(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteonM2_addsub0003_lut_2_Q
    );
  U3_spriteonM2_addsub0002_9_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_spriteonM2_addsub0002(9),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0002_9_rt_18110
    );
  U2_Mcount_hcs_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_hcs_lut(0)
    );
  U2_hcs_9_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_hcs_9_rt_18291
    );
  U3_Maddsub_RM1_share0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X49Y60"
    )
    port map (
      ADR0 => U3_RMcnt(2),
      ADR1 => U3_RM1(1),
      ADR2 => U3_rise_9867,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(1)
    );
  U3_Maddsub_RM1_share0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X49Y60"
    )
    port map (
      ADR0 => U3_RM1(0),
      ADR1 => U3_RMcnt(1),
      ADR2 => U3_rise_9867,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(0)
    );
  U3_Maddsub_RM1_share0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X49Y61"
    )
    port map (
      ADR0 => U3_RMcnt(4),
      ADR1 => U3_RM1(3),
      ADR2 => U3_rise_9867,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(3)
    );
  U3_Maddsub_RM1_share0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X49Y61"
    )
    port map (
      ADR0 => U3_RM1(2),
      ADR1 => U3_RMcnt(3),
      ADR2 => U3_rise_9867,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(2)
    );
  U3_Maddsub_RM1_share0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y62"
    )
    port map (
      ADR0 => U3_RM1(5),
      ADR1 => U3_rise_9867,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(5)
    );
  U3_Maddsub_RM1_share0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X49Y62"
    )
    port map (
      ADR0 => U3_RMcnt(5),
      ADR1 => U3_RM1(4),
      ADR2 => U3_rise_9867,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(4)
    );
  U3_Maddsub_RM1_share0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X49Y63"
    )
    port map (
      ADR0 => U3_RM1(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_rise_9867,
      O => U3_Maddsub_RM1_share0000_lut(7)
    );
  U3_Maddsub_RM1_share0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X49Y63"
    )
    port map (
      ADR0 => U3_RM1(6),
      ADR1 => VCC,
      ADR2 => U3_rise_9867,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(6)
    );
  U3_Maddsub_RM1_share0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X49Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM1(9),
      ADR2 => U3_rise_9867,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(9)
    );
  U3_Maddsub_RM1_share0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X49Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM1(8),
      ADR2 => U3_rise_9867,
      ADR3 => VCC,
      O => U3_Maddsub_RM1_share0000_lut(8)
    );
  U3_Msub_tank1rom10s_sub0000_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X29Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(5),
      O => U3_Msub_tank1rom10s_sub0000_lut(5)
    );
  U3_Msub_tank1rom10s_sub0000_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X29Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_tank1rom10s_sub0000_lut(7)
    );
  U3_Msub_tank1rom10s_sub0000_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X29Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(6),
      O => U3_Msub_tank1rom10s_sub0000_lut(6)
    );
  title_Msub_ypix_addsub0000_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X29Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(9),
      O => U3_Msub_tank1rom10s_sub0000_lut(9)
    );
  U3_Msub_tank1rom10s_sub0000_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X29Y68"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_tank1rom10s_sub0000_lut(8)
    );
  U3_Mmux_M1a_mux0000_92 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X3Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => M1a_5_Q,
      ADR3 => M1a_4_0,
      O => U3_Mmux_M1a_mux0000_92_20344
    );
  U3_Mmux_M1a_mux0000_85 : X_LUT4
    generic map(
      INIT => X"11BB",
      LOC => "SLICE_X3Y60"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1a_4_bdd0,
      ADR2 => VCC,
      ADR3 => N327_0,
      O => U3_Mmux_M1a_mux0000_85_20353
    );
  U3_Mmux_M1a_mux0000_10 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X3Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => VCC,
      ADR3 => M1a_1_Q,
      O => U3_Mmux_M1a_mux0000_10_20369
    );
  U3_Mmux_M1a_mux0000_93 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X3Y61"
    )
    port map (
      ADR0 => M1a_2_Q,
      ADR1 => U3_rom_pix1(0),
      ADR2 => VCC,
      ADR3 => M1a_3_Q,
      O => U3_Mmux_M1a_mux0000_93_20377
    );
  U3_Mmux_tank110sM_mux0000_5 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X3Y70"
    )
    port map (
      ADR0 => sig_tank110sM(5),
      ADR1 => sig_tank110sM(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(0),
      O => U3_Mmux_tank110sM_mux0000_5_20398
    );
  U3_Mmux_tank110sM_mux0000_4 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X3Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank110sM(7),
      ADR2 => sig_tank110sM(6),
      ADR3 => U2_hcs(0),
      O => U3_Mmux_tank110sM_mux0000_4_20408
    );
  U3_Mmux_tank110sM_mux0000_6 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X3Y71"
    )
    port map (
      ADR0 => sig_tank110sM(1),
      ADR1 => sig_tank110sM(0),
      ADR2 => VCC,
      ADR3 => U2_hcs(0),
      O => U3_Mmux_tank110sM_mux0000_6_20424
    );
  U3_Mmux_tank110sM_mux0000_51 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X3Y71"
    )
    port map (
      ADR0 => sig_tank110sM(3),
      ADR1 => VCC,
      ADR2 => sig_tank110sM(2),
      ADR3 => U2_hcs(0),
      O => U3_Mmux_tank110sM_mux0000_51_20432
    );
  U3_Mmux_tank11sM_mux0000_5 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X55Y70"
    )
    port map (
      ADR0 => sig_tank11sM(5),
      ADR1 => sig_tank11sM(4),
      ADR2 => VCC,
      ADR3 => U2_hcs(0),
      O => U3_Mmux_tank11sM_mux0000_5_20453
    );
  U3_Mmux_tank11sM_mux0000_4 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X55Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank11sM(7),
      ADR2 => sig_tank11sM(6),
      ADR3 => U2_hcs(0),
      O => U3_Mmux_tank11sM_mux0000_4_20463
    );
  U3_Mmux_tank11sM_mux0000_6 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X55Y71"
    )
    port map (
      ADR0 => sig_tank11sM(1),
      ADR1 => sig_tank11sM(0),
      ADR2 => VCC,
      ADR3 => U2_hcs(0),
      O => U3_Mmux_tank11sM_mux0000_6_20479
    );
  U3_Mmux_tank11sM_mux0000_51 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X55Y71"
    )
    port map (
      ADR0 => sig_tank11sM(3),
      ADR1 => VCC,
      ADR2 => sig_tank11sM(2),
      ADR3 => U2_hcs(0),
      O => U3_Mmux_tank11sM_mux0000_51_20487
    );
  ja1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD96",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja1_INBUF,
      O => ja1_IBUF_10151
    );
  sw_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD78",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_0_INBUF,
      O => sw_0_IBUF_10175
    );
  sw_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD83",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_1_INBUF,
      O => sw_1_IBUF_10176
    );
  sw_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD88",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_2_INBUF,
      O => sw_2_IBUF_10177
    );
  sw_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_3_INBUF,
      O => sw_3_IBUF_10178
    );
  sw_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD103",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_4_INBUF,
      O => sw_4_IBUF_10179
    );
  sw_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD98",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_5_INBUF,
      O => sw_5_IBUF_10180
    );
  sw_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD108",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_6_INBUF,
      O => sw_6_IBUF_10181
    );
  sw_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD112",
      PATHPULSE => 555 ps
    )
    port map (
      I => sw_7_INBUF,
      O => sw_7_IBUF_10182
    );
  btn_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD59",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_0_INBUF,
      O => btn_0_IBUF_10185
    );
  btn_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_1_INBUF,
      O => btn_1_IBUF_10186
    );
  btn_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_2_INBUF,
      O => btn_2_IBUF_10187
    );
  btn_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_INBUF,
      O => btn_3_IBUF_9575
    );
  selector_green_1_662 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y18"
    )
    port map (
      ADR0 => selector_green_1_29,
      ADR1 => selector_green_0_42_0,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => title_green_cmp_lt0000_0,
      O => selector_green_1_661_21618
    );
  selector_green_1_661 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y18"
    )
    port map (
      ADR0 => selector_green_1_29,
      ADR1 => selector_green_0_42_0,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => sig_MTitle_3_0,
      O => selector_green_1_66
    );
  x7_Mmux_digit_41 : X_LUT4
    generic map(
      INIT => X"AA0F",
      LOC => "SLICE_X65Y74"
    )
    port map (
      ADR0 => sig_tank2_angle_calc_5_0,
      ADR1 => VCC,
      ADR2 => U3_RMht2(1),
      ADR3 => x7_clkdiv(18),
      O => x7_Mmux_digit_41_21642
    );
  x7_Mmux_digit_31 : X_LUT4
    generic map(
      INIT => X"A3A3",
      LOC => "SLICE_X65Y74"
    )
    port map (
      ADR0 => sig_tank1_angle_calc_5_0,
      ADR1 => U3_RMht1(1),
      ADR2 => x7_clkdiv(18),
      ADR3 => VCC,
      O => x7_Mmux_digit_31_21650
    );
  x7_Mmux_digit_2_f5_1_F : X_LUT4
    generic map(
      INIT => X"003C",
      LOC => "SLICE_X64Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht2(1),
      ADR2 => U3_RMht2(2),
      ADR3 => x7_clkdiv(18),
      O => N507
    );
  x7_Mmux_digit_2_f5_1_G : X_LUT4
    generic map(
      INIT => X"003C",
      LOC => "SLICE_X64Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMht1(1),
      ADR3 => x7_clkdiv(18),
      O => N508
    );
  x7_Mmux_digit_2_f5_2_F : X_LUT4
    generic map(
      INIT => X"0078",
      LOC => "SLICE_X64Y73"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_RMht2(2),
      ADR2 => U3_RMht2(3),
      ADR3 => x7_clkdiv(18),
      O => N501
    );
  x7_Mmux_digit_2_f5_2_G : X_LUT4
    generic map(
      INIT => X"0078",
      LOC => "SLICE_X64Y73"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMht1(3),
      ADR3 => x7_clkdiv(18),
      O => N502
    );
  U3_spriteonB2_and000040_SW0_F : X_LUT4
    generic map(
      INIT => X"03FF",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => U3_spriteonB2_and00005_0,
      ADR3 => U2_vcs(8),
      O => N505
    );
  U3_spriteonB2_and000040_SW0_G : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U3_spriteonB1_cmp_lt0000212_0,
      ADR2 => U2_vcs(6),
      ADR3 => U2_vcs(8),
      O => N506
    );
  M1a_26_131_F : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X1Y57"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => VCC,
      ADR2 => M1_26_bdd0,
      ADR3 => N367_0,
      O => N551
    );
  M1a_26_131_G : X_LUT4
    generic map(
      INIT => X"4F04",
      LOC => "SLICE_X1Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N552
    );
  M1a_27_152_F : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X3Y54"
    )
    port map (
      ADR0 => N423_0,
      ADR1 => rom1_addr(3),
      ADR2 => M1_27_bdd0_0,
      ADR3 => sig_tank1rom10s(3),
      O => N615
    );
  M1a_27_152_G : X_LUT4
    generic map(
      INIT => X"0713",
      LOC => "SLICE_X3Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => rom1_addr(3),
      ADR3 => sig_tank1rom10s(0),
      O => N616
    );
  U3_Mmux_M1a_mux0000_73_SW0_F : X_LUT4
    generic map(
      INIT => X"A10A",
      LOC => "SLICE_X1Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => U3_rom_pix1(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N601
    );
  U3_Mmux_M1a_mux0000_73_SW0_G : X_LUT4
    generic map(
      INIT => X"5B54",
      LOC => "SLICE_X1Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => U3_rom_pix1(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N602
    );
  U3_Mmux_M1a_mux0000_83_SW0_F : X_LUT4
    generic map(
      INIT => X"FEDF",
      LOC => "SLICE_X0Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => U3_rom_pix1(0),
      ADR3 => sig_tank1rom10s(1),
      O => N563
    );
  U3_Mmux_M1a_mux0000_83_SW0_G : X_LUT4
    generic map(
      INIT => X"DD30",
      LOC => "SLICE_X0Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => U3_rom_pix1(0),
      ADR3 => sig_tank1rom10s(1),
      O => N564
    );
  M2a_20_2 : X_LUT4
    generic map(
      INIT => X"F83E",
      LOC => "SLICE_X3Y73"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => M1a_11_2
    );
  M1a_11_1_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X3Y73"
    )
    port map (
      ADR0 => M1a_11_1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M1a_11_1_rt_21852
    );
  selector_blue_1_52_F : X_LUT4
    generic map(
      INIT => X"C4C4",
      LOC => "SLICE_X28Y27"
    )
    port map (
      ADR0 => title_spriteon_0,
      ADR1 => vidon,
      ADR2 => sig_MTitle_1_0,
      ADR3 => VCC,
      O => N489
    );
  selector_blue_1_52_G : X_LUT4
    generic map(
      INIT => X"FF50",
      LOC => "SLICE_X28Y27"
    )
    port map (
      ADR0 => U3_tank2HP_2_Q,
      ADR1 => VCC,
      ADR2 => U3_N100,
      ADR3 => selector_blue_1_14_0,
      O => N490
    );
  U3_font2_2_and00002_F : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X46Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht1(2),
      ADR2 => VCC,
      ADR3 => U3_RMht1(1),
      O => N481
    );
  U3_font2_2_and00002_G : X_LUT4
    generic map(
      INIT => X"B6D3",
      LOC => "SLICE_X46Y70"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMht1(4),
      ADR3 => U3_RMht1(1),
      O => N482
    );
  M2a_13_11 : X_LUT4
    generic map(
      INIT => X"7C3F",
      LOC => "SLICE_X2Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => M2a_14_2
    );
  M2a_14_1 : X_LUT4
    generic map(
      INIT => X"2E92",
      LOC => "SLICE_X2Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => M2a_14_1_21929
    );
  M2a_19_SW0 : X_LUT4
    generic map(
      INIT => X"3DFD",
      LOC => "SLICE_X18Y84"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_18_2
    );
  M2a_18_1 : X_LUT4
    generic map(
      INIT => X"2920",
      LOC => "SLICE_X18Y84"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_18_1_21956
    );
  M1_5_F : X_LUT4
    generic map(
      INIT => X"B082",
      LOC => "SLICE_X15Y54"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N593
    );
  M1_5_G : X_LUT4
    generic map(
      INIT => X"CD98",
      LOC => "SLICE_X15Y54"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N594
    );
  M2a_18_2_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X18Y85"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => M2a_18_2_0,
      O => M2a_18_2_rt_21999
    );
  M2a_19_1 : X_LUT4
    generic map(
      INIT => X"2A26",
      LOC => "SLICE_X18Y85"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M2a_19_1_22006
    );
  U3_ypix2_4_12 : X_LUT4
    generic map(
      INIT => X"007F",
      LOC => "SLICE_X14Y65"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => U3_ypix2_4_11_22024
    );
  U3_ypix2_4_11 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X14Y65"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => U3_ypix2_4_1
    );
  U3_tank1Angle1s_and000091 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X29Y34"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U2_hcs(5),
      ADR2 => U2_hcs(4),
      ADR3 => U2_vcs(9),
      O => U3_tank1Angle1s_and000091_22056
    );
  M1a_22_40_SW0_F : X_LUT4
    generic map(
      INIT => X"A8FF",
      LOC => "SLICE_X2Y48"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(3),
      O => N637
    );
  M1a_22_40_SW0_G : X_LUT4
    generic map(
      INIT => X"A787",
      LOC => "SLICE_X2Y48"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => M1_22_bdd9_0,
      O => N638
    );
  U3_Mmux_M1a_mux0000_9_SW0_F : X_LUT4
    generic map(
      INIT => X"393B",
      LOC => "SLICE_X1Y59"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => U3_rom_pix1(0),
      O => N625
    );
  U3_Mmux_M1a_mux0000_9_SW0_G : X_LUT4
    generic map(
      INIT => X"BB55",
      LOC => "SLICE_X1Y59"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(1),
      O => N626
    );
  U3_Result_5_1215_F : X_LUT4
    generic map(
      INIT => X"EF20",
      LOC => "SLICE_X35Y65"
    )
    port map (
      ADR0 => U3_Result_5_136_0,
      ADR1 => U3_RMht1(1),
      ADR2 => sig_gameDown,
      ADR3 => U3_RMht1(5),
      O => N497
    );
  U3_Result_5_1215_G : X_LUT4
    generic map(
      INIT => X"EE11",
      LOC => "SLICE_X35Y65"
    )
    port map (
      ADR0 => N241_0,
      ADR1 => sig_gameDown,
      ADR2 => VCC,
      ADR3 => U3_RMht1(5),
      O => N498
    );
  U3_RMht1_5 : X_FF
    generic map(
      LOC => "SLICE_X35Y65",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_5_DXMUX_22139,
      CE => U3_RMht1_5_CEINV_22121,
      CLK => U3_RMht1_5_CLKINV_22122,
      SET => GND,
      RST => GND,
      O => U3_RMht1(5)
    );
  U3_Result_5_2215_F : X_LUT4
    generic map(
      INIT => X"BA8A",
      LOC => "SLICE_X43Y68"
    )
    port map (
      ADR0 => U3_RMht2(5),
      ADR1 => U3_RMht2(1),
      ADR2 => sig_gameDown,
      ADR3 => U3_Result_5_236_0,
      O => N495
    );
  U3_Result_5_2215_G : X_LUT4
    generic map(
      INIT => X"AAA5",
      LOC => "SLICE_X43Y68"
    )
    port map (
      ADR0 => U3_RMht2(5),
      ADR1 => VCC,
      ADR2 => sig_gameDown,
      ADR3 => N239_0,
      O => N496
    );
  U3_RMht2_5 : X_FF
    generic map(
      LOC => "SLICE_X43Y68",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_5_DXMUX_22173,
      CE => U3_RMht2_5_CEINV_22155,
      CLK => U3_RMht2_5_CLKINV_22156,
      SET => GND,
      RST => GND,
      O => U3_RMht2(5)
    );
  M1_31_252 : X_LUT4
    generic map(
      INIT => X"5303",
      LOC => "SLICE_X12Y49"
    )
    port map (
      ADR0 => M1_21_bdd5,
      ADR1 => M1_22_bdd12,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr(2),
      O => M1_31_252_22191
    );
  M1_31_251 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X12Y49"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => rom1_addr(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => VCC,
      O => M1_31_251_22199
    );
  M1a_25_36_SW0_F : X_LUT4
    generic map(
      INIT => X"E4D8",
      LOC => "SLICE_X1Y67"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M1a_22_bdd0,
      ADR2 => M1a_24_bdd1_0,
      ADR3 => sig_tank1rom10s(0),
      O => N527
    );
  M1a_25_36_SW0_G : X_LUT4
    generic map(
      INIT => X"AFAB",
      LOC => "SLICE_X1Y67"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M1_22_bdd9_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N528
    );
  U3_font2_3_and00002_F : X_LUT4
    generic map(
      INIT => X"6F33",
      LOC => "SLICE_X45Y70"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(4),
      ADR3 => U3_RMht1(5),
      O => N493
    );
  U3_font2_3_and00002_G : X_LUT4
    generic map(
      INIT => X"FD99",
      LOC => "SLICE_X45Y70"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(4),
      ADR3 => U3_RMht1(5),
      O => N494
    );
  M1_24_105_F : X_LUT4
    generic map(
      INIT => X"4E0A",
      LOC => "SLICE_X13Y53"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => N445_0,
      ADR2 => M1_24_bdd0_0,
      ADR3 => sig_tank1rom10s(0),
      O => N623
    );
  M1_24_105_G : X_LUT4
    generic map(
      INIT => X"E434",
      LOC => "SLICE_X13Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => rom1_addr(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N624
    );
  M1_25_152_F : X_LUT4
    generic map(
      INIT => X"2E0C",
      LOC => "SLICE_X13Y47"
    )
    port map (
      ADR0 => M1_25_2_0,
      ADR1 => rom1_addr(3),
      ADR2 => M1_25_bdd1_0,
      ADR3 => M1_25_54,
      O => N611
    );
  M1_25_152_G : X_LUT4
    generic map(
      INIT => X"D0BA",
      LOC => "SLICE_X13Y47"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N612
    );
  M1_29_262 : X_LUT4
    generic map(
      INIT => X"FF84",
      LOC => "SLICE_X13Y43"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(1),
      O => M1_29_262_22315
    );
  M1_29_261 : X_LUT4
    generic map(
      INIT => X"5F5F",
      LOC => "SLICE_X13Y43"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => VCC,
      O => M1_29_261_22324
    );
  M1_26_181_F : X_LUT4
    generic map(
      INIT => X"33A0",
      LOC => "SLICE_X3Y47"
    )
    port map (
      ADR0 => M1_26_58_0,
      ADR1 => M1_26_bdd0,
      ADR2 => M1_26_25_0,
      ADR3 => rom1_addr(3),
      O => N589
    );
  M1_26_181_G : X_LUT4
    generic map(
      INIT => X"91D0",
      LOC => "SLICE_X3Y47"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => rom1_addr(3),
      O => N590
    );
  M1_27_105_F : X_LUT4
    generic map(
      INIT => X"A50A",
      LOC => "SLICE_X16Y55"
    )
    port map (
      ADR0 => M1_21_bdd5,
      ADR1 => VCC,
      ADR2 => rom1_addr(2),
      ADR3 => M1_22_bdd9_0,
      O => N503
    );
  M1_27_105_G : X_LUT4
    generic map(
      INIT => X"005A",
      LOC => "SLICE_X16Y55"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => M1_22_bdd9_0,
      O => N504
    );
  M1_27_229_F : X_LUT4
    generic map(
      INIT => X"22AA",
      LOC => "SLICE_X12Y54"
    )
    port map (
      ADR0 => M1_27_129_0,
      ADR1 => M1_27_bdd0_0,
      ADR2 => VCC,
      ADR3 => rom1_addr(3),
      O => N587
    );
  M1_27_229_G : X_LUT4
    generic map(
      INIT => X"B058",
      LOC => "SLICE_X12Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N588
    );
  M1_29_126_F : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X2Y42"
    )
    port map (
      ADR0 => M1_29_26,
      ADR1 => M1_29_77_0,
      ADR2 => rom1_addr(3),
      ADR3 => M1_29_69_0,
      O => N575
    );
  M1_29_126_G : X_LUT4
    generic map(
      INIT => X"870E",
      LOC => "SLICE_X2Y42"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => rom1_addr(3),
      ADR3 => sig_tank1rom10s(1),
      O => N576
    );
  U3_RMcnt_Q_mux0000_1_12 : X_LUT4
    generic map(
      INIT => X"2112",
      LOC => "SLICE_X50Y63"
    )
    port map (
      ADR0 => U3_rise_9867,
      ADR1 => U3_RMcnt_and0000,
      ADR2 => U3_RMcnt(0),
      ADR3 => U3_RMcnt(1),
      O => U3_RMcnt_Q_mux0000_1_11_22450
    );
  U3_RMcnt_Q_mux0000_1_11 : X_LUT4
    generic map(
      INIT => X"EDDE",
      LOC => "SLICE_X50Y63"
    )
    port map (
      ADR0 => U3_rise_9867,
      ADR1 => U3_RMcnt_and0000,
      ADR2 => U3_RMcnt(0),
      ADR3 => U3_RMcnt(1),
      O => U3_RMcnt_Q_mux0000_1_1
    );
  U3_RMcnt_1 : X_FF
    generic map(
      LOC => "SLICE_X50Y63",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_1_DXMUX_22462,
      CE => U3_RMcnt_1_CEINV_22442,
      CLK => U3_RMcnt_1_CLKINV_22443,
      SET => U3_RMcnt_1_FFX_SET,
      RST => U3_RMcnt_1_FFX_RSTAND_22469,
      O => U3_RMcnt(1)
    );
  U3_RMcnt_1_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_1_and0001,
      O => U3_RMcnt_1_FFX_SET
    );
  U3_RMcnt_1_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X50Y63",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_1_and0000,
      O => U3_RMcnt_1_FFX_RSTAND_22469
    );
  U3_RMcnt_Q_mux0000_2_11 : X_LUT4
    generic map(
      INIT => X"A69A",
      LOC => "SLICE_X51Y60"
    )
    port map (
      ADR0 => U3_RMcnt(2),
      ADR1 => U3_RMcnt(1),
      ADR2 => U3_rise_9867,
      ADR3 => U3_RMcnt(0),
      O => U3_RMcnt_Q_mux0000_2_1
    );
  U3_RMht1_2_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X51Y60"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RMht1_2_rt_22502
    );
  U3_RMcnt_2 : X_FF
    generic map(
      LOC => "SLICE_X51Y60",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_2_DXMUX_22506,
      CE => U3_RMcnt_2_CEINV_22483,
      CLK => U3_RMcnt_2_CLKINV_22484,
      SET => U3_RMcnt_2_FFX_SET,
      RST => U3_RMcnt_2_FFX_RSTAND_22513,
      O => U3_RMcnt(2)
    );
  U3_RMcnt_2_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_2_and0001,
      O => U3_RMcnt_2_FFX_SET
    );
  U3_RMcnt_2_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X51Y60",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_2_and0000,
      O => U3_RMcnt_2_FFX_RSTAND_22513
    );
  M2_21_2 : X_LUT4
    generic map(
      INIT => X"0261",
      LOC => "SLICE_X17Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => M1_10_2
    );
  M1_10_1_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X17Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => M1_10_1,
      ADR3 => VCC,
      O => M1_10_1_rt_22539
    );
  U3_RMcnt_Q_mux0000_4_11 : X_LUT4
    generic map(
      INIT => X"A69A",
      LOC => "SLICE_X51Y65"
    )
    port map (
      ADR0 => U3_RMcnt(4),
      ADR1 => U3_RMcnt(3),
      ADR2 => U3_rise_9867,
      ADR3 => N185_0,
      O => U3_RMcnt_Q_mux0000_4_1
    );
  U3_RMht1_4_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X51Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht1(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RMht1_4_rt_22573
    );
  U3_RMcnt_4 : X_FF
    generic map(
      LOC => "SLICE_X51Y65",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_4_DXMUX_22577,
      CE => U3_RMcnt_4_CEINV_22554,
      CLK => U3_RMcnt_4_CLKINV_22555,
      SET => U3_RMcnt_4_FFX_SET,
      RST => U3_RMcnt_4_FFX_RSTAND_22584,
      O => U3_RMcnt(4)
    );
  U3_RMcnt_4_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_4_and0001,
      O => U3_RMcnt_4_FFX_SET
    );
  U3_RMcnt_4_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_4_and0000,
      O => U3_RMcnt_4_FFX_RSTAND_22584
    );
  M2_20_2 : X_LUT4
    generic map(
      INIT => X"0061",
      LOC => "SLICE_X19Y67"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M2_20_2_22601
    );
  M2_20_1 : X_LUT4
    generic map(
      INIT => X"D0A1",
      LOC => "SLICE_X19Y67"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M2_20_1_22608
    );
  U3_font2_mux0007_2_596_F : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X44Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RMht2(2),
      ADR3 => U3_RMht2(1),
      O => N483
    );
  U3_font2_mux0007_2_596_G : X_LUT4
    generic map(
      INIT => X"6138",
      LOC => "SLICE_X44Y72"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(4),
      ADR2 => U3_RMht2(2),
      ADR3 => U3_RMht2(1),
      O => N484
    );
  M1_14_21 : X_LUT4
    generic map(
      INIT => X"8420",
      LOC => "SLICE_X14Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M2_13_1_22652
    );
  M2_13_1 : X_LUT4
    generic map(
      INIT => X"885B",
      LOC => "SLICE_X14Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M2_13_Q
    );
  U3_font2_mux0007_3_197_F : X_LUT4
    generic map(
      INIT => X"10AA",
      LOC => "SLICE_X44Y71"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(2),
      ADR2 => U3_RMht2(4),
      ADR3 => U3_RMht2(5),
      O => N485
    );
  U3_font2_mux0007_3_197_G : X_LUT4
    generic map(
      INIT => X"2466",
      LOC => "SLICE_X44Y71"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(2),
      ADR2 => U3_RMht2(4),
      ADR3 => U3_RMht2(5),
      O => N486
    );
  M1_9_3 : X_LUT4
    generic map(
      INIT => X"0864",
      LOC => "SLICE_X19Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => M1_9_2
    );
  M1_9_1_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X19Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_9_1_10296,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M1_9_1_rt_22712
    );
  M1_3_2 : X_LUT4
    generic map(
      INIT => X"1D55",
      LOC => "SLICE_X19Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M1_3_2_22728
    );
  M1_3_1_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X19Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1_3_1_10298,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M1_3_1_rt_22739
    );
  M2_3_1272 : X_LUT4
    generic map(
      INIT => X"AF9F",
      LOC => "SLICE_X33Y72"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr(4),
      ADR3 => sig_tank1rom10s(0),
      O => M2_3_1272_22757
    );
  M2_3_1271 : X_LUT4
    generic map(
      INIT => X"9F1F",
      LOC => "SLICE_X33Y72"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr(4),
      ADR3 => sig_tank1rom10s(0),
      O => M2_3_1271_22764
    );
  M2a_23_12 : X_LUT4
    generic map(
      INIT => X"BD00",
      LOC => "SLICE_X2Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => rom1_addr(4),
      O => M2a_23_11_22782
    );
  M2a_23_11 : X_LUT4
    generic map(
      INIT => X"1200",
      LOC => "SLICE_X2Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => rom1_addr(4),
      O => M2a_23_1
    );
  M1_11_F : X_LUT4
    generic map(
      INIT => X"8C43",
      LOC => "SLICE_X15Y59"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N591
    );
  M1_11_G : X_LUT4
    generic map(
      INIT => X"8088",
      LOC => "SLICE_X15Y59"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N592
    );
  M1_20_F : X_LUT4
    generic map(
      INIT => X"C219",
      LOC => "SLICE_X15Y56"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => rom1_addr(4),
      ADR3 => sig_tank1rom10s(1),
      O => N641
    );
  M1_20_G : X_LUT4
    generic map(
      INIT => X"8EAC",
      LOC => "SLICE_X15Y56"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr(4),
      ADR3 => sig_tank1rom10s(0),
      O => N642
    );
  M1_15_F : X_LUT4
    generic map(
      INIT => X"3120",
      LOC => "SLICE_X13Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr(4),
      O => N553
    );
  M1_15_G : X_LUT4
    generic map(
      INIT => X"9A84",
      LOC => "SLICE_X13Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr(4),
      O => N554
    );
  M2_11_F : X_LUT4
    generic map(
      INIT => X"2225",
      LOC => "SLICE_X29Y69"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => rom1_addr(4),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(3),
      O => N595
    );
  M2_11_G : X_LUT4
    generic map(
      INIT => X"BEC2",
      LOC => "SLICE_X29Y69"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => rom1_addr(4),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(3),
      O => N596
    );
  M2_12_F : X_LUT4
    generic map(
      INIT => X"882C",
      LOC => "SLICE_X19Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(4),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N639
    );
  M2_12_G : X_LUT4
    generic map(
      INIT => X"A48E",
      LOC => "SLICE_X19Y68"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(4),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N640
    );
  M2_23_F : X_LUT4
    generic map(
      INIT => X"81CF",
      LOC => "SLICE_X16Y58"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => rom1_addr(4),
      O => N529
    );
  M2_23_G : X_LUT4
    generic map(
      INIT => X"92C7",
      LOC => "SLICE_X16Y58"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => rom1_addr(4),
      O => N530
    );
  M2_16_F : X_LUT4
    generic map(
      INIT => X"0D20",
      LOC => "SLICE_X23Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => rom1_addr(4),
      O => N605
    );
  M2_16_G : X_LUT4
    generic map(
      INIT => X"A684",
      LOC => "SLICE_X23Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => rom1_addr(4),
      O => N606
    );
  M2_24_F : X_LUT4
    generic map(
      INIT => X"6540",
      LOC => "SLICE_X16Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr(4),
      O => N567
    );
  M2_24_G : X_LUT4
    generic map(
      INIT => X"88B4",
      LOC => "SLICE_X16Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr(4),
      O => N568
    );
  M2_25_F : X_LUT4
    generic map(
      INIT => X"2B08",
      LOC => "SLICE_X16Y59"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => rom1_addr(4),
      O => N543
    );
  M2_25_G : X_LUT4
    generic map(
      INIT => X"C0A6",
      LOC => "SLICE_X16Y59"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => rom1_addr(4),
      O => N544
    );
  M2_26_F : X_LUT4
    generic map(
      INIT => X"C098",
      LOC => "SLICE_X18Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => rom1_addr(4),
      ADR3 => sig_tank1rom10s(3),
      O => N557
    );
  M2_26_G : X_LUT4
    generic map(
      INIT => X"FA06",
      LOC => "SLICE_X18Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => rom1_addr(4),
      ADR3 => sig_tank1rom10s(3),
      O => N558
    );
  M2_19_F : X_LUT4
    generic map(
      INIT => X"2862",
      LOC => "SLICE_X22Y66"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N597
    );
  M2_19_G : X_LUT4
    generic map(
      INIT => X"E800",
      LOC => "SLICE_X22Y66"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N598
    );
  M2_5_1_F : X_LUT4
    generic map(
      INIT => X"F0F3",
      LOC => "SLICE_X23Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N533
    );
  M2_5_1_G : X_LUT4
    generic map(
      INIT => X"30FF",
      LOC => "SLICE_X23Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_0_bdd13,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N534
    );
  M1a_1_F : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X1Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N561
    );
  M1a_1_G : X_LUT4
    generic map(
      INIT => X"CC4D",
      LOC => "SLICE_X1Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N562
    );
  M1a_2_F : X_LUT4
    generic map(
      INIT => X"8002",
      LOC => "SLICE_X0Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N515
    );
  M1a_2_G : X_LUT4
    generic map(
      INIT => X"30F1",
      LOC => "SLICE_X0Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => N516
    );
  U3_tank1Angle10s_and000025_F : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X24Y32"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U2_hcs(6),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(5),
      O => N499
    );
  U3_tank1Angle10s_and000025_G : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X24Y32"
    )
    port map (
      ADR0 => U2_hcs(4),
      ADR1 => U2_hcs(6),
      ADR2 => U2_hcs(2),
      ADR3 => U2_hcs(5),
      O => N500
    );
  U3_C1_not000152_SW1_F : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X34Y44"
    )
    port map (
      ADR0 => U3_C1(6),
      ADR1 => U3_C1(5),
      ADR2 => U3_C1(1),
      ADR3 => U3_C1(0),
      O => N233
    );
  U3_C1_not000152_SW1_G : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X34Y44"
    )
    port map (
      ADR0 => U3_C1(6),
      ADR1 => U3_C1(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N234
    );
  M1_30_1082 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X12Y47"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1_30_51,
      ADR2 => VCC,
      ADR3 => M1_25_2_0,
      O => M1_30_1081_23207
    );
  M1_30_1081 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X12Y47"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr(4),
      ADR2 => M1_27_bdd4,
      ADR3 => sig_tank1rom10s(1),
      O => M1_30_108
    );
  M2a_3_63_SW01 : X_LUT4
    generic map(
      INIT => X"D888",
      LOC => "SLICE_X8Y88"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M2_0_bdd6_0,
      ADR2 => M2_0_bdd13,
      ADR3 => sig_tank1rom10s(0),
      O => M2a_3_63_SW0
    );
  U3_Mmux_M2a_mux0000_9_SW0_F : X_LUT4
    generic map(
      INIT => X"66DF",
      LOC => "SLICE_X18Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => U3_rom_pix2(0),
      ADR3 => sig_tank1rom10s(1),
      O => N645
    );
  U3_Mmux_M2a_mux0000_9_SW0_G : X_LUT4
    generic map(
      INIT => X"DD12",
      LOC => "SLICE_X18Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => U3_rom_pix2(0),
      ADR3 => sig_tank1rom10s(1),
      O => N646
    );
  U2_vidon_and0000261 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X31Y22"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => U2_vidon_and0000261_23289
    );
  U2_vidon_and0000651 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X24Y29"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(3),
      ADR2 => U2_vcs(5),
      ADR3 => U2_vcs(1),
      O => U2_vidon_and0000651_23314
    );
  M1a_21_47_F : X_LUT4
    generic map(
      INIT => X"D100",
      LOC => "SLICE_X2Y73"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => N455_0,
      ADR3 => M1a_21_22_0,
      O => N631
    );
  M1a_21_47_G : X_LUT4
    generic map(
      INIT => X"2A1A",
      LOC => "SLICE_X2Y73"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => N632
    );
  M1a_22_40_F : X_LUT4
    generic map(
      INIT => X"7700",
      LOC => "SLICE_X3Y49"
    )
    port map (
      ADR0 => M1_22_bdd0_0,
      ADR1 => rom1_addr(3),
      ADR2 => VCC,
      ADR3 => N365,
      O => N549
    );
  M1a_22_40_G : X_LUT4
    generic map(
      INIT => X"0C8E",
      LOC => "SLICE_X3Y49"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => N550
    );
  M1a_23_58_F : X_LUT4
    generic map(
      INIT => X"5533",
      LOC => "SLICE_X2Y71"
    )
    port map (
      ADR0 => M1_23_bdd1_0,
      ADR1 => N399_0,
      ADR2 => VCC,
      ADR3 => rom1_addr(3),
      O => N509
    );
  M1a_23_58_G : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X2Y71"
    )
    port map (
      ADR0 => M1a_23_41_0,
      ADR1 => M1_23_bdd0_0,
      ADR2 => VCC,
      ADR3 => rom1_addr(3),
      O => N510
    );
  M1a_24_38_F : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X0Y52"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(2),
      O => N555
    );
  M1a_24_38_G : X_LUT4
    generic map(
      INIT => X"22A0",
      LOC => "SLICE_X0Y52"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(2),
      O => N556
    );
  M1a_24_63_F : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X0Y53"
    )
    port map (
      ADR0 => M1a_24_38,
      ADR1 => M1_24_bdd0_0,
      ADR2 => VCC,
      ADR3 => rom1_addr(3),
      O => N521
    );
  M1a_24_63_G : X_LUT4
    generic map(
      INIT => X"02D5",
      LOC => "SLICE_X0Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => rom1_addr(2),
      ADR3 => rom1_addr(3),
      O => N522
    );
  M1a_19_32_F : X_LUT4
    generic map(
      INIT => X"90B3",
      LOC => "SLICE_X0Y58"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr(4),
      O => N513
    );
  M1a_19_32_G : X_LUT4
    generic map(
      INIT => X"445D",
      LOC => "SLICE_X0Y58"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => rom1_addr(4),
      O => N514
    );
  M2a_10_47_F : X_LUT4
    generic map(
      INIT => X"C500",
      LOC => "SLICE_X16Y81"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => N453_0,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => M1a_21_22_0,
      O => N629
    );
  M2a_10_47_G : X_LUT4
    generic map(
      INIT => X"3B04",
      LOC => "SLICE_X16Y81"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N630
    );
  M1_28_1292 : X_LUT4
    generic map(
      INIT => X"BBB7",
      LOC => "SLICE_X21Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(4),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M1_28_1292_23507
    );
  M1_28_1291 : X_LUT4
    generic map(
      INIT => X"B737",
      LOC => "SLICE_X21Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(4),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M1_28_1291_23514
    );
  M2a_21_42_F : X_LUT4
    generic map(
      INIT => X"7214",
      LOC => "SLICE_X3Y65"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N559
    );
  M2a_21_42_G : X_LUT4
    generic map(
      INIT => X"7E07",
      LOC => "SLICE_X3Y65"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N560
    );
  M2a_22_33_F : X_LUT4
    generic map(
      INIT => X"828B",
      LOC => "SLICE_X19Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(4),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => N607
    );
  M2a_22_33_G : X_LUT4
    generic map(
      INIT => X"7071",
      LOC => "SLICE_X19Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(4),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => N608
    );
  M2a_26_32_F : X_LUT4
    generic map(
      INIT => X"851B",
      LOC => "SLICE_X19Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(4),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N633
    );
  M2a_26_32_G : X_LUT4
    generic map(
      INIT => X"0424",
      LOC => "SLICE_X19Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(4),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N634
    );
  M2a_29_32_F : X_LUT4
    generic map(
      INIT => X"C1D0",
      LOC => "SLICE_X17Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => sig_tank1rom10s(0),
      O => N569
    );
  M2a_29_32_G : X_LUT4
    generic map(
      INIT => X"4840",
      LOC => "SLICE_X17Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => sig_tank1rom10s(0),
      O => N570
    );
  M2a_4_152_F : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X21Y79"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => N421_0,
      ADR2 => M2_4_bdd0_0,
      ADR3 => sig_tank1rom10s(3),
      O => N613
    );
  M2a_4_152_G : X_LUT4
    generic map(
      INIT => X"1315",
      LOC => "SLICE_X21Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N614
    );
  M2a_5_131_F : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X20Y81"
    )
    port map (
      ADR0 => M2_5_bdd0,
      ADR1 => VCC,
      ADR2 => N347_0,
      ADR3 => rom1_addr(3),
      O => N547
    );
  M2a_5_131_G : X_LUT4
    generic map(
      INIT => X"2F02",
      LOC => "SLICE_X20Y81"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(3),
      O => N548
    );
  selector_red_0_34_SW02 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X28Y25"
    )
    port map (
      ADR0 => U3_N84_0,
      ADR1 => U3_spriteonB4_0,
      ADR2 => U3_spriteonB3_0,
      ADR3 => U3_spriteonB5_0,
      O => selector_red_0_34_SW01_23682
    );
  selector_red_0_34_SW01 : X_LUT4
    generic map(
      INIT => X"F0F1",
      LOC => "SLICE_X28Y25"
    )
    port map (
      ADR0 => U3_N84_0,
      ADR1 => U3_spriteonB4_0,
      ADR2 => U3_spriteonB3_0,
      ADR3 => U3_spriteonB5_0,
      O => selector_red_0_34_SW0
    );
  M2a_28_2 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X0Y72"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => VCC,
      O => M1a_3_2
    );
  M1a_3_1_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X0Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M1a_3_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => M1a_3_1_rt_23716
    );
  M1a_28_63_SW01 : X_LUT4
    generic map(
      INIT => X"CAC0",
      LOC => "SLICE_X2Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M1_22_bdd9_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M1_21_bdd5,
      O => M1a_28_63_SW0
    );
  selector_red_0_80_F : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X28Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => vidon,
      ADR2 => sig_MTitle_5_0,
      ADR3 => title_spriteon_0,
      O => N491
    );
  selector_red_0_80_G : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X28Y19"
    )
    port map (
      ADR0 => U3_N100,
      ADR1 => VCC,
      ADR2 => U3_N29_0,
      ADR3 => selector_red_0_34_0,
      O => N492
    );
  N275_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X0Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => N275,
      O => N275_rt_23784
    );
  M1a_25_361 : X_LUT4
    generic map(
      INIT => X"0233",
      LOC => "SLICE_X0Y66"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => M1a_25_36
    );
  M1_30_51_F : X_LUT4
    generic map(
      INIT => X"7BFB",
      LOC => "SLICE_X14Y46"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_21_bdd5,
      ADR3 => rom1_addr(2),
      O => N539
    );
  M1_30_51_G : X_LUT4
    generic map(
      INIT => X"DCDC",
      LOC => "SLICE_X14Y46"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => VCC,
      O => N540
    );
  M1_22_70_F : X_LUT4
    generic map(
      INIT => X"CC50",
      LOC => "SLICE_X2Y45"
    )
    port map (
      ADR0 => N351_0,
      ADR1 => M1_22_bdd0_0,
      ADR2 => M1_22_27_0,
      ADR3 => rom1_addr(3),
      O => N619
    );
  M1_22_70_G : X_LUT4
    generic map(
      INIT => X"BD10",
      LOC => "SLICE_X2Y45"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => rom1_addr(3),
      ADR3 => sig_tank1rom10s(1),
      O => N620
    );
  M1_23_80_F : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X3Y52"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M1_23_30_0,
      ADR2 => M1_23_bdd1_0,
      ADR3 => M1_23_22_0,
      O => N523
    );
  M1_23_80_G : X_LUT4
    generic map(
      INIT => X"DC52",
      LOC => "SLICE_X3Y52"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N524
    );
  M1_25_54_F : X_LUT4
    generic map(
      INIT => X"5D75",
      LOC => "SLICE_X12Y46"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M1_21_bdd5,
      ADR2 => rom1_addr(2),
      ADR3 => M1_22_bdd9_0,
      O => N541
    );
  M1_25_54_G : X_LUT4
    generic map(
      INIT => X"F4F4",
      LOC => "SLICE_X12Y46"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M1_21_bdd5,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => VCC,
      O => N542
    );
  M1_19_32_F : X_LUT4
    generic map(
      INIT => X"D120",
      LOC => "SLICE_X13Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => rom1_addr(4),
      O => N585
    );
  M1_19_32_G : X_LUT4
    generic map(
      INIT => X"B590",
      LOC => "SLICE_X13Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => rom1_addr(4),
      O => N586
    );
  M1_28_33_F : X_LUT4
    generic map(
      INIT => X"DEFF",
      LOC => "SLICE_X17Y57"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => rom1_addr(2),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(0),
      O => N581
    );
  M1_28_33_G : X_LUT4
    generic map(
      INIT => X"F0FA",
      LOC => "SLICE_X17Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => VCC,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M1_21_bdd5,
      O => N582
    );
  M2_30_74_F : X_LUT4
    generic map(
      INIT => X"9576",
      LOC => "SLICE_X20Y64"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N511
    );
  M2_30_74_G : X_LUT4
    generic map(
      INIT => X"0E00",
      LOC => "SLICE_X20Y64"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N512
    );
  M2_2_126_F : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X25Y78"
    )
    port map (
      ADR0 => M2_2_69_0,
      ADR1 => rom1_addr(3),
      ADR2 => M2_2_26,
      ADR3 => M2_2_77_0,
      O => N577
    );
  M2_2_126_G : X_LUT4
    generic map(
      INIT => X"9332",
      LOC => "SLICE_X25Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N578
    );
  M2_4_107_F : X_LUT4
    generic map(
      INIT => X"8600",
      LOC => "SLICE_X32Y73"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => M2_0_bdd13,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N531
    );
  M2_4_107_G : X_LUT4
    generic map(
      INIT => X"0030",
      LOC => "SLICE_X32Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(1),
      O => N532
    );
  M2_4_221_F : X_LUT4
    generic map(
      INIT => X"33FA",
      LOC => "SLICE_X25Y72"
    )
    port map (
      ADR0 => M2_4_107,
      ADR1 => M2_4_bdd0_0,
      ADR2 => M2_4_40,
      ADR3 => rom1_addr(3),
      O => N649
    );
  M2_4_221_G : X_LUT4
    generic map(
      INIT => X"C81C",
      LOC => "SLICE_X25Y72"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => N650
    );
  M2_5_181_F : X_LUT4
    generic map(
      INIT => X"7444",
      LOC => "SLICE_X23Y81"
    )
    port map (
      ADR0 => M2_5_bdd0,
      ADR1 => rom1_addr(3),
      ADR2 => M2_5_58_0,
      ADR3 => M2_5_25_0,
      O => N647
    );
  M2_5_181_G : X_LUT4
    generic map(
      INIT => X"C08D",
      LOC => "SLICE_X23Y81"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N648
    );
  M2_6_161_F : X_LUT4
    generic map(
      INIT => X"44CC",
      LOC => "SLICE_X23Y77"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M2_6_93_0,
      ADR2 => VCC,
      ADR3 => M2_6_bdd0,
      O => N603
    );
  M2_6_161_G : X_LUT4
    generic map(
      INIT => X"AC2E",
      LOC => "SLICE_X23Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N604
    );
  M2_7_105_F : X_LUT4
    generic map(
      INIT => X"2E0C",
      LOC => "SLICE_X25Y79"
    )
    port map (
      ADR0 => N447_0,
      ADR1 => rom1_addr(3),
      ADR2 => M2_7_bdd0_0,
      ADR3 => sig_tank1rom10s(0),
      O => N621
    );
  M2_7_105_G : X_LUT4
    generic map(
      INIT => X"AC26",
      LOC => "SLICE_X25Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => rom1_addr(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N622
    );
  M2_0_252 : X_LUT4
    generic map(
      INIT => X"11D1",
      LOC => "SLICE_X27Y77"
    )
    port map (
      ADR0 => M2_0_bdd16_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => rom1_addr(2),
      ADR3 => M2_0_bdd13,
      O => M2_0_252_24133
    );
  M2_0_251 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X27Y77"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2_0_bdd6_0,
      ADR2 => rom1_addr(2),
      ADR3 => VCC,
      O => M2_0_251_24141
    );
  U3_RMcnt2_Q_mux0000_1_12 : X_LUT4
    generic map(
      INIT => X"4114",
      LOC => "SLICE_X44Y83"
    )
    port map (
      ADR0 => U3_RMcnt2_and0000,
      ADR1 => U3_RMcnt2(1),
      ADR2 => U3_rise2_9628,
      ADR3 => U3_RMcnt2(0),
      O => U3_RMcnt2_Q_mux0000_1_11_24167
    );
  U3_RMcnt2_Q_mux0000_1_11 : X_LUT4
    generic map(
      INIT => X"EBBE",
      LOC => "SLICE_X44Y83"
    )
    port map (
      ADR0 => U3_RMcnt2_and0000,
      ADR1 => U3_RMcnt2(1),
      ADR2 => U3_rise2_9628,
      ADR3 => U3_RMcnt2(0),
      O => U3_RMcnt2_Q_mux0000_1_1
    );
  U3_RMcnt2_1 : X_FF
    generic map(
      LOC => "SLICE_X44Y83",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_1_DXMUX_24179,
      CE => U3_RMcnt2_1_CEINV_24159,
      CLK => U3_RMcnt2_1_CLKINV_24160,
      SET => U3_RMcnt2_1_FFX_SET,
      RST => U3_RMcnt2_1_FFX_RSTAND_24186,
      O => U3_RMcnt2(1)
    );
  U3_RMcnt2_1_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X44Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_1_and0001,
      O => U3_RMcnt2_1_FFX_SET
    );
  U3_RMcnt2_1_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X44Y83",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_1_and0000,
      O => U3_RMcnt2_1_FFX_RSTAND_24186
    );
  M2_2_262 : X_LUT4
    generic map(
      INIT => X"F8F2",
      LOC => "SLICE_X29Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M2_0_bdd13,
      O => M2_2_262_24201
    );
  M2_2_261 : X_LUT4
    generic map(
      INIT => X"3F3F",
      LOC => "SLICE_X29Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => VCC,
      O => M2_2_261_24210
    );
  U3_RMcnt2_Q_mux0000_2_11 : X_LUT4
    generic map(
      INIT => X"A69A",
      LOC => "SLICE_X44Y81"
    )
    port map (
      ADR0 => U3_RMcnt2(2),
      ADR1 => U3_RMcnt2(1),
      ADR2 => U3_rise2_9628,
      ADR3 => U3_RMcnt2(0),
      O => U3_RMcnt2_Q_mux0000_2_1
    );
  U3_RMht2_2_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X44Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RMht2(2),
      ADR3 => VCC,
      O => U3_RMht2_2_rt_24244
    );
  U3_RMcnt2_2 : X_FF
    generic map(
      LOC => "SLICE_X44Y81",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_2_DXMUX_24248,
      CE => U3_RMcnt2_2_CEINV_24225,
      CLK => U3_RMcnt2_2_CLKINV_24226,
      SET => U3_RMcnt2_2_FFX_SET,
      RST => U3_RMcnt2_2_FFX_RSTAND_24255,
      O => U3_RMcnt2(2)
    );
  U3_RMcnt2_2_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X44Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_2_and0001,
      O => U3_RMcnt2_2_FFX_SET
    );
  U3_RMcnt2_2_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X44Y81",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_2_and0000,
      O => U3_RMcnt2_2_FFX_RSTAND_24255
    );
  U3_RMcnt2_Q_mux0000_4_11 : X_LUT4
    generic map(
      INIT => X"DB24",
      LOC => "SLICE_X46Y79"
    )
    port map (
      ADR0 => U3_RMcnt2(3),
      ADR1 => U3_rise2_9628,
      ADR2 => N187_0,
      ADR3 => U3_RMcnt2(4),
      O => U3_RMcnt2_Q_mux0000_4_1
    );
  U3_destroy2_mux001727 : X_LUT4
    generic map(
      INIT => X"F2F0",
      LOC => "SLICE_X33Y32"
    )
    port map (
      ADR0 => U3_blue_and0000_0,
      ADR1 => U3_B_and0000,
      ADR2 => U3_destroy2_mux001719,
      ADR3 => U3_tank1HP_2_Q,
      O => U3_destroy2_mux001727_26319
    );
  U3_tank2HP_mux0007_2_Q : X_LUT4
    generic map(
      INIT => X"02F7",
      LOC => "SLICE_X34Y32"
    )
    port map (
      ADR0 => U3_blue_and0002_0,
      ADR1 => N29_0,
      ADR2 => U3_N30,
      ADR3 => N28_0,
      O => U3_tank2HP_mux0007_2_Q_26337
    );
  U3_tank2HP_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X34Y32",
      INIT => '0'
    )
    port map (
      I => U3_tank2HP_0_DYMUX_26340,
      GE => VCC,
      CLK => NlwInverterSignal_U3_tank2HP_0_CLK,
      SET => GND,
      RST => GND,
      O => U3_tank2HP_0_Q
    );
  U3_destroy2_mux001754 : X_LUT4
    generic map(
      INIT => X"FFF3",
      LOC => "SLICE_X34Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_0,
      ADR2 => U3_N30,
      ADR3 => U3_blue_and0002_0,
      O => U3_destroy2_mux001754_26349
    );
  U3_font2_mux0007_0_1 : X_LUT4
    generic map(
      INIT => X"0A4E",
      LOC => "SLICE_X44Y66"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => U3_RMht2(0),
      ADR2 => U3_font2_0_and0000_bdd0,
      ADR3 => N22_0,
      O => U3_font2_mux0007(0)
    );
  U3_font2_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X44Y66",
      INIT => '0'
    )
    port map (
      I => U3_font2_0_DYMUX_26374,
      GE => VCC,
      CLK => NlwInverterSignal_U3_font2_0_CLK,
      SET => U3_font2_0_FFY_SET,
      RST => U3_font2_0_FFY_RSTAND_26381,
      O => U3_font2(0)
    );
  U3_font2_0_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X44Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_0_and0001,
      O => U3_font2_0_FFY_SET
    );
  U3_font2_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X44Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_0_and0000_pack_2,
      O => U3_font2_0_FFY_RSTAND_26381
    );
  U3_font2_0_and000011 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X44Y66"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => U3_font2_0_and0000_bdd0,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => VCC,
      O => U3_font2_0_and0000_pack_2
    );
  U3_font2_mux0007_1_1114 : X_LUT4
    generic map(
      INIT => X"8DCC",
      LOC => "SLICE_X44Y65"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => U3_font2_mux0007_1_180,
      ADR2 => U3_font2_1_and0000_bdd0,
      ADR3 => who_present_state_FSM_FFd2_10509,
      O => U3_font2_mux0007(1)
    );
  U3_font2_1 : X_LATCHE
    generic map(
      LOC => "SLICE_X44Y65",
      INIT => '0'
    )
    port map (
      I => U3_font2_1_DYMUX_26414,
      GE => VCC,
      CLK => NlwInverterSignal_U3_font2_1_CLK,
      SET => U3_font2_1_FFY_SET,
      RST => U3_font2_1_FFY_RSTAND_26421,
      O => U3_font2(1)
    );
  U3_font2_1_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X44Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_1_and0001,
      O => U3_font2_1_FFY_SET
    );
  U3_font2_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X44Y65",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_1_and0000_pack_4,
      O => U3_font2_1_FFY_RSTAND_26421
    );
  U3_font2_1_and000011 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X44Y65"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => U3_font2_1_and0000_bdd0,
      ADR3 => VCC,
      O => U3_font2_1_and0000_pack_4
    );
  U3_font2_mux0007_2_5128 : X_LUT4
    generic map(
      INIT => X"CC5C",
      LOC => "SLICE_X46Y73"
    )
    port map (
      ADR0 => U3_font2_2_and0000_bdd0,
      ADR1 => U3_font2_mux0007_2_596,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => U3_font2_mux0007(2)
    );
  U3_font2_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X46Y73",
      INIT => '0'
    )
    port map (
      I => U3_font2_2_DYMUX_26454,
      GE => VCC,
      CLK => NlwInverterSignal_U3_font2_2_CLK,
      SET => U3_font2_2_FFY_SET,
      RST => U3_font2_2_FFY_RSTAND_26461,
      O => U3_font2(2)
    );
  U3_font2_2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X46Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_2_and0001,
      O => U3_font2_2_FFY_SET
    );
  U3_font2_2_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X46Y73",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_2_and0000_pack_4,
      O => U3_font2_2_FFY_RSTAND_26461
    );
  U3_font2_2_and000011 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X46Y73"
    )
    port map (
      ADR0 => U3_font2_2_and0000_bdd0,
      ADR1 => who_present_state_FSM_FFd1_10324,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => VCC,
      O => U3_font2_2_and0000_pack_4
    );
  U3_font2_mux0007_3_1130 : X_LUT4
    generic map(
      INIT => X"B0F4",
      LOC => "SLICE_X45Y71"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => U3_font2_mux0007_3_197,
      ADR3 => U3_font2_3_and0000_bdd0,
      O => U3_font2_mux0007(3)
    );
  U3_font2_3 : X_LATCHE
    generic map(
      LOC => "SLICE_X45Y71",
      INIT => '0'
    )
    port map (
      I => U3_font2_3_DYMUX_26494,
      GE => VCC,
      CLK => NlwInverterSignal_U3_font2_3_CLK,
      SET => U3_font2_3_FFY_SET,
      RST => U3_font2_3_FFY_RSTAND_26501,
      O => U3_font2(3)
    );
  U3_font2_3_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_3_and0001,
      O => U3_font2_3_FFY_SET
    );
  U3_font2_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X45Y71",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_3_and0000_pack_4,
      O => U3_font2_3_FFY_RSTAND_26501
    );
  U3_font2_3_and000011 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X45Y71"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => VCC,
      ADR3 => U3_font2_3_and0000_bdd0,
      O => U3_font2_3_and0000_pack_4
    );
  U3_RMcnt2_Q_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"80DF",
      LOC => "SLICE_X45Y79"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => U3_RMht2(0),
      ADR2 => U3_C2_not000186,
      ADR3 => U3_RMcnt2(0),
      O => U3_RMcnt2_Q_mux0000_0_Q
    );
  U3_RMcnt2_0 : X_FF
    generic map(
      LOC => "SLICE_X45Y79",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_0_DYMUX_26537,
      CE => U3_RMcnt2_0_CEINV_26526,
      CLK => U3_RMcnt2_0_CLKINV_26527,
      SET => U3_RMcnt2_0_FFY_SET,
      RST => U3_RMcnt2_0_FFY_RSTAND_26545,
      O => U3_RMcnt2(0)
    );
  U3_RMcnt2_0_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_0_and0001,
      O => U3_RMcnt2_0_FFY_SET
    );
  U3_RMcnt2_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X45Y79",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_0_and0000_pack_3,
      O => U3_RMcnt2_0_FFY_RSTAND_26545
    );
  U3_RMcnt2_0_and00001 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X45Y79"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => U3_RMht2(0),
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_C2_not000186,
      O => U3_RMcnt2_0_and0000_pack_3
    );
  who_present_state_FSM_FFd2_In2 : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X39Y42"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd2_10509,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => who_present_state_FSM_N0,
      O => who_present_state_FSM_FFd2_In
    );
  who_present_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X39Y42",
      INIT => '0'
    )
    port map (
      I => who_present_state_FSM_FFd2_DYMUX_26574,
      CE => VCC,
      CLK => who_present_state_FSM_FFd2_CLKINV_26563,
      SET => who_present_state_FSM_FFd2_FFY_SET,
      RST => GND,
      O => who_present_state_FSM_FFd2_10509
    );
  who_present_state_FSM_FFd2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X39Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => who_present_state_FSM_FFd2_FFY_SET
    );
  selector_green_1_2 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X39Y42"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd2_10509,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => selector_green_1_2_26586
    );
  U3_CM1_Q_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"B8F0",
      LOC => "SLICE_X54Y20"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(0),
      ADR1 => ld_0_OBUF_10168,
      ADR2 => U3_CM1_add0000(0),
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_CM1_Q_mux0000(0)
    );
  U3_CM1_0 : X_FF
    generic map(
      LOC => "SLICE_X54Y20",
      INIT => '0'
    )
    port map (
      I => U3_CM1_0_DYMUX_26613,
      CE => U3_CM1_0_CEINV_26602,
      CLK => U3_CM1_0_CLKINV_26603,
      SET => U3_CM1_0_FFY_SET,
      RST => U3_CM1_0_FFY_RSTAND_26621,
      O => U3_CM1(0)
    );
  U3_CM1_0_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X54Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_0_and0001,
      O => U3_CM1_0_FFY_SET
    );
  U3_CM1_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X54Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_0_and0000_pack_4,
      O => U3_CM1_0_FFY_RSTAND_26621
    );
  U3_CM1_0_and00001 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X54Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => ld_0_OBUF_10168,
      ADR2 => U3_CM1_add0000_1(0),
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_CM1_0_and0000_pack_4
    );
  U3_CM1_Q_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X53Y20"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => U3_CM1_add0000(1),
      ADR2 => VCC,
      ADR3 => U3_CM1_add0000_1(1),
      O => U3_CM1_Q_mux0000(1)
    );
  U3_CM1_1 : X_FF
    generic map(
      LOC => "SLICE_X53Y20",
      INIT => '0'
    )
    port map (
      I => U3_CM1_1_DYMUX_26656,
      CE => U3_CM1_1_CEINV_26644,
      CLK => U3_CM1_1_CLKINV_26645,
      SET => U3_CM1_1_FFY_SET,
      RST => U3_CM1_1_FFY_RSTAND_26664,
      O => U3_CM1(1)
    );
  U3_CM1_1_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X53Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_1_and0001,
      O => U3_CM1_1_FFY_SET
    );
  U3_CM1_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X53Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_1_and0000_pack_2,
      O => U3_CM1_1_FFY_RSTAND_26664
    );
  U3_CM1_1_and00001 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X53Y20"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => VCC,
      ADR2 => ld_0_OBUF_10168,
      ADR3 => U3_CM1_add0000_1(1),
      O => U3_CM1_1_and0000_pack_2
    );
  U3_CM1_Q_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X52Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_gameA_0,
      ADR2 => U3_CM1_add0000_1(2),
      ADR3 => U3_CM1_add0000(2),
      O => U3_CM1_Q_mux0000(2)
    );
  U3_CM1_2 : X_FF
    generic map(
      LOC => "SLICE_X52Y22",
      INIT => '1'
    )
    port map (
      I => U3_CM1_2_DYMUX_26699,
      CE => U3_CM1_2_CEINV_26687,
      CLK => U3_CM1_2_CLKINV_26688,
      SET => U3_CM1_2_FFY_SET,
      RST => U3_CM1_2_FFY_RSTAND_26707,
      O => U3_CM1(2)
    );
  U3_CM1_2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_2_and0001,
      O => U3_CM1_2_FFY_SET
    );
  U3_CM1_2_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X52Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_2_and0000_pack_2,
      O => U3_CM1_2_FFY_RSTAND_26707
    );
  U3_CM1_2_and00001 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X52Y22"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => VCC,
      ADR2 => U3_CM1_add0000_1(2),
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_CM1_2_and0000_pack_2
    );
  U3_CM1_Q_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X52Y24"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(3),
      ADR1 => U3_CM1_add0000(3),
      ADR2 => sig_gameA_0,
      ADR3 => VCC,
      O => U3_CM1_Q_mux0000(3)
    );
  U3_CM1_3 : X_FF
    generic map(
      LOC => "SLICE_X52Y24",
      INIT => '0'
    )
    port map (
      I => U3_CM1_3_DYMUX_26742,
      CE => U3_CM1_3_CEINV_26730,
      CLK => U3_CM1_3_CLKINV_26731,
      SET => U3_CM1_3_FFY_SET,
      RST => U3_CM1_3_FFY_RSTAND_26750,
      O => U3_CM1(3)
    );
  U3_CM1_3_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_3_and0001,
      O => U3_CM1_3_FFY_SET
    );
  U3_CM1_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X52Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_3_and0000_pack_2,
      O => U3_CM1_3_FFY_RSTAND_26750
    );
  U3_CM1_3_and00001 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X52Y24"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(3),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => VCC,
      ADR3 => ld_0_OBUF_10168,
      O => U3_CM1_3_and0000_pack_2
    );
  U3_CM2_Q_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"CAAA",
      LOC => "SLICE_X49Y26"
    )
    port map (
      ADR0 => U3_CM2_sub0000_0(0),
      ADR1 => U3_C2(0),
      ADR2 => ld_0_OBUF_10168,
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_CM2_Q_mux0000(0)
    );
  U3_CM2_0 : X_FF
    generic map(
      LOC => "SLICE_X49Y26",
      INIT => '0'
    )
    port map (
      I => U3_CM2_0_DYMUX_26785,
      CE => U3_CM2_0_CEINV_26774,
      CLK => U3_CM2_0_CLKINV_26775,
      SET => U3_CM2_0_FFY_SET,
      RST => U3_CM2_0_FFY_RSTAND_26793,
      O => U3_CM2(0)
    );
  U3_CM2_0_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X49Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_0_and0001,
      O => U3_CM2_0_FFY_SET
    );
  U3_CM2_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X49Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_0_and0000_pack_4,
      O => U3_CM2_0_FFY_RSTAND_26793
    );
  U3_CM2_0_and00001 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X49Y26"
    )
    port map (
      ADR0 => U3_C2(0),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_0_OBUF_10168,
      ADR3 => VCC,
      O => U3_CM2_0_and0000_pack_4
    );
  U3_CM1_Q_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X53Y24"
    )
    port map (
      ADR0 => U3_CM1_add0000(4),
      ADR1 => U3_CM1_add0000_1(4),
      ADR2 => sig_gameA_0,
      ADR3 => VCC,
      O => U3_CM1_Q_mux0000(4)
    );
  U3_CM1_4 : X_FF
    generic map(
      LOC => "SLICE_X53Y24",
      INIT => '1'
    )
    port map (
      I => U3_CM1_4_DYMUX_26828,
      CE => U3_CM1_4_CEINV_26816,
      CLK => U3_CM1_4_CLKINV_26817,
      SET => U3_CM1_4_FFY_SET,
      RST => U3_CM1_4_FFY_RSTAND_26836,
      O => U3_CM1(4)
    );
  U3_CM1_4_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X53Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_4_and0001,
      O => U3_CM1_4_FFY_SET
    );
  U3_CM1_4_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X53Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_4_and0000_pack_2,
      O => U3_CM1_4_FFY_RSTAND_26836
    );
  U3_CM1_4_and00001 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X53Y24"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => U3_CM1_add0000_1(4),
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => VCC,
      O => U3_CM1_4_and0000_pack_2
    );
  U3_CM2_Q_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X48Y27"
    )
    port map (
      ADR0 => U3_CM2_sub0000_0(1),
      ADR1 => U3_CM2_sub0000(1),
      ADR2 => sig_gameA_0,
      ADR3 => VCC,
      O => U3_CM2_Q_mux0000(1)
    );
  U3_CM2_1 : X_FF
    generic map(
      LOC => "SLICE_X48Y27",
      INIT => '0'
    )
    port map (
      I => U3_CM2_1_DYMUX_26871,
      CE => U3_CM2_1_CEINV_26859,
      CLK => U3_CM2_1_CLKINV_26860,
      SET => U3_CM2_1_FFY_SET,
      RST => U3_CM2_1_FFY_RSTAND_26879,
      O => U3_CM2(1)
    );
  U3_CM2_1_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X48Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_1_and0001,
      O => U3_CM2_1_FFY_SET
    );
  U3_CM2_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X48Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_1_and0000_pack_2,
      O => U3_CM2_1_FFY_RSTAND_26879
    );
  U3_CM2_1_and00001 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X48Y27"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => ld_0_OBUF_10168,
      ADR2 => U3_CM2_sub0000(1),
      ADR3 => VCC,
      O => U3_CM2_1_and0000_pack_2
    );
  U3_CM1_Q_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X52Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000(5),
      ADR2 => U3_CM1_add0000_1(5),
      ADR3 => sig_gameA_0,
      O => U3_CM1_Q_mux0000(5)
    );
  U3_CM1_5 : X_FF
    generic map(
      LOC => "SLICE_X52Y23",
      INIT => '0'
    )
    port map (
      I => U3_CM1_5_DYMUX_26914,
      CE => U3_CM1_5_CEINV_26902,
      CLK => U3_CM1_5_CLKINV_26903,
      SET => U3_CM1_5_FFY_SET,
      RST => U3_CM1_5_FFY_RSTAND_26922,
      O => U3_CM1(5)
    );
  U3_CM1_5_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X52Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_5_and0001,
      O => U3_CM1_5_FFY_SET
    );
  U3_CM1_5_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X52Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_5_and0000_pack_2,
      O => U3_CM1_5_FFY_RSTAND_26922
    );
  U3_CM1_5_and00001 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X52Y23"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => VCC,
      ADR2 => U3_CM1_add0000_1(5),
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_CM1_5_and0000_pack_2
    );
  U3_CM2_Q_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X48Y32"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => U3_CM2_sub0000(2),
      ADR2 => U3_CM2_sub0000_0(2),
      ADR3 => VCC,
      O => U3_CM2_Q_mux0000(2)
    );
  U3_CM2_2 : X_FF
    generic map(
      LOC => "SLICE_X48Y32",
      INIT => '1'
    )
    port map (
      I => U3_CM2_2_DYMUX_26957,
      CE => U3_CM2_2_CEINV_26945,
      CLK => U3_CM2_2_CLKINV_26946,
      SET => U3_CM2_2_FFY_SET,
      RST => U3_CM2_2_FFY_RSTAND_26965,
      O => U3_CM2(2)
    );
  U3_CM2_2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_2_and0001,
      O => U3_CM2_2_FFY_SET
    );
  U3_CM2_2_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_2_and0000_pack_2,
      O => U3_CM2_2_FFY_RSTAND_26965
    );
  U3_CM2_2_and00001 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X48Y32"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_CM2_sub0000(2),
      ADR2 => ld_0_OBUF_10168,
      ADR3 => VCC,
      O => U3_CM2_2_and0000_pack_2
    );
  U3_CM1_Q_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X53Y22"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(6),
      ADR1 => U3_CM1_add0000(6),
      ADR2 => sig_gameA_0,
      ADR3 => VCC,
      O => U3_CM1_Q_mux0000(6)
    );
  U3_CM1_6 : X_FF
    generic map(
      LOC => "SLICE_X53Y22",
      INIT => '1'
    )
    port map (
      I => U3_CM1_6_DYMUX_27000,
      CE => U3_CM1_6_CEINV_26988,
      CLK => U3_CM1_6_CLKINV_26989,
      SET => U3_CM1_6_FFY_SET,
      RST => U3_CM1_6_FFY_RSTAND_27008,
      O => U3_CM1(6)
    );
  U3_CM1_6_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X53Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_6_and0001,
      O => U3_CM1_6_FFY_SET
    );
  U3_CM1_6_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X53Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_6_and0000_pack_2,
      O => U3_CM1_6_FFY_RSTAND_27008
    );
  U3_CM1_6_and00001 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X53Y22"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(6),
      ADR1 => ld_0_OBUF_10168,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => VCC,
      O => U3_CM1_6_and0000_pack_2
    );
  U3_CM2_Q_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X48Y28"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => U3_CM2_sub0000_0(3),
      ADR2 => VCC,
      ADR3 => U3_CM2_sub0000(3),
      O => U3_CM2_Q_mux0000(3)
    );
  U3_CM2_3 : X_FF
    generic map(
      LOC => "SLICE_X48Y28",
      INIT => '0'
    )
    port map (
      I => U3_CM2_3_DYMUX_27043,
      CE => U3_CM2_3_CEINV_27031,
      CLK => U3_CM2_3_CLKINV_27032,
      SET => U3_CM2_3_FFY_SET,
      RST => U3_CM2_3_FFY_RSTAND_27051,
      O => U3_CM2(3)
    );
  U3_CM2_3_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_3_and0001,
      O => U3_CM2_3_FFY_SET
    );
  U3_CM2_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_3_and0000_pack_2,
      O => U3_CM2_3_FFY_RSTAND_27051
    );
  U3_CM2_3_and00001 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X48Y28"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => VCC,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_CM2_sub0000(3),
      O => U3_CM2_3_and0000_pack_2
    );
  U3_CM1_Q_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X54Y23"
    )
    port map (
      ADR0 => U3_CM1_add0000(7),
      ADR1 => U3_CM1_add0000_1(7),
      ADR2 => VCC,
      ADR3 => sig_gameA_0,
      O => U3_CM1_Q_mux0000(7)
    );
  U3_CM1_7 : X_FF
    generic map(
      LOC => "SLICE_X54Y23",
      INIT => '0'
    )
    port map (
      I => U3_CM1_7_DYMUX_27086,
      CE => U3_CM1_7_CEINV_27074,
      CLK => U3_CM1_7_CLKINV_27075,
      SET => U3_CM1_7_FFY_SET,
      RST => U3_CM1_7_FFY_RSTAND_27094,
      O => U3_CM1(7)
    );
  U3_CM1_7_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X54Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_7_and0001,
      O => U3_CM1_7_FFY_SET
    );
  U3_CM1_7_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X54Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_7_and0000_pack_2,
      O => U3_CM1_7_FFY_RSTAND_27094
    );
  U3_CM1_7_and00001 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X54Y23"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => U3_CM1_add0000_1(7),
      ADR2 => VCC,
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_CM1_7_and0000_pack_2
    );
  U3_CM2_Q_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X46Y28"
    )
    port map (
      ADR0 => U3_CM2_sub0000(4),
      ADR1 => U3_CM2_sub0000_0(4),
      ADR2 => sig_gameA_0,
      ADR3 => VCC,
      O => U3_CM2_Q_mux0000(4)
    );
  U3_CM2_4 : X_FF
    generic map(
      LOC => "SLICE_X46Y28",
      INIT => '1'
    )
    port map (
      I => U3_CM2_4_DYMUX_27129,
      CE => U3_CM2_4_CEINV_27117,
      CLK => U3_CM2_4_CLKINV_27118,
      SET => U3_CM2_4_FFY_SET,
      RST => U3_CM2_4_FFY_RSTAND_27137,
      O => U3_CM2(4)
    );
  U3_CM2_4_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X46Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_4_and0001,
      O => U3_CM2_4_FFY_SET
    );
  U3_CM2_4_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X46Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_4_and0000_pack_2,
      O => U3_CM2_4_FFY_RSTAND_27137
    );
  U3_CM2_4_and00001 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X46Y28"
    )
    port map (
      ADR0 => U3_CM2_sub0000(4),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_0_OBUF_10168,
      ADR3 => VCC,
      O => U3_CM2_4_and0000_pack_2
    );
  U3_CM1_Q_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X55Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000_1(8),
      ADR2 => sig_gameA_0,
      ADR3 => U3_CM1_add0000(8),
      O => U3_CM1_Q_mux0000(8)
    );
  U3_CM1_8 : X_FF
    generic map(
      LOC => "SLICE_X55Y27",
      INIT => '0'
    )
    port map (
      I => U3_CM1_8_DYMUX_27172,
      CE => U3_CM1_8_CEINV_27160,
      CLK => U3_CM1_8_CLKINV_27161,
      SET => U3_CM1_8_FFY_SET,
      RST => U3_CM1_8_FFY_RSTAND_27180,
      O => U3_CM1(8)
    );
  U3_CM1_8_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_8_and0001,
      O => U3_CM1_8_FFY_SET
    );
  U3_CM1_8_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_8_and0000_pack_2,
      O => U3_CM1_8_FFY_RSTAND_27180
    );
  U3_CM1_8_and00001 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X55Y27"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => U3_CM1_add0000_1(8),
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => VCC,
      O => U3_CM1_8_and0000_pack_2
    );
  U3_CM2_Q_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X48Y26"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => U3_CM2_sub0000_0(5),
      ADR2 => U3_CM2_sub0000(5),
      ADR3 => VCC,
      O => U3_CM2_Q_mux0000(5)
    );
  U3_CM2_5 : X_FF
    generic map(
      LOC => "SLICE_X48Y26",
      INIT => '0'
    )
    port map (
      I => U3_CM2_5_DYMUX_27215,
      CE => U3_CM2_5_CEINV_27203,
      CLK => U3_CM2_5_CLKINV_27204,
      SET => U3_CM2_5_FFY_SET,
      RST => U3_CM2_5_FFY_RSTAND_27223,
      O => U3_CM2(5)
    );
  U3_CM2_5_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X48Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_5_and0001,
      O => U3_CM2_5_FFY_SET
    );
  U3_CM2_5_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X48Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_5_and0000_pack_2,
      O => U3_CM2_5_FFY_RSTAND_27223
    );
  U3_CM2_5_and00001 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X48Y26"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => ld_0_OBUF_10168,
      ADR2 => U3_CM2_sub0000(5),
      ADR3 => VCC,
      O => U3_CM2_5_and0000_pack_2
    );
  U3_CM1_Q_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X55Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000(9),
      ADR2 => sig_gameA_0,
      ADR3 => U3_CM1_add0000_1(9),
      O => U3_CM1_Q_mux0000(9)
    );
  U3_CM1_9 : X_FF
    generic map(
      LOC => "SLICE_X55Y28",
      INIT => '0'
    )
    port map (
      I => U3_CM1_9_DYMUX_27258,
      CE => U3_CM1_9_CEINV_27246,
      CLK => U3_CM1_9_CLKINV_27247,
      SET => U3_CM1_9_FFY_SET,
      RST => U3_CM1_9_FFY_RSTAND_27266,
      O => U3_CM1(9)
    );
  U3_CM1_9_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_9_and0001,
      O => U3_CM1_9_FFY_SET
    );
  U3_CM1_9_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X55Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM1_9_and0000_pack_2,
      O => U3_CM1_9_FFY_RSTAND_27266
    );
  U3_CM1_9_and00001 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X55Y28"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => U3_CM1_add0000_1(9),
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => VCC,
      O => U3_CM1_9_and0000_pack_2
    );
  U3_CM2_Q_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X48Y29"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => U3_CM2_sub0000_0(6),
      ADR2 => U3_CM2_sub0000(6),
      ADR3 => VCC,
      O => U3_CM2_Q_mux0000(6)
    );
  U3_CM2_6 : X_FF
    generic map(
      LOC => "SLICE_X48Y29",
      INIT => '1'
    )
    port map (
      I => U3_CM2_6_DYMUX_27301,
      CE => U3_CM2_6_CEINV_27289,
      CLK => U3_CM2_6_CLKINV_27290,
      SET => U3_CM2_6_FFY_SET,
      RST => U3_CM2_6_FFY_RSTAND_27309,
      O => U3_CM2(6)
    );
  U3_CM2_6_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_6_and0001,
      O => U3_CM2_6_FFY_SET
    );
  U3_CM2_6_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_6_and0000_pack_2,
      O => U3_CM2_6_FFY_RSTAND_27309
    );
  U3_CM2_6_and00001 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X48Y29"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => VCC,
      ADR2 => U3_CM2_sub0000(6),
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_CM2_6_and0000_pack_2
    );
  U3_CM2_Q_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X48Y30"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => U3_CM2_sub0000_0(7),
      ADR2 => VCC,
      ADR3 => U3_CM2_sub0000(7),
      O => U3_CM2_Q_mux0000(7)
    );
  U3_CM2_7 : X_FF
    generic map(
      LOC => "SLICE_X48Y30",
      INIT => '0'
    )
    port map (
      I => U3_CM2_7_DYMUX_27344,
      CE => U3_CM2_7_CEINV_27332,
      CLK => U3_CM2_7_CLKINV_27333,
      SET => U3_CM2_7_FFY_SET,
      RST => U3_CM2_7_FFY_RSTAND_27352,
      O => U3_CM2(7)
    );
  U3_CM2_7_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X48Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_7_and0001,
      O => U3_CM2_7_FFY_SET
    );
  U3_CM2_7_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X48Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_7_and0000_pack_2,
      O => U3_CM2_7_FFY_RSTAND_27352
    );
  U3_CM2_7_and00001 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X48Y30"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_CM2_sub0000(7),
      ADR2 => ld_0_OBUF_10168,
      ADR3 => VCC,
      O => U3_CM2_7_and0000_pack_2
    );
  U3_CM2_Q_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X50Y30"
    )
    port map (
      ADR0 => sig_gameA_0,
      ADR1 => U3_CM2_sub0000_0(8),
      ADR2 => U3_CM2_sub0000(8),
      ADR3 => VCC,
      O => U3_CM2_Q_mux0000(8)
    );
  U3_CM2_8 : X_FF
    generic map(
      LOC => "SLICE_X50Y30",
      INIT => '0'
    )
    port map (
      I => U3_CM2_8_DYMUX_27387,
      CE => U3_CM2_8_CEINV_27375,
      CLK => U3_CM2_8_CLKINV_27376,
      SET => U3_CM2_8_FFY_SET,
      RST => U3_CM2_8_FFY_RSTAND_27395,
      O => U3_CM2(8)
    );
  U3_CM2_8_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_8_and0001,
      O => U3_CM2_8_FFY_SET
    );
  U3_CM2_8_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_8_and0000_pack_2,
      O => U3_CM2_8_FFY_RSTAND_27395
    );
  U3_CM2_8_and00001 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X50Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_CM2_sub0000(8),
      ADR3 => ld_0_OBUF_10168,
      O => U3_CM2_8_and0000_pack_2
    );
  U3_CM2_Q_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X48Y31"
    )
    port map (
      ADR0 => U3_CM2_sub0000_0(9),
      ADR1 => sig_gameA_0,
      ADR2 => VCC,
      ADR3 => U3_CM2_sub0000(9),
      O => U3_CM2_Q_mux0000(9)
    );
  U3_CM2_9 : X_FF
    generic map(
      LOC => "SLICE_X48Y31",
      INIT => '0'
    )
    port map (
      I => U3_CM2_9_DYMUX_27430,
      CE => U3_CM2_9_CEINV_27418,
      CLK => U3_CM2_9_CLKINV_27419,
      SET => U3_CM2_9_FFY_SET,
      RST => U3_CM2_9_FFY_RSTAND_27438,
      O => U3_CM2(9)
    );
  U3_CM2_9_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_9_and0001,
      O => U3_CM2_9_FFY_SET
    );
  U3_CM2_9_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_CM2_9_and0000_pack_2,
      O => U3_CM2_9_FFY_RSTAND_27438
    );
  U3_CM2_9_and00001 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X48Y31"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => VCC,
      ADR2 => ld_0_OBUF_10168,
      ADR3 => U3_CM2_sub0000(9),
      O => U3_CM2_9_and0000_pack_2
    );
  U3_RM1_mux0002_9_1 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X49Y59"
    )
    port map (
      ADR0 => U3_N14,
      ADR1 => VCC,
      ADR2 => U3_RM1_share0000(0),
      ADR3 => VCC,
      O => U3_RM1_mux0002(9)
    );
  U3_RM1_0 : X_FF
    generic map(
      LOC => "SLICE_X49Y59",
      INIT => '0'
    )
    port map (
      I => U3_RM1_1_DYMUX_27470,
      CE => U3_RM1_1_CEINV_27458,
      CLK => U3_RM1_1_CLKINV_27459,
      SET => U3_RM1_1_SRINV_27460,
      RST => GND,
      O => U3_RM1(0)
    );
  U3_RM1_mux0002_8_1 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X49Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM1_share0000(1),
      ADR2 => U3_N14,
      ADR3 => VCC,
      O => U3_RM1_mux0002(8)
    );
  U3_RM1_1 : X_FF
    generic map(
      LOC => "SLICE_X49Y59",
      INIT => '0'
    )
    port map (
      I => U3_RM1_1_DXMUX_27486,
      CE => U3_RM1_1_CEINV_27458,
      CLK => U3_RM1_1_CLKINV_27459,
      SET => U3_RM1_1_SRINV_27460,
      RST => GND,
      O => U3_RM1(1)
    );
  U3_RM1_mux0002_7_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X48Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N14,
      ADR2 => VCC,
      ADR3 => U3_RM1_share0000(2),
      O => U3_RM1_mux0002(7)
    );
  U3_RM1_2 : X_FF
    generic map(
      LOC => "SLICE_X48Y61",
      INIT => '0'
    )
    port map (
      I => U3_RM1_3_DYMUX_27514,
      CE => U3_RM1_3_CEINV_27502,
      CLK => U3_RM1_3_CLKINV_27503,
      SET => U3_RM1_3_SRINV_27504,
      RST => GND,
      O => U3_RM1(2)
    );
  U3_RM1_mux0002_6_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X48Y61"
    )
    port map (
      ADR0 => U3_RM1_share0000(3),
      ADR1 => U3_N14,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM1_mux0002(6)
    );
  U3_RM1_3 : X_FF
    generic map(
      LOC => "SLICE_X48Y61",
      INIT => '0'
    )
    port map (
      I => U3_RM1_3_DXMUX_27530,
      CE => U3_RM1_3_CEINV_27502,
      CLK => U3_RM1_3_CLKINV_27503,
      SET => GND,
      RST => U3_RM1_3_SRINV_27504,
      O => U3_RM1(3)
    );
  U3_RM2_mux0002_9_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X46Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N15,
      ADR2 => VCC,
      ADR3 => U3_RM2_share0000(0),
      O => U3_RM2_mux0002(9)
    );
  U3_RM2_0 : X_FF
    generic map(
      LOC => "SLICE_X46Y83",
      INIT => '0'
    )
    port map (
      I => U3_RM2_1_DYMUX_27559,
      CE => U3_RM2_1_CEINV_27547,
      CLK => U3_RM2_1_CLKINV_27548,
      SET => U3_RM2_1_SRINV_27549,
      RST => GND,
      O => U3_RM2(0)
    );
  U3_RM2_mux0002_8_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X46Y83"
    )
    port map (
      ADR0 => U3_RM2_share0000(1),
      ADR1 => U3_N15,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM2_mux0002(8)
    );
  U3_RM2_1 : X_FF
    generic map(
      LOC => "SLICE_X46Y83",
      INIT => '0'
    )
    port map (
      I => U3_RM2_1_DXMUX_27575,
      CE => U3_RM2_1_CEINV_27547,
      CLK => U3_RM2_1_CLKINV_27548,
      SET => U3_RM2_1_SRINV_27549,
      RST => GND,
      O => U3_RM2(1)
    );
  U3_RM1_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X51Y62"
    )
    port map (
      ADR0 => U3_N14,
      ADR1 => U3_RM1_share0000(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM1_mux0002(5)
    );
  U3_RM1_4 : X_FF
    generic map(
      LOC => "SLICE_X51Y62",
      INIT => '0'
    )
    port map (
      I => U3_RM1_4_DYMUX_27600,
      CE => U3_RM1_4_CEINV_27588,
      CLK => U3_RM1_4_CLKINV_27589,
      SET => U3_RM1_4_FFY_SET,
      RST => GND,
      O => U3_RM1(4)
    );
  U3_RM1_4_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X51Y62",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_RM1_4_FFY_SET
    );
  U3_RM2_mux0002_7_1 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X48Y85"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2_share0000(2),
      ADR2 => U3_N15,
      ADR3 => VCC,
      O => U3_RM2_mux0002(7)
    );
  U3_RM2_2 : X_FF
    generic map(
      LOC => "SLICE_X48Y85",
      INIT => '0'
    )
    port map (
      I => U3_RM2_3_DYMUX_27628,
      CE => U3_RM2_3_CEINV_27616,
      CLK => U3_RM2_3_CLKINV_27617,
      SET => U3_RM2_3_SRINV_27618,
      RST => GND,
      O => U3_RM2(2)
    );
  U3_RM2_mux0002_6_1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X48Y85"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_N15,
      ADR3 => U3_RM2_share0000(3),
      O => U3_RM2_mux0002(6)
    );
  U3_RM2_3 : X_FF
    generic map(
      LOC => "SLICE_X48Y85",
      INIT => '0'
    )
    port map (
      I => U3_RM2_3_DXMUX_27644,
      CE => U3_RM2_3_CEINV_27616,
      CLK => U3_RM2_3_CLKINV_27617,
      SET => GND,
      RST => U3_RM2_3_SRINV_27618,
      O => U3_RM2(3)
    );
  U3_RM1_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"FF33",
      LOC => "SLICE_X48Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N14,
      ADR2 => VCC,
      ADR3 => U3_RM1_share0000(6),
      O => U3_RM1_mux0002(3)
    );
  U3_RM1_6 : X_FF
    generic map(
      LOC => "SLICE_X48Y58",
      INIT => '1'
    )
    port map (
      I => U3_RM1_7_DYMUX_27673,
      CE => U3_RM1_7_CEINV_27661,
      CLK => U3_RM1_7_CLKINV_27662,
      SET => U3_RM1_7_SRINV_27663,
      RST => GND,
      O => U3_RM1(6)
    );
  U3_RM1_mux0002_2_1 : X_LUT4
    generic map(
      INIT => X"AAFF",
      LOC => "SLICE_X48Y58"
    )
    port map (
      ADR0 => U3_RM1_share0000(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_N14,
      O => U3_RM1_mux0002(2)
    );
  U3_RM1_7 : X_FF
    generic map(
      LOC => "SLICE_X48Y58",
      INIT => '1'
    )
    port map (
      I => U3_RM1_7_DXMUX_27689,
      CE => U3_RM1_7_CEINV_27661,
      CLK => U3_RM1_7_CLKINV_27662,
      SET => U3_RM1_7_SRINV_27663,
      RST => GND,
      O => U3_RM1(7)
    );
  U3_RM2_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X46Y85"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_N15,
      ADR2 => VCC,
      ADR3 => U3_RM2_share0000(4),
      O => U3_RM2_mux0002(5)
    );
  U3_RM2_4 : X_FF
    generic map(
      LOC => "SLICE_X46Y85",
      INIT => '0'
    )
    port map (
      I => U3_RM2_5_DYMUX_27717,
      CE => U3_RM2_5_CEINV_27705,
      CLK => U3_RM2_5_CLKINV_27706,
      SET => U3_RM2_5_SRINV_27707,
      RST => GND,
      O => U3_RM2(4)
    );
  U3_RM2_mux0002_4_1 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X46Y85"
    )
    port map (
      ADR0 => U3_RM2_share0000(5),
      ADR1 => U3_N15,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM2_mux0002(4)
    );
  U3_RM2_5 : X_FF
    generic map(
      LOC => "SLICE_X46Y85",
      INIT => '1'
    )
    port map (
      I => U3_RM2_5_DXMUX_27733,
      CE => U3_RM2_5_CEINV_27705,
      CLK => U3_RM2_5_CLKINV_27706,
      SET => GND,
      RST => U3_RM2_5_SRINV_27707,
      O => U3_RM2(5)
    );
  U3_RM1_mux0002_1_1 : X_LUT4
    generic map(
      INIT => X"F5F5",
      LOC => "SLICE_X48Y64"
    )
    port map (
      ADR0 => U3_N14,
      ADR1 => VCC,
      ADR2 => U3_RM1_share0000(8),
      ADR3 => VCC,
      O => U3_RM1_mux0002(1)
    );
  U3_RM1_8 : X_FF
    generic map(
      LOC => "SLICE_X48Y64",
      INIT => '1'
    )
    port map (
      I => U3_RM1_9_DYMUX_27762,
      CE => U3_RM1_9_CEINV_27750,
      CLK => U3_RM1_9_CLKINV_27751,
      SET => U3_RM1_9_SRINV_27752,
      RST => GND,
      O => U3_RM1(8)
    );
  U3_RM1_mux0002_0_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X48Y64"
    )
    port map (
      ADR0 => U3_N14,
      ADR1 => U3_RM1_share0000(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_RM1_mux0002(0)
    );
  U3_RM1_9 : X_FF
    generic map(
      LOC => "SLICE_X48Y64",
      INIT => '0'
    )
    port map (
      I => U3_RM1_9_DXMUX_27778,
      CE => U3_RM1_9_CEINV_27750,
      CLK => U3_RM1_9_CLKINV_27751,
      SET => GND,
      RST => U3_RM1_9_SRINV_27752,
      O => U3_RM1(9)
    );
  U3_RM2_mux0002_2_1 : X_LUT4
    generic map(
      INIT => X"CFCF",
      LOC => "SLICE_X46Y87"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RM2_share0000(7),
      ADR2 => U3_N15,
      ADR3 => VCC,
      O => U3_RM2_mux0002(2)
    );
  U3_RM2_7 : X_FF
    generic map(
      LOC => "SLICE_X46Y87",
      INIT => '1'
    )
    port map (
      I => U3_RM2_7_DYMUX_27804,
      CE => U3_RM2_7_CEINV_27792,
      CLK => U3_RM2_7_CLKINV_27793,
      SET => U3_RM2_7_FFY_SET,
      RST => GND,
      O => U3_RM2(7)
    );
  U3_RM2_7_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X46Y87",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_RM2_7_FFY_SET
    );
  U3_RM2_mux0002_1_1 : X_LUT4
    generic map(
      INIT => X"FF0F",
      LOC => "SLICE_X46Y86"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_N15,
      ADR3 => U3_RM2_share0000(8),
      O => U3_RM2_mux0002(1)
    );
  U3_RM2_8 : X_FF
    generic map(
      LOC => "SLICE_X46Y86",
      INIT => '1'
    )
    port map (
      I => U3_RM2_9_DYMUX_27832,
      CE => U3_RM2_9_CEINV_27820,
      CLK => U3_RM2_9_CLKINV_27821,
      SET => U3_RM2_9_SRINV_27822,
      RST => GND,
      O => U3_RM2(8)
    );
  U3_RM2_mux0002_0_2 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X46Y86"
    )
    port map (
      ADR0 => U3_RM2_share0000(9),
      ADR1 => VCC,
      ADR2 => U3_N15,
      ADR3 => VCC,
      O => U3_RM2_mux0002(0)
    );
  U3_RM2_9 : X_FF
    generic map(
      LOC => "SLICE_X46Y86",
      INIT => '0'
    )
    port map (
      I => U3_RM2_9_DXMUX_27848,
      CE => U3_RM2_9_CEINV_27820,
      CLK => U3_RM2_9_CLKINV_27821,
      SET => GND,
      RST => U3_RM2_9_SRINV_27822,
      O => U3_RM2(9)
    );
  U2_Mcount_hcs_eqn_01 : X_LUT4
    generic map(
      INIT => X"7700",
      LOC => "SLICE_X26Y28"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => U2_hcs_cmp_eq000010_10473,
      ADR2 => VCC,
      ADR3 => U2_Result_0_1,
      O => U2_Mcount_hcs_eqn_0
    );
  U2_hcs_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y28",
      INIT => '0'
    )
    port map (
      I => U2_hcs_1_DYMUX_27876,
      CE => VCC,
      CLK => U2_hcs_1_CLKINV_27866,
      SET => GND,
      RST => U2_hcs_1_SRINV_27867,
      O => U2_hcs(0)
    );
  U2_Mcount_hcs_eqn_11 : X_LUT4
    generic map(
      INIT => X"0AAA",
      LOC => "SLICE_X26Y28"
    )
    port map (
      ADR0 => U2_Result_1_1,
      ADR1 => VCC,
      ADR2 => U2_hcs_cmp_eq00005_0,
      ADR3 => U2_hcs_cmp_eq000010_10473,
      O => U2_Mcount_hcs_eqn_1
    );
  U2_hcs_1 : X_FF
    generic map(
      LOC => "SLICE_X26Y28",
      INIT => '0'
    )
    port map (
      I => U2_hcs_1_DXMUX_27891,
      CE => VCC,
      CLK => U2_hcs_1_CLKINV_27866,
      SET => GND,
      RST => U2_hcs_1_SRINV_27867,
      O => U2_hcs(1)
    );
  U2_Mcount_hcs_eqn_21 : X_LUT4
    generic map(
      INIT => X"30F0",
      LOC => "SLICE_X26Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs_cmp_eq00005_0,
      ADR2 => U2_Result_2_1,
      ADR3 => U2_hcs_cmp_eq000010_10473,
      O => U2_Mcount_hcs_eqn_2
    );
  U2_hcs_2 : X_FF
    generic map(
      LOC => "SLICE_X26Y30",
      INIT => '0'
    )
    port map (
      I => U2_hcs_3_DYMUX_27918,
      CE => VCC,
      CLK => U2_hcs_3_CLKINV_27908,
      SET => GND,
      RST => U2_hcs_3_SRINV_27909,
      O => U2_hcs(2)
    );
  U2_Mcount_hcs_eqn_31 : X_LUT4
    generic map(
      INIT => X"44CC",
      LOC => "SLICE_X26Y30"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => U2_Result_3_1,
      ADR2 => VCC,
      ADR3 => U2_hcs_cmp_eq000010_10473,
      O => U2_Mcount_hcs_eqn_3
    );
  U2_hcs_3 : X_FF
    generic map(
      LOC => "SLICE_X26Y30",
      INIT => '0'
    )
    port map (
      I => U2_hcs_3_DXMUX_27933,
      CE => VCC,
      CLK => U2_hcs_3_CLKINV_27908,
      SET => GND,
      RST => U2_hcs_3_SRINV_27909,
      O => U2_hcs(3)
    );
  U2_Mcount_hcs_eqn_41 : X_LUT4
    generic map(
      INIT => X"7700",
      LOC => "SLICE_X26Y31"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => U2_hcs_cmp_eq000010_10473,
      ADR2 => VCC,
      ADR3 => U2_Result_4_1,
      O => U2_Mcount_hcs_eqn_4
    );
  U2_hcs_4 : X_FF
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => '0'
    )
    port map (
      I => U2_hcs_5_DYMUX_27960,
      CE => VCC,
      CLK => U2_hcs_5_CLKINV_27950,
      SET => GND,
      RST => U2_hcs_5_SRINV_27951,
      O => U2_hcs(4)
    );
  U2_Mcount_hcs_eqn_51 : X_LUT4
    generic map(
      INIT => X"22AA",
      LOC => "SLICE_X26Y31"
    )
    port map (
      ADR0 => U2_Result_5_1,
      ADR1 => U2_hcs_cmp_eq00005_0,
      ADR2 => VCC,
      ADR3 => U2_hcs_cmp_eq000010_10473,
      O => U2_Mcount_hcs_eqn_5
    );
  U2_hcs_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => '0'
    )
    port map (
      I => U2_hcs_5_DXMUX_27975,
      CE => VCC,
      CLK => U2_hcs_5_CLKINV_27950,
      SET => GND,
      RST => U2_hcs_5_SRINV_27951,
      O => U2_hcs(5)
    );
  U2_Mcount_hcs_eqn_61 : X_LUT4
    generic map(
      INIT => X"7070",
      LOC => "SLICE_X26Y33"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq000010_10473,
      ADR1 => U2_hcs_cmp_eq00005_0,
      ADR2 => U2_Result_6_1,
      ADR3 => VCC,
      O => U2_Mcount_hcs_eqn_6
    );
  U2_hcs_6 : X_FF
    generic map(
      LOC => "SLICE_X26Y33",
      INIT => '0'
    )
    port map (
      I => U2_hcs_7_DYMUX_28002,
      CE => VCC,
      CLK => U2_hcs_7_CLKINV_27992,
      SET => GND,
      RST => U2_hcs_7_SRINV_27993,
      O => U2_hcs(6)
    );
  U2_Mcount_hcs_eqn_71 : X_LUT4
    generic map(
      INIT => X"4C4C",
      LOC => "SLICE_X26Y33"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => U2_Result_7_1,
      ADR2 => U2_hcs_cmp_eq000010_10473,
      ADR3 => VCC,
      O => U2_Mcount_hcs_eqn_7
    );
  U2_hcs_7 : X_FF
    generic map(
      LOC => "SLICE_X26Y33",
      INIT => '0'
    )
    port map (
      I => U2_hcs_7_DXMUX_28017,
      CE => VCC,
      CLK => U2_hcs_7_CLKINV_27992,
      SET => GND,
      RST => U2_hcs_7_SRINV_27993,
      O => U2_hcs(7)
    );
  U2_Mcount_hcs_eqn_81 : X_LUT4
    generic map(
      INIT => X"5F00",
      LOC => "SLICE_X26Y32"
    )
    port map (
      ADR0 => U2_hcs_cmp_eq00005_0,
      ADR1 => VCC,
      ADR2 => U2_hcs_cmp_eq000010_10473,
      ADR3 => U2_Result_8_1,
      O => U2_Mcount_hcs_eqn_8
    );
  U2_hcs_8 : X_FF
    generic map(
      LOC => "SLICE_X26Y32",
      INIT => '0'
    )
    port map (
      I => U2_hcs_9_DYMUX_28044,
      CE => VCC,
      CLK => U2_hcs_9_CLKINV_28034,
      SET => GND,
      RST => U2_hcs_9_SRINV_28035,
      O => U2_hcs(8)
    );
  U2_Mcount_hcs_eqn_91 : X_LUT4
    generic map(
      INIT => X"2A2A",
      LOC => "SLICE_X26Y32"
    )
    port map (
      ADR0 => U2_Result_9_1,
      ADR1 => U2_hcs_cmp_eq00005_0,
      ADR2 => U2_hcs_cmp_eq000010_10473,
      ADR3 => VCC,
      O => U2_Mcount_hcs_eqn_9
    );
  U2_hcs_9 : X_FF
    generic map(
      LOC => "SLICE_X26Y32",
      INIT => '0'
    )
    port map (
      I => U2_hcs_9_DXMUX_28059,
      CE => VCC,
      CLK => U2_hcs_9_CLKINV_28034,
      SET => GND,
      RST => U2_hcs_9_SRINV_28035,
      O => U2_hcs(9)
    );
  U2_Mcount_vcs_eqn_11 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X30Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(1),
      ADR2 => U2_vcs_cmp_eq0000_10466,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_1
    );
  U2_vcs_1 : X_FF
    generic map(
      LOC => "SLICE_X30Y24",
      INIT => '0'
    )
    port map (
      I => U2_vcs_1_DYMUX_28084,
      CE => U2_vcs_1_CEINV_28072,
      CLK => U2_vcs_1_CLKINV_28073,
      SET => GND,
      RST => U2_vcs_1_FFY_RSTAND_28090,
      O => U2_vcs(1)
    );
  U2_vcs_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => btn_3_IBUF_9575,
      O => U2_vcs_1_FFY_RSTAND_28090
    );
  U2_Mcount_vcs_eqn_21 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X32Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs_cmp_eq0000_10466,
      ADR3 => U2_Result(2),
      O => U2_Mcount_vcs_eqn_2
    );
  U2_vcs_2 : X_FF
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DYMUX_28113,
      CE => U2_vcs_3_CEINV_28101,
      CLK => U2_vcs_3_CLKINV_28102,
      SET => GND,
      RST => U2_vcs_3_SRINV_28103,
      O => U2_vcs(2)
    );
  U2_Mcount_vcs_eqn_31 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X32Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(3),
      ADR2 => U2_vcs_cmp_eq0000_10466,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_3
    );
  U2_vcs_3 : X_FF
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => '0'
    )
    port map (
      I => U2_vcs_3_DXMUX_28130,
      CE => U2_vcs_3_CEINV_28101,
      CLK => U2_vcs_3_CLKINV_28102,
      SET => GND,
      RST => U2_vcs_3_SRINV_28103,
      O => U2_vcs(3)
    );
  U2_Mcount_vcs_eqn_41 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X30Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_Result(4),
      ADR3 => U2_vcs_cmp_eq0000_10466,
      O => U2_Mcount_vcs_eqn_4
    );
  U2_vcs_4 : X_FF
    generic map(
      LOC => "SLICE_X30Y27",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DYMUX_28159,
      CE => U2_vcs_5_CEINV_28147,
      CLK => U2_vcs_5_CLKINV_28148,
      SET => GND,
      RST => U2_vcs_5_SRINV_28149,
      O => U2_vcs(4)
    );
  U2_Mcount_vcs_eqn_51 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X30Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_Result(5),
      ADR2 => VCC,
      ADR3 => U2_vcs_cmp_eq0000_10466,
      O => U2_Mcount_vcs_eqn_5
    );
  U2_vcs_5 : X_FF
    generic map(
      LOC => "SLICE_X30Y27",
      INIT => '0'
    )
    port map (
      I => U2_vcs_5_DXMUX_28176,
      CE => U2_vcs_5_CEINV_28147,
      CLK => U2_vcs_5_CLKINV_28148,
      SET => GND,
      RST => U2_vcs_5_SRINV_28149,
      O => U2_vcs(5)
    );
  U2_Mcount_vcs_eqn_61 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X30Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs_cmp_eq0000_10466,
      ADR2 => VCC,
      ADR3 => U2_Result(6),
      O => U2_Mcount_vcs_eqn_6
    );
  U2_vcs_6 : X_FF
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DYMUX_28205,
      CE => U2_vcs_7_CEINV_28193,
      CLK => U2_vcs_7_CLKINV_28194,
      SET => GND,
      RST => U2_vcs_7_SRINV_28195,
      O => U2_vcs(6)
    );
  U2_Mcount_vcs_eqn_71 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X30Y26"
    )
    port map (
      ADR0 => U2_Result(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs_cmp_eq0000_10466,
      O => U2_Mcount_vcs_eqn_7
    );
  U2_vcs_7 : X_FF
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => '0'
    )
    port map (
      I => U2_vcs_7_DXMUX_28222,
      CE => U2_vcs_7_CEINV_28193,
      CLK => U2_vcs_7_CLKINV_28194,
      SET => GND,
      RST => U2_vcs_7_SRINV_28195,
      O => U2_vcs(7)
    );
  U2_Mcount_vcs_eqn_81 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X31Y29"
    )
    port map (
      ADR0 => U2_vcs_cmp_eq0000_10466,
      ADR1 => U2_Result(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_8
    );
  U2_vcs_8 : X_FF
    generic map(
      LOC => "SLICE_X31Y29",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DYMUX_28251,
      CE => U2_vcs_9_CEINV_28239,
      CLK => U2_vcs_9_CLKINV_28240,
      SET => GND,
      RST => U2_vcs_9_SRINV_28241,
      O => U2_vcs(8)
    );
  U2_Mcount_vcs_eqn_91 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X31Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs_cmp_eq0000_10466,
      ADR2 => U2_Result(9),
      ADR3 => VCC,
      O => U2_Mcount_vcs_eqn_9
    );
  U2_vcs_9 : X_FF
    generic map(
      LOC => "SLICE_X31Y29",
      INIT => '0'
    )
    port map (
      I => U2_vcs_9_DXMUX_28268,
      CE => U2_vcs_9_CEINV_28239,
      CLK => U2_vcs_9_CLKINV_28240,
      SET => GND,
      RST => U2_vcs_9_SRINV_28241,
      O => U2_vcs(9)
    );
  nes_scalar_next_0_1 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X67Y6"
    )
    port map (
      ADR0 => nes_scalar_next_addsub0000(0),
      ADR1 => nes_scalar_next_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next(0)
    );
  nes_scalar_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X67Y6",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_1_DYMUX_28295,
      CE => VCC,
      CLK => nes_scalar_reg_1_CLKINV_28284,
      SET => GND,
      RST => nes_scalar_reg_1_SRINV_28285,
      O => nes_scalar_reg(0)
    );
  nes_scalar_next_1_1 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X67Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_next_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => nes_scalar_next_addsub0000(1),
      O => nes_scalar_next(1)
    );
  nes_scalar_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X67Y6",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_1_DXMUX_28311,
      CE => VCC,
      CLK => nes_scalar_reg_1_CLKINV_28284,
      SET => GND,
      RST => nes_scalar_reg_1_SRINV_28285,
      O => nes_scalar_reg(1)
    );
  nes_scalar_next_2_1 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X66Y9"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => nes_scalar_next_addsub0000(2),
      ADR3 => VCC,
      O => nes_scalar_next(2)
    );
  nes_scalar_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X66Y9",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_3_DYMUX_28337,
      CE => VCC,
      CLK => nes_scalar_reg_3_CLKINV_28326,
      SET => GND,
      RST => nes_scalar_reg_3_SRINV_28327,
      O => nes_scalar_reg(2)
    );
  nes_scalar_next_3_1 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X66Y9"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => nes_scalar_next_addsub0000(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next(3)
    );
  nes_scalar_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X66Y9",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_3_DXMUX_28353,
      CE => VCC,
      CLK => nes_scalar_reg_3_CLKINV_28326,
      SET => GND,
      RST => nes_scalar_reg_3_SRINV_28327,
      O => nes_scalar_reg(3)
    );
  nes_scalar_next_4_1 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X66Y11"
    )
    port map (
      ADR0 => nes_scalar_next_addsub0000(4),
      ADR1 => nes_scalar_next_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next(4)
    );
  nes_scalar_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X66Y11",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_5_DYMUX_28379,
      CE => VCC,
      CLK => nes_scalar_reg_5_CLKINV_28368,
      SET => GND,
      RST => nes_scalar_reg_5_SRINV_28369,
      O => nes_scalar_reg(4)
    );
  nes_scalar_next_5_1 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X66Y11"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => nes_scalar_next_addsub0000(5),
      ADR3 => VCC,
      O => nes_scalar_next(5)
    );
  nes_scalar_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X66Y11",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_5_DXMUX_28395,
      CE => VCC,
      CLK => nes_scalar_reg_5_CLKINV_28368,
      SET => GND,
      RST => nes_scalar_reg_5_SRINV_28369,
      O => nes_scalar_reg(5)
    );
  nes_scalar_next_6_1 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X66Y10"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => nes_scalar_next_addsub0000(6),
      ADR3 => VCC,
      O => nes_scalar_next(6)
    );
  nes_scalar_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X66Y10",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_7_DYMUX_28421,
      CE => VCC,
      CLK => nes_scalar_reg_7_CLKINV_28410,
      SET => GND,
      RST => nes_scalar_reg_7_SRINV_28411,
      O => nes_scalar_reg(6)
    );
  nes_scalar_next_7_1 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X66Y10"
    )
    port map (
      ADR0 => nes_scalar_next_cmp_eq0000,
      ADR1 => nes_scalar_next_addsub0000(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next(7)
    );
  nes_scalar_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X66Y10",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_7_DXMUX_28437,
      CE => VCC,
      CLK => nes_scalar_reg_7_CLKINV_28410,
      SET => GND,
      RST => nes_scalar_reg_7_SRINV_28411,
      O => nes_scalar_reg(7)
    );
  nes_scalar_next_8_1 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X67Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_next_cmp_eq0000,
      ADR2 => nes_scalar_next_addsub0000(8),
      ADR3 => VCC,
      O => nes_scalar_next(8)
    );
  nes_scalar_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X67Y12",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_9_DYMUX_28463,
      CE => VCC,
      CLK => nes_scalar_reg_9_CLKINV_28452,
      SET => GND,
      RST => nes_scalar_reg_9_SRINV_28453,
      O => nes_scalar_reg(8)
    );
  nes_scalar_next_9_1 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X67Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_next_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => nes_scalar_next_addsub0000(9),
      O => nes_scalar_next(9)
    );
  nes_scalar_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X67Y12",
      INIT => '0'
    )
    port map (
      I => nes_scalar_reg_9_DXMUX_28479,
      CE => VCC,
      CLK => nes_scalar_reg_9_CLKINV_28452,
      SET => GND,
      RST => nes_scalar_reg_9_SRINV_28453,
      O => nes_scalar_reg(9)
    );
  U3_CM1_9_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X54Y28"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(9),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => VCC,
      ADR3 => ld_0_OBUF_10168,
      O => U3_CM1_9_and0001
    );
  U3_Mhorz_or00001 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X54Y28"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => VCC,
      ADR3 => ld_0_OBUF_10168,
      O => U3_Mhorz_or0000
    );
  U3_CM2_5_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X51Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_0_OBUF_10168,
      ADR3 => U3_CM2_sub0000(5),
      O => U3_CM2_5_and0001
    );
  U3_CM1_0_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X51Y26"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_CM1_add0000_1(0),
      ADR3 => VCC,
      O => U3_CM1_0_and0001
    );
  selector_blue_0_51_SW0 : X_LUT4
    generic map(
      INIT => X"F7FF",
      LOC => "SLICE_X22Y26"
    )
    port map (
      ADR0 => vidon,
      ADR1 => title_spriteon_0,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => sig_MTitle_0_0,
      O => N389
    );
  nes_left_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X55Y35"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_N0,
      ADR2 => nes_counter_reg(1),
      ADR3 => nes_counter_reg(2),
      O => nes_left_reg_cmp_eq0000
    );
  nes_a_reg_cmp_eq00002 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X55Y35"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_N0,
      ADR2 => nes_counter_reg(1),
      ADR3 => nes_counter_reg(2),
      O => nes_a_reg_cmp_eq0000
    );
  U3_font2_5_and000011 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X48Y60"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => U3_font2_5_and0000_bdd0,
      ADR3 => VCC,
      O => U3_font2_5_and0000
    );
  U3_CM1_and00001 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X48Y60"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => U3_Mhorz_10566,
      ADR3 => VCC,
      O => U3_CM1_and0000
    );
  U3_font2_5_and000021 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X51Y69"
    )
    port map (
      ADR0 => U3_font2_2_and0000_bdd2,
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(4),
      ADR3 => U3_RMht1(5),
      O => U3_font2_5_and0000_bdd0_pack_1
    );
  U3_font2_5_and000111 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X51Y69"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => VCC,
      ADR3 => U3_font2_5_and0000_bdd0,
      O => U3_font2_5_and0001
    );
  selector_blue_1_14_SW1 : X_LUT4
    generic map(
      INIT => X"FEF4",
      LOC => "SLICE_X29Y27"
    )
    port map (
      ADR0 => U3_spriteonB3_0,
      ADR1 => U3_N0_0,
      ADR2 => U3_spriteonB2_0,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => N437_pack_1
    );
  selector_blue_1_14 : X_LUT4
    generic map(
      INIT => X"5400",
      LOC => "SLICE_X29Y27"
    )
    port map (
      ADR0 => U3_spriteonGrnd,
      ADR1 => N437,
      ADR2 => U3_spriteonB1_0,
      ADR3 => U3_N33_0,
      O => selector_blue_1_14_28639
    );
  U3_Madd_spriteonM1_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X54Y19"
    )
    port map (
      ADR0 => U3_CM1(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(4),
      O => U3_spriteonM1_addsub0000(5)
    );
  U3_Madd_spriteonM1_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"5AF0",
      LOC => "SLICE_X54Y19"
    )
    port map (
      ADR0 => U3_CM1(5),
      ADR1 => VCC,
      ADR2 => U3_CM1(6),
      ADR3 => U3_CM1(4),
      O => U3_spriteonM1_addsub0000(6)
    );
  U3_Madd_spriteonM2_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X44Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM2(4),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0000(4)
    );
  U3_Madd_spriteonM2_addsub0000_xor_5_11 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM2(5),
      ADR2 => U3_CM2(4),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0000(5)
    );
  U3_Madd_spriteonM1_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"870F",
      LOC => "SLICE_X54Y17"
    )
    port map (
      ADR0 => U3_CM1(5),
      ADR1 => U3_CM1(6),
      ADR2 => U3_CM1(7),
      ADR3 => U3_CM1(4),
      O => U3_spriteonM1_addsub0000(7)
    );
  U3_Madd_spriteonM1_addsub0000_xor_4_11_INV_0 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X54Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM1(4),
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0000(4)
    );
  U3_Msub_tank1rom10s_sub0001_xor_7_11 : X_LUT4
    generic map(
      INIT => X"F0E1",
      LOC => "SLICE_X38Y65"
    )
    port map (
      ADR0 => U3_Msub_ypix1_Madd_lut(5),
      ADR1 => U3_tank1rom10s_sub0000(6),
      ADR2 => U3_tank1rom10s_sub0000(7),
      ADR3 => U3_Msub_tank1rom10s_sub0001_cy(4),
      O => U3_Madd_tank1rom10s_lut(7)
    );
  U3_C1_not000110 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X34Y39"
    )
    port map (
      ADR0 => U3_C1(8),
      ADR1 => U3_C1(7),
      ADR2 => U3_C1(6),
      ADR3 => U3_C1(9),
      O => U3_C1_not000110_28740
    );
  U3_Madd_spriteon1_addsub0000_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X34Y39"
    )
    port map (
      ADR0 => U3_C1(4),
      ADR1 => U3_C1(7),
      ADR2 => U3_C1(6),
      ADR3 => U3_C1(5),
      O => U3_Madd_spriteon1_addsub0001_lut(7)
    );
  U3_C1_not000147 : X_LUT4
    generic map(
      INIT => X"0033",
      LOC => "SLICE_X35Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(3),
      ADR2 => VCC,
      ADR3 => U3_C1(4),
      O => U3_C1_not000147_28763
    );
  U3_Madd_spriteon1_addsub0000_xor_6_11 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X35Y42"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => U3_C1(4),
      ADR2 => VCC,
      ADR3 => U3_C1(6),
      O => U3_Madd_spriteon1_addsub0001_lut(6)
    );
  bounce_outp_0_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X44Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay2(0),
      ADR2 => bounce_delay3(0),
      ADR3 => bounce_delay1(0),
      O => ld_0_OBUF_pack_1
    );
  U3_rise_and000011 : X_LUT4
    generic map(
      INIT => X"0103",
      LOC => "SLICE_X44Y44"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => who_present_state_FSM_FFd1_10324,
      ADR3 => ld_0_OBUF_10168,
      O => U3_RM1_and0000
    );
  bounce_outp_1_1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X35Y34"
    )
    port map (
      ADR0 => bounce_delay2(1),
      ADR1 => bounce_delay1(1),
      ADR2 => VCC,
      ADR3 => bounce_delay3(1),
      O => ld_1_OBUF_pack_1
    );
  U3_destroy1_mux001527 : X_LUT4
    generic map(
      INIT => X"1050",
      LOC => "SLICE_X35Y34"
    )
    port map (
      ADR0 => N303_0,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_destroy1_10461,
      ADR3 => ld_1_OBUF_10169,
      O => U3_destroy1_mux001527_28819
    );
  bounce_outp_2_1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X55Y41"
    )
    port map (
      ADR0 => bounce_delay2(2),
      ADR1 => bounce_delay1(2),
      ADR2 => VCC,
      ADR3 => bounce_delay3(2),
      O => ld_2_OBUF_pack_3
    );
  screenstate_present_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X55Y41",
      INIT => '0'
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_DYMUX_28845,
      CE => VCC,
      CLK => screenstate_present_state_FSM_FFd1_CLKINV_28834,
      SET => screenstate_present_state_FSM_FFd1_SRINV_28835,
      RST => GND,
      O => screenstate_present_state_FSM_FFd2_10576
    );
  screenstate_present_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X55Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => screenstate_present_state_FSM_FFd2_10576,
      ADR3 => ld_2_OBUF_10170,
      O => screenstate_present_state_FSM_FFd1_In
    );
  screenstate_present_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X55Y41",
      INIT => '0'
    )
    port map (
      I => screenstate_present_state_FSM_FFd1_DXMUX_28859,
      CE => VCC,
      CLK => screenstate_present_state_FSM_FFd1_CLKINV_28834,
      SET => GND,
      RST => screenstate_present_state_FSM_FFd1_SRINV_28835,
      O => screenstate_present_state_FSM_FFd1_9324
    );
  bounce_outp_3_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X64Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay1(3),
      ADR2 => bounce_delay3(3),
      ADR3 => bounce_delay2(3),
      O => ld_3_OBUF_28875
    );
  bounce_outp_4_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X50Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay1(4),
      ADR2 => bounce_delay3(4),
      ADR3 => bounce_delay2(4),
      O => ld_4_OBUF_28887
    );
  bounce_outp_5_1 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X34Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => bounce_delay1(5),
      ADR2 => bounce_delay3(5),
      ADR3 => bounce_delay2(5),
      O => ld_5_OBUF_pack_1
    );
  U3_RMht1_not00011131 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X34Y62"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_RMht1(4),
      ADR2 => ld_6_OBUF_10174,
      ADR3 => ld_5_OBUF_10173,
      O => U3_RMht1_not00011131_28911
    );
  bounce_outp_6_1 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X38Y63"
    )
    port map (
      ADR0 => bounce_delay3(6),
      ADR1 => VCC,
      ADR2 => bounce_delay2(6),
      ADR3 => bounce_delay1(6),
      O => ld_6_OBUF_pack_1
    );
  U3_RMht2_not000131 : X_LUT4
    generic map(
      INIT => X"A080",
      LOC => "SLICE_X38Y63"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => ld_5_OBUF_10173,
      ADR2 => U3_C2_not000186,
      ADR3 => ld_6_OBUF_10174,
      O => U3_RMht2_not0001_bdd1
    );
  bounce_outp_7_1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X34Y46"
    )
    port map (
      ADR0 => bounce_delay1(7),
      ADR1 => bounce_delay3(7),
      ADR2 => VCC,
      ADR3 => bounce_delay2(7),
      O => ld_7_OBUF_28952
    );
  buttons_gameLeft1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X34Y46"
    )
    port map (
      ADR0 => bounce_delay1(7),
      ADR1 => bounce_delay3(7),
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => bounce_delay2(7),
      O => U3_leftBTN_inv1_inv1
    );
  selector_green_2_86_SW0 : X_LUT4
    generic map(
      INIT => X"BA30",
      LOC => "SLICE_X22Y27"
    )
    port map (
      ADR0 => selector_green_2_17_0,
      ADR1 => U3_tank2HP_2_Q,
      ADR2 => U3_N100,
      ADR3 => U3_N33_0,
      O => N393_pack_1
    );
  selector_green_2_86 : X_LUT4
    generic map(
      INIT => X"FEAA",
      LOC => "SLICE_X22Y27"
    )
    port map (
      ADR0 => selector_green_2_81_0,
      ADR1 => U3_N29_0,
      ADR2 => N393,
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => green_2_OBUF_28983
    );
  x7_an_1_mux000134 : X_LUT4
    generic map(
      INIT => X"1188",
      LOC => "SLICE_X54Y72"
    )
    port map (
      ADR0 => U3_font2_mux0007_4_bdd2,
      ADR1 => U3_RMht2(5),
      ADR2 => VCC,
      ADR3 => U3_RMht2(4),
      O => x7_an_1_mux000134_29000
    );
  U3_Result_5_236 : X_LUT4
    generic map(
      INIT => X"CCC9",
      LOC => "SLICE_X54Y72"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(5),
      ADR2 => U3_RMht2(2),
      ADR3 => U3_RMht2(4),
      O => U3_Result_5_236_29007
    );
  x7_an_1_mux000148 : X_LUT4
    generic map(
      INIT => X"F8FF",
      LOC => "SLICE_X64Y72"
    )
    port map (
      ADR0 => x7_an_1_mux000126,
      ADR1 => x7_an_1_mux000134_0,
      ADR2 => x7_clkdiv(19),
      ADR3 => x7_clkdiv(18),
      O => an_1_OBUF_29022
    );
  x7_an_0_mux00011 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X64Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(19),
      ADR2 => VCC,
      ADR3 => x7_clkdiv(18),
      O => an_0_OBUF_29031
    );
  nes_right_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X55Y36"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_N0,
      ADR2 => nes_counter_reg(1),
      ADR3 => nes_counter_reg(2),
      O => nes_right_reg_cmp_eq0000
    );
  nes_b_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X55Y36"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_N0,
      ADR2 => nes_counter_reg(1),
      ADR3 => nes_counter_reg(2),
      O => nes_b_reg_cmp_eq0000
    );
  U3_spriteonB3_cmp_ge0000111 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X25Y23"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => U2_vcs(6),
      O => U3_N32
    );
  U3_spriteonB4_and00002 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X25Y23"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => U2_vcs(6),
      O => U3_spriteonB4_and00002_29079
    );
  U3_blue_and0001192 : X_LUT4
    generic map(
      INIT => X"1150",
      LOC => "SLICE_X24Y40"
    )
    port map (
      ADR0 => N443_0,
      ADR1 => N289,
      ADR2 => N291_0,
      ADR3 => U2_vcs(5),
      O => U3_N109_pack_1
    );
  U3_blue_and00011 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X24Y40"
    )
    port map (
      ADR0 => U3_M2_mux0000,
      ADR1 => U3_Mcompar_spriteon2_cmp_lt0000_cy_9_Q,
      ADR2 => U3_spriteon2_cmp_ge0000,
      ADR3 => U3_N109,
      O => U3_blue_and0001
    );
  U3_RMcnt2_1_and00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X47Y82"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_C2_not000186,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => ld_0_OBUF_10168,
      O => U3_RMcnt2_1_and0000
    );
  U3_RMcnt2_1_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X47Y82"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_C2_not000186,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => ld_0_OBUF_10168,
      O => U3_RMcnt2_1_and0001
    );
  U3_B_mux001651 : X_LUT4
    generic map(
      INIT => X"F808",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => U3_tank1Angle1s,
      ADR1 => U3_tank11sM_mux0000,
      ADR2 => U3_tank1Angle10s_0,
      ADR3 => U3_tank110sM_mux0000,
      O => U3_B_mux001651_29139
    );
  U3_B_mux001663 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => U3_blue_and0004,
      ADR1 => U3_blue_and0003_0,
      ADR2 => U3_spriteonB1_0,
      ADR3 => U3_N35,
      O => U3_B_mux001663_29156
    );
  U3_red_1_111 : X_LUT4
    generic map(
      INIT => X"DCCC",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => U3_blue_and0004,
      ADR1 => U3_blue_and0003_0,
      ADR2 => U3_B_10612,
      ADR3 => U3_N20,
      O => U3_N84
    );
  U3_B_mux001672 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonB5_0,
      ADR2 => U3_blue_and0000_0,
      ADR3 => U3_blue_and0001_0,
      O => U3_B_mux001672_pack_1
    );
  U3_B_mux0016100_SW0 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_B_mux001651_0,
      ADR2 => U3_B_mux001672_10616,
      ADR3 => U3_B_mux001663_0,
      O => N237
    );
  U3_tank2Angle_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X32Y75"
    )
    port map (
      ADR0 => U3_RMht2(0),
      ADR1 => U3_RMht2(1),
      ADR2 => VCC,
      ADR3 => U3_RMht2(2),
      O => N175_pack_1
    );
  U3_tank2Angle_1_Q : X_LUT4
    generic map(
      INIT => X"EC00",
      LOC => "SLICE_X32Y75"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(4),
      ADR2 => N175,
      ADR3 => U3_RMht2(5),
      O => M2_0_bdd6
    );
  U3_spriteonB5_and000027_SW0 : X_LUT4
    generic map(
      INIT => X"F0C0",
      LOC => "SLICE_X23Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(1),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(0),
      O => N383_pack_1
    );
  U3_spriteonB5_and000027 : X_LUT4
    generic map(
      INIT => X"0103",
      LOC => "SLICE_X23Y23"
    )
    port map (
      ADR0 => U2_hcs(2),
      ADR1 => U2_hcs(5),
      ADR2 => U2_hcs(4),
      ADR3 => N383,
      O => U3_spriteonB5_and000027_29235
    );
  U3_Madd_spriteon1_addsub0000_cy_7_11 : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X34Y42"
    )
    port map (
      ADR0 => U3_C1(6),
      ADR1 => U3_C1(7),
      ADR2 => U3_C1(4),
      ADR3 => U3_C1(5),
      O => U3_Madd_spriteon1_addsub0000_cy(7)
    );
  U3_C1_not000152_SW0 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X34Y42"
    )
    port map (
      ADR0 => U3_C1(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(5),
      O => N210
    );
  U3_RMcnt_3_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X51Y66"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht1(3),
      ADR3 => sig_tank2,
      O => U3_RMcnt_3_and0000
    );
  U3_RMcnt_3_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X51Y66"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht1(3),
      ADR3 => sig_tank2,
      O => U3_RMcnt_3_and0001
    );
  U3_destroy1_mux001527_SW0 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X32Y34"
    )
    port map (
      ADR0 => U3_spriteonM1,
      ADR1 => U3_spriteonGrnd,
      ADR2 => VCC,
      ADR3 => U3_destroy1_mux00154_0,
      O => N303
    );
  U3_destroy1_mux001541 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X32Y34"
    )
    port map (
      ADR0 => U3_spriteonGrnd,
      ADR1 => U3_blue_and0002_0,
      ADR2 => VCC,
      ADR3 => U3_spriteonB1_0,
      O => U3_destroy1_mux001541_29307
    );
  U3_Mmux_M1_mux0000_9_SW0 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X2Y63"
    )
    port map (
      ADR0 => U3_rom_pix1(0),
      ADR1 => VCC,
      ADR2 => N127,
      ADR3 => N102,
      O => N331
    );
  U3_Mmux_M1a_mux0000_85_SW0 : X_LUT4
    generic map(
      INIT => X"A0AF",
      LOC => "SLICE_X2Y63"
    )
    port map (
      ADR0 => N131,
      ADR1 => VCC,
      ADR2 => U3_rom_pix1(0),
      ADR3 => M1a_3_1,
      O => N327
    );
  U3_RMht2_not000171 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X35Y62"
    )
    port map (
      ADR0 => ld_5_OBUF_10173,
      ADR1 => ld_6_OBUF_10174,
      ADR2 => U3_C2_not000186,
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_RMht2_not0001_bdd3
    );
  U3_RMht1_not00011168 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X35Y62"
    )
    port map (
      ADR0 => ld_5_OBUF_10173,
      ADR1 => ld_6_OBUF_10174,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_RMht1(3),
      O => U3_RMht1_not00011168_29355
    );
  buttons_gameDown1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X39Y63"
    )
    port map (
      ADR0 => bounce_delay1(6),
      ADR1 => bounce_delay3(6),
      ADR2 => bounce_delay2(6),
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => sig_gameDown_pack_1
    );
  U3_Result_4_2_SW0 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X39Y63"
    )
    port map (
      ADR0 => sig_gameDown,
      ADR1 => U3_RMht2(3),
      ADR2 => U3_RMht2(1),
      ADR3 => U3_RMht2(0),
      O => N48
    );
  U3_spriteonB1_cmp_lt0000221 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X25Y35"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(8),
      ADR3 => VCC,
      O => U3_spriteonB1_cmp_lt0000221_29396
    );
  U3_blue_and0001192_SW0 : X_LUT4
    generic map(
      INIT => X"FF7F",
      LOC => "SLICE_X25Y35"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(7),
      ADR2 => U2_vcs(8),
      ADR3 => U2_vcs(9),
      O => N443
    );
  U3_spriteonB1_cmp_lt0000235 : X_LUT4
    generic map(
      INIT => X"DD55",
      LOC => "SLICE_X25Y25"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U3_spriteonB1_cmp_lt0000212_0,
      ADR2 => VCC,
      ADR3 => U3_spriteonB1_cmp_lt0000221_0,
      O => U3_spriteonB1_cmp_lt0000_pack_2
    );
  U3_spriteonB4_and000034 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X25Y25"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U3_spriteonB4_and000031,
      ADR2 => U3_spriteonB4_and000010_0,
      ADR3 => U3_spriteonB1_cmp_lt0000,
      O => U3_spriteonB4
    );
  U3_destroy1_mux001562_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X32Y32"
    )
    port map (
      ADR0 => U3_spriteonB5_0,
      ADR1 => U3_N35,
      ADR2 => U3_tank2HP_2_Q,
      ADR3 => U3_blue_and0002_0,
      O => N299
    );
  U3_green_1_1 : X_LUT4
    generic map(
      INIT => X"F5F1",
      LOC => "SLICE_X32Y32"
    )
    port map (
      ADR0 => U3_spriteonB5_0,
      ADR1 => N100_0,
      ADR2 => U3_spriteonB4_0,
      ADR3 => U3_blue_and0004,
      O => U3_N0
    );
  U3_Madd_spriteon1_addsub0001_cy_7_11 : X_LUT4
    generic map(
      INIT => X"1020",
      LOC => "SLICE_X34Y41"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => U3_C1(7),
      ADR2 => U3_C1(6),
      ADR3 => U3_C1(4),
      O => U3_Madd_spriteon1_addsub0001_cy_7_pack_1
    );
  U3_Madd_spriteon1_addsub0001_xor_9_11 : X_LUT4
    generic map(
      INIT => X"17E8",
      LOC => "SLICE_X34Y41"
    )
    port map (
      ADR0 => U3_C1(8),
      ADR1 => U3_Madd_spriteon1_addsub0000_cy_7_0,
      ADR2 => U3_Madd_spriteon1_addsub0001_cy_7_Q,
      ADR3 => U3_C1(9),
      O => U3_spriteon1_addsub0001(9)
    );
  nes_counter_reg_cmp_eq0000125 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X66Y28"
    )
    port map (
      ADR0 => nes_counter_reg(6),
      ADR1 => nes_counter_reg(8),
      ADR2 => nes_counter_reg(5),
      ADR3 => nes_counter_reg(9),
      O => nes_counter_reg_cmp_eq0000125_29492
    );
  nes_nes_clk31 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X66Y28"
    )
    port map (
      ADR0 => nes_counter_reg(6),
      ADR1 => nes_counter_reg(7),
      ADR2 => nes_counter_reg(5),
      ADR3 => nes_counter_reg(8),
      O => nes_nes_clk31_29499
    );
  U3_spriteonB5_and000042 : X_LUT4
    generic map(
      INIT => X"0033",
      LOC => "SLICE_X17Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(7),
      ADR2 => VCC,
      ADR3 => U2_hcs(8),
      O => U3_spriteonB5_and000042_29515
    );
  U2_hsync1 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X17Y18"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U2_hcs(7),
      ADR2 => VCC,
      ADR3 => U2_hcs(8),
      O => hsync_OBUF_29523
    );
  U3_spriteonB5_and000059 : X_LUT4
    generic map(
      INIT => X"AF2F",
      LOC => "SLICE_X22Y23"
    )
    port map (
      ADR0 => U3_spriteonB5_and000042_0,
      ADR1 => U2_hcs(6),
      ADR2 => U2_hcs(9),
      ADR3 => U3_spriteonB5_and000027_0,
      O => U3_spriteonB5_and000059_pack_1
    );
  U3_spriteonB5_and000085 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X22Y23"
    )
    port map (
      ADR0 => U3_spriteonB4_cmp_le0000,
      ADR1 => U3_spriteonB1_cmp_lt0000,
      ADR2 => U3_spriteonB5_and000059_10635,
      ADR3 => U3_spriteonB5_and00009_0,
      O => U3_spriteonB5
    );
  nes_b_reg : X_FF
    generic map(
      LOC => "SLICE_X52Y36",
      INIT => '0'
    )
    port map (
      I => nes_b_reg_DYMUX_30675,
      CE => nes_b_reg_CEINV_30672,
      CLK => nes_b_reg_CLKINV_30673,
      SET => GND,
      RST => GND,
      O => nes_b_reg_10680
    );
  M1_22_210 : X_LUT4
    generic map(
      INIT => X"7BBB",
      LOC => "SLICE_X17Y56"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => M1_21_bdd5,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M1_22_bdd4_pack_1
    );
  M1_28_12 : X_LUT4
    generic map(
      INIT => X"FECC",
      LOC => "SLICE_X17Y56"
    )
    port map (
      ADR0 => M1_28_2_0,
      ADR1 => rom1_addr(4),
      ADR2 => M1_22_bdd4,
      ADR3 => rom1_addr(3),
      O => M1_28_12_30701
    );
  U3_CM2_8_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X50Y28"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => ld_0_OBUF_10168,
      ADR2 => U3_CM2_sub0000(8),
      ADR3 => VCC,
      O => U3_CM2_8_and0001
    );
  U3_CM1_3_and00011 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X50Y28"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => VCC,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_CM1_add0000_1(3),
      O => U3_CM1_3_and0001
    );
  selector_red_1_2 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X29Y25"
    )
    port map (
      ADR0 => U3_spriteonB3_0,
      ADR1 => U3_spriteonB1_0,
      ADR2 => U3_spriteonB4_0,
      ADR3 => U3_spriteonB2_0,
      O => selector_red_1_2_30742
    );
  selector_red_0_34 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X29Y25"
    )
    port map (
      ADR0 => N297,
      ADR1 => U3_spriteonB1_0,
      ADR2 => U3_N105,
      ADR3 => U3_spriteonB2_0,
      O => selector_red_0_34_30749
    );
  selector_red_2_4 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X28Y24"
    )
    port map (
      ADR0 => U3_N28_0,
      ADR1 => U3_N97,
      ADR2 => U3_N33_0,
      ADR3 => U3_spriteonB3_0,
      O => selector_red_2_4_30766
    );
  selector_green_0_16_SW0 : X_LUT4
    generic map(
      INIT => X"F404",
      LOC => "SLICE_X28Y24"
    )
    port map (
      ADR0 => U3_spriteonB4_0,
      ADR1 => U3_N24,
      ADR2 => U3_spriteonB3_0,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => N433
    );
  U3_Result_1_11 : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X35Y66"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht1(0),
      ADR3 => ld_6_OBUF_10174,
      O => U3_Result_1_1
    );
  U3_RMht1_1 : X_FF
    generic map(
      LOC => "SLICE_X35Y66",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_0_DYMUX_30795,
      CE => U3_RMht1_0_CEINV_30786,
      CLK => U3_RMht1_0_CLKINV_30787,
      SET => GND,
      RST => GND,
      O => U3_RMht1(1)
    );
  U3_RMht1_0 : X_FF
    generic map(
      LOC => "SLICE_X35Y66",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_0_DXMUX_30801,
      CE => U3_RMht1_0_CEINV_30786,
      CLK => U3_RMht1_0_CLKINV_30787,
      SET => GND,
      RST => GND,
      O => U3_RMht1(0)
    );
  U3_Result_1_21 : X_LUT4
    generic map(
      INIT => X"956A",
      LOC => "SLICE_X43Y64"
    )
    port map (
      ADR0 => U3_RMht2(0),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => ld_6_OBUF_10174,
      ADR3 => U3_RMht2(1),
      O => U3_Result_1_2
    );
  U3_RMht2_1 : X_FF
    generic map(
      LOC => "SLICE_X43Y64",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_0_DYMUX_30829,
      CE => U3_RMht2_0_CEINV_30820,
      CLK => U3_RMht2_0_CLKINV_30821,
      SET => GND,
      RST => GND,
      O => U3_RMht2(1)
    );
  U3_RMcnt2_0_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X43Y64"
    )
    port map (
      ADR0 => U3_RMht2(0),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_C2_not000186,
      ADR3 => ld_0_OBUF_10168,
      O => U3_RMcnt2_0_and0001
    );
  U3_RMht2_0 : X_FF
    generic map(
      LOC => "SLICE_X43Y64",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_0_DXMUX_30842,
      CE => U3_RMht2_0_CEINV_30820,
      CLK => U3_RMht2_0_CLKINV_30821,
      SET => GND,
      RST => GND,
      O => U3_RMht2(0)
    );
  U3_RMht1_1_1 : X_FF
    generic map(
      LOC => "SLICE_X35Y67",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_1_1_DYMUX_30854,
      CE => U3_RMht1_1_1_CEINV_30851,
      CLK => U3_RMht1_1_1_CLKINV_30852,
      SET => GND,
      RST => GND,
      O => U3_RMht1_1_1_10478
    );
  U3_RMht1_2_1 : X_FF
    generic map(
      LOC => "SLICE_X34Y67",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_2_1_DYMUX_30866,
      CE => U3_RMht1_2_1_CEINV_30863,
      CLK => U3_RMht1_2_1_CLKINV_30864,
      SET => GND,
      RST => GND,
      O => U3_RMht1_2_1_10477
    );
  U3_spriteonB1_and00005 : X_LUT4
    generic map(
      INIT => X"EEEA",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U2_hcs(4),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(2),
      O => U3_spriteonB1_and00005_30885
    );
  title_Msub_xpix_xor_5_11 : X_LUT4
    generic map(
      INIT => X"AAA9",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U2_hcs(4),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(2),
      O => title_xpix(5)
    );
  nes_sel_reg : X_FF
    generic map(
      LOC => "SLICE_X64Y35",
      INIT => '0'
    )
    port map (
      I => nes_sel_reg_DYMUX_30902,
      CE => nes_sel_reg_CEINV_30899,
      CLK => nes_sel_reg_CLKINV_30900,
      SET => GND,
      RST => GND,
      O => nes_sel_reg_10690
    );
  U3_RMcnt2_4_and00001 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X46Y78"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => U3_RMht2(4),
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_C2_not000186,
      O => U3_RMcnt2_4_and0000
    );
  U3_RMcnt2_4_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X46Y78"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => U3_RMht2(4),
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_C2_not000186,
      O => U3_RMcnt2_4_and0001
    );
  U3_RMcnt_Q_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"CC5A",
      LOC => "SLICE_X50Y66"
    )
    port map (
      ADR0 => N405,
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMcnt(3),
      ADR3 => U3_RMcnt_and0000,
      O => U3_RMcnt_Q_mux0000_3_Q
    );
  U3_RMcnt_3 : X_FF
    generic map(
      LOC => "SLICE_X50Y66",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_3_DYMUX_30956,
      CE => U3_RMcnt_3_CEINV_30945,
      CLK => U3_RMcnt_3_CLKINV_30946,
      SET => U3_RMcnt_3_FFY_SET,
      RST => U3_RMcnt_3_FFY_RSTAND_30964,
      O => U3_RMcnt(3)
    );
  U3_RMcnt_3_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_3_and0001,
      O => U3_RMcnt_3_FFY_SET
    );
  U3_RMcnt_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_3_and0000,
      O => U3_RMcnt_3_FFY_RSTAND_30964
    );
  U3_RMcnt_Q_mux0000_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"2004",
      LOC => "SLICE_X50Y66"
    )
    port map (
      ADR0 => U3_RMcnt(2),
      ADR1 => U3_rise_9867,
      ADR2 => U3_RMcnt(1),
      ADR3 => U3_RMcnt(0),
      O => N405_pack_1
    );
  U3_font1_1_and000021 : X_LUT4
    generic map(
      INIT => X"D577",
      LOC => "SLICE_X31Y64"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(2),
      ADR3 => U3_RMht1(4),
      O => U3_font1_1_and0000_bdd0_pack_1
    );
  U3_font1_1_and000111 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X31Y64"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => who_present_state_FSM_FFd2_10509,
      ADR2 => U3_font1_1_and0000_bdd0,
      ADR3 => VCC,
      O => U3_font1_1_and0001
    );
  M2_7_105_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"2482",
      LOC => "SLICE_X24Y79"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => M2_0_bdd6_0,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M2_0_bdd13,
      O => N447
    );
  M2_1_27 : X_LUT4
    generic map(
      INIT => X"F77F",
      LOC => "SLICE_X24Y79"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => rom1_addr(2),
      ADR2 => M2_0_bdd6_0,
      ADR3 => M2_0_bdd13,
      O => M2_1_bdd1
    );
  U3_Mhorz_cmp_ne0001115_SW0 : X_LUT4
    generic map(
      INIT => X"EFEF",
      LOC => "SLICE_X46Y72"
    )
    port map (
      ADR0 => U3_rise2_9628,
      ADR1 => who_present_state_FSM_FFd1_10324,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => VCC,
      O => N208
    );
  U3_font2_2_and000111 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X46Y72"
    )
    port map (
      ADR0 => U3_font2_2_and0000_bdd0,
      ADR1 => who_present_state_FSM_FFd1_10324,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => VCC,
      O => U3_font2_2_and0001
    );
  U3_green_2_111 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X28Y33"
    )
    port map (
      ADR0 => U3_tank1Angle10s_0,
      ADR1 => U3_tank1Angle1s_and000033_0,
      ADR2 => U3_tank1Angle10s_cmp_le00002_0,
      ADR3 => U3_tank1Angle1s_and00009,
      O => U3_N20_pack_1
    );
  U3_green_2_15_SW0 : X_LUT4
    generic map(
      INIT => X"C0EA",
      LOC => "SLICE_X28Y33"
    )
    port map (
      ADR0 => U3_spriteonM1,
      ADR1 => U3_B_10612,
      ADR2 => U3_N20,
      ADR3 => U3_destroy1_10461,
      O => N163
    );
  U3_green_2_211 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => U3_N30,
      ADR1 => vidon,
      ADR2 => U3_blue_and0002_0,
      ADR3 => U3_tank2HP_0_Q,
      O => U3_N100_pack_1
    );
  U3_red_0_21 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => U3_N100,
      ADR1 => VCC,
      ADR2 => U3_N29_0,
      ADR3 => VCC,
      O => U3_N19
    );
  U3_rise2_and000011 : X_LUT4
    generic map(
      INIT => X"0070",
      LOC => "SLICE_X44Y70"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => ld_0_OBUF_10168,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => U3_RM2_and0000
    );
  U3_font2_3_and000111 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X44Y70"
    )
    port map (
      ADR0 => U3_font2_3_and0000_bdd0,
      ADR1 => VCC,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => U3_font2_3_and0001
    );
  U3_RMcnt2_Q_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"F606",
      LOC => "SLICE_X47Y80"
    )
    port map (
      ADR0 => U3_RMcnt2(3),
      ADR1 => N407,
      ADR2 => U3_RMcnt2_and0000,
      ADR3 => U3_RMht2(3),
      O => U3_RMcnt2_Q_mux0000_3_Q
    );
  U3_RMcnt2_3 : X_FF
    generic map(
      LOC => "SLICE_X47Y80",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt2_3_DYMUX_31143,
      CE => U3_RMcnt2_3_CEINV_31132,
      CLK => U3_RMcnt2_3_CLKINV_31133,
      SET => U3_RMcnt2_3_FFY_SET,
      RST => U3_RMcnt2_3_FFY_RSTAND_31151,
      O => U3_RMcnt2(3)
    );
  U3_RMcnt2_3_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_3_and0001,
      O => U3_RMcnt2_3_FFY_SET
    );
  U3_RMcnt2_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X47Y80",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_3_and0000,
      O => U3_RMcnt2_3_FFY_RSTAND_31151
    );
  U3_RMcnt2_Q_mux0000_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"0810",
      LOC => "SLICE_X47Y80"
    )
    port map (
      ADR0 => U3_RMcnt2(0),
      ADR1 => U3_RMcnt2(1),
      ADR2 => U3_rise2_9628,
      ADR3 => U3_RMcnt2(2),
      O => N407_pack_1
    );
  M2a_13_SW0 : X_LUT4
    generic map(
      INIT => X"C57B",
      LOC => "SLICE_X3Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N75_pack_1
    );
  M1a_18_Q : X_LUT4
    generic map(
      INIT => X"2E2E",
      LOC => "SLICE_X3Y76"
    )
    port map (
      ADR0 => M2a_14_2_0,
      ADR1 => rom1_addr(4),
      ADR2 => N75,
      ADR3 => VCC,
      O => M1a_18_Q_31182
    );
  U3_font2_2_and000031 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X50Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMht1(2),
      ADR2 => VCC,
      ADR3 => U3_RMht1(1),
      O => U3_font2_2_and0000_bdd2_pack_1
    );
  x7_an_2_mux000126_SW1 : X_LUT4
    generic map(
      INIT => X"BFFD",
      LOC => "SLICE_X50Y71"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_font2_2_and0000_bdd2,
      ADR3 => U3_RMht1(3),
      O => N435
    );
  U3_spriteonGrnd_and0000127_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"A8A0",
      LOC => "SLICE_X28Y21"
    )
    port map (
      ADR0 => U3_spriteonGrnd_and000096_0,
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(5),
      ADR3 => title_spriteon_and00006_0,
      O => N457_pack_1
    );
  U3_spriteonGrnd_and0000127_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X28Y21"
    )
    port map (
      ADR0 => U2_vcs(7),
      ADR1 => U2_vcs(6),
      ADR2 => N457,
      ADR3 => U3_spriteonGrnd_and000074_0,
      O => N267
    );
  M2a_25_SW1 : X_LUT4
    generic map(
      INIT => X"BBB1",
      LOC => "SLICE_X15Y74"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1a_4_bdd0,
      ADR2 => rom1_addr(3),
      ADR3 => M1_3_bdd3_0,
      O => N67_pack_1
    );
  M2a_24_Q : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X15Y74"
    )
    port map (
      ADR0 => N66_0,
      ADR1 => VCC,
      ADR2 => N67,
      ADR3 => M2_13_bdd4_0,
      O => M2a_24_Q_31254
    );
  U3_CM2_9_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X50Y29"
    )
    port map (
      ADR0 => U3_CM2_sub0000(9),
      ADR1 => ld_0_OBUF_10168,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => VCC,
      O => U3_CM2_9_and0001
    );
  U3_CM1_4_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X50Y29"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => ld_0_OBUF_10168,
      ADR2 => VCC,
      ADR3 => U3_CM1_add0000_1(4),
      O => U3_CM1_4_and0001
    );
  M1_3_1 : X_LUT4
    generic map(
      INIT => X"C20B",
      LOC => "SLICE_X18Y67"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => M1_3_1_pack_1
    );
  M1_3_f51 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X18Y67"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1_3_2_0,
      ADR2 => M1_3_1_10298,
      ADR3 => VCC,
      O => M1_3_Q
    );
  M2_3_2 : X_LUT4
    generic map(
      INIT => X"55FF",
      LOC => "SLICE_X18Y69"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(1),
      O => M1_28_2
    );
  M1_9_1 : X_LUT4
    generic map(
      INIT => X"D833",
      LOC => "SLICE_X18Y63"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M1_9_1_pack_1
    );
  M1_9_f51 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X18Y63"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M1_9_2_0,
      ADR2 => M1_9_1_10296,
      ADR3 => VCC,
      O => M1_9_Q
    );
  title_green_cmp_lt0000242_SW0 : X_LUT4
    generic map(
      INIT => X"F7FF",
      LOC => "SLICE_X31Y23"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => title_green_cmp_lt0000225_0,
      ADR3 => U2_vcs(3),
      O => N285_pack_1
    );
  title_green_cmp_lt0000242 : X_LUT4
    generic map(
      INIT => X"1101",
      LOC => "SLICE_X31Y23"
    )
    port map (
      ADR0 => U2_vcs(9),
      ADR1 => U2_vcs(8),
      ADR2 => U2_vcs(0),
      ADR3 => N285,
      O => title_green_cmp_lt0000
    );
  nes_state_next_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X66Y31"
    )
    port map (
      ADR0 => nes_counter_reg_cmp_eq0000112_10441,
      ADR1 => nes_counter_reg_cmp_eq0000125_0,
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_counter_reg(4),
      O => ja2_OBUF_31379
    );
  nes_start_reg_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X66Y31"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => nes_counter_reg(1),
      ADR2 => nes_counter_reg(2),
      ADR3 => nes_N0,
      O => nes_start_reg_cmp_eq0000
    );
  x7_Mrom_a_to_g111 : X_LUT4
    generic map(
      INIT => X"2504",
      LOC => "SLICE_X65Y60"
    )
    port map (
      ADR0 => x7_digit(3),
      ADR1 => x7_digit(1),
      ADR2 => x7_digit(2),
      ADR3 => x7_digit(0),
      O => a_to_g_1_OBUF_31398
    );
  U3_font2_mux0007_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X42Y66"
    )
    port map (
      ADR0 => U3_RMht2(5),
      ADR1 => U3_RMht2(4),
      ADR2 => U3_RMht2(3),
      ADR3 => U3_RMht2(2),
      O => N22
    );
  U3_Result_5_2197_SW0 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X42Y66"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(4),
      ADR2 => U3_RMht2(1),
      ADR3 => U3_RMht2(2),
      O => N239
    );
  title_Msub_ypix_xor_9_121 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X33Y29"
    )
    port map (
      ADR0 => title_Msub_ypix_lut_4_Q,
      ADR1 => title_Msub_ypix_lut_5_Q,
      ADR2 => title_ypix_addsub0000_6_Q,
      ADR3 => title_Msub_ypix_cy(3),
      O => title_N7_pack_1
    );
  title_Msub_ypix_xor_9_11 : X_LUT4
    generic map(
      INIT => X"E1C3",
      LOC => "SLICE_X33Y29"
    )
    port map (
      ADR0 => title_Msub_ypix_lut_7_Q,
      ADR1 => title_ypix_addsub0000_8_Q,
      ADR2 => title_ypix_addsub0000_9_Q,
      ADR3 => title_N7,
      O => title_ypix_9_Q
    );
  U2_vidon_and000018 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(5),
      ADR2 => U2_vidon_and000013,
      ADR3 => U2_vcs(7),
      O => U2_vidon_and000018_31463
    );
  title_green_cmp_lt0000225 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(5),
      ADR2 => U2_vcs(4),
      ADR3 => U2_vcs(7),
      O => title_green_cmp_lt0000225_31470
    );
  U2_vidon_and000080 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X25Y28"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(7),
      ADR3 => U2_vcs(6),
      O => U2_vidon_and000080_31487
    );
  U3_blue_and0001164_SW0 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X25Y28"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(2),
      O => N291
    );
  U3_font2_mux0007_4_1 : X_LUT4
    generic map(
      INIT => X"5503",
      LOC => "SLICE_X47Y66"
    )
    port map (
      ADR0 => U3_font2_4_and0000_bdd0,
      ADR1 => N2,
      ADR2 => U3_RMht2(5),
      ADR3 => sig_tank2,
      O => U3_font2_mux0007(4)
    );
  U3_font2_4 : X_LATCHE
    generic map(
      LOC => "SLICE_X47Y66",
      INIT => '0'
    )
    port map (
      I => U3_font2_4_DYMUX_31520,
      GE => VCC,
      CLK => NlwInverterSignal_U3_font2_4_CLK,
      SET => U3_font2_4_FFY_SET,
      RST => U3_font2_4_FFY_RSTAND_31527,
      O => U3_font2(4)
    );
  U3_font2_4_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X47Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_4_and0001,
      O => U3_font2_4_FFY_SET
    );
  U3_font2_4_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X47Y66",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_4_and0000,
      O => U3_font2_4_FFY_RSTAND_31527
    );
  U3_font2_mux0007_4_1_SW0 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X47Y66"
    )
    port map (
      ADR0 => U3_RMht2(1),
      ADR1 => U3_RMht2(2),
      ADR2 => U3_RMht2(3),
      ADR3 => U3_RMht2(4),
      O => N2_pack_1
    );
  U3_tank1Angle10s_and000062 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X28Y32"
    )
    port map (
      ADR0 => U3_tank1Angle10s_cmp_le00002_0,
      ADR1 => U3_tank1Angle10s_and000055_0,
      ADR2 => U3_tank1Angle10s_and000025,
      ADR3 => U3_tank1Angle10s_cmp_gt0000_0,
      O => U3_tank1Angle10s
    );
  U3_tank1Angle10s_and000055 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X24Y26"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U2_vcs(9),
      ADR2 => U2_hcs(9),
      ADR3 => U2_hcs(8),
      O => U3_tank1Angle10s_and000055_31563
    );
  U3_spriteonB1_cmp_le0000130 : X_LUT4
    generic map(
      INIT => X"37FF",
      LOC => "SLICE_X24Y26"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => U2_hcs(7),
      ADR2 => N287,
      ADR3 => U2_hcs(8),
      O => U3_spriteonB1_cmp_le00002
    );
  U3_font2_mux0007_5_1 : X_LUT4
    generic map(
      INIT => X"0F11",
      LOC => "SLICE_X48Y67"
    )
    port map (
      ADR0 => U3_RMht2(5),
      ADR1 => N01,
      ADR2 => U3_font2_5_and0000_bdd0,
      ADR3 => sig_tank2,
      O => U3_font2_mux0007(5)
    );
  U3_font2_5 : X_LATCHE
    generic map(
      LOC => "SLICE_X48Y67",
      INIT => '0'
    )
    port map (
      I => U3_font2_5_DYMUX_31596,
      GE => VCC,
      CLK => NlwInverterSignal_U3_font2_5_CLK,
      SET => U3_font2_5_FFY_SET,
      RST => U3_font2_5_FFY_RSTAND_31603,
      O => U3_font2(5)
    );
  U3_font2_5_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X48Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_5_and0001,
      O => U3_font2_5_FFY_SET
    );
  U3_font2_5_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X48Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font2_5_and0000,
      O => U3_font2_5_FFY_RSTAND_31603
    );
  U3_font2_mux0007_5_1_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y67"
    )
    port map (
      ADR0 => U3_RMht2(2),
      ADR1 => U3_RMht2(4),
      ADR2 => U3_RMht2(3),
      ADR3 => U3_RMht2(1),
      O => N01_pack_1
    );
  M2a_10_47_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"DDB3",
      LOC => "SLICE_X22Y80"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => M2_0_bdd13,
      ADR3 => sig_tank1rom10s(1),
      O => N453
    );
  M2_5_25 : X_LUT4
    generic map(
      INIT => X"66F6",
      LOC => "SLICE_X22Y80"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M2_0_bdd13,
      ADR3 => sig_tank1rom10s(2),
      O => M2_5_25_31634
    );
  nes_right_reg : X_FF
    generic map(
      LOC => "SLICE_X53Y42",
      INIT => '0'
    )
    port map (
      I => nes_right_reg_DYMUX_31644,
      CE => nes_right_reg_CEINV_31641,
      CLK => nes_right_reg_CLKINV_31642,
      SET => GND,
      RST => GND,
      O => nes_right_reg_10716
    );
  U3_RMcnt2_5_and00001 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X44Y76"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht2(5),
      ADR3 => U3_C2_not000186,
      O => U3_RMcnt2_5_and0000
    );
  U3_RMcnt2_5_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X44Y76"
    )
    port map (
      ADR0 => ld_0_OBUF_10168,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht2(5),
      ADR3 => U3_C2_not000186,
      O => U3_RMcnt2_5_and0001
    );
  U3_spriteonM1_and00001 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X42Y33"
    )
    port map (
      ADR0 => U3_Mcompar_spriteonM1_cmp_gt0000_cy_9_Q,
      ADR1 => U3_spriteonM1_cmp_le0000,
      ADR2 => U3_spriteonM1_cmp_ge0000,
      ADR3 => U3_Mcompar_spriteonM1_cmp_lt0000_cy_9_Q,
      O => U3_spriteonM1_pack_1
    );
  U3_blue_and00031 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X42Y33"
    )
    port map (
      ADR0 => U3_destroy1_10461,
      ADR1 => VCC,
      ADR2 => U3_spriteonM1,
      ADR3 => VCC,
      O => U3_blue_and0003
    );
  U3_destroy2_mux001721 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => U3_B_and0000,
      ADR1 => VCC,
      ADR2 => U3_blue_and0001_0,
      ADR3 => U3_blue_and0000_0,
      O => U3_N30_pack_1
    );
  U3_red_0_31 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => U3_blue_and0002_0,
      ADR1 => U2_vidon_and0000117_0,
      ADR2 => U2_vidon_and000039_0,
      ADR3 => U3_N30,
      O => U3_N33
    );
  U3_destroy2_mux001766 : X_LUT4
    generic map(
      INIT => X"3233",
      LOC => "SLICE_X33Y33"
    )
    port map (
      ADR0 => U3_spriteonM1,
      ADR1 => sig_gameB,
      ADR2 => U3_destroy2_mux001754_0,
      ADR3 => U3_spriteonGrnd,
      O => U3_destroy2_mux001766_pack_2
    );
  U3_destroy2_mux001780 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X33Y33"
    )
    port map (
      ADR0 => U3_destroy2_10720,
      ADR1 => U3_destroy2_mux001727_0,
      ADR2 => U3_spriteonM2_0,
      ADR3 => U3_destroy2_mux001766_10721,
      O => U3_destroy2_mux0017
    );
  U3_destroy2 : X_LATCHE
    generic map(
      LOC => "SLICE_X33Y33",
      INIT => '0'
    )
    port map (
      I => U3_destroy2_DXMUX_31747,
      GE => VCC,
      CLK => NlwInverterSignal_U3_destroy2_CLK,
      SET => GND,
      RST => GND,
      O => U3_destroy2_10720
    );
  M2_9_37_SW0 : X_LUT4
    generic map(
      INIT => X"04A4",
      LOC => "SLICE_X21Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M2_0_bdd16_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M2_10_bdd14,
      O => N341
    );
  M2_8_30 : X_LUT4
    generic map(
      INIT => X"50B0",
      LOC => "SLICE_X21Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M2_0_bdd16_0,
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => M2_8_30_31772
    );
  U3_CM2_0_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X52Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_C2(0),
      ADR3 => ld_0_OBUF_10168,
      O => U3_CM2_0_and0001
    );
  U3_CM1_5_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X52Y27"
    )
    port map (
      ADR0 => U3_CM1_add0000_1(5),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => VCC,
      ADR3 => ld_0_OBUF_10168,
      O => U3_CM1_5_and0001
    );
  U3_tank1_angle_4_1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X55Y72"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMht1(2),
      ADR2 => U3_RMht1(1),
      ADR3 => U3_RMht1(4),
      O => sig_tank1_angle_calc_4_pack_1
    );
  x7_an_3_mux00011 : X_LUT4
    generic map(
      INIT => X"777F",
      LOC => "SLICE_X55Y72"
    )
    port map (
      ADR0 => x7_clkdiv(19),
      ADR1 => x7_clkdiv(18),
      ADR2 => sig_tank1_angle_calc(4),
      ADR3 => sig_tank1_angle_calc_5_0,
      O => an_3_OBUF_31820
    );
  U3_tank1_angle_5_1 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X46Y69"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_RMht1(3),
      ADR3 => U3_font2_2_and0000_bdd2,
      O => sig_tank1_angle_calc(5)
    );
  U3_font1_mux0007_5_1_SW1 : X_LUT4
    generic map(
      INIT => X"A8A8",
      LOC => "SLICE_X46Y69"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => U3_RMht1(4),
      ADR2 => U3_RMht1(3),
      ADR3 => VCC,
      O => N18
    );
  U3_spriteonM1_addsub0000_8_2 : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X54Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(8),
      ADR2 => U3_spriteonM1_addsub0000_8_bdd0,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0000(8)
    );
  U3_blue_and00001 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X24Y46"
    )
    port map (
      ADR0 => U3_N109,
      ADR1 => U3_M1a_mux0000,
      ADR2 => U3_spriteon1_cmp_ge0000,
      ADR3 => U3_Mcompar_spriteon1_cmp_lt0000_cy_9_Q,
      O => U3_blue_and0000
    );
  U3_blue_and00021 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X24Y46"
    )
    port map (
      ADR0 => U3_N109,
      ADR1 => U3_M2a_mux0000,
      ADR2 => U3_spriteon2f_cmp_le0000,
      ADR3 => U3_Mcompar_spriteon2f_cmp_gt0000_cy_9_Q,
      O => U3_blue_and0002
    );
  U3_C1_not00015 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X34Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C1(1),
      ADR3 => U3_C1(0),
      O => U3_C1_not00015_31892
    );
  U3_blue_and00041 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X30Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_destroy2_10720,
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_0,
      O => U3_blue_and0004_pack_1
    );
  U3_green_0_11_SW1 : X_LUT4
    generic map(
      INIT => X"00CD",
      LOC => "SLICE_X30Y32"
    )
    port map (
      ADR0 => U3_tank1Angle10s_0,
      ADR1 => U3_B_10612,
      ADR2 => U3_tank1Angle1s,
      ADR3 => U3_blue_and0004,
      O => N439
    );
  U3_spriteonM2_and00001 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X43Y33"
    )
    port map (
      ADR0 => U3_Mcompar_spriteonM2_cmp_gt0000_cy_9_Q,
      ADR1 => U3_spriteonM2_cmp_le0000,
      ADR2 => U3_Mcompar_spriteonM2_cmp_lt0000_cy_9_Q,
      ADR3 => U3_spriteonM2_cmp_ge0000,
      O => U3_spriteonM2
    );
  U3_B_mux00164 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X30Y33"
    )
    port map (
      ADR0 => U3_spriteonB3_0,
      ADR1 => U3_spriteonB4_0,
      ADR2 => U3_N28_0,
      ADR3 => U3_blue_and0004,
      O => U3_B_mux00164_pack_2
    );
  U3_B_mux0016100 : X_LUT4
    generic map(
      INIT => X"FEAA",
      LOC => "SLICE_X30Y33"
    )
    port map (
      ADR0 => N237_0,
      ADR1 => U3_B_mux001615_0,
      ADR2 => U3_B_mux00164_10727,
      ADR3 => U3_B_10612,
      O => U3_B_mux0016
    );
  U3_B : X_LATCHE
    generic map(
      LOC => "SLICE_X30Y33",
      INIT => '0'
    )
    port map (
      I => U3_B_DXMUX_31959,
      GE => U3_B_CEINV_31943,
      CLK => NlwInverterSignal_U3_B_CLK,
      SET => GND,
      RST => GND,
      O => U3_B_10612
    );
  U3_Mmux_M2a_mux0000_8_SW0 : X_LUT4
    generic map(
      INIT => X"0108",
      LOC => "SLICE_X17Y74"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => U3_rom_pix2(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => N329
    );
  M1_21_27_SW0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X14Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N459
    );
  U3_spriteon2_addsub0000_5_1 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X20Y47"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_C2(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteon2_addsub0000(5)
    );
  U3_Madd_spriteon2f_add0004_xor_5_11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X20Y47"
    )
    port map (
      ADR0 => U3_C2(4),
      ADR1 => U3_C2(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Madd_spriteon2_addsub0000_cy_5_Q
    );
  U3_spriteon2_addsub0000_6_1 : X_LUT4
    generic map(
      INIT => X"3636",
      LOC => "SLICE_X22Y46"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(4),
      ADR3 => VCC,
      O => U3_spriteon2_addsub0000(6)
    );
  U3_Madd_spriteon2f_add0004_xor_6_11 : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X22Y46"
    )
    port map (
      ADR0 => U3_C2(5),
      ADR1 => U3_C2(6),
      ADR2 => U3_C2(4),
      ADR3 => VCC,
      O => U3_Madd_spriteon2_addsub0000_lut(6)
    );
  U3_spriteon2_addsub0000_7_1 : X_LUT4
    generic map(
      INIT => X"9993",
      LOC => "SLICE_X22Y44"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => U3_C2(7),
      ADR2 => U3_C2(4),
      ADR3 => U3_C2(5),
      O => U3_spriteon2_addsub0000(7)
    );
  U3_Madd_spriteon2f_add0004_xor_7_11 : X_LUT4
    generic map(
      INIT => X"9333",
      LOC => "SLICE_X22Y44"
    )
    port map (
      ADR0 => U3_C2(6),
      ADR1 => U3_C2(7),
      ADR2 => U3_C2(4),
      ADR3 => U3_C2(5),
      O => U3_Madd_spriteon2_addsub0000_lut(7)
    );
  U3_spriteon2_addsub0000_8_1 : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X20Y46"
    )
    port map (
      ADR0 => U3_C2(8),
      ADR1 => U3_Madd_spriteon2_addsub0000_cy_7_Q,
      ADR2 => U3_Madd_spriteon2f_add0004_cy(7),
      ADR3 => VCC,
      O => U3_spriteon2_addsub0000(8)
    );
  M1_22_37_SW0 : X_LUT4
    generic map(
      INIT => X"02C2",
      LOC => "SLICE_X3Y45"
    )
    port map (
      ADR0 => M1_22_bdd12,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M1_21_bdd8,
      O => N351
    );
  M1_30_2 : X_LUT4
    generic map(
      INIT => X"7C7C",
      LOC => "SLICE_X3Y45"
    )
    port map (
      ADR0 => M1_22_bdd12,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => VCC,
      O => M1_25_2
    );
  U3_spriteonB5_and00009 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X24Y22"
    )
    port map (
      ADR0 => U3_N32_0,
      ADR1 => U3_spriteonB4_cmp_ge00001_10730,
      ADR2 => U2_vcs(4),
      ADR3 => U2_vidon_and000013,
      O => U3_spriteonB5_and00009_32109
    );
  U2_vsync_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X24Y22"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(9),
      ADR2 => VCC,
      ADR3 => U2_vcs(4),
      O => N34
    );
  U3_tank1rom10s_sub0001_10_21 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X30Y68"
    )
    port map (
      ADR0 => U3_Msub_ypix1_Madd_lut(5),
      ADR1 => U3_tank1rom10s_sub0000(7),
      ADR2 => U3_Msub_tank1rom10s_sub0001_cy(4),
      ADR3 => U3_tank1rom10s_sub0000(6),
      O => U3_tank1rom10s_sub0001_10_bdd0_pack_1
    );
  U3_tank1rom10s_sub0001_10_11 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X30Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_tank1rom10s_sub0000(9),
      ADR2 => U3_tank1rom10s_sub0000(8),
      ADR3 => U3_tank1rom10s_sub0001_10_bdd0,
      O => U3_Madd_tank1rom10s_lut(10)
    );
  U3_RMcnt_Q_mux0000_5_Q : X_LUT4
    generic map(
      INIT => X"ACA3",
      LOC => "SLICE_X50Y67"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => N58,
      ADR2 => U3_RMcnt_and0000,
      ADR3 => U3_rise_9867,
      O => U3_RMcnt_Q_mux0000_5_Q_32165
    );
  U3_RMcnt_5 : X_FF
    generic map(
      LOC => "SLICE_X50Y67",
      INIT => '1'
    )
    port map (
      I => U3_RMcnt_5_DYMUX_32168,
      CE => U3_RMcnt_5_CEINV_32157,
      CLK => U3_RMcnt_5_CLKINV_32158,
      SET => U3_RMcnt_5_FFY_SET,
      RST => U3_RMcnt_5_FFY_RSTAND_32176,
      O => U3_RMcnt(5)
    );
  U3_RMcnt_5_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_5_and0001,
      O => U3_RMcnt_5_FFY_SET
    );
  U3_RMcnt_5_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_5_and0000,
      O => U3_RMcnt_5_FFY_RSTAND_32176
    );
  U3_RMcnt_and00001 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X50Y67"
    )
    port map (
      ADR0 => who_present_state_FSM_FFd1_10324,
      ADR1 => VCC,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => sig_gameA_0,
      O => U3_RMcnt_and0000_pack_1
    );
  U3_tank1Angle10s_cmp_le000018 : X_LUT4
    generic map(
      INIT => X"03FF",
      LOC => "SLICE_X28Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => U2_vcs(2),
      ADR3 => U2_vcs(5),
      O => U3_tank1Angle10s_cmp_le000018_pack_1
    );
  U3_tank1Angle10s_cmp_le0000130 : X_LUT4
    generic map(
      INIT => X"F070",
      LOC => "SLICE_X28Y34"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(4),
      ADR2 => U3_spriteonB1_cmp_lt0000221_0,
      ADR3 => U3_tank1Angle10s_cmp_le000018_10732,
      O => U3_tank1Angle10s_cmp_le00002
    );
  U3_spriteonB4_cmp_ge00001 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X25Y22"
    )
    port map (
      ADR0 => U2_vcs(0),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(3),
      O => U3_spriteonB4_cmp_ge00001_pack_1
    );
  U3_spriteonB4_and000010 : X_LUT4
    generic map(
      INIT => X"EA00",
      LOC => "SLICE_X25Y22"
    )
    port map (
      ADR0 => U3_spriteonB4_and00002_0,
      ADR1 => U2_vcs(4),
      ADR2 => U3_spriteonB4_cmp_ge00001_10730,
      ADR3 => U2_vcs(8),
      O => U3_spriteonB4_and000010_32232
    );
  M1a_12_21 : X_LUT4
    generic map(
      INIT => X"9180",
      LOC => "SLICE_X3Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(3),
      O => M1a_12_bdd1
    );
  M1a_22_11 : X_LUT4
    generic map(
      INIT => X"2C8C",
      LOC => "SLICE_X0Y71"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M1a_22_bdd0_pack_1
    );
  M1a_23_18_SW0 : X_LUT4
    generic map(
      INIT => X"1D3F",
      LOC => "SLICE_X0Y71"
    )
    port map (
      ADR0 => M1_21_bdd5,
      ADR1 => rom1_addr(1),
      ADR2 => M1a_22_bdd0,
      ADR3 => rom1_addr(2),
      O => N399
    );
  U3_tank110sRomPix_2_1_INV_0 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(2),
      O => U3_tank110sRomPix(2)
    );
  title_spriteon_and000038 : X_LUT4
    generic map(
      INIT => X"FC00",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(0),
      ADR2 => U2_hcs(1),
      ADR3 => U2_hcs(2),
      O => title_spriteon_and000038_32292
    );
  U3_tank1Angle_0_1 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X18Y62"
    )
    port map (
      ADR0 => N167_0,
      ADR1 => U3_RMht1(5),
      ADR2 => U3_RMht1(2),
      ADR3 => U3_RMht1(4),
      O => M1_21_bdd5_pack_1
    );
  M1_28_47 : X_LUT4
    generic map(
      INIT => X"EE88",
      LOC => "SLICE_X18Y62"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => M1_22_bdd9_0,
      ADR2 => VCC,
      ADR3 => M1_21_bdd5,
      O => M1_27_13
    );
  M1a_24_21 : X_LUT4
    generic map(
      INIT => X"E200",
      LOC => "SLICE_X1Y65"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_21_bdd5,
      ADR3 => rom1_addr(2),
      O => M1a_24_bdd1
    );
  M1a_26_33 : X_LUT4
    generic map(
      INIT => X"FB80",
      LOC => "SLICE_X1Y65"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_21_bdd5,
      ADR3 => rom1_addr(2),
      O => M1a_26_33_32340
    );
  title_spriteon_and000016 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X27Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(7),
      ADR2 => VCC,
      ADR3 => U2_vcs(6),
      O => U3_spriteonB1_and000032_pack_1
    );
  U3_spriteonB1_and000035 : X_LUT4
    generic map(
      INIT => X"E0C0",
      LOC => "SLICE_X27Y20"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(5),
      ADR2 => U3_spriteonB1_and000032,
      ADR3 => U2_vcs(3),
      O => U3_spriteonB1_and000035_32364
    );
  title_spriteon_and000035 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X25Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(4),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(5),
      O => title_spriteon_and000035_32380
    );
  U3_spriteonB2_cmp_le000011_SW0 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X25Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(4),
      ADR2 => U2_hcs(3),
      ADR3 => U2_hcs(5),
      O => N56
    );
  title_spriteon_and000019 : X_LUT4
    generic map(
      INIT => X"E0C0",
      LOC => "SLICE_X27Y21"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => U2_vcs(5),
      ADR2 => U3_spriteonB1_and000032,
      ADR3 => title_spriteon_and00006_0,
      O => title_spriteon_and000019_pack_1
    );
  title_spriteon_and0000250 : X_LUT4
    generic map(
      INIT => X"0B08",
      LOC => "SLICE_X27Y21"
    )
    port map (
      ADR0 => title_spriteon_and0000205_0,
      ADR1 => U2_vcs(8),
      ADR2 => N257_0,
      ADR3 => title_spriteon_and000019_10740,
      O => title_spriteon
    );
  title_spriteon_and000052 : X_LUT4
    generic map(
      INIT => X"FEAA",
      LOC => "SLICE_X26Y27"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => title_spriteon_and000035_0,
      ADR2 => title_spriteon_and000038_0,
      ADR3 => U2_hcs(6),
      O => title_spriteon_and000052_pack_1
    );
  title_spriteon_and0000250_SW0 : X_LUT4
    generic map(
      INIT => X"FF13",
      LOC => "SLICE_X26Y27"
    )
    port map (
      ADR0 => U3_tank1Angle1s_and000023,
      ADR1 => title_spriteon_and0000124_0,
      ADR2 => title_spriteon_and000052_10742,
      ADR3 => U2_vcs(9),
      O => N257
    );
  title_spriteon_and000059 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X28Y31"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => VCC,
      ADR2 => U2_hcs(8),
      ADR3 => VCC,
      O => U3_tank1Angle1s_and000023_pack_1
    );
  U3_tank1Angle1s_and000033 : X_LUT4
    generic map(
      INIT => X"6000",
      LOC => "SLICE_X28Y31"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U2_hcs(2),
      ADR2 => U3_tank1Angle1s_and000023,
      ADR3 => U2_hcs(6),
      O => U3_tank1Angle1s_and000033_32460
    );
  M1a_26_55 : X_LUT4
    generic map(
      INIT => X"7222",
      LOC => "SLICE_X0Y56"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M1_22_bdd12,
      ADR2 => M1_22_bdd9_0,
      ADR3 => sig_tank1rom10s(2),
      O => M1a_26_55_pack_1
    );
  M1a_26_131_SW0 : X_LUT4
    generic map(
      INIT => X"2320",
      LOC => "SLICE_X0Y56"
    )
    port map (
      ADR0 => M1a_26_33_0,
      ADR1 => rom1_addr(3),
      ADR2 => rom1_addr(1),
      ADR3 => M1a_26_55_10743,
      O => N367
    );
  M1a_27_52 : X_LUT4
    generic map(
      INIT => X"E878",
      LOC => "SLICE_X13Y52"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => M1_21_bdd5,
      ADR2 => rom1_addr(2),
      ADR3 => sig_tank1rom10s(0),
      O => M1a_27_52_32501
    );
  M1_24_105_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"6108",
      LOC => "SLICE_X13Y52"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => M1_21_bdd5,
      ADR2 => sig_tank1rom10s(1),
      ADR3 => rom1_addr(2),
      O => N445
    );
  M1a_28_63 : X_LUT4
    generic map(
      INIT => X"5410",
      LOC => "SLICE_X3Y78"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(4),
      ADR2 => N263,
      ADR3 => M1_28_bdd1_0,
      O => M1a_28_Q
    );
  M2a_3_63 : X_LUT4
    generic map(
      INIT => X"5140",
      LOC => "SLICE_X3Y78"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(4),
      ADR2 => M1_28_bdd1_0,
      ADR3 => N397,
      O => M2a_3_Q
    );
  M1a_29_32 : X_LUT4
    generic map(
      INIT => X"0F47",
      LOC => "SLICE_X2Y50"
    )
    port map (
      ADR0 => M1_29_bdd5,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_22_bdd12,
      ADR3 => sig_tank1rom10s(0),
      O => M1a_29_32_pack_1
    );
  M1a_29_60 : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X2Y50"
    )
    port map (
      ADR0 => M1a_29_58_0,
      ADR1 => rom1_addr(3),
      ADR2 => VCC,
      ADR3 => M1a_29_32_10746,
      O => M1a_29_Q
    );
  U3_font1_2_and000011 : X_LUT4
    generic map(
      INIT => X"10F0",
      LOC => "SLICE_X34Y69"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_RMht1(3),
      ADR2 => sig_tank2,
      ADR3 => U3_RMht1(5),
      O => U3_font1_2_and0000
    );
  U3_Result_5_136 : X_LUT4
    generic map(
      INIT => X"F0E1",
      LOC => "SLICE_X34Y69"
    )
    port map (
      ADR0 => U3_RMht1(4),
      ADR1 => U3_RMht1(3),
      ADR2 => U3_RMht1(5),
      ADR3 => U3_RMht1(2),
      O => U3_Result_5_136_32580
    );
  M2a_10_22 : X_LUT4
    generic map(
      INIT => X"FFC3",
      LOC => "SLICE_X12Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(3),
      O => M1a_21_22
    );
  M2a_30_22 : X_LUT4
    generic map(
      INIT => X"C4CC",
      LOC => "SLICE_X16Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M2a_30_22_32604
    );
  U2_vcs_cmp_eq0000_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"EFFF",
      LOC => "SLICE_X30Y25"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => U2_vcs(4),
      ADR2 => U2_vcs(3),
      ADR3 => U2_vcs(9),
      O => N206
    );
  U3_spriteonB3_and000015_SW0 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X30Y25"
    )
    port map (
      ADR0 => U2_vcs(1),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(0),
      ADR3 => U2_vcs(3),
      O => N377
    );
  M2a_24_11 : X_LUT4
    generic map(
      INIT => X"FE78",
      LOC => "SLICE_X14Y75"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(0),
      O => M1a_4_bdd0_pack_1
    );
  M2a_25_SW0 : X_LUT4
    generic map(
      INIT => X"220F",
      LOC => "SLICE_X14Y75"
    )
    port map (
      ADR0 => M1_3_bdd3_0,
      ADR1 => rom1_addr(3),
      ADR2 => M1a_4_bdd0,
      ADR3 => rom1_addr(4),
      O => N66
    );
  M2a_26_11 : X_LUT4
    generic map(
      INIT => X"6DCE",
      LOC => "SLICE_X13Y72"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(3),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M1a_23_41
    );
  U3_Result_3_1_SW0 : X_LUT4
    generic map(
      INIT => X"0180",
      LOC => "SLICE_X35Y68"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => U3_RMht1(1),
      ADR2 => U3_RMht1(0),
      ADR3 => sig_gameDown,
      O => N46_pack_2
    );
  U3_Result_3_1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X35Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => N46,
      ADR3 => U3_RMht1(3),
      O => U3_Result_3_1_32692
    );
  U3_RMht1_3 : X_FF
    generic map(
      LOC => "SLICE_X35Y68",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_3_DXMUX_32695,
      CE => U3_RMht1_3_CEINV_32677,
      CLK => U3_RMht1_3_CLKINV_32678,
      SET => GND,
      RST => GND,
      O => U3_RMht1(3)
    );
  U3_Result_3_2_SW0 : X_LUT4
    generic map(
      INIT => X"4002",
      LOC => "SLICE_X40Y67"
    )
    port map (
      ADR0 => sig_gameDown,
      ADR1 => U3_RMht2(1),
      ADR2 => U3_RMht2(2),
      ADR3 => U3_RMht2(0),
      O => N44_pack_2
    );
  U3_Result_3_2 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X40Y67"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => VCC,
      ADR2 => N44,
      ADR3 => VCC,
      O => U3_Result_3_2_32725
    );
  U3_RMht2_3 : X_FF
    generic map(
      LOC => "SLICE_X40Y67",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_3_DXMUX_32728,
      CE => U3_RMht2_3_CEINV_32710,
      CLK => U3_RMht2_3_CLKINV_32711,
      SET => GND,
      RST => GND,
      O => U3_RMht2(3)
    );
  U3_CM2_1_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X52Y26"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_CM2_sub0000(1),
      ADR2 => VCC,
      ADR3 => ld_0_OBUF_10168,
      O => U3_CM2_1_and0001
    );
  U3_CM1_6_and00011 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X52Y26"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => ld_0_OBUF_10168,
      ADR2 => VCC,
      ADR3 => U3_CM1_add0000_1(6),
      O => U3_CM1_6_and0001
    );
  U3_Result_4_1_SW1 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X34Y64"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => sig_gameDown,
      ADR2 => U3_RMht1(1),
      ADR3 => U3_RMht1(0),
      O => N52_pack_2
    );
  U3_Result_4_1 : X_LUT4
    generic map(
      INIT => X"1EB4",
      LOC => "SLICE_X34Y64"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => N51_0,
      ADR2 => U3_RMht1(4),
      ADR3 => N52,
      O => U3_Result_4_1_32782
    );
  U3_RMht1_4 : X_FF
    generic map(
      LOC => "SLICE_X34Y64",
      INIT => '1'
    )
    port map (
      I => U3_RMht1_4_DXMUX_32785,
      CE => U3_RMht1_4_CEINV_32769,
      CLK => U3_RMht1_4_CLKINV_32770,
      SET => GND,
      RST => GND,
      O => U3_RMht1(4)
    );
  U3_Result_4_2_SW1 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X41Y64"
    )
    port map (
      ADR0 => U3_RMht2(0),
      ADR1 => U3_RMht2(3),
      ADR2 => U3_RMht2(1),
      ADR3 => sig_gameDown,
      O => N49_pack_2
    );
  U3_Result_4_2 : X_LUT4
    generic map(
      INIT => X"569A",
      LOC => "SLICE_X41Y64"
    )
    port map (
      ADR0 => U3_RMht2(4),
      ADR1 => U3_RMht2(2),
      ADR2 => N48_0,
      ADR3 => N49,
      O => U3_Result_4_2_32815
    );
  U3_RMht2_4 : X_FF
    generic map(
      LOC => "SLICE_X41Y64",
      INIT => '1'
    )
    port map (
      I => U3_RMht2_4_DXMUX_32818,
      CE => U3_RMht2_4_CEINV_32802,
      CLK => U3_RMht2_4_CLKINV_32803,
      SET => GND,
      RST => GND,
      O => U3_RMht2(4)
    );
  M1_27_45_SW0 : X_LUT4
    generic map(
      INIT => X"073F",
      LOC => "SLICE_X16Y54"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => M1_21_bdd5,
      ADR2 => rom1_addr(2),
      ADR3 => M1_22_bdd9_0,
      O => N311_pack_1
    );
  M1_27_129 : X_LUT4
    generic map(
      INIT => X"F8FD",
      LOC => "SLICE_X16Y54"
    )
    port map (
      ADR0 => rom1_addr(1),
      ADR1 => M1_27_105,
      ADR2 => rom1_addr(3),
      ADR3 => N311,
      O => M1_27_129_32844
    );
  title_Msub_xpix_xor_9_111 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X39Y26"
    )
    port map (
      ADR0 => U2_hcs(3),
      ADR1 => U2_hcs(5),
      ADR2 => U2_hcs(4),
      ADR3 => U2_hcs(2),
      O => title_N01_pack_1
    );
  title_Msub_xpix_xor_8_111 : X_LUT4
    generic map(
      INIT => X"0555",
      LOC => "SLICE_X39Y26"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => VCC,
      ADR2 => title_N01,
      ADR3 => U2_hcs(6),
      O => title_N27
    );
  nes_start_reg : X_FF
    generic map(
      LOC => "SLICE_X66Y35",
      INIT => '0'
    )
    port map (
      I => nes_start_reg_DYMUX_32878,
      CE => nes_start_reg_CEINV_32875,
      CLK => nes_start_reg_CLKINV_32876,
      SET => GND,
      RST => GND,
      O => nes_start_reg_10755
    );
  buttons_gameB1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X34Y34"
    )
    port map (
      ADR0 => bounce_delay3(1),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => bounce_delay1(1),
      ADR3 => bounce_delay2(1),
      O => sig_gameB_pack_1
    );
  U3_tank2HP_mux0007_2_SW1 : X_LUT4
    generic map(
      INIT => X"CFC5",
      LOC => "SLICE_X34Y34"
    )
    port map (
      ADR0 => U3_tank2HP_0_Q,
      ADR1 => U3_tank2HP_2_Q,
      ADR2 => U3_spriteonM1,
      ADR3 => sig_gameB,
      O => N29
    );
  U3_tank2Angle_0_1 : X_LUT4
    generic map(
      INIT => X"A080",
      LOC => "SLICE_X31Y73"
    )
    port map (
      ADR0 => U3_RMht2(5),
      ADR1 => N165_0,
      ADR2 => U3_RMht2(4),
      ADR3 => U3_RMht2(2),
      O => M2_0_bdd13_pack_1
    );
  M2_3_48 : X_LUT4
    generic map(
      INIT => X"FAA0",
      LOC => "SLICE_X31Y73"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => VCC,
      ADR2 => M2_0_bdd6_0,
      ADR3 => M2_0_bdd13,
      O => M2_3_48_32928
    );
  selector_red_1_47 : X_LUT4
    generic map(
      INIT => X"C480",
      LOC => "SLICE_X29Y23"
    )
    port map (
      ADR0 => title_spriteon_0,
      ADR1 => selector_green_0_42_0,
      ADR2 => sig_MTitle_6_0,
      ADR3 => title_green_cmp_lt0000_0,
      O => selector_red_1_47_pack_1
    );
  selector_red_1_52 : X_LUT4
    generic map(
      INIT => X"FFC8",
      LOC => "SLICE_X29Y23"
    )
    port map (
      ADR0 => U3_N19_0,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => selector_red_1_14_0,
      ADR3 => selector_red_1_47_10756,
      O => red_1_OBUF_32952
    );
  selector_red_2_31 : X_LUT4
    generic map(
      INIT => X"80D0",
      LOC => "SLICE_X23Y24"
    )
    port map (
      ADR0 => title_spriteon_0,
      ADR1 => sig_MTitle_7_0,
      ADR2 => selector_green_0_42_0,
      ADR3 => title_green_cmp_lt0000_0,
      O => selector_red_2_31_pack_1
    );
  selector_red_2_36 : X_LUT4
    generic map(
      INIT => X"FEF0",
      LOC => "SLICE_X23Y24"
    )
    port map (
      ADR0 => U3_N19_0,
      ADR1 => selector_red_2_4_0,
      ADR2 => selector_red_2_31_10758,
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => red_2_OBUF_32976
    );
  nes_left_reg : X_FF
    generic map(
      LOC => "SLICE_X50Y38",
      INIT => '0'
    )
    port map (
      I => nes_left_reg_DYMUX_32986,
      CE => nes_left_reg_CEINV_32983,
      CLK => nes_left_reg_CLKINV_32984,
      SET => GND,
      RST => GND,
      O => nes_left_reg_10760
    );
  nes_down_reg : X_FF
    generic map(
      LOC => "SLICE_X51Y43",
      INIT => '0'
    )
    port map (
      I => nes_down_reg_DYMUX_32998,
      CE => nes_down_reg_CEINV_32995,
      CLK => nes_down_reg_CLKINV_32996,
      SET => GND,
      RST => GND,
      O => nes_down_reg_10761
    );
  nes_scalar_next_cmp_eq000010 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X66Y12"
    )
    port map (
      ADR0 => nes_scalar_reg(7),
      ADR1 => nes_scalar_reg(5),
      ADR2 => nes_scalar_reg(4),
      ADR3 => nes_scalar_reg(6),
      O => nes_scalar_next_cmp_eq000010_33012
    );
  nes_scalar_next_cmp_eq000021 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X66Y8"
    )
    port map (
      ADR0 => nes_scalar_reg(0),
      ADR1 => nes_scalar_reg(3),
      ADR2 => nes_scalar_reg(1),
      ADR3 => nes_scalar_reg(2),
      O => nes_scalar_next_cmp_eq000021_33024
    );
  M1_21_21 : X_LUT4
    generic map(
      INIT => X"F0F6",
      LOC => "SLICE_X15Y61"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => rom1_addr(4),
      ADR3 => sig_tank1rom10s(3),
      O => M1_21_2
    );
  M1_21_27 : X_LUT4
    generic map(
      INIT => X"1040",
      LOC => "SLICE_X15Y60"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M1_21_bdd5,
      ADR2 => N459_0,
      ADR3 => sig_tank1rom10s(0),
      O => M1_21_27_pack_1
    );
  M1_21_47 : X_LUT4
    generic map(
      INIT => X"32FA",
      LOC => "SLICE_X15Y60"
    )
    port map (
      ADR0 => M1_21_2_0,
      ADR1 => rom1_addr(4),
      ADR2 => M1_21_27_10763,
      ADR3 => M1_12_bdd0_0,
      O => M1_21_Q
    );
  M1_22_11 : X_LUT4
    generic map(
      INIT => X"778C",
      LOC => "SLICE_X2Y47"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(2),
      O => M1_22_bdd0
    );
  M1_26_25 : X_LUT4
    generic map(
      INIT => X"73DC",
      LOC => "SLICE_X2Y47"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(0),
      O => M1_26_25_33084
    );
  M1_21_52 : X_LUT4
    generic map(
      INIT => X"60A0",
      LOC => "SLICE_X2Y43"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_21_bdd5,
      ADR3 => sig_tank1rom10s(1),
      O => M1_21_bdd8_pack_3
    );
  M1_29_77 : X_LUT4
    generic map(
      INIT => X"5144",
      LOC => "SLICE_X2Y43"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_21_bdd8,
      ADR3 => sig_tank1rom10s(1),
      O => M1_29_77_33108
    );
  M1_22_42 : X_LUT4
    generic map(
      INIT => X"EABF",
      LOC => "SLICE_X2Y53"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(2),
      O => M1_22_bdd7_pack_3
    );
  M1a_30_37 : X_LUT4
    generic map(
      INIT => X"111B",
      LOC => "SLICE_X2Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M1_22_bdd12,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M1_22_bdd7,
      O => M1a_30_37_33132
    );
  M1_22_27 : X_LUT4
    generic map(
      INIT => X"C3E3",
      LOC => "SLICE_X12Y45"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M1_22_bdd9_0,
      O => M1_22_27_33149
    );
  M1_25_21 : X_LUT4
    generic map(
      INIT => X"BABB",
      LOC => "SLICE_X12Y45"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M1_22_bdd9_0,
      O => M1_25_bdd1
    );
  M1_23_11 : X_LUT4
    generic map(
      INIT => X"0707",
      LOC => "SLICE_X12Y70"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => VCC,
      O => M1_23_bdd0
    );
  M1_23_22 : X_LUT4
    generic map(
      INIT => X"CF77",
      LOC => "SLICE_X3Y53"
    )
    port map (
      ADR0 => M1_22_bdd7,
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_22_bdd4,
      ADR3 => sig_tank1rom10s(1),
      O => M1_23_22_33185
    );
  M1a_27_152_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"6701",
      LOC => "SLICE_X3Y53"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M1_22_bdd4,
      ADR3 => M1a_27_52_0,
      O => N423
    );
  M1_23_31 : X_LUT4
    generic map(
      INIT => X"CFFC",
      LOC => "SLICE_X2Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => rom1_addr(2),
      ADR2 => M1_21_bdd5,
      ADR3 => M1_22_bdd9_0,
      O => M1_23_bdd6_pack_1
    );
  M1_23_21 : X_LUT4
    generic map(
      INIT => X"7E74",
      LOC => "SLICE_X2Y64"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => M1_23_bdd6,
      O => M1_23_bdd1
    );
  M1_22_72 : X_LUT4
    generic map(
      INIT => X"D7D7",
      LOC => "SLICE_X2Y51"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => M1_22_bdd9_0,
      ADR2 => M1_21_bdd5,
      ADR3 => VCC,
      O => M1_22_bdd12_pack_1
    );
  M1_23_30 : X_LUT4
    generic map(
      INIT => X"228A",
      LOC => "SLICE_X2Y51"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_22_bdd12,
      ADR3 => sig_tank1rom10s(0),
      O => M1_23_30_33240
    );
  M1_24_11 : X_LUT4
    generic map(
      INIT => X"CCDF",
      LOC => "SLICE_X2Y52"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M1_24_bdd0
    );
  M1_26_58 : X_LUT4
    generic map(
      INIT => X"F24F",
      LOC => "SLICE_X2Y52"
    )
    port map (
      ADR0 => M1_22_bdd9_0,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M1_26_58_33264
    );
  M1_31_62 : X_LUT4
    generic map(
      INIT => X"D5DD",
      LOC => "SLICE_X12Y48"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M1_27_bdd4,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M1_31_62_pack_2
    );
  M1_31_75 : X_LUT4
    generic map(
      INIT => X"0E00",
      LOC => "SLICE_X12Y48"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => M1_31_25,
      ADR2 => rom1_addr(4),
      ADR3 => M1_31_62_10767,
      O => M1_31_Q
    );
  U3_tank1Angle_1_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X28Y69"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => U3_RMht1(0),
      ADR2 => U3_RMht1(2),
      ADR3 => VCC,
      O => N177_pack_1
    );
  U3_tank1Angle_1_Q : X_LUT4
    generic map(
      INIT => X"CC80",
      LOC => "SLICE_X28Y69"
    )
    port map (
      ADR0 => U3_RMht1(3),
      ADR1 => U3_RMht1(5),
      ADR2 => N177,
      ADR3 => U3_RMht1(4),
      O => M1_22_bdd9
    );
  M2_10_11 : X_LUT4
    generic map(
      INIT => X"37A6",
      LOC => "SLICE_X14Y56"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1_12_bdd0
    );
  M2_10_31 : X_LUT4
    generic map(
      INIT => X"3FCF",
      LOC => "SLICE_X14Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M1_0_bdd2_pack_1
    );
  M2_31_1 : X_LUT4
    generic map(
      INIT => X"57AA",
      LOC => "SLICE_X14Y59"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(1),
      ADR2 => M1_0_bdd2,
      ADR3 => rom1_addr(4),
      O => M1_0_Q
    );
  M2_10_27 : X_LUT4
    generic map(
      INIT => X"0048",
      LOC => "SLICE_X14Y60"
    )
    port map (
      ADR0 => M2_0_bdd13,
      ADR1 => N459_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M2_10_27_pack_1
    );
  M2_10_47 : X_LUT4
    generic map(
      INIT => X"7770",
      LOC => "SLICE_X14Y60"
    )
    port map (
      ADR0 => M1_12_bdd0_0,
      ADR1 => rom1_addr(4),
      ADR2 => M1_21_2_0,
      ADR3 => M2_10_27_10769,
      O => M2_10_Q
    );
  M1_27_11 : X_LUT4
    generic map(
      INIT => X"3ABB",
      LOC => "SLICE_X3Y55"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => M1_22_bdd9_0,
      O => M1_27_bdd0
    );
  M1_27_21 : X_LUT4
    generic map(
      INIT => X"0807",
      LOC => "SLICE_X3Y51"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_22_bdd9_0,
      ADR3 => sig_tank1rom10s(2),
      O => M1_27_bdd4_pack_1
    );
  M1a_29_58 : X_LUT4
    generic map(
      INIT => X"1311",
      LOC => "SLICE_X3Y51"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => rom1_addr(4),
      ADR2 => rom1_addr(1),
      ADR3 => M1_27_bdd4,
      O => M1a_29_58_33408
    );
  M2_10_81 : X_LUT4
    generic map(
      INIT => X"2888",
      LOC => "SLICE_X24Y76"
    )
    port map (
      ADR0 => M2_0_bdd13,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => M2_10_bdd14_pack_3
    );
  M2_2_77 : X_LUT4
    generic map(
      INIT => X"0E06",
      LOC => "SLICE_X24Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => rom1_addr(3),
      ADR3 => M2_10_bdd14,
      O => M2_2_77_33432
    );
  M2_13_31 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X14Y74"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => VCC,
      O => M2_13_bdd4
    );
  M1_29_31 : X_LUT4
    generic map(
      INIT => X"6C93",
      LOC => "SLICE_X3Y44"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M1_22_bdd9_0,
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(2),
      O => M1_29_bdd5_pack_3
    );
  M1_29_69 : X_LUT4
    generic map(
      INIT => X"CF77",
      LOC => "SLICE_X3Y44"
    )
    port map (
      ADR0 => M1_22_bdd12,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => M1_29_bdd5,
      ADR3 => sig_tank1rom10s(0),
      O => M1_29_69_33468
    );
  M1_28_71 : X_LUT4
    generic map(
      INIT => X"7060",
      LOC => "SLICE_X16Y57"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => M1_27_13_0,
      O => M1_28_71_pack_1
    );
  M1_28_132 : X_LUT4
    generic map(
      INIT => X"C888",
      LOC => "SLICE_X16Y57"
    )
    port map (
      ADR0 => M1_28_12_0,
      ADR1 => M1_28_129,
      ADR2 => M1_28_71_10770,
      ADR3 => M1_28_33,
      O => M1_28_Q
    );
  M2_23_11 : X_LUT4
    generic map(
      INIT => X"FC3F",
      LOC => "SLICE_X12Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(1),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(0),
      O => M1_3_bdd3
    );
  U3_Mhorz_cmp_ne0000113 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X50Y64"
    )
    port map (
      ADR0 => U3_RMht1(5),
      ADR1 => U3_RMcnt(5),
      ADR2 => U3_RMht1(0),
      ADR3 => U3_RMcnt(0),
      O => U3_Mhorz_cmp_ne0000113_33520
    );
  U3_RMcnt_and000136_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X50Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_RMcnt(5),
      ADR2 => U3_RMcnt(3),
      ADR3 => U3_RMcnt(4),
      O => N221
    );
  U3_Mhorz_cmp_ne0001113 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X44Y78"
    )
    port map (
      ADR0 => U3_RMcnt2(0),
      ADR1 => U3_RMcnt2(5),
      ADR2 => U3_RMht2(0),
      ADR3 => U3_RMht2(5),
      O => U3_Mhorz_cmp_ne0001113_33544
    );
  U3_RMcnt2_and000136_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X44Y78"
    )
    port map (
      ADR0 => U3_RMcnt2(3),
      ADR1 => U3_RMcnt2(5),
      ADR2 => VCC,
      ADR3 => U3_RMcnt2(4),
      O => N223
    );
  M2_0_510 : X_LUT4
    generic map(
      INIT => X"EBBB",
      LOC => "SLICE_X19Y78"
    )
    port map (
      ADR0 => M2_0_bdd6_0,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => M2_0_bdd9_pack_3
    );
  M2a_1_37 : X_LUT4
    generic map(
      INIT => X"111B",
      LOC => "SLICE_X19Y78"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => M2_0_bdd16_0,
      ADR2 => M2_0_bdd9,
      ADR3 => sig_tank1rom10s(0),
      O => M2a_1_37_33576
    );
  M2_1_108 : X_LUT4
    generic map(
      INIT => X"1055",
      LOC => "SLICE_X23Y76"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => M2_0_bdd1,
      ADR2 => M1_30_91_0,
      ADR3 => rom1_addr(3),
      O => M2_1_108_33593
    );
  M2_6_93 : X_LUT4
    generic map(
      INIT => X"ECFD",
      LOC => "SLICE_X23Y76"
    )
    port map (
      ADR0 => rom1_addr(1),
      ADR1 => rom1_addr(3),
      ADR2 => M2_6_54_0,
      ADR3 => M2_1_bdd1_0,
      O => M2_6_93_33600
    );
  M2_0_711 : X_LUT4
    generic map(
      INIT => X"5D5F",
      LOC => "SLICE_X25Y76"
    )
    port map (
      ADR0 => rom1_addr(3),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => M2_0_bdd1,
      ADR3 => sig_tank1rom10s(1),
      O => M2_0_71_pack_2
    );
  M2_0_86 : X_LUT4
    generic map(
      INIT => X"00E0",
      LOC => "SLICE_X25Y76"
    )
    port map (
      ADR0 => M2_0_25,
      ADR1 => rom1_addr(3),
      ADR2 => M2_0_71,
      ADR3 => rom1_addr(4),
      O => M2_0_Q
    );
  M1_13_SW0 : X_LUT4
    generic map(
      INIT => X"655A",
      LOC => "SLICE_X14Y58"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N120_pack_1
    );
  M1_13_Q : X_LUT4
    generic map(
      INIT => X"2227",
      LOC => "SLICE_X14Y58"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => N121,
      ADR2 => M1_0_bdd2,
      ADR3 => N120,
      O => M1_13_Q_33648
    );
  M1_13_SW1 : X_LUT4
    generic map(
      INIT => X"5874",
      LOC => "SLICE_X15Y58"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N121_pack_1
    );
  U3_Mmux_M1_mux0000_83_SW0 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X15Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_rom_pix1(0),
      ADR2 => N121,
      ADR3 => M1_12_bdd0_0,
      O => N313
    );
  U3_font2_mux0007_4_31 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X54Y75"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(1),
      ADR2 => U3_RMht2(2),
      ADR3 => VCC,
      O => U3_font2_mux0007_4_bdd2_pack_1
    );
  U3_tank2_angle_5_1 : X_LUT4
    generic map(
      INIT => X"3939",
      LOC => "SLICE_X54Y75"
    )
    port map (
      ADR0 => U3_RMht2(4),
      ADR1 => U3_RMht2(5),
      ADR2 => U3_font2_mux0007_4_bdd2,
      ADR3 => VCC,
      O => sig_tank2_angle_calc(5)
    );
  U3_tank1HP_mux0005_0_SW0 : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X35Y33"
    )
    port map (
      ADR0 => ld_1_OBUF_10169,
      ADR1 => VCC,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_tank1HP_2_Q,
      O => N26
    );
  U3_tank2HP_mux0007_2_SW0 : X_LUT4
    generic map(
      INIT => X"A0FF",
      LOC => "SLICE_X35Y33"
    )
    port map (
      ADR0 => ld_1_OBUF_10169,
      ADR1 => VCC,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_tank2HP_0_Q,
      O => N28
    );
  U3_tank1HP_mux0005_2_SW0 : X_LUT4
    generic map(
      INIT => X"F555",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => U3_tank1HP_0_Q,
      ADR1 => VCC,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => ld_1_OBUF_10169,
      O => N31_pack_2
    );
  U3_tank1HP_mux0005_2_Q : X_LUT4
    generic map(
      INIT => X"02DF",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => U3_blue_and0000_0,
      ADR1 => U3_B_and0000,
      ADR2 => N32_0,
      ADR3 => N31,
      O => U3_tank1HP_mux0005_2_Q_33746
    );
  U3_tank1HP_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X29Y35",
      INIT => '0'
    )
    port map (
      I => U3_tank1HP_0_DXMUX_33749,
      GE => VCC,
      CLK => NlwInverterSignal_U3_tank1HP_0_CLK,
      SET => GND,
      RST => GND,
      O => U3_tank1HP_0_Q
    );
  U3_tank1HP_mux0005_2_SW1 : X_LUT4
    generic map(
      INIT => X"FD0D",
      LOC => "SLICE_X33Y35"
    )
    port map (
      ADR0 => U3_tank1HP_0_Q,
      ADR1 => sig_gameB,
      ADR2 => U3_spriteonM2_0,
      ADR3 => U3_tank1HP_2_Q,
      O => N32
    );
  U3_spriteonB1_and000017 : X_LUT4
    generic map(
      INIT => X"E0A0",
      LOC => "SLICE_X26Y25"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => U3_spriteonB1_and00005_0,
      ADR2 => U2_hcs(8),
      ADR3 => U2_hcs(6),
      O => U3_spriteonB1_and000017_pack_1
    );
  U3_spriteonB1_and000073 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X26Y25"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonB1_cmp_lt0000,
      ADR2 => U3_spriteonB1_and000017_10781,
      ADR3 => U3_spriteonB1_and000055_0,
      O => U3_spriteonB1
    );
  U3_green_0_11 : X_LUT4
    generic map(
      INIT => X"FDFC",
      LOC => "SLICE_X29Y32"
    )
    port map (
      ADR0 => U3_destroy1_10461,
      ADR1 => N439_0,
      ADR2 => U3_spriteonB5_0,
      ADR3 => U3_spriteonM1,
      O => U3_N24_pack_1
    );
  selector_blue_0_8 : X_LUT4
    generic map(
      INIT => X"CCFA",
      LOC => "SLICE_X29Y32"
    )
    port map (
      ADR0 => U3_spriteonB4_0,
      ADR1 => who_present_state_FSM_FFd1_10324,
      ADR2 => U3_N24,
      ADR3 => U3_spriteonB3_0,
      O => selector_blue_0_8_33810
    );
  nes_up_reg : X_FF
    generic map(
      LOC => "SLICE_X55Y37",
      INIT => '0'
    )
    port map (
      I => nes_up_reg_DYMUX_33820,
      CE => nes_up_reg_CEINV_33817,
      CLK => nes_up_reg_CLKINV_33818,
      SET => GND,
      RST => GND,
      O => nes_up_reg_10782
    );
  U3_tank1Angle1s_and000047 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X29Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_tank1Angle10s_cmp_le00002_0,
      ADR2 => U3_tank1Angle1s_and00009,
      ADR3 => U3_tank1Angle1s_and000033_0,
      O => U3_tank1Angle1s_pack_1
    );
  U3_green_1_1_SW0 : X_LUT4
    generic map(
      INIT => X"0302",
      LOC => "SLICE_X29Y33"
    )
    port map (
      ADR0 => U3_tank1Angle10s_0,
      ADR1 => U3_blue_and0003_0,
      ADR2 => U3_B_10612,
      ADR3 => U3_tank1Angle1s,
      O => N100
    );
  U3_green_2_15 : X_LUT4
    generic map(
      INIT => X"AFAE",
      LOC => "SLICE_X29Y26"
    )
    port map (
      ADR0 => U3_spriteonB4_0,
      ADR1 => N163_0,
      ADR2 => U3_spriteonB5_0,
      ADR3 => U3_blue_and0004,
      O => U3_N97_pack_1
    );
  selector_green_2_17 : X_LUT4
    generic map(
      INIT => X"FFB8",
      LOC => "SLICE_X29Y26"
    )
    port map (
      ADR0 => selector_green_1_2_0,
      ADR1 => U3_spriteonB3_0,
      ADR2 => U3_N97,
      ADR3 => U3_N28_0,
      O => selector_green_2_17_33870
    );
  U3_CM2_2_and00011 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y33"
    )
    port map (
      ADR0 => screenstate_present_state_FSM_FFd1_9324,
      ADR1 => U3_CM2_sub0000(2),
      ADR2 => ld_0_OBUF_10168,
      ADR3 => VCC,
      O => U3_CM2_2_and0001
    );
  U3_CM1_7_and00011 : X_LUT4
    generic map(
      INIT => X"C000",
      LOC => "SLICE_X48Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1_add0000_1(7),
      ADR2 => ld_0_OBUF_10168,
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_CM1_7_and0001
    );
  M2_14_SW0 : X_LUT4
    generic map(
      INIT => X"65FC",
      LOC => "SLICE_X14Y63"
    )
    port map (
      ADR0 => sig_tank1rom10s(3),
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(0),
      ADR3 => sig_tank1rom10s(1),
      O => N127_pack_1
    );
  M2_14_Q : X_LUT4
    generic map(
      INIT => X"0FAA",
      LOC => "SLICE_X14Y63"
    )
    port map (
      ADR0 => M2_13_1_0,
      ADR1 => VCC,
      ADR2 => N127,
      ADR3 => rom1_addr(4),
      O => M1_14_Q
    );
  M2_15_SW0 : X_LUT4
    generic map(
      INIT => X"5CF4",
      LOC => "SLICE_X15Y62"
    )
    port map (
      ADR0 => sig_tank1rom10s(1),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(2),
      ADR3 => sig_tank1rom10s(3),
      O => N102_pack_1
    );
  M2_15_Q : X_LUT4
    generic map(
      INIT => X"5F0A",
      LOC => "SLICE_X15Y62"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => VCC,
      ADR2 => N102,
      ADR3 => M2_13_1_0,
      O => M2_15_Q_33942
    );
  U3_Mmux_M2a_mux0000_83_SW0 : X_LUT4
    generic map(
      INIT => X"C5C5",
      LOC => "SLICE_X15Y76"
    )
    port map (
      ADR0 => M2a_14_2_0,
      ADR1 => N75,
      ADR2 => rom1_addr(4),
      ADR3 => VCC,
      O => N281
    );
  U3_spriteonM1_addsub0000_8_11 : X_LUT4
    generic map(
      INIT => X"1333",
      LOC => "SLICE_X54Y18"
    )
    port map (
      ADR0 => U3_CM1(5),
      ADR1 => U3_CM1(7),
      ADR2 => U3_CM1(6),
      ADR3 => U3_CM1(4),
      O => U3_spriteonM1_addsub0000_8_bdd0_pack_1
    );
  U3_spriteonM1_addsub0000_9_1 : X_LUT4
    generic map(
      INIT => X"CC3C",
      LOC => "SLICE_X54Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(9),
      ADR2 => U3_CM1(8),
      ADR3 => U3_spriteonM1_addsub0000_8_bdd0,
      O => U3_spriteonM1_addsub0000(9)
    );
  selector_green_0_16 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X28Y23"
    )
    port map (
      ADR0 => U3_spriteonB1_0,
      ADR1 => N433_0,
      ADR2 => screenstate_present_state_FSM_FFd1_9324,
      ADR3 => U3_spriteonB2_0,
      O => selector_green_0_16_pack_1
    );
  selector_green_0_51 : X_LUT4
    generic map(
      INIT => X"CCEC",
      LOC => "SLICE_X28Y23"
    )
    port map (
      ADR0 => U3_N33_0,
      ADR1 => N391_0,
      ADR2 => selector_green_0_16_10783,
      ADR3 => U3_spriteonGrnd,
      O => green_0_OBUF_34002
    );
  selector_green_0_42 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X29Y22"
    )
    port map (
      ADR0 => U2_vidon_and000039_0,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U2_vidon_and0000117_0,
      ADR3 => VCC,
      O => selector_green_0_42_34014
    );
  U3_ypix2_1_1 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X14Y76"
    )
    port map (
      ADR0 => sig_tank1rom10s(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sig_tank1rom10s(1),
      O => rom1_addr_1_pack_1
    );
  M2a_29_10 : X_LUT4
    generic map(
      INIT => X"AAAE",
      LOC => "SLICE_X14Y76"
    )
    port map (
      ADR0 => rom1_addr(4),
      ADR1 => rom1_addr(3),
      ADR2 => rom1_addr(2),
      ADR3 => rom1_addr(1),
      O => M2a_29_10_34038
    );
  U3_ypix2_2_1 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X19Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sig_tank1rom10s(2),
      ADR2 => sig_tank1rom10s(1),
      ADR3 => sig_tank1rom10s(0),
      O => rom1_addr_2_pack_1
    );
  M2_0_92 : X_LUT4
    generic map(
      INIT => X"DD77",
      LOC => "SLICE_X19Y81"
    )
    port map (
      ADR0 => rom1_addr(2),
      ADR1 => M2_0_bdd13,
      ADR2 => VCC,
      ADR3 => M2_0_bdd6_0,
      O => M2_0_bdd16
    );
  U3_ypix2_3_1 : X_LUT4
    generic map(
      INIT => X"870F",
      LOC => "SLICE_X18Y74"
    )
    port map (
      ADR0 => sig_tank1rom10s(2),
      ADR1 => sig_tank1rom10s(0),
      ADR2 => sig_tank1rom10s(3),
      ADR3 => sig_tank1rom10s(1),
      O => rom1_addr_3_pack_1
    );
  M2a_8_11 : X_LUT4
    generic map(
      INIT => X"FFAC",
      LOC => "SLICE_X18Y74"
    )
    port map (
      ADR0 => M2a_6_bdd0_0,
      ADR1 => M2_10_bdd14,
      ADR2 => rom1_addr(1),
      ADR3 => rom1_addr(3),
      O => M2a_8_11_34086
    );
  U3_RMcnt_0_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y65"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => U3_RMht1(0),
      ADR3 => ld_0_OBUF_10168,
      O => U3_RMcnt_0_and0001
    );
  U3_RMcnt_1_and00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X48Y65"
    )
    port map (
      ADR0 => U3_RMht1(1),
      ADR1 => screenstate_present_state_FSM_FFd1_9324,
      ADR2 => sig_tank2,
      ADR3 => ld_0_OBUF_10168,
      O => U3_RMcnt_1_and0000
    );
  U2_vcs_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X24Y23"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => U2_vcs(5),
      ADR2 => U2_vcs(8),
      ADR3 => U2_vcs(7),
      O => U2_N2_pack_1
    );
  U2_vsync : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X24Y23"
    )
    port map (
      ADR0 => N34_0,
      ADR1 => U2_vcs(2),
      ADR2 => U2_N2,
      ADR3 => U2_vcs(1),
      O => vsync_OBUF_34134
    );
  U3_spriteonM2_addsub0000_8_2 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X44Y30"
    )
    port map (
      ADR0 => U3_CM2(8),
      ADR1 => U3_spriteonM2_addsub0000_8_bdd0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0000(8)
    );
  title_spriteon_and00000 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(8),
      ADR2 => U2_vcs(9),
      ADR3 => VCC,
      O => U2_vidon_and000013_pack_1
    );
  U3_spriteonB1_and000055 : X_LUT4
    generic map(
      INIT => X"4440",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => U2_hcs(9),
      ADR1 => U3_spriteonB1_cmp_le00002_0,
      ADR2 => U2_vidon_and000013,
      ADR3 => U3_spriteonB1_and000035_0,
      O => U3_spriteonB1_and000055_34170
    );
  title_spriteon_and00006 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X31Y21"
    )
    port map (
      ADR0 => U2_vcs(3),
      ADR1 => U2_vcs(2),
      ADR2 => U2_vcs(1),
      ADR3 => U2_vcs(0),
      O => title_spriteon_and00006_34182
    );
  bounce_delay1_0 : X_FF
    generic map(
      LOC => "SLICE_X44Y37",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_1_DYMUX_34194,
      CE => VCC,
      CLK => bounce_delay1_1_CLKINV_34191,
      SET => GND,
      RST => bounce_delay1_1_SRINV_34192,
      O => bounce_delay1(0)
    );
  bounce_delay1_1 : X_FF
    generic map(
      LOC => "SLICE_X44Y37",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_1_DXMUX_34202,
      CE => VCC,
      CLK => bounce_delay1_1_CLKINV_34191,
      SET => GND,
      RST => bounce_delay1_1_SRINV_34192,
      O => bounce_delay1(1)
    );
  bounce_delay1_2 : X_FF
    generic map(
      LOC => "SLICE_X54Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_3_DYMUX_34218,
      CE => VCC,
      CLK => bounce_delay1_3_CLKINV_34215,
      SET => GND,
      RST => bounce_delay1_3_SRINV_34216,
      O => bounce_delay1(2)
    );
  bounce_delay1_3 : X_FF
    generic map(
      LOC => "SLICE_X54Y36",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_3_DXMUX_34226,
      CE => VCC,
      CLK => bounce_delay1_3_CLKINV_34215,
      SET => GND,
      RST => bounce_delay1_3_SRINV_34216,
      O => bounce_delay1(3)
    );
  bounce_delay1_4 : X_FF
    generic map(
      LOC => "SLICE_X40Y52",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_5_DYMUX_34242,
      CE => VCC,
      CLK => bounce_delay1_5_CLKINV_34239,
      SET => GND,
      RST => bounce_delay1_5_SRINV_34240,
      O => bounce_delay1(4)
    );
  bounce_delay1_5 : X_FF
    generic map(
      LOC => "SLICE_X40Y52",
      INIT => '0'
    )
    port map (
      I => bounce_delay1_5_DXMUX_34250,
      CE => VCC,
      CLK => bounce_delay1_5_CLKINV_34239,
      SET => GND,
      RST => bounce_delay1_5_SRINV_34240,
      O => bounce_delay1(5)
    );
  U3_RMcnt_2_and00011 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X48Y44"
    )
    port map (
      ADR0 => U3_RMht1(2),
      ADR1 => ld_0_OBUF_10168,
      ADR2 => sig_tank2,
      ADR3 => screenstate_present_state_FSM_FFd1_9324,
      O => U3_RMcnt_2_and0001
    );
  U3_rise2 : X_FF
    generic map(
      LOC => "SLICE_X45Y78",
      INIT => '1'
    )
    port map (
      I => U3_rise2_DYMUX_35243,
      CE => U3_rise2_CEINV_35239,
      CLK => U3_rise2_CLKINV_35240,
      SET => U3_rise2_FFY_SET,
      RST => GND,
      O => U3_rise2_9628
    );
  U3_rise2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X45Y78",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt2_and0000,
      O => U3_rise2_FFY_SET
    );
  U3_font1_mux0007_5_1 : X_LUT4
    generic map(
      INIT => X"ACAA",
      LOC => "SLICE_X35Y69"
    )
    port map (
      ADR0 => N371,
      ADR1 => N18_0,
      ADR2 => who_present_state_FSM_FFd1_10324,
      ADR3 => who_present_state_FSM_FFd2_10509,
      O => U3_font1_mux0007(5)
    );
  U3_font1_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X35Y69",
      INIT => '0'
    )
    port map (
      I => U3_font1_2_DYMUX_35272,
      GE => VCC,
      CLK => NlwInverterSignal_U3_font1_2_CLK,
      SET => U3_font1_2_FFY_SET,
      RST => U3_font1_2_FFY_RSTAND_35279,
      O => U3_font1(2)
    );
  U3_font1_2_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_2_and0001,
      O => U3_font1_2_FFY_SET
    );
  U3_font1_2_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X35Y69",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_2_and0000,
      O => U3_font1_2_FFY_RSTAND_35279
    );
  U3_font1_mux0007_5_1_SW2 : X_LUT4
    generic map(
      INIT => X"A8A8",
      LOC => "SLICE_X35Y69"
    )
    port map (
      ADR0 => U3_RMht2(5),
      ADR1 => U3_RMht2(4),
      ADR2 => U3_RMht2(3),
      ADR3 => VCC,
      O => N371_pack_1
    );
  U3_font1_mux0007_6_1 : X_LUT4
    generic map(
      INIT => X"AACA",
      LOC => "SLICE_X30Y64"
    )
    port map (
      ADR0 => N369,
      ADR1 => U3_font1_1_and0000_bdd0,
      ADR2 => who_present_state_FSM_FFd2_10509,
      ADR3 => who_present_state_FSM_FFd1_10324,
      O => U3_font1_mux0007(6)
    );
  U3_font1_1 : X_LATCHE
    generic map(
      LOC => "SLICE_X30Y64",
      INIT => '0'
    )
    port map (
      I => U3_font1_1_DYMUX_35313,
      GE => VCC,
      CLK => NlwInverterSignal_U3_font1_1_CLK,
      SET => U3_font1_1_FFY_SET,
      RST => U3_font1_1_FFY_RSTAND_35320,
      O => U3_font1(1)
    );
  U3_font1_1_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X30Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_1_and0001,
      O => U3_font1_1_FFY_SET
    );
  U3_font1_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X30Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_1_and0000,
      O => U3_font1_1_FFY_RSTAND_35320
    );
  U3_font1_mux0007_6_1_SW1 : X_LUT4
    generic map(
      INIT => X"D757",
      LOC => "SLICE_X30Y64"
    )
    port map (
      ADR0 => U3_RMht2(5),
      ADR1 => U3_RMht2(4),
      ADR2 => U3_RMht2(3),
      ADR3 => U3_RMht2(2),
      O => N369_pack_1
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X12Y38"
    )
    port map (
      ADR0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_ram_douta,
      ADR1 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_9543,
      ADR2 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_douta,
      ADR3 => VCC,
      O => sig_MTitle(0)
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X12Y38"
    )
    port map (
      ADR0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_ram_douta,
      ADR1 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_9543,
      ADR2 => VCC,
      ADR3 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta,
      O => sig_MTitle(7)
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X54Y39"
    )
    port map (
      ADR0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_douta,
      ADR1 => VCC,
      ADR2 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta,
      ADR3 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_9543,
      O => sig_MTitle(1)
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X54Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_9543,
      ADR2 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta,
      ADR3 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta,
      O => sig_MTitle(6)
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X41Y22"
    )
    port map (
      ADR0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_9543,
      ADR1 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta,
      ADR2 => VCC,
      ADR3 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta,
      O => sig_MTitle_2_pack_1
    );
  selector_green_0_51_SW0 : X_LUT4
    generic map(
      INIT => X"C044",
      LOC => "SLICE_X41Y22"
    )
    port map (
      ADR0 => title_green_cmp_lt0000_0,
      ADR1 => selector_green_0_42_0,
      ADR2 => sig_MTitle(2),
      ADR3 => title_spriteon_0,
      O => N391
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X29Y14"
    )
    port map (
      ADR0 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta,
      ADR1 => VCC,
      ADR2 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_9543,
      ADR3 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta,
      O => sig_MTitle(3)
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X29Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta,
      ADR2 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_9543,
      ADR3 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta,
      O => sig_MTitle(5)
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X23Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta,
      ADR2 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_9543,
      ADR3 => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta,
      O => sig_MTitle_4_pack_1
    );
  selector_green_2_81 : X_LUT4
    generic map(
      INIT => X"B010",
      LOC => "SLICE_X23Y25"
    )
    port map (
      ADR0 => title_spriteon_0,
      ADR1 => title_green_cmp_lt0000_0,
      ADR2 => selector_green_0_42_0,
      ADR3 => sig_MTitle(4),
      O => selector_green_2_81_35447
    );
  U3_font1_mux0007_7_1 : X_LUT4
    generic map(
      INIT => X"1B5F",
      LOC => "SLICE_X33Y64"
    )
    port map (
      ADR0 => sig_tank2,
      ADR1 => N20,
      ADR2 => U3_font1_0_and0000_bdd0,
      ADR3 => U3_RMht2(5),
      O => U3_font1_mux0007(7)
    );
  U3_font1_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X33Y64",
      INIT => '0'
    )
    port map (
      I => U3_font1_0_DYMUX_35473,
      GE => VCC,
      CLK => NlwInverterSignal_U3_font1_0_CLK,
      SET => U3_font1_0_FFY_SET,
      RST => U3_font1_0_FFY_RSTAND_35480,
      O => U3_font1(0)
    );
  U3_font1_0_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_0_and0001,
      O => U3_font1_0_FFY_SET
    );
  U3_font1_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X33Y64",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_font1_0_and0000,
      O => U3_font1_0_FFY_RSTAND_35480
    );
  U3_font1_mux0007_7_1_SW0 : X_LUT4
    generic map(
      INIT => X"8A9A",
      LOC => "SLICE_X33Y64"
    )
    port map (
      ADR0 => U3_RMht2(3),
      ADR1 => U3_RMht2(2),
      ADR2 => U3_RMht2(4),
      ADR3 => U3_RMht2(1),
      O => N20_pack_1
    );
  U3_B_mux001615_SW0 : X_LUT4
    generic map(
      INIT => X"EEEF",
      LOC => "SLICE_X31Y34"
    )
    port map (
      ADR0 => U3_spriteonB5_0,
      ADR1 => U3_blue_and0003_0,
      ADR2 => U3_tank1Angle1s,
      ADR3 => U3_tank1Angle10s_0,
      O => N373_pack_1
    );
  U3_B_mux001615 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X31Y34"
    )
    port map (
      ADR0 => U3_blue_and0000_0,
      ADR1 => U3_blue_and0002_0,
      ADR2 => N373,
      ADR3 => U3_blue_and0001_0,
      O => U3_B_mux001615_35511
    );
  U3_spriteonGrnd_and0000127 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X28Y22"
    )
    port map (
      ADR0 => N267_0,
      ADR1 => U2_vcs(9),
      ADR2 => U2_vcs(8),
      ADR3 => U3_spriteonGrnd_and000040_0,
      O => U3_spriteonGrnd_pack_1
    );
  U3_B_mux0016112 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X28Y22"
    )
    port map (
      ADR0 => U3_spriteonB1_0,
      ADR1 => VCC,
      ADR2 => U3_spriteonB2_0,
      ADR3 => U3_spriteonGrnd,
      O => U3_N28
    );
  U3_rise : X_FF
    generic map(
      LOC => "SLICE_X51Y61",
      INIT => '1'
    )
    port map (
      I => U3_rise_DYMUX_35547,
      CE => U3_rise_CEINV_35543,
      CLK => U3_rise_CLKINV_35544,
      SET => U3_rise_FFY_SET,
      RST => GND,
      O => U3_rise_9867
    );
  U3_rise_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X51Y61",
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_RMcnt_and0000,
      O => U3_rise_FFY_SET
    );
  U3_CM2_sub0000_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X49Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C2(1),
      O => U3_CM2_sub0000_1_F
    );
  U3_CM2_sub0000_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X49Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(0),
      O => U3_CM2_sub0000_0_F
    );
  title_ypix_addsub0000_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X33Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => title_ypix_addsub0000_0_F
    );
  title_ypix_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X33Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_ypix_addsub0000_0_G
    );
  title_ypix_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X33Y25"
    )
    port map (
      ADR0 => U2_vcs(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_ypix_addsub0000_2_F
    );
  title_ypix_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(3),
      ADR3 => VCC,
      O => title_ypix_addsub0000_2_G
    );
  title_Msub_ypix_lut_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X33Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(4),
      ADR3 => VCC,
      O => title_Msub_ypix_lut_4_F
    );
  U3_CM1_add0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_0_G
    );
  U3_CM1_add0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_2_F
    );
  U3_CM1_add0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(3),
      O => U3_CM1_add0000_2_G
    );
  U3_CM1_add0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X55Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM1(4),
      O => U3_CM1_add0000_4_F
    );
  U3_CM1_add0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM1(5),
      ADR3 => VCC,
      O => U3_CM1_add0000_4_G
    );
  U3_CM1_add0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X55Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_6_F
    );
  U3_CM1_add0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X55Y23"
    )
    port map (
      ADR0 => U3_CM1(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_6_G
    );
  U3_CM1_add0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X55Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM1(8),
      ADR3 => VCC,
      O => U3_CM1_add0000_8_F
    );
  U2_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_0_G
    );
  U2_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(2),
      O => U2_Result_2_F
    );
  U2_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(3),
      ADR3 => VCC,
      O => U2_Result_2_G
    );
  U2_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(4),
      ADR3 => VCC,
      O => U2_Result_4_F
    );
  U2_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_G
    );
  U2_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X31Y27"
    )
    port map (
      ADR0 => U2_vcs(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_F
    );
  U2_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(7),
      O => U2_Result_6_G
    );
  U2_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => U2_vcs(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_8_F
    );
  sig_romTitle_addr14_9_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y28"
    )
    port map (
      ADR0 => title_rom_addr2_addsub0001(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_romTitle_addr14_9_G
    );
  sig_romTitle_addr14_11_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X37Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => title_rom_addr2_addsub0001(11),
      O => sig_romTitle_addr14_11_F
    );
  sig_romTitle_addr14_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X37Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => title_rom_addr2_addsub0001(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_romTitle_addr14_11_G
    );
  t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X37Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => title_rom_addr2_addsub0001(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_F
    );
  x7_clkdiv_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_0_G
    );
  x7_clkdiv_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(2),
      ADR3 => VCC,
      O => x7_clkdiv_2_F
    );
  x7_clkdiv_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y81"
    )
    port map (
      ADR0 => x7_clkdiv(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_2_G
    );
  x7_clkdiv_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y82"
    )
    port map (
      ADR0 => x7_clkdiv(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_4_F
    );
  x7_clkdiv_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y82"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(5),
      O => x7_clkdiv_4_G
    );
  x7_clkdiv_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_6_F
    );
  x7_clkdiv_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(7),
      ADR3 => VCC,
      O => x7_clkdiv_6_G
    );
  x7_clkdiv_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y84"
    )
    port map (
      ADR0 => x7_clkdiv(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_8_F
    );
  x7_clkdiv_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y84"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(9),
      O => x7_clkdiv_8_G
    );
  x7_clkdiv_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y85"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_10_F
    );
  x7_clkdiv_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y85"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(11),
      ADR3 => VCC,
      O => x7_clkdiv_10_G
    );
  x7_clkdiv_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y86"
    )
    port map (
      ADR0 => x7_clkdiv(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_12_F
    );
  x7_clkdiv_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y86"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(13),
      O => x7_clkdiv_12_G
    );
  x7_clkdiv_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y87"
    )
    port map (
      ADR0 => VCC,
      ADR1 => x7_clkdiv(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_14_F
    );
  x7_clkdiv_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y87"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(15),
      ADR3 => VCC,
      O => x7_clkdiv_14_G
    );
  x7_clkdiv_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y88"
    )
    port map (
      ADR0 => x7_clkdiv(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => x7_clkdiv_16_F
    );
  x7_clkdiv_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => x7_clkdiv(17),
      O => x7_clkdiv_16_G
    );
  x7_clkdiv_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y89"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => x7_clkdiv(18),
      ADR3 => VCC,
      O => x7_clkdiv_18_F
    );
  title_rom_addr2_addsub0001_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X35Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => title_rom_addr2_addsub0000(13),
      O => title_rom_addr2_addsub0001_12_G
    );
  U1_q_01_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y5"
    )
    port map (
      ADR0 => U1_q(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_01_G
    );
  U1_q_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y6"
    )
    port map (
      ADR0 => U1_q(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_2_F
    );
  U1_q_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(3),
      O => U1_q_2_G
    );
  U1_q_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_4_F
    );
  U1_q_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X47Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(5),
      ADR3 => VCC,
      O => U1_q_4_G
    );
  U1_q_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y8"
    )
    port map (
      ADR0 => U1_q(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_6_F
    );
  U1_q_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(7),
      O => U1_q_6_G
    );
  U1_q_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_8_F
    );
  U1_q_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X47Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(9),
      ADR3 => VCC,
      O => U1_q_8_G
    );
  U1_q_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y10"
    )
    port map (
      ADR0 => U1_q(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_10_F
    );
  U1_q_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(11),
      O => U1_q_10_G
    );
  U1_q_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_12_F
    );
  U1_q_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X47Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U1_q(13),
      ADR3 => VCC,
      O => U1_q_12_G
    );
  U1_q_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y12"
    )
    port map (
      ADR0 => U1_q(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_14_F
    );
  U1_q_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U1_q(15),
      O => U1_q_14_G
    );
  U1_q_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X47Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U1_q(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U1_q_16_F
    );
  U3_CM1_add0000_2_F_X_LUT4_6269 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X53Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_C1(2),
      O => U3_CM1_add0000_2_F_15359
    );
  U3_CM1_add0000_4_G_X_LUT4_6280 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X53Y27"
    )
    port map (
      ADR0 => U3_C1(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_4_G_15378
    );
  U3_CM1_add0000_6_F_X_LUT4_6313 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X53Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_C1(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_CM1_add0000_6_F_15437
    );
  U3_CM1_add0000_6_G_X_LUT4_6302 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X53Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C1(7),
      ADR3 => VCC,
      O => U3_CM1_add0000_6_G_15417
    );
  U3_CM1_add0000_8_F_X_LUT4_6328 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X53Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_C1(8),
      ADR3 => VCC,
      O => U3_CM1_add0000_8_F_15466
    );
  U3_spriteonM1_addsub0001_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X53Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_CM1(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0001_0_G
    );
  U3_spriteonM1_addsub0001_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X53Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_CM1(3),
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0001_2_G
    );
  U3_spriteonM1_addsub0002_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X47Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM1(5),
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0002_4_G
    );
  U3_spriteonM1_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y53"
    )
    port map (
      ADR0 => U3_RM1(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0002_6_F
    );
  U3_spriteonM1_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(7),
      O => U3_spriteonM1_addsub0002_6_G
    );
  U3_spriteonM1_addsub0002_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_RM1(8),
      O => U3_spriteonM1_addsub0002_8_F
    );
  U3_spriteonM1_addsub0003_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0002(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0003_0_G
    );
  U3_spriteonM1_addsub0003_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM1_addsub0002(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0003_2_G
    );
  U3_spriteonM1_addsub0003_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(4),
      O => U3_spriteonM1_addsub0003_4_F
    );
  U3_spriteonM1_addsub0003_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_spriteonM1_addsub0002(5),
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0003_4_G
    );
  U3_spriteonM1_addsub0003_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y48"
    )
    port map (
      ADR0 => U3_spriteonM1_addsub0002(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM1_addsub0003_6_F
    );
  U3_spriteonM1_addsub0003_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(7),
      O => U3_spriteonM1_addsub0003_6_G
    );
  U3_spriteonM1_addsub0003_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM1_addsub0002(8),
      O => U3_spriteonM1_addsub0003_8_F
    );
  nes_scalar_next_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_scalar_reg(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_0_G
    );
  nes_scalar_next_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y8"
    )
    port map (
      ADR0 => nes_scalar_reg(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_2_F
    );
  nes_scalar_next_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_reg(3),
      O => nes_scalar_next_addsub0000_2_G
    );
  nes_scalar_next_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_scalar_reg(4),
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_4_F
    );
  nes_scalar_next_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y9"
    )
    port map (
      ADR0 => nes_scalar_reg(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_4_G
    );
  nes_scalar_next_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y10"
    )
    port map (
      ADR0 => nes_scalar_reg(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_6_F
    );
  nes_scalar_next_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_scalar_reg(7),
      O => nes_scalar_next_addsub0000_6_G
    );
  nes_scalar_next_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_scalar_reg(8),
      ADR3 => VCC,
      O => nes_scalar_next_addsub0000_8_F
    );
  U3_spriteonM2_addsub0001_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(1),
      O => U3_spriteonM2_addsub0001_0_G
    );
  U3_spriteonM2_addsub0001_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X47Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_CM2(3),
      O => U3_spriteonM2_addsub0001_2_G
    );
  U3_spriteonM2_addsub0002_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y74"
    )
    port map (
      ADR0 => U3_RM2(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0002_4_G
    );
  U3_spriteonM2_addsub0002_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X47Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM2(6),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0002_6_F
    );
  U3_spriteonM2_addsub0002_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X47Y75"
    )
    port map (
      ADR0 => U3_RM2(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0002_6_G
    );
  U3_spriteonM2_addsub0002_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X47Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_RM2(8),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0002_8_F
    );
  U3_spriteonM2_addsub0003_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_spriteonM2_addsub0002(1),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_0_G
    );
  U3_spriteonM2_addsub0003_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X45Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_spriteonM2_addsub0002(3),
      O => U3_spriteonM2_addsub0003_2_G
    );
  U3_spriteonM2_addsub0003_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_4_F
    );
  U3_spriteonM2_addsub0003_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_spriteonM2_addsub0002(5),
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_4_G
    );
  U3_spriteonM2_addsub0003_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y61"
    )
    port map (
      ADR0 => U3_spriteonM2_addsub0002(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_6_F
    );
  U3_spriteonM2_addsub0003_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_6_G
    );
  U3_spriteonM2_addsub0003_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X45Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_spriteonM2_addsub0002(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_spriteonM2_addsub0003_8_F
    );
  U2_Result_0_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => U2_hcs(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_0_1_G
    );
  U2_Result_2_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_hcs(2),
      ADR3 => VCC,
      O => U2_Result_2_1_F
    );
  U2_Result_2_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_hcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_2_1_G
    );
  U2_Result_4_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(4),
      O => U2_Result_4_1_F
    );
  U2_Result_4_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X27Y31"
    )
    port map (
      ADR0 => U2_hcs(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_4_1_G
    );
  U2_Result_6_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X27Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_hcs(6),
      ADR3 => VCC,
      O => U2_Result_6_1_F
    );
  U2_Result_6_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X27Y32"
    )
    port map (
      ADR0 => U2_hcs(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_Result_6_1_G
    );
  U2_Result_8_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_hcs(8),
      O => U2_Result_8_1_F
    );
  sig_tank1rom10s_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(0),
      O => sig_tank1rom10s_0_F
    );
  sig_tank1rom10s_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X29Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U2_vcs(1),
      ADR3 => VCC,
      O => sig_tank1rom10s_0_G
    );
  sig_tank1rom10s_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U2_vcs(2),
      O => sig_tank1rom10s_2_F
    );
  sig_tank1rom10s_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U2_vcs(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sig_tank1rom10s_2_G
    );
  U3_Msub_tank1rom10s_sub0001_cy_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X29Y66"
    )
    port map (
      ADR0 => U2_vcs(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Msub_tank1rom10s_sub0001_cy_4_F
    );
  nes_Result_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_counter_reg(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_0_G
    );
  nes_Result_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_counter_reg(2),
      ADR3 => VCC,
      O => nes_Result_2_F
    );
  nes_Result_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y24"
    )
    port map (
      ADR0 => nes_counter_reg(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_2_G
    );
  nes_Result_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X67Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => nes_counter_reg(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_4_F
    );
  nes_Result_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_counter_reg(5),
      O => nes_Result_4_G
    );
  nes_Result_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X67Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => nes_counter_reg(6),
      O => nes_Result_6_F
    );
  nes_Result_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y26"
    )
    port map (
      ADR0 => nes_counter_reg(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => nes_Result_6_G
    );
  nes_Result_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X67Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nes_counter_reg(8),
      ADR3 => VCC,
      O => nes_Result_8_F
    );
  U3_Q_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y61"
    )
    port map (
      ADR0 => U3_Q_1_9920,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_0_G
    );
  U3_Q_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X37Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_2_9922,
      ADR3 => VCC,
      O => U3_Q_2_F
    );
  U3_Q_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X37Y62"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_3_9923,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_2_G
    );
  U3_Q_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y63"
    )
    port map (
      ADR0 => U3_Q_4_9925,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_4_F
    );
  U3_Q_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X37Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_5_9926,
      O => U3_Q_4_G
    );
  U3_Q_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X37Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_6_9928,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_6_F
    );
  U3_Q_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y64"
    )
    port map (
      ADR0 => U3_Q_7_9929,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_6_G
    );
  U3_Q_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X37Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_8_9931,
      O => U3_Q_8_F
    );
  U3_Q_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X37Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_9_9932,
      ADR3 => VCC,
      O => U3_Q_8_G
    );
  U3_Q_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X37Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_10_9934,
      ADR3 => VCC,
      O => U3_Q_10_F
    );
  U3_Q_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X37Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_11_9935,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_10_G
    );
  U3_Q_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y67"
    )
    port map (
      ADR0 => U3_Q_12_9937,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_12_F
    );
  U3_Q_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X37Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_13_9938,
      O => U3_Q_12_G
    );
  U3_Q_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X37Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => U3_Q_14_9940,
      ADR3 => VCC,
      O => U3_Q_14_F
    );
  U3_Q_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X37Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => U3_Q_15_9941,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_14_G
    );
  U3_Q_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y69"
    )
    port map (
      ADR0 => U3_Q_16_9943,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_Q_16_F
    );
  U3_Q_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X37Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_Q_17_9944,
      O => U3_Q_16_G
    );
  U3_q_181_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X37Y70"
    )
    port map (
      ADR0 => U3_q_181,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_q_181_F
    );
  U3_q_181_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X37Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => U3_q_191,
      O => U3_q_181_G
    );
  dp_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 555 ps
    )
    port map (
      I => dp_OUTPUT_OFF_O1INV_20497,
      O => dp_O
    );
  dp_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => dp_OUTPUT_OFF_O1INV_20497
    );
  ja2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD91",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja2_OBUF_31379,
      O => ja2_O
    );
  ja3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD94",
      PATHPULSE => 555 ps
    )
    port map (
      I => ja3_OBUF_29969,
      O => ja3_O
    );
  a_to_g_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD77",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_0_OBUF_30106,
      O => a_to_g_0_O
    );
  a_to_g_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD87",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_1_OBUF_31398,
      O => a_to_g_1_O
    );
  a_to_g_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_2_OBUF_30154,
      O => a_to_g_2_O
    );
  a_to_g_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD62",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_3_OBUF_30161,
      O => a_to_g_3_O
    );
  a_to_g_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD63",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_4_OBUF_30178,
      O => a_to_g_4_O
    );
  a_to_g_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD72",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_5_OBUF_30185,
      O => a_to_g_5_O
    );
  a_to_g_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD95",
      PATHPULSE => 555 ps
    )
    port map (
      I => a_to_g_6_OBUF_30113,
      O => a_to_g_6_O
    );
  blue_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD167",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_0_OBUF_30017,
      O => blue_0_O
    );
  blue_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD169",
      PATHPULSE => 555 ps
    )
    port map (
      I => blue_1_OBUF_F5MUX_21879,
      O => blue_1_O
    );
  an_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_0_OBUF_29031,
      O => an_0_O
    );
  an_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD79",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_1_OBUF_29022,
      O => an_1_O
    );
  an_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD61",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_2_OBUF_29681,
      O => an_2_O
    );
  an_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD67",
      PATHPULSE => 555 ps
    )
    port map (
      I => an_3_OBUF_31820,
      O => an_3_O
    );
  ld_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD84",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_0_OBUF_10168,
      O => ld_0_O
    );
  ld_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD85",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_1_OBUF_10169,
      O => ld_1_O
    );
  ld_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD90",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_2_OBUF_10170,
      O => ld_2_O
    );
  ld_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD89",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_3_OBUF_28875,
      O => ld_3_O
    );
  ld_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD65",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_4_OBUF_28887,
      O => ld_4_O
    );
  ld_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD109",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_5_OBUF_10173,
      O => ld_5_O
    );
  ld_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD225",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_6_OBUF_10174,
      O => ld_6_O
    );
  ld_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD181",
      PATHPULSE => 555 ps
    )
    port map (
      I => ld_7_OBUF_0,
      O => ld_7_O
    );
  hsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD168",
      PATHPULSE => 555 ps
    )
    port map (
      I => hsync_OBUF_29523,
      O => hsync_O
    );
  vsync_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD173",
      PATHPULSE => 555 ps
    )
    port map (
      I => vsync_OBUF_34134,
      O => vsync_O
    );
  red_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_0_OBUF_F5MUX_23768,
      O => red_0_O
    );
  red_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD153",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_1_OBUF_32952,
      O => red_1_O
    );
  red_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD154",
      PATHPULSE => 555 ps
    )
    port map (
      I => red_2_OBUF_32976,
      O => red_2_O
    );
  green_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD156",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_0_OBUF_34002,
      O => green_0_O
    );
  green_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD157",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_1_OBUF_F5MUX_21627,
      O => green_1_O
    );
  green_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD163",
      PATHPULSE => 555 ps
    )
    port map (
      I => green_2_OBUF_28983,
      O => green_2_O
    );
  U3_tank1Angle1s_and00009_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X29Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_tank1Angle1s_and00009_G
    );
  N397_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X8Y88"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N397_F
    );
  U2_vidon_and000026_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X31Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000026_G
    );
  U2_vidon_and000065_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X24Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U2_vidon_and000065_G
    );
  N263_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X2Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N263_F
    );
  U3_font1_0_and0000_bdd0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X36Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_font1_0_and0000_bdd0_G
    );
  title_spriteon_and000087_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X20Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => title_spriteon_and000087_G
    );
  N287_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X20Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N287_F
    );
  U3_N35_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X28Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_N35_F
    );
  U3_destroy2_mux001719_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X31Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => U3_destroy2_mux001719_F
    );
  N289_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X26Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N289_F
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(11),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(11)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(10),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(10)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(9),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(9)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(8),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(8)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(7),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(7)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(6),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(6)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(5),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(5)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(4),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(4)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(3)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(2)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(1)
    );
  NlwBufferBlock_tank1font10s_B10_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank1font10s_B10_ADDR(0)
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(13),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_13_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(12),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_12_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(11),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_11_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(10),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_10_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(9),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_9_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(8),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_8_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(7),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_7_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(6),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_6_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(5),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_5_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(4),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_4_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_romTitle_addr14(3),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_3_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U3_tank110sRomPix_2_0,
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_2_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(1),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_1_Q
    );
  NlwBufferBlock_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => U2_hcs(0),
      O => NlwBufferSignal_t_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15_ram_r_s3_init_ram_dpram_dp1x1_ram_ADDRA_0_Q
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(11),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(11)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(10),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(10)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(9),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(9)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(8),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(8)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(7),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(7)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(6),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(6)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(5),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(5)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(4),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(4)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(3)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(2)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(1)
    );
  NlwBufferBlock_tank1font10s_B6_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank1font10s_B6_ADDR(0)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(11),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(11)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(10),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(10)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(9),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(9)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(8),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(8)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(7),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(7)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(6),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(6)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(5),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(5)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(4),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(4)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(3)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(2)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(1)
    );
  NlwBufferBlock_tank1font1s_B10_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank1font1s_B10_ADDR(0)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_11_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(11),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(11)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_10_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(10),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(10)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_9_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(9),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(9)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_8_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(8),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(8)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(7),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(7)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(6),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(6)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(5),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(5)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom1s(4),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(4)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(3),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(3)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(2),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(2)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(1),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(1)
    );
  NlwBufferBlock_tank1font1s_B6_ADDR_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => sig_tank1rom10s(0),
      O => NlwBufferSignal_tank1font1s_B6_ADDR(0)
    );
  NlwBlock_vga_bsprite2a_top_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_vga_bsprite2a_top_GND : X_ZERO
    port map (
      O => GND
    );
  NlwInverterBlock_U3_destroy1_CLK : X_INV
    port map (
      I => U3_destroy1_CLKINVNOT,
      O => NlwInverterSignal_U3_destroy1_CLK
    );
  NlwInverterBlock_U3_tank1HP_2_CLK : X_INV
    port map (
      I => U3_tank1HP_2_CLKINVNOT,
      O => NlwInverterSignal_U3_tank1HP_2_CLK
    );
  NlwInverterBlock_U3_tank2HP_2_CLK : X_INV
    port map (
      I => U3_tank2HP_2_CLKINVNOT,
      O => NlwInverterSignal_U3_tank2HP_2_CLK
    );
  NlwInverterBlock_U3_tank2HP_0_CLK : X_INV
    port map (
      I => U3_tank2HP_0_CLKINVNOT,
      O => NlwInverterSignal_U3_tank2HP_0_CLK
    );
  NlwInverterBlock_U3_font2_0_CLK : X_INV
    port map (
      I => U3_font2_0_CLKINVNOT,
      O => NlwInverterSignal_U3_font2_0_CLK
    );
  NlwInverterBlock_U3_font2_1_CLK : X_INV
    port map (
      I => U3_font2_1_CLKINVNOT,
      O => NlwInverterSignal_U3_font2_1_CLK
    );
  NlwInverterBlock_U3_font2_2_CLK : X_INV
    port map (
      I => U3_font2_2_CLKINVNOT,
      O => NlwInverterSignal_U3_font2_2_CLK
    );
  NlwInverterBlock_U3_font2_3_CLK : X_INV
    port map (
      I => U3_font2_3_CLKINVNOT,
      O => NlwInverterSignal_U3_font2_3_CLK
    );
  NlwInverterBlock_U3_font2_4_CLK : X_INV
    port map (
      I => U3_font2_4_CLKINVNOT,
      O => NlwInverterSignal_U3_font2_4_CLK
    );
  NlwInverterBlock_U3_font2_5_CLK : X_INV
    port map (
      I => U3_font2_5_CLKINVNOT,
      O => NlwInverterSignal_U3_font2_5_CLK
    );
  NlwInverterBlock_U3_destroy2_CLK : X_INV
    port map (
      I => U3_destroy2_CLKINVNOT,
      O => NlwInverterSignal_U3_destroy2_CLK
    );
  NlwInverterBlock_U3_B_CLK : X_INV
    port map (
      I => U3_B_CLKINV_31944,
      O => NlwInverterSignal_U3_B_CLK
    );
  NlwInverterBlock_U3_tank1HP_0_CLK : X_INV
    port map (
      I => U3_tank1HP_0_CLKINVNOT,
      O => NlwInverterSignal_U3_tank1HP_0_CLK
    );
  NlwInverterBlock_U3_font1_2_CLK : X_INV
    port map (
      I => U3_font1_2_CLKINVNOT,
      O => NlwInverterSignal_U3_font1_2_CLK
    );
  NlwInverterBlock_U3_font1_1_CLK : X_INV
    port map (
      I => U3_font1_1_CLKINVNOT,
      O => NlwInverterSignal_U3_font1_1_CLK
    );
  NlwInverterBlock_U3_font1_0_CLK : X_INV
    port map (
      I => U3_font1_0_CLKINVNOT,
      O => NlwInverterSignal_U3_font1_0_CLK
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

