<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="layernorm" language="c" vlnv="xilinx.com:hls:layernorm:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_LN_ADDR" mode="slave" range="0x1000" portType="addressable" base="0x00000000" dataWidth="64"/>
      <port name="M_AXI_LN_DATA" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_LN_PARAS" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <arg name="input_data_addr" addressQualifier="0" id="0" port="S_AXI_LN_ADDR" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="gama_addr" addressQualifier="0" id="1" port="S_AXI_LN_ADDR" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="beta_addr" addressQualifier="0" id="2" port="S_AXI_LN_ADDR" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output_data_addr" addressQualifier="0" id="3" port="S_AXI_LN_ADDR" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="rows" addressQualifier="0" id="4" port="S_AXI_LN_ADDR" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="cols_log" addressQualifier="0" id="5" port="S_AXI_LN_ADDR" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="q_value" addressQualifier="0" id="6" port="S_AXI_LN_ADDR" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="shift_value" addressQualifier="0" id="7" port="S_AXI_LN_ADDR" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="done" addressQualifier="0" id="8" port="S_AXI_LN_ADDR" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="inputs" addressQualifier="1" id="9" port="M_AXI_LN_DATA" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="outputs" addressQualifier="1" id="10" port="M_AXI_LN_DATA" size="0x4" offset="0x6C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="paras" addressQualifier="1" id="11" port="M_AXI_LN_PARAS" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
