Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Lab6ece433fall2019template.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab6ece433fall2019template.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab6ece433fall2019template"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Lab6ece433fall2019template
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\ipcore_dir\Clock75MHz.v" into library work
Parsing module <Clock75MHz>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\Refreshing7Seg.v" into library work
Parsing module <Refreshing7Seg>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\kcuart_tx.v" into library work
Parsing module <kcuart_tx>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\DisplayMux.v" into library work
Parsing module <DisplayMux>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\bbfifo_16x8.v" into library work
Parsing module <bbfifo_16x8>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\SevenSegDriver.v" into library work
Parsing module <SevenSegDriver>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\PositiveClockedOneShot.v" into library work
Parsing module <PositiveClockedOneShot>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\HEXto7segment.v" into library work
Parsing module <HEXto7Segment>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\DelayLoop.v" into library work
Parsing module <DelayLoop>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\ClockedOneShot.v" into library work
Parsing module <ClockedOneShot>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\BaudRateGenerator.v" into library work
Parsing module <BaudRateGenerator>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\UARTmodule433template.v" into library work
Parsing module <UARTmodule433template>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\SendChars.v" into library work
Parsing module <SendChars>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\RAMAddressUpdate.v" into library work
Parsing module <RAMAddressUpdate>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\RAM50x7bits.v" into library work
Parsing module <RAM60x7bits>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\ipcore_dir\ROM60x7bits.v" into library work
Parsing module <ROM60x7bits>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\DisplayUnit.v" into library work
Parsing module <DisplayUnit>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\DebouncerWithoutLatch.v" into library work
Parsing module <DebouncerWithoutLatch>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\Lab6ece433fall2019template.v" into library work
Parsing module <Lab6ece433fall2019template>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab6ece433fall2019template>.

Elaborating module <Clock75MHz>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=5,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\ipcore_dir\Clock75MHz.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <DebouncerWithoutLatch>.

Elaborating module <DelayLoop>.

Elaborating module <ClockedOneShot>.

Elaborating module <RAMAddressUpdate>.
WARNING:HDLCompiler:1127 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\RAMAddressUpdate.v" Line 17: Assignment to overflow ignored, since the identifier is never used

Elaborating module <RAM60x7bits>.

Elaborating module <ROM60x7bits>.
WARNING:HDLCompiler:1499 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\ipcore_dir\ROM60x7bits.v" Line 39: Empty module <ROM60x7bits> remains a black box.

Elaborating module <SendChars>.

Elaborating module <PositiveClockedOneShot>.

Elaborating module <UARTmodule433template>.

Elaborating module <BaudRateGenerator>.

Elaborating module <uart_tx>.

Elaborating module <kcuart_tx>.

Elaborating module <LUT4(INIT=16'b1110010011111111)>.

Elaborating module <MUXF5>.

Elaborating module <MUXF6>.

Elaborating module <FDRS>.

Elaborating module <FDRE>.

Elaborating module <LUT2(INIT=4'b1000)>.

Elaborating module <MULT_AND>.

Elaborating module <MUXCY>.

Elaborating module <XORCY>.

Elaborating module <LUT3(INIT=8'b010000)>.

Elaborating module <LUT4(INIT=16'b0110010000)>.

Elaborating module <FDE>.

Elaborating module <LUT4(INIT=16'b01010101000000)>.

Elaborating module <LUT3(INIT=8'b10010100)>.

Elaborating module <SRL16E(INIT=16'b0)>.

Elaborating module <LUT4(INIT=16'b0110000000)>.

Elaborating module <FD>.

Elaborating module <bbfifo_16x8>.

Elaborating module <LUT4(INIT=16'b0110011000000110)>.

Elaborating module <LUT4(INIT=16'b01)>.

Elaborating module <LUT4(INIT=16'b1000000000000000)>.

Elaborating module <LUT4(INIT=16'b1011111110100000)>.

Elaborating module <FDR>.

Elaborating module <LUT3(INIT=8'b11000100)>.

Elaborating module <DisplayUnit>.

Elaborating module <HEXto7Segment>.

Elaborating module <SevenSegDriver>.

Elaborating module <DisplayMux>.

Elaborating module <Refreshing7Seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab6ece433fall2019template>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\Lab6ece433fall2019template.v".
        RAMAddressSize = 6
    Summary:
	inferred   2 Multiplexer(s).
Unit <Lab6ece433fall2019template> synthesized.

Synthesizing Unit <Clock75MHz>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\ipcore_dir\Clock75MHz.v".
    Summary:
	no macro.
Unit <Clock75MHz> synthesized.

Synthesizing Unit <DebouncerWithoutLatch>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\DebouncerWithoutLatch.v".
        State0 = 0
        State1 = 1
        State2 = 2
        State3 = 3
    Found 1-bit register for signal <DebouncedOuput>.
    Found 1-bit register for signal <ClearTimer>.
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <DebouncerWithoutLatch> synthesized.

Synthesizing Unit <DelayLoop>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\DelayLoop.v".
        Divider = 250000
        NumberOfBits = 18
    Found 18-bit register for signal <count>.
    Found 18-bit adder for signal <count[17]_GND_7_o_add_4_OUT> created at line 25.
    Found 18-bit comparator lessequal for signal <n0002> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <DelayLoop> synthesized.

Synthesizing Unit <ClockedOneShot>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\ClockedOneShot.v".
        State0 = 0
        State1 = 1
        State2 = 2
        State3 = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ClockedOneShot> synthesized.

Synthesizing Unit <RAMAddressUpdate>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\RAMAddressUpdate.v".
        RAMaddressBits = 6
    Found 6-bit register for signal <RAMaddress>.
    Found 6-bit adder for signal <RAMaddress[5]_GND_9_o_add_3_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMAddressUpdate> synthesized.

Synthesizing Unit <RAM60x7bits>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\RAM50x7bits.v".
        DataWidth = 7
        MemorySize = 60
        LineFeed = 8'b00001010
        CarriageReturn = 8'b00001101
        NUL = 8'b00000000
    Found 420-bit register for signal <n0130>.
    Found 7-bit 60-to-1 multiplexer for signal <dout> created at line 40.
    Summary:
	inferred 420 D-type flip-flop(s).
	inferred 121 Multiplexer(s).
Unit <RAM60x7bits> synthesized.

Synthesizing Unit <SendChars>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\SendChars.v".
        RAMaddressBits = 6
        NUL = 8'b00000000
        Startingaddress = 6'b000000
    Found 1-bit register for signal <write_to_uart>.
    Found 6-bit register for signal <RAMaddress>.
    Found 1-bit register for signal <Transmitting>.
    Found 6-bit adder for signal <RAMaddress[5]_GND_12_o_add_9_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <SendChars> synthesized.

Synthesizing Unit <PositiveClockedOneShot>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\PositiveClockedOneShot.v".
        InitialState = 0
        OneShotState = 1
        UnusedState = 2
        WaitState = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_2> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <PositiveClockedOneShot> synthesized.

Synthesizing Unit <UARTmodule433template>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\UARTmodule433template.v".
        TRANSMITTED_BITS = 8
        BAUDRATE = 20'b00011100001000000000
        FREQUENCY = 30'b000100110001001011010000000000
INFO:Xst:3210 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\UARTmodule433template.v" line 27: Output port <buffer_half_full> of the instance <TransmitUnit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <UARTmodule433template> synthesized.

Synthesizing Unit <BaudRateGenerator>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\BaudRateGenerator.v".
    Found 1-bit register for signal <uartClock>.
    Found 16-bit register for signal <baud_count>.
    Found 16-bit adder for signal <baud_count[15]_GND_16_o_add_4_OUT> created at line 29.
    Found 30-bit comparator equal for signal <GND_16_o_GND_16_o_equal_4_o> created at line 22
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <BaudRateGenerator> synthesized.

Synthesizing Unit <div_30u_24u>.
    Related source file is "".
    Found 53-bit adder for signal <n2717> created at line 0.
    Found 53-bit adder for signal <GND_17_o_b[23]_add_3_OUT> created at line 0.
    Found 52-bit adder for signal <n2721> created at line 0.
    Found 52-bit adder for signal <GND_17_o_b[23]_add_5_OUT> created at line 0.
    Found 51-bit adder for signal <n2725> created at line 0.
    Found 51-bit adder for signal <GND_17_o_b[23]_add_7_OUT> created at line 0.
    Found 50-bit adder for signal <n2729> created at line 0.
    Found 50-bit adder for signal <GND_17_o_b[23]_add_9_OUT> created at line 0.
    Found 49-bit adder for signal <n2733> created at line 0.
    Found 49-bit adder for signal <GND_17_o_b[23]_add_11_OUT> created at line 0.
    Found 48-bit adder for signal <n2737> created at line 0.
    Found 48-bit adder for signal <GND_17_o_b[23]_add_13_OUT> created at line 0.
    Found 47-bit adder for signal <n2741> created at line 0.
    Found 47-bit adder for signal <GND_17_o_b[23]_add_15_OUT> created at line 0.
    Found 46-bit adder for signal <n2745> created at line 0.
    Found 46-bit adder for signal <GND_17_o_b[23]_add_17_OUT> created at line 0.
    Found 45-bit adder for signal <n2749> created at line 0.
    Found 45-bit adder for signal <GND_17_o_b[23]_add_19_OUT> created at line 0.
    Found 44-bit adder for signal <n2753> created at line 0.
    Found 44-bit adder for signal <GND_17_o_b[23]_add_21_OUT> created at line 0.
    Found 43-bit adder for signal <n2757> created at line 0.
    Found 43-bit adder for signal <GND_17_o_b[23]_add_23_OUT> created at line 0.
    Found 42-bit adder for signal <n2761> created at line 0.
    Found 42-bit adder for signal <GND_17_o_b[23]_add_25_OUT> created at line 0.
    Found 41-bit adder for signal <n2765> created at line 0.
    Found 41-bit adder for signal <GND_17_o_b[23]_add_27_OUT> created at line 0.
    Found 40-bit adder for signal <n2769> created at line 0.
    Found 40-bit adder for signal <GND_17_o_b[23]_add_29_OUT> created at line 0.
    Found 39-bit adder for signal <n2773> created at line 0.
    Found 39-bit adder for signal <GND_17_o_b[23]_add_31_OUT> created at line 0.
    Found 38-bit adder for signal <n2777> created at line 0.
    Found 38-bit adder for signal <GND_17_o_b[23]_add_33_OUT> created at line 0.
    Found 37-bit adder for signal <n2781> created at line 0.
    Found 37-bit adder for signal <GND_17_o_b[23]_add_35_OUT> created at line 0.
    Found 36-bit adder for signal <n2785> created at line 0.
    Found 36-bit adder for signal <GND_17_o_b[23]_add_37_OUT> created at line 0.
    Found 35-bit adder for signal <n2789> created at line 0.
    Found 35-bit adder for signal <GND_17_o_b[23]_add_39_OUT> created at line 0.
    Found 34-bit adder for signal <n2793> created at line 0.
    Found 34-bit adder for signal <GND_17_o_b[23]_add_41_OUT> created at line 0.
    Found 33-bit adder for signal <n2797> created at line 0.
    Found 33-bit adder for signal <GND_17_o_b[23]_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2801> created at line 0.
    Found 32-bit adder for signal <GND_17_o_b[23]_add_45_OUT> created at line 0.
    Found 31-bit adder for signal <n2805> created at line 0.
    Found 31-bit adder for signal <GND_17_o_b[23]_add_47_OUT> created at line 0.
    Found 30-bit adder for signal <n2809> created at line 0.
    Found 30-bit adder for signal <a[29]_b[23]_add_49_OUT> created at line 0.
    Found 30-bit adder for signal <n2813> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_17_o_add_51_OUT> created at line 0.
    Found 30-bit adder for signal <n2817> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_17_o_add_53_OUT> created at line 0.
    Found 30-bit adder for signal <n2821> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_17_o_add_55_OUT[29:0]> created at line 0.
    Found 30-bit adder for signal <n2825> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_17_o_add_57_OUT[29:0]> created at line 0.
    Found 30-bit adder for signal <n2829> created at line 0.
    Found 30-bit adder for signal <a[29]_GND_17_o_add_59_OUT[29:0]> created at line 0.
    Found 54-bit adder for signal <GND_17_o_b[23]_add_1_OUT> created at line 0.
    Found 54-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0031> created at line 0
    Summary:
	inferred  59 Adder/Subtractor(s).
	inferred  31 Comparator(s).
	inferred 813 Multiplexer(s).
Unit <div_30u_24u> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\uart_tx.v".
    Summary:
	no macro.
Unit <uart_tx> synthesized.

Synthesizing Unit <kcuart_tx>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\kcuart_tx.v".
    Summary:
	no macro.
Unit <kcuart_tx> synthesized.

Synthesizing Unit <bbfifo_16x8>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\bbfifo_16x8.v".
    Summary:
	no macro.
Unit <bbfifo_16x8> synthesized.

Synthesizing Unit <DisplayUnit>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\DisplayUnit.v".
    Summary:
	no macro.
Unit <DisplayUnit> synthesized.

Synthesizing Unit <HEXto7Segment>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\HEXto7segment.v".
    Found 16x8-bit Read Only RAM for signal <SEGMENTS>
    Summary:
	inferred   1 RAM(s).
Unit <HEXto7Segment> synthesized.

Synthesizing Unit <SevenSegDriver>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\SevenSegDriver.v".
    Summary:
	no macro.
Unit <SevenSegDriver> synthesized.

Synthesizing Unit <DisplayMux>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\DisplayMux.v".
    Found 8-bit register for signal <Digit2>.
    Found 8-bit register for signal <Digit1>.
    Found 8-bit register for signal <Digit0>.
    Found 8-bit register for signal <Digit3>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <DisplayMux> synthesized.

Synthesizing Unit <Refreshing7Seg>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab 6\Refreshing7Seg.v".
        Bits = 4
        Divider = 10000
        NumberOfBits = 14
    Found 14-bit register for signal <count>.
    Found 2-bit register for signal <Q>.
    Found 2-bit adder for signal <Q[1]_GND_48_o_add_3_OUT> created at line 20.
    Found 14-bit adder for signal <count[13]_GND_48_o_add_11_OUT> created at line 34.
    Found 4x4-bit Read Only RAM for signal <Transistors>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <Refreshing7Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 65
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 30-bit adder                                          : 12
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 38-bit adder                                          : 2
 39-bit adder                                          : 2
 40-bit adder                                          : 2
 41-bit adder                                          : 2
 42-bit adder                                          : 2
 43-bit adder                                          : 2
 44-bit adder                                          : 2
 45-bit adder                                          : 2
 46-bit adder                                          : 2
 47-bit adder                                          : 2
 48-bit adder                                          : 2
 49-bit adder                                          : 2
 50-bit adder                                          : 2
 51-bit adder                                          : 2
 52-bit adder                                          : 2
 53-bit adder                                          : 2
 54-bit adder                                          : 1
 6-bit adder                                           : 2
# Registers                                            : 16
 1-bit register                                        : 5
 14-bit register                                       : 1
 16-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 420-bit register                                      : 1
 6-bit register                                        : 2
 8-bit register                                        : 4
# Comparators                                          : 33
 18-bit comparator lessequal                           : 1
 30-bit comparator equal                               : 1
 30-bit comparator lessequal                           : 7
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
# Multiplexers                                         : 937
 1-bit 2-to-1 multiplexer                              : 810
 18-bit 2-to-1 multiplexer                             : 1
 30-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 120
 7-bit 60-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ROM60x7bits.ngc>.
Loading core <ROM60x7bits> for timing and area information for instance <ROMunit>.

Synthesizing (advanced) Unit <BaudRateGenerator>.
The following registers are absorbed into counter <baud_count>: 1 register on signal <baud_count>.
Unit <BaudRateGenerator> synthesized (advanced).

Synthesizing (advanced) Unit <DelayLoop>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DelayLoop> synthesized (advanced).

Synthesizing (advanced) Unit <HEXto7Segment>.
INFO:Xst:3231 - The small RAM <Mram_SEGMENTS> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <HEXnumber>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEGMENTS>      |          |
    -----------------------------------------------------------------------
Unit <HEXto7Segment> synthesized (advanced).

Synthesizing (advanced) Unit <RAMAddressUpdate>.
The following registers are absorbed into counter <RAMaddress>: 1 register on signal <RAMaddress>.
Unit <RAMAddressUpdate> synthesized (advanced).

Synthesizing (advanced) Unit <Refreshing7Seg>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Transistors> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Q>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Transistors>   |          |
    -----------------------------------------------------------------------
Unit <Refreshing7Seg> synthesized (advanced).

Synthesizing (advanced) Unit <SendChars>.
The following registers are absorbed into counter <RAMaddress>: 1 register on signal <RAMaddress>.
Unit <SendChars> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 30
 30-bit adder                                          : 1
 30-bit adder carry in                                 : 29
# Counters                                             : 6
 14-bit up counter                                     : 1
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 472
 Flip-Flops                                            : 472
# Comparators                                          : 33
 18-bit comparator lessequal                           : 1
 30-bit comparator equal                               : 1
 30-bit comparator lessequal                           : 7
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
# Multiplexers                                         : 936
 1-bit 2-to-1 multiplexer                              : 810
 30-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 120
 7-bit 60-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <DisplayUnit>: instances <Digit2>, <Digit3> of unit <HEXto7Segment> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <Digit1_5> in Unit <DisplayMux> is equivalent to the following FF/Latch, which will be removed : <Digit0_5> 
INFO:Xst:2261 - The FF/Latch <Digit1_0> in Unit <DisplayMux> is equivalent to the following FF/Latch, which will be removed : <Digit0_0> 
INFO:Xst:2261 - The FF/Latch <Digit1_4> in Unit <DisplayMux> is equivalent to the following FF/Latch, which will be removed : <Digit0_4> 
INFO:Xst:2261 - The FF/Latch <Digit1_3> in Unit <DisplayMux> is equivalent to the following FF/Latch, which will be removed : <Digit0_3> 
INFO:Xst:2261 - The FF/Latch <Digit1_7> in Unit <DisplayMux> is equivalent to the following FF/Latch, which will be removed : <Digit0_7> 
INFO:Xst:2261 - The FF/Latch <Digit1_2> in Unit <DisplayMux> is equivalent to the following FF/Latch, which will be removed : <Digit0_2> 
INFO:Xst:2261 - The FF/Latch <Digit1_6> in Unit <DisplayMux> is equivalent to the following FF/Latch, which will be removed : <Digit0_6> 
INFO:Xst:2261 - The FF/Latch <Digit1_1> in Unit <DisplayMux> is equivalent to the following FF/Latch, which will be removed : <Digit0_1> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <State[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <State[1:3]> with one-hot encoding.
Optimizing FSM <FSM_1> on signal <State[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 11    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SendCharsUnit/FSM_2> on signal <State[1:2]> with sequential encoding.
Optimizing FSM <SendCharsUnit/FSM_2> on signal <State[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 11    | 00
 01    | 01
 00    | 10
-------------------

Optimizing unit <bbfifo_16x8> ...

Optimizing unit <kcuart_tx> ...

Optimizing unit <Lab6ece433fall2019template> ...

Optimizing unit <RAM60x7bits> ...

Optimizing unit <SendChars> ...

Optimizing unit <DisplayMux> ...
WARNING:Xst:1710 - FF/Latch <SevenSegUnit/DriverUnit/DisplayInput/Digit1_5> (without init value) has a constant value of 0 in block <Lab6ece433fall2019template>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DriverUnit/DisplayInput/Digit1_4> (without init value) has a constant value of 0 in block <Lab6ece433fall2019template>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DriverUnit/DisplayInput/Digit1_3> (without init value) has a constant value of 0 in block <Lab6ece433fall2019template>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DriverUnit/DisplayInput/Digit1_2> (without init value) has a constant value of 0 in block <Lab6ece433fall2019template>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DriverUnit/DisplayInput/Digit1_1> (without init value) has a constant value of 0 in block <Lab6ece433fall2019template>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DriverUnit/DisplayInput/Digit1_0> (without init value) has a constant value of 0 in block <Lab6ece433fall2019template>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SevenSegUnit/DriverUnit/DisplayInput/Digit1_7> in Unit <Lab6ece433fall2019template> is equivalent to the following 3 FFs/Latches, which will be removed : <SevenSegUnit/DriverUnit/DisplayInput/Digit1_6> <SevenSegUnit/DriverUnit/DisplayInput/Digit2_7> <SevenSegUnit/DriverUnit/DisplayInput/Digit3_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab6ece433fall2019template, actual ratio is 11.
FlipFlop SevenSegUnit/DriverUnit/DisplayInput/Digit1_7 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 528
 Flip-Flops                                            : 528

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab6ece433fall2019template.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 926
#      GND                         : 2
#      INV                         : 9
#      LUT1                        : 28
#      LUT2                        : 18
#      LUT3                        : 61
#      LUT4                        : 31
#      LUT5                        : 17
#      LUT6                        : 636
#      MULT_AND                    : 3
#      MUXCY                       : 59
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 55
# FlipFlops/Latches                : 528
#      FD                          : 433
#      FDC                         : 4
#      FDE                         : 5
#      FDR                         : 68
#      FDRE                        : 15
#      FDS                         : 3
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Shift Registers                  : 9
#      SRL16E                      : 9
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 34
#      IBUF                        : 12
#      IBUFG                       : 1
#      OBUF                        : 21
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             527  out of  18224     2%  
 Number of Slice LUTs:                  809  out of   9112     8%  
    Number used as Logic:               800  out of   9112     8%  
    Number used as Memory:                9  out of   2176     0%  
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    810
   Number with an unused Flip Flop:     283  out of    810    34%  
   Number with an unused LUT:             1  out of    810     0%  
   Number of fully used LUT-FF pairs:   526  out of    810    64%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | DCM_SP:CLKFX           | 538   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.514ns (Maximum Frequency: 153.521MHz)
   Minimum input arrival time before clock: 9.210ns
   Maximum output required time after clock: 5.853ns
   Maximum combinational path delay: 7.001ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.514ns (frequency: 153.521MHz)
  Total number of paths / destination ports: 84110 / 658
-------------------------------------------------------------------------
Delay:               8.142ns (Levels of Logic = 7)
  Source:            UpdateAddress/RAMaddress_1 (FF)
  Destination:       SendCharsUnit/Transmitting (FF)
  Source Clock:      clock rising 0.8X
  Destination Clock: clock rising 0.8X

  Data Path: UpdateAddress/RAMaddress_1 to SendCharsUnit/Transmitting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.447   0.987  UpdateAddress/RAMaddress_1 (UpdateAddress/RAMaddress_1)
     LUT3:I1->O           24   0.203   1.277  Mmux_RAMaddress21_2 (Mmux_RAMaddress211)
     LUT6:I4->O            1   0.203   0.808  RAMUnit/Mmux_dout_125 (RAMUnit/Mmux_dout_125)
     LUT5:I2->O            2   0.205   0.845  RAMUnit/Mmux_dout_8 (RAMUnit/Mmux_dout_8)
     LUT6:I3->O            1   0.205   0.580  RAMUnit/address<5>1_1 (RAMUnit/address<5>1)
     LUT3:I2->O            2   0.205   0.864  Mmux_tx_data11 (tx_data<0>)
     LUT6:I2->O            8   0.203   0.803  SendCharsUnit/Mcount_RAMaddress_val1 (SendCharsUnit/Mcount_RAMaddress_val1)
     LUT3:I2->O            1   0.205   0.000  SendCharsUnit/Transmitting_glue_set (SendCharsUnit/Transmitting_glue_set)
     FDR:D                     0.102          SendCharsUnit/Transmitting
    ----------------------------------------
    Total                      8.142ns (1.978ns logic, 6.164ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 25228 / 518
-------------------------------------------------------------------------
Offset:              9.210ns (Levels of Logic = 8)
  Source:            Mode (PAD)
  Destination:       SendCharsUnit/Transmitting (FF)
  Destination Clock: clock rising 0.8X

  Data Path: Mode to SendCharsUnit/Transmitting
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.278  Mode_IBUF (Mode_IBUF)
     LUT3:I0->O           24   0.205   1.277  Mmux_RAMaddress21_2 (Mmux_RAMaddress211)
     LUT6:I4->O            1   0.203   0.808  RAMUnit/Mmux_dout_125 (RAMUnit/Mmux_dout_125)
     LUT5:I2->O            2   0.205   0.845  RAMUnit/Mmux_dout_8 (RAMUnit/Mmux_dout_8)
     LUT6:I3->O            1   0.205   0.580  RAMUnit/address<5>1_1 (RAMUnit/address<5>1)
     LUT3:I2->O            2   0.205   0.864  Mmux_tx_data11 (tx_data<0>)
     LUT6:I2->O            8   0.203   0.803  SendCharsUnit/Mcount_RAMaddress_val1 (SendCharsUnit/Mcount_RAMaddress_val1)
     LUT3:I2->O            1   0.205   0.000  SendCharsUnit/Transmitting_glue_set (SendCharsUnit/Transmitting_glue_set)
     FDR:D                     0.102          SendCharsUnit/Transmitting
    ----------------------------------------
    Total                      9.210ns (2.755ns logic, 6.455ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 52 / 20
-------------------------------------------------------------------------
Offset:              5.853ns (Levels of Logic = 2)
  Source:            UpdateAddress/RAMaddress_0 (FF)
  Destination:       RAMaddress<0> (PAD)
  Source Clock:      clock rising 0.8X

  Data Path: UpdateAddress/RAMaddress_0 to RAMaddress<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.447   1.013  UpdateAddress/RAMaddress_0 (UpdateAddress/RAMaddress_0)
     LUT3:I1->O           61   0.203   1.620  Mmux_RAMaddress11 (RAMaddress_0_OBUF)
     OBUF:I->O                 2.571          RAMaddress_0_OBUF (RAMaddress<0>)
    ----------------------------------------
    Total                      5.853ns (3.221ns logic, 2.632ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               7.001ns (Levels of Logic = 3)
  Source:            Mode (PAD)
  Destination:       RAMaddress<5> (PAD)

  Data Path: Mode to RAMaddress<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.278  Mode_IBUF (Mode_IBUF)
     LUT3:I0->O           77   0.205   1.725  Mmux_RAMaddress61 (RAMaddress_5_OBUF)
     OBUF:I->O                 2.571          RAMaddress_5_OBUF (RAMaddress<5>)
    ----------------------------------------
    Total                      7.001ns (3.998ns logic, 3.003ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    8.142|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.10 secs
 
--> 

Total memory usage is 4520768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :   12 (   0 filtered)

