$date
	Tue Jul 18 16:41:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SPI_MasterTB $end
$var wire 1 ! slave_start $end
$var wire 8 " data_read [7:0] $end
$var wire 1 # SCLK $end
$var wire 1 $ MOSI $end
$var wire 1 % CS3 $end
$var wire 1 & CS2 $end
$var wire 1 ' CS1 $end
$var reg 1 ( MISO $end
$var reg 8 ) MISO_Stream [7:0] $end
$var reg 1 * check $end
$var reg 1 + clk $end
$var reg 1 , cpha $end
$var reg 1 - cpol $end
$var reg 8 . data_in [7:0] $end
$var reg 8 / expected_MOSI [7:0] $end
$var reg 8 0 found_MOSI [7:0] $end
$var reg 1 1 load $end
$var reg 2 2 slave_address [1:0] $end
$var reg 1 3 start $end
$var integer 32 4 i [31:0] $end
$var integer 32 5 iterator [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 5
bx 4
13
b0 2
x1
bx 0
bx /
b10100101 .
0-
0,
0+
0*
b10111010 )
x(
x'
x&
x%
x$
x#
bx "
x!
$end
#2
1$
0'
1&
1%
0#
b10100101 /
11
1+
#4
b0 5
03
01
0+
#6
bx0 "
1!
1#
bx1 0
0(
1+
#8
0+
#10
0$
0#
1+
#12
b1 5
bx01 0
0+
#14
bx10 "
1#
1(
1+
#16
0+
#18
1$
0#
1+
#20
b10 5
bx101 0
0+
#22
bx010 "
1#
0(
1+
#24
0+
#26
0$
0#
1+
#28
b11 5
bx0101 0
0+
#30
bx1010 "
1#
1(
1+
#32
0+
#34
0#
1+
#36
b100 5
bx00101 0
0+
#38
bx11010 "
1#
1+
#40
0+
#42
1$
0#
1+
#44
b101 5
bx100101 0
0+
#46
bx111010 "
1#
1+
#48
0+
#50
0$
0#
1+
#52
b110 5
bx0100101 0
0+
#54
bx0111010 "
1#
0(
1+
#56
0+
#58
1$
0#
1+
#60
b111 5
b10100101 0
0+
#62
b10111010 "
1#
1(
1+
#64
0+
#66
x$
0#
1+
#68
b1000 5
0+
#70
b1000 4
#72
0$
0&
1'
1#
0!
b11000010 /
b1 2
b10100111 )
b11000010 .
11
1+
13
1-
#74
01
03
0+
#76
0#
1+
#78
b0 5
b10100100 0
0+
#80
b10111011 "
1!
1#
1+
#82
0+
#84
1$
0#
1+
#86
b1 5
b10100110 0
0+
#88
1#
1+
#90
0+
#92
0$
0#
1+
#94
b10 5
b10100010 0
0+
#96
b10111111 "
1#
1+
#98
0+
#100
0#
1+
#102
b11 5
0+
#104
b10110111 "
1#
0(
1+
#106
0+
#108
0#
1+
#110
b100 5
0+
#112
b10100111 "
1#
1+
#114
0+
#116
0#
1+
#118
b101 5
b10000010 0
0+
#120
1#
1(
1+
#122
0+
#124
1$
0#
1+
#126
b110 5
b11000010 0
0+
#128
1#
0(
1+
#130
0+
#132
0#
1+
#134
b111 5
0+
#136
1#
1(
1+
#138
0+
#140
x$
0#
1+
#142
b1000 5
0+
#144
b1000 4
#146
0&
0!
b10100100 )
b10110101 .
0+
0-
1,
13
#148
1$
1!
1#
b10110101 /
11
1+
#150
b0 5
03
01
0+
#152
0#
1+
#154
b11000011 0
0+
#156
0$
1#
0(
1+
#158
b1 5
0+
#160
b10100101 "
0#
1+
#162
b11000001 0
0+
#164
1$
1#
1+
#166
b10 5
0+
#168
b10100001 "
0#
1+
#170
b11000101 0
0+
#172
0$
1#
1(
1+
#174
b11 5
0+
#176
b10101001 "
0#
1+
#178
0+
#180
1$
1#
0(
1+
#182
b100 5
0+
#184
0#
1+
#186
b11010101 0
0+
#188
1#
1+
#190
b101 5
0+
#192
b10001001 "
0#
1+
#194
b11110101 0
0+
#196
0$
1#
1(
1+
#198
b110 5
0+
#200
b11001001 "
0#
1+
#202
b10110101 0
0+
#204
1$
1#
0(
1+
#206
b111 5
0+
#208
b1001001 "
0#
1+
#210
0+
#212
0!
1(
1+
#214
b1000 5
0+
#216
1*
b1000 4
#218
0%
1&
1#
b10010100 /
b10 2
b10111010 )
b10010100 .
11
1+
1-
0*
13
#220
03
01
0+
#222
0#
b0 5
1+
#224
0+
#226
0$
1!
1#
1+
#228
b10110100 0
0+
#230
b1001000 "
0#
b1 5
0(
1+
#232
0+
#234
1#
1+
#236
0+
#238
b1001010 "
0#
b10 5
1(
1+
#240
0+
#242
1$
1#
1+
#244
0+
#246
0#
b11 5
0(
1+
#248
0+
#250
0$
1#
1+
#252
0+
#254
0#
b100 5
1(
1+
#256
0+
#258
1$
1#
1+
#260
0+
#262
b1011010 "
0#
b101 5
1+
#264
0+
#266
0$
1#
1+
#268
b10010100 0
0+
#270
b1111010 "
0#
b110 5
1+
#272
0+
#274
1#
1+
#276
0+
#278
b111010 "
0#
b111 5
0(
1+
#280
0+
#282
1$
1#
1+
#284
0+
#286
b10111010 "
0#
b1000 5
1(
1+
#288
b1000 4
