### Question:
 create a module with 3 inputs and 4 outputs
 linked as follows: a=b; b=x; b=y; c=z;

### Verilog:
 ```
 module top_module(
 input 
 output
 )
 
 
 endmodule
 ```

### System-Verilog:
```
module top_module(
input 
output
)



endmodule
```

### Suggested Testbench:
```
module top_tb;


```