// Seed: 440216950
module module_0 (
    output reg id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8
    , id_14,
    output id_9,
    input id_10,
    input id_11,
    output logic id_12,
    inout id_13
);
  always @(posedge 1) begin
    id_0 <= id_10[1] - id_2;
    id_0 <= id_6[1];
  end
  assign id_12 = 1;
  type_23 id_15 (
      .id_0(1),
      .id_1(id_4),
      .id_2(1'b0),
      .id_3(id_5),
      .id_4(id_5),
      .id_5(1'b0),
      .id_6(id_8),
      .id_7(1)
  );
  logic id_16;
  logic id_17;
endmodule
