

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            my_version
Device target:       xc7k160tfbg484-1
Report date:         Wed Aug 22 14:52:29 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          599
LUT:           1750
FF:            1126
DSP:              7
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    13.949
CP achieved post-implementation:    13.164
Timing not met
