|LaunchPad
CLOCK_50 => CLOCK_50.IN11
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => ~NO_FANOUT~
SW[9] => SW[9].IN11
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => _.IN1
KEY[3] => ~NO_FANOUT~
FPGA_I2C_SCLK <= avconf:u0.FPGA_I2C_SCLK
FPGA_I2C_SDAT <> avconf:u0.FPGA_I2C_SDAT
AUD_BCLK <> Audio_Controller:AC.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:AC.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:AC.AUD_DACLRCK
AUD_XCK <= Audio_Controller:AC.AUD_XCK
AUD_DACDAT <= Audio_Controller:AC.AUD_DACDAT


|LaunchPad|Audio_Controller:AC
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
left_channel_audio_out[32] => left_channel_audio_out[32].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
right_channel_audio_out[32] => right_channel_audio_out[32].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|LaunchPad|Audio_Controller:AC|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Audio_Controller:AC|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Audio_Controller:AC|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|LaunchPad|Audio_Controller:AC|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|LaunchPad|Audio_Controller:AC|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|LaunchPad|Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => Audio_Clock_altpll:auto_generated.inclk[0]
inclk[1] => Audio_Clock_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => Audio_Clock_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= Audio_Clock_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|LaunchPad|Audio_Controller:AC|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|LaunchPad|avconf:u0
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
FPGA_I2C_SCLK <= I2C_Controller:u0.FPGA_I2C_SCLK
FPGA_I2C_SDAT <> I2C_Controller:u0.FPGA_I2C_SDAT


|LaunchPad|avconf:u0|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
FPGA_I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
FPGA_I2C_SDAT <> FPGA_I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|test:t1
clock => c2[0].CLK
clock => c2[1].CLK
clock => c2[2].CLK
clock => c2[3].CLK
clock => c2[4].CLK
clock => c2[5].CLK
clock => c2[6].CLK
clock => c2[7].CLK
clock => c2[8].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => amp[0].CLK
clock => amp[1].CLK
clock => amp[2].CLK
clock => amp[3].CLK
clock => amp[4].CLK
clock => amp[5].CLK
clock => amp[6].CLK
clock => amp[7].CLK
clock => amp[8].CLK
clock => amp[9].CLK
clock => amp[10].CLK
clock => amp[11].CLK
clock => amp[12].CLK
clock => amp[13].CLK
clock => amp[14].CLK
clock => amp[15].CLK
clock => amp[16].CLK
clock => amp[17].CLK
clock => amp[18].CLK
clock => amp[19].CLK
clock => amp[20].CLK
clock => amp[21].CLK
clock => amp[22].CLK
clock => amp[23].CLK
clock => amp[24].CLK
clock => amp[25].CLK
clock => amp[26].CLK
clock => amp[27].CLK
clock => amp[28].CLK
clock => amp[29].CLK
clock => amp[30].CLK
clock => amp[31].CLK
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => c2.OUTPUTSELECT
reset => c2.OUTPUTSELECT
reset => c2.OUTPUTSELECT
reset => c2.OUTPUTSELECT
reset => c2.OUTPUTSELECT
reset => c2.OUTPUTSELECT
reset => c2.OUTPUTSELECT
reset => c2.OUTPUTSELECT
reset => c2.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => c2.OUTPUTSELECT
play_note => c2.OUTPUTSELECT
play_note => c2.OUTPUTSELECT
play_note => c2.OUTPUTSELECT
play_note => c2.OUTPUTSELECT
play_note => c2.OUTPUTSELECT
play_note => c2.OUTPUTSELECT
play_note => c2.OUTPUTSELECT
play_note => c2.OUTPUTSELECT
mod[0] => Mux7.IN511
mod[1] => Mux6.IN511
mod[2] => Mux5.IN511
mod[3] => Mux4.IN511
mod[4] => Mux3.IN511
mod[5] => Mux2.IN511
mod[6] => Mux1.IN511
mod[7] => Mux0.IN511
mod[8] => Mux7.IN510
mod[9] => Mux6.IN510
mod[10] => Mux5.IN510
mod[11] => Mux4.IN510
mod[12] => Mux3.IN510
mod[13] => Mux2.IN510
mod[14] => Mux1.IN510
mod[15] => Mux0.IN510
mod[16] => Mux7.IN509
mod[17] => Mux6.IN509
mod[18] => Mux5.IN509
mod[19] => Mux4.IN509
mod[20] => Mux3.IN509
mod[21] => Mux2.IN509
mod[22] => Mux1.IN509
mod[23] => Mux0.IN509
mod[24] => Mux7.IN508
mod[25] => Mux6.IN508
mod[26] => Mux5.IN508
mod[27] => Mux4.IN508
mod[28] => Mux3.IN508
mod[29] => Mux2.IN508
mod[30] => Mux1.IN508
mod[31] => Mux0.IN508
mod[32] => Mux7.IN507
mod[33] => Mux6.IN507
mod[34] => Mux5.IN507
mod[35] => Mux4.IN507
mod[36] => Mux3.IN507
mod[37] => Mux2.IN507
mod[38] => Mux1.IN507
mod[39] => Mux0.IN507
mod[40] => Mux7.IN506
mod[41] => Mux6.IN506
mod[42] => Mux5.IN506
mod[43] => Mux4.IN506
mod[44] => Mux3.IN506
mod[45] => Mux2.IN506
mod[46] => Mux1.IN506
mod[47] => Mux0.IN506
mod[48] => Mux7.IN505
mod[49] => Mux6.IN505
mod[50] => Mux5.IN505
mod[51] => Mux4.IN505
mod[52] => Mux3.IN505
mod[53] => Mux2.IN505
mod[54] => Mux1.IN505
mod[55] => Mux0.IN505
mod[56] => Mux7.IN504
mod[57] => Mux6.IN504
mod[58] => Mux5.IN504
mod[59] => Mux4.IN504
mod[60] => Mux3.IN504
mod[61] => Mux2.IN504
mod[62] => Mux1.IN504
mod[63] => Mux0.IN504
mod[64] => Mux7.IN503
mod[65] => Mux6.IN503
mod[66] => Mux5.IN503
mod[67] => Mux4.IN503
mod[68] => Mux3.IN503
mod[69] => Mux2.IN503
mod[70] => Mux1.IN503
mod[71] => Mux0.IN503
mod[72] => Mux7.IN502
mod[73] => Mux6.IN502
mod[74] => Mux5.IN502
mod[75] => Mux4.IN502
mod[76] => Mux3.IN502
mod[77] => Mux2.IN502
mod[78] => Mux1.IN502
mod[79] => Mux0.IN502
mod[80] => Mux7.IN501
mod[81] => Mux6.IN501
mod[82] => Mux5.IN501
mod[83] => Mux4.IN501
mod[84] => Mux3.IN501
mod[85] => Mux2.IN501
mod[86] => Mux1.IN501
mod[87] => Mux0.IN501
mod[88] => Mux7.IN500
mod[89] => Mux6.IN500
mod[90] => Mux5.IN500
mod[91] => Mux4.IN500
mod[92] => Mux3.IN500
mod[93] => Mux2.IN500
mod[94] => Mux1.IN500
mod[95] => Mux0.IN500
mod[96] => Mux7.IN499
mod[97] => Mux6.IN499
mod[98] => Mux5.IN499
mod[99] => Mux4.IN499
mod[100] => Mux3.IN499
mod[101] => Mux2.IN499
mod[102] => Mux1.IN499
mod[103] => Mux0.IN499
mod[104] => Mux7.IN498
mod[105] => Mux6.IN498
mod[106] => Mux5.IN498
mod[107] => Mux4.IN498
mod[108] => Mux3.IN498
mod[109] => Mux2.IN498
mod[110] => Mux1.IN498
mod[111] => Mux0.IN498
mod[112] => Mux7.IN497
mod[113] => Mux6.IN497
mod[114] => Mux5.IN497
mod[115] => Mux4.IN497
mod[116] => Mux3.IN497
mod[117] => Mux2.IN497
mod[118] => Mux1.IN497
mod[119] => Mux0.IN497
mod[120] => Mux7.IN496
mod[121] => Mux6.IN496
mod[122] => Mux5.IN496
mod[123] => Mux4.IN496
mod[124] => Mux3.IN496
mod[125] => Mux2.IN496
mod[126] => Mux1.IN496
mod[127] => Mux0.IN496
mod[128] => Mux7.IN495
mod[129] => Mux6.IN495
mod[130] => Mux5.IN495
mod[131] => Mux4.IN495
mod[132] => Mux3.IN495
mod[133] => Mux2.IN495
mod[134] => Mux1.IN495
mod[135] => Mux0.IN495
mod[136] => Mux7.IN494
mod[137] => Mux6.IN494
mod[138] => Mux5.IN494
mod[139] => Mux4.IN494
mod[140] => Mux3.IN494
mod[141] => Mux2.IN494
mod[142] => Mux1.IN494
mod[143] => Mux0.IN494
mod[144] => Mux7.IN493
mod[145] => Mux6.IN493
mod[146] => Mux5.IN493
mod[147] => Mux4.IN493
mod[148] => Mux3.IN493
mod[149] => Mux2.IN493
mod[150] => Mux1.IN493
mod[151] => Mux0.IN493
mod[152] => Mux7.IN492
mod[153] => Mux6.IN492
mod[154] => Mux5.IN492
mod[155] => Mux4.IN492
mod[156] => Mux3.IN492
mod[157] => Mux2.IN492
mod[158] => Mux1.IN492
mod[159] => Mux0.IN492
mod[160] => Mux7.IN491
mod[161] => Mux6.IN491
mod[162] => Mux5.IN491
mod[163] => Mux4.IN491
mod[164] => Mux3.IN491
mod[165] => Mux2.IN491
mod[166] => Mux1.IN491
mod[167] => Mux0.IN491
mod[168] => Mux7.IN490
mod[169] => Mux6.IN490
mod[170] => Mux5.IN490
mod[171] => Mux4.IN490
mod[172] => Mux3.IN490
mod[173] => Mux2.IN490
mod[174] => Mux1.IN490
mod[175] => Mux0.IN490
mod[176] => Mux7.IN489
mod[177] => Mux6.IN489
mod[178] => Mux5.IN489
mod[179] => Mux4.IN489
mod[180] => Mux3.IN489
mod[181] => Mux2.IN489
mod[182] => Mux1.IN489
mod[183] => Mux0.IN489
mod[184] => Mux7.IN488
mod[185] => Mux6.IN488
mod[186] => Mux5.IN488
mod[187] => Mux4.IN488
mod[188] => Mux3.IN488
mod[189] => Mux2.IN488
mod[190] => Mux1.IN488
mod[191] => Mux0.IN488
mod[192] => Mux7.IN487
mod[193] => Mux6.IN487
mod[194] => Mux5.IN487
mod[195] => Mux4.IN487
mod[196] => Mux3.IN487
mod[197] => Mux2.IN487
mod[198] => Mux1.IN487
mod[199] => Mux0.IN487
mod[200] => Mux7.IN486
mod[201] => Mux6.IN486
mod[202] => Mux5.IN486
mod[203] => Mux4.IN486
mod[204] => Mux3.IN486
mod[205] => Mux2.IN486
mod[206] => Mux1.IN486
mod[207] => Mux0.IN486
mod[208] => Mux7.IN485
mod[209] => Mux6.IN485
mod[210] => Mux5.IN485
mod[211] => Mux4.IN485
mod[212] => Mux3.IN485
mod[213] => Mux2.IN485
mod[214] => Mux1.IN485
mod[215] => Mux0.IN485
mod[216] => Mux7.IN484
mod[217] => Mux6.IN484
mod[218] => Mux5.IN484
mod[219] => Mux4.IN484
mod[220] => Mux3.IN484
mod[221] => Mux2.IN484
mod[222] => Mux1.IN484
mod[223] => Mux0.IN484
mod[224] => Mux7.IN483
mod[225] => Mux6.IN483
mod[226] => Mux5.IN483
mod[227] => Mux4.IN483
mod[228] => Mux3.IN483
mod[229] => Mux2.IN483
mod[230] => Mux1.IN483
mod[231] => Mux0.IN483
mod[232] => Mux7.IN482
mod[233] => Mux6.IN482
mod[234] => Mux5.IN482
mod[235] => Mux4.IN482
mod[236] => Mux3.IN482
mod[237] => Mux2.IN482
mod[238] => Mux1.IN482
mod[239] => Mux0.IN482
mod[240] => Mux7.IN481
mod[241] => Mux6.IN481
mod[242] => Mux5.IN481
mod[243] => Mux4.IN481
mod[244] => Mux3.IN481
mod[245] => Mux2.IN481
mod[246] => Mux1.IN481
mod[247] => Mux0.IN481
mod[248] => Mux7.IN480
mod[249] => Mux6.IN480
mod[250] => Mux5.IN480
mod[251] => Mux4.IN480
mod[252] => Mux3.IN480
mod[253] => Mux2.IN480
mod[254] => Mux1.IN480
mod[255] => Mux0.IN480
mod[256] => Mux7.IN479
mod[257] => Mux6.IN479
mod[258] => Mux5.IN479
mod[259] => Mux4.IN479
mod[260] => Mux3.IN479
mod[261] => Mux2.IN479
mod[262] => Mux1.IN479
mod[263] => Mux0.IN479
mod[264] => Mux7.IN478
mod[265] => Mux6.IN478
mod[266] => Mux5.IN478
mod[267] => Mux4.IN478
mod[268] => Mux3.IN478
mod[269] => Mux2.IN478
mod[270] => Mux1.IN478
mod[271] => Mux0.IN478
mod[272] => Mux7.IN477
mod[273] => Mux6.IN477
mod[274] => Mux5.IN477
mod[275] => Mux4.IN477
mod[276] => Mux3.IN477
mod[277] => Mux2.IN477
mod[278] => Mux1.IN477
mod[279] => Mux0.IN477
mod[280] => Mux7.IN476
mod[281] => Mux6.IN476
mod[282] => Mux5.IN476
mod[283] => Mux4.IN476
mod[284] => Mux3.IN476
mod[285] => Mux2.IN476
mod[286] => Mux1.IN476
mod[287] => Mux0.IN476
mod[288] => Mux7.IN475
mod[289] => Mux6.IN475
mod[290] => Mux5.IN475
mod[291] => Mux4.IN475
mod[292] => Mux3.IN475
mod[293] => Mux2.IN475
mod[294] => Mux1.IN475
mod[295] => Mux0.IN475
mod[296] => Mux7.IN474
mod[297] => Mux6.IN474
mod[298] => Mux5.IN474
mod[299] => Mux4.IN474
mod[300] => Mux3.IN474
mod[301] => Mux2.IN474
mod[302] => Mux1.IN474
mod[303] => Mux0.IN474
mod[304] => Mux7.IN473
mod[305] => Mux6.IN473
mod[306] => Mux5.IN473
mod[307] => Mux4.IN473
mod[308] => Mux3.IN473
mod[309] => Mux2.IN473
mod[310] => Mux1.IN473
mod[311] => Mux0.IN473
mod[312] => Mux7.IN472
mod[313] => Mux6.IN472
mod[314] => Mux5.IN472
mod[315] => Mux4.IN472
mod[316] => Mux3.IN472
mod[317] => Mux2.IN472
mod[318] => Mux1.IN472
mod[319] => Mux0.IN472
mod[320] => Mux7.IN471
mod[321] => Mux6.IN471
mod[322] => Mux5.IN471
mod[323] => Mux4.IN471
mod[324] => Mux3.IN471
mod[325] => Mux2.IN471
mod[326] => Mux1.IN471
mod[327] => Mux0.IN471
mod[328] => Mux7.IN470
mod[329] => Mux6.IN470
mod[330] => Mux5.IN470
mod[331] => Mux4.IN470
mod[332] => Mux3.IN470
mod[333] => Mux2.IN470
mod[334] => Mux1.IN470
mod[335] => Mux0.IN470
mod[336] => Mux7.IN469
mod[337] => Mux6.IN469
mod[338] => Mux5.IN469
mod[339] => Mux4.IN469
mod[340] => Mux3.IN469
mod[341] => Mux2.IN469
mod[342] => Mux1.IN469
mod[343] => Mux0.IN469
mod[344] => Mux7.IN468
mod[345] => Mux6.IN468
mod[346] => Mux5.IN468
mod[347] => Mux4.IN468
mod[348] => Mux3.IN468
mod[349] => Mux2.IN468
mod[350] => Mux1.IN468
mod[351] => Mux0.IN468
mod[352] => Mux7.IN467
mod[353] => Mux6.IN467
mod[354] => Mux5.IN467
mod[355] => Mux4.IN467
mod[356] => Mux3.IN467
mod[357] => Mux2.IN467
mod[358] => Mux1.IN467
mod[359] => Mux0.IN467
mod[360] => Mux7.IN466
mod[361] => Mux6.IN466
mod[362] => Mux5.IN466
mod[363] => Mux4.IN466
mod[364] => Mux3.IN466
mod[365] => Mux2.IN466
mod[366] => Mux1.IN466
mod[367] => Mux0.IN466
mod[368] => Mux7.IN465
mod[369] => Mux6.IN465
mod[370] => Mux5.IN465
mod[371] => Mux4.IN465
mod[372] => Mux3.IN465
mod[373] => Mux2.IN465
mod[374] => Mux1.IN465
mod[375] => Mux0.IN465
mod[376] => Mux7.IN464
mod[377] => Mux6.IN464
mod[378] => Mux5.IN464
mod[379] => Mux4.IN464
mod[380] => Mux3.IN464
mod[381] => Mux2.IN464
mod[382] => Mux1.IN464
mod[383] => Mux0.IN464
mod[384] => Mux7.IN463
mod[385] => Mux6.IN463
mod[386] => Mux5.IN463
mod[387] => Mux4.IN463
mod[388] => Mux3.IN463
mod[389] => Mux2.IN463
mod[390] => Mux1.IN463
mod[391] => Mux0.IN463
mod[392] => Mux7.IN462
mod[393] => Mux6.IN462
mod[394] => Mux5.IN462
mod[395] => Mux4.IN462
mod[396] => Mux3.IN462
mod[397] => Mux2.IN462
mod[398] => Mux1.IN462
mod[399] => Mux0.IN462
mod[400] => Mux7.IN461
mod[401] => Mux6.IN461
mod[402] => Mux5.IN461
mod[403] => Mux4.IN461
mod[404] => Mux3.IN461
mod[405] => Mux2.IN461
mod[406] => Mux1.IN461
mod[407] => Mux0.IN461
mod[408] => Mux7.IN460
mod[409] => Mux6.IN460
mod[410] => Mux5.IN460
mod[411] => Mux4.IN460
mod[412] => Mux3.IN460
mod[413] => Mux2.IN460
mod[414] => Mux1.IN460
mod[415] => Mux0.IN460
mod[416] => Mux7.IN459
mod[417] => Mux6.IN459
mod[418] => Mux5.IN459
mod[419] => Mux4.IN459
mod[420] => Mux3.IN459
mod[421] => Mux2.IN459
mod[422] => Mux1.IN459
mod[423] => Mux0.IN459
mod[424] => Mux7.IN458
mod[425] => Mux6.IN458
mod[426] => Mux5.IN458
mod[427] => Mux4.IN458
mod[428] => Mux3.IN458
mod[429] => Mux2.IN458
mod[430] => Mux1.IN458
mod[431] => Mux0.IN458
mod[432] => Mux7.IN457
mod[433] => Mux6.IN457
mod[434] => Mux5.IN457
mod[435] => Mux4.IN457
mod[436] => Mux3.IN457
mod[437] => Mux2.IN457
mod[438] => Mux1.IN457
mod[439] => Mux0.IN457
mod[440] => Mux7.IN456
mod[441] => Mux6.IN456
mod[442] => Mux5.IN456
mod[443] => Mux4.IN456
mod[444] => Mux3.IN456
mod[445] => Mux2.IN456
mod[446] => Mux1.IN456
mod[447] => Mux0.IN456
mod[448] => Mux7.IN455
mod[449] => Mux6.IN455
mod[450] => Mux5.IN455
mod[451] => Mux4.IN455
mod[452] => Mux3.IN455
mod[453] => Mux2.IN455
mod[454] => Mux1.IN455
mod[455] => Mux0.IN455
mod[456] => Mux7.IN454
mod[457] => Mux6.IN454
mod[458] => Mux5.IN454
mod[459] => Mux4.IN454
mod[460] => Mux3.IN454
mod[461] => Mux2.IN454
mod[462] => Mux1.IN454
mod[463] => Mux0.IN454
mod[464] => Mux7.IN453
mod[465] => Mux6.IN453
mod[466] => Mux5.IN453
mod[467] => Mux4.IN453
mod[468] => Mux3.IN453
mod[469] => Mux2.IN453
mod[470] => Mux1.IN453
mod[471] => Mux0.IN453
mod[472] => Mux7.IN452
mod[473] => Mux6.IN452
mod[474] => Mux5.IN452
mod[475] => Mux4.IN452
mod[476] => Mux3.IN452
mod[477] => Mux2.IN452
mod[478] => Mux1.IN452
mod[479] => Mux0.IN452
mod[480] => Mux7.IN451
mod[481] => Mux6.IN451
mod[482] => Mux5.IN451
mod[483] => Mux4.IN451
mod[484] => Mux3.IN451
mod[485] => Mux2.IN451
mod[486] => Mux1.IN451
mod[487] => Mux0.IN451
mod[488] => Mux7.IN450
mod[489] => Mux6.IN450
mod[490] => Mux5.IN450
mod[491] => Mux4.IN450
mod[492] => Mux3.IN450
mod[493] => Mux2.IN450
mod[494] => Mux1.IN450
mod[495] => Mux0.IN450
mod[496] => Mux7.IN449
mod[497] => Mux6.IN449
mod[498] => Mux5.IN449
mod[499] => Mux4.IN449
mod[500] => Mux3.IN449
mod[501] => Mux2.IN449
mod[502] => Mux1.IN449
mod[503] => Mux0.IN449
mod[504] => Mux7.IN448
mod[505] => Mux6.IN448
mod[506] => Mux5.IN448
mod[507] => Mux4.IN448
mod[508] => Mux3.IN448
mod[509] => Mux2.IN448
mod[510] => Mux1.IN448
mod[511] => Mux0.IN448
mod[512] => Mux7.IN447
mod[513] => Mux6.IN447
mod[514] => Mux5.IN447
mod[515] => Mux4.IN447
mod[516] => Mux3.IN447
mod[517] => Mux2.IN447
mod[518] => Mux1.IN447
mod[519] => Mux0.IN447
mod[520] => Mux7.IN446
mod[521] => Mux6.IN446
mod[522] => Mux5.IN446
mod[523] => Mux4.IN446
mod[524] => Mux3.IN446
mod[525] => Mux2.IN446
mod[526] => Mux1.IN446
mod[527] => Mux0.IN446
mod[528] => Mux7.IN445
mod[529] => Mux6.IN445
mod[530] => Mux5.IN445
mod[531] => Mux4.IN445
mod[532] => Mux3.IN445
mod[533] => Mux2.IN445
mod[534] => Mux1.IN445
mod[535] => Mux0.IN445
mod[536] => Mux7.IN444
mod[537] => Mux6.IN444
mod[538] => Mux5.IN444
mod[539] => Mux4.IN444
mod[540] => Mux3.IN444
mod[541] => Mux2.IN444
mod[542] => Mux1.IN444
mod[543] => Mux0.IN444
mod[544] => Mux7.IN443
mod[545] => Mux6.IN443
mod[546] => Mux5.IN443
mod[547] => Mux4.IN443
mod[548] => Mux3.IN443
mod[549] => Mux2.IN443
mod[550] => Mux1.IN443
mod[551] => Mux0.IN443
mod[552] => Mux7.IN442
mod[553] => Mux6.IN442
mod[554] => Mux5.IN442
mod[555] => Mux4.IN442
mod[556] => Mux3.IN442
mod[557] => Mux2.IN442
mod[558] => Mux1.IN442
mod[559] => Mux0.IN442
mod[560] => Mux7.IN441
mod[561] => Mux6.IN441
mod[562] => Mux5.IN441
mod[563] => Mux4.IN441
mod[564] => Mux3.IN441
mod[565] => Mux2.IN441
mod[566] => Mux1.IN441
mod[567] => Mux0.IN441
mod[568] => Mux7.IN440
mod[569] => Mux6.IN440
mod[570] => Mux5.IN440
mod[571] => Mux4.IN440
mod[572] => Mux3.IN440
mod[573] => Mux2.IN440
mod[574] => Mux1.IN440
mod[575] => Mux0.IN440
mod[576] => Mux7.IN439
mod[577] => Mux6.IN439
mod[578] => Mux5.IN439
mod[579] => Mux4.IN439
mod[580] => Mux3.IN439
mod[581] => Mux2.IN439
mod[582] => Mux1.IN439
mod[583] => Mux0.IN439
mod[584] => Mux7.IN438
mod[585] => Mux6.IN438
mod[586] => Mux5.IN438
mod[587] => Mux4.IN438
mod[588] => Mux3.IN438
mod[589] => Mux2.IN438
mod[590] => Mux1.IN438
mod[591] => Mux0.IN438
mod[592] => Mux7.IN437
mod[593] => Mux6.IN437
mod[594] => Mux5.IN437
mod[595] => Mux4.IN437
mod[596] => Mux3.IN437
mod[597] => Mux2.IN437
mod[598] => Mux1.IN437
mod[599] => Mux0.IN437
mod[600] => Mux7.IN436
mod[601] => Mux6.IN436
mod[602] => Mux5.IN436
mod[603] => Mux4.IN436
mod[604] => Mux3.IN436
mod[605] => Mux2.IN436
mod[606] => Mux1.IN436
mod[607] => Mux0.IN436
mod[608] => Mux7.IN435
mod[609] => Mux6.IN435
mod[610] => Mux5.IN435
mod[611] => Mux4.IN435
mod[612] => Mux3.IN435
mod[613] => Mux2.IN435
mod[614] => Mux1.IN435
mod[615] => Mux0.IN435
mod[616] => Mux7.IN434
mod[617] => Mux6.IN434
mod[618] => Mux5.IN434
mod[619] => Mux4.IN434
mod[620] => Mux3.IN434
mod[621] => Mux2.IN434
mod[622] => Mux1.IN434
mod[623] => Mux0.IN434
mod[624] => Mux7.IN433
mod[625] => Mux6.IN433
mod[626] => Mux5.IN433
mod[627] => Mux4.IN433
mod[628] => Mux3.IN433
mod[629] => Mux2.IN433
mod[630] => Mux1.IN433
mod[631] => Mux0.IN433
mod[632] => Mux7.IN432
mod[633] => Mux6.IN432
mod[634] => Mux5.IN432
mod[635] => Mux4.IN432
mod[636] => Mux3.IN432
mod[637] => Mux2.IN432
mod[638] => Mux1.IN432
mod[639] => Mux0.IN432
mod[640] => Mux7.IN431
mod[641] => Mux6.IN431
mod[642] => Mux5.IN431
mod[643] => Mux4.IN431
mod[644] => Mux3.IN431
mod[645] => Mux2.IN431
mod[646] => Mux1.IN431
mod[647] => Mux0.IN431
mod[648] => Mux7.IN430
mod[649] => Mux6.IN430
mod[650] => Mux5.IN430
mod[651] => Mux4.IN430
mod[652] => Mux3.IN430
mod[653] => Mux2.IN430
mod[654] => Mux1.IN430
mod[655] => Mux0.IN430
mod[656] => Mux7.IN429
mod[657] => Mux6.IN429
mod[658] => Mux5.IN429
mod[659] => Mux4.IN429
mod[660] => Mux3.IN429
mod[661] => Mux2.IN429
mod[662] => Mux1.IN429
mod[663] => Mux0.IN429
mod[664] => Mux7.IN428
mod[665] => Mux6.IN428
mod[666] => Mux5.IN428
mod[667] => Mux4.IN428
mod[668] => Mux3.IN428
mod[669] => Mux2.IN428
mod[670] => Mux1.IN428
mod[671] => Mux0.IN428
mod[672] => Mux7.IN427
mod[673] => Mux6.IN427
mod[674] => Mux5.IN427
mod[675] => Mux4.IN427
mod[676] => Mux3.IN427
mod[677] => Mux2.IN427
mod[678] => Mux1.IN427
mod[679] => Mux0.IN427
mod[680] => Mux7.IN426
mod[681] => Mux6.IN426
mod[682] => Mux5.IN426
mod[683] => Mux4.IN426
mod[684] => Mux3.IN426
mod[685] => Mux2.IN426
mod[686] => Mux1.IN426
mod[687] => Mux0.IN426
mod[688] => Mux7.IN425
mod[689] => Mux6.IN425
mod[690] => Mux5.IN425
mod[691] => Mux4.IN425
mod[692] => Mux3.IN425
mod[693] => Mux2.IN425
mod[694] => Mux1.IN425
mod[695] => Mux0.IN425
mod[696] => Mux7.IN424
mod[697] => Mux6.IN424
mod[698] => Mux5.IN424
mod[699] => Mux4.IN424
mod[700] => Mux3.IN424
mod[701] => Mux2.IN424
mod[702] => Mux1.IN424
mod[703] => Mux0.IN424
mod[704] => Mux7.IN423
mod[705] => Mux6.IN423
mod[706] => Mux5.IN423
mod[707] => Mux4.IN423
mod[708] => Mux3.IN423
mod[709] => Mux2.IN423
mod[710] => Mux1.IN423
mod[711] => Mux0.IN423
mod[712] => Mux7.IN422
mod[713] => Mux6.IN422
mod[714] => Mux5.IN422
mod[715] => Mux4.IN422
mod[716] => Mux3.IN422
mod[717] => Mux2.IN422
mod[718] => Mux1.IN422
mod[719] => Mux0.IN422
mod[720] => Mux7.IN421
mod[721] => Mux6.IN421
mod[722] => Mux5.IN421
mod[723] => Mux4.IN421
mod[724] => Mux3.IN421
mod[725] => Mux2.IN421
mod[726] => Mux1.IN421
mod[727] => Mux0.IN421
mod[728] => Mux7.IN420
mod[729] => Mux6.IN420
mod[730] => Mux5.IN420
mod[731] => Mux4.IN420
mod[732] => Mux3.IN420
mod[733] => Mux2.IN420
mod[734] => Mux1.IN420
mod[735] => Mux0.IN420
mod[736] => Mux7.IN419
mod[737] => Mux6.IN419
mod[738] => Mux5.IN419
mod[739] => Mux4.IN419
mod[740] => Mux3.IN419
mod[741] => Mux2.IN419
mod[742] => Mux1.IN419
mod[743] => Mux0.IN419
mod[744] => Mux7.IN418
mod[745] => Mux6.IN418
mod[746] => Mux5.IN418
mod[747] => Mux4.IN418
mod[748] => Mux3.IN418
mod[749] => Mux2.IN418
mod[750] => Mux1.IN418
mod[751] => Mux0.IN418
mod[752] => Mux7.IN417
mod[753] => Mux6.IN417
mod[754] => Mux5.IN417
mod[755] => Mux4.IN417
mod[756] => Mux3.IN417
mod[757] => Mux2.IN417
mod[758] => Mux1.IN417
mod[759] => Mux0.IN417
mod[760] => Mux7.IN416
mod[761] => Mux6.IN416
mod[762] => Mux5.IN416
mod[763] => Mux4.IN416
mod[764] => Mux3.IN416
mod[765] => Mux2.IN416
mod[766] => Mux1.IN416
mod[767] => Mux0.IN416
mod[768] => Mux7.IN415
mod[769] => Mux6.IN415
mod[770] => Mux5.IN415
mod[771] => Mux4.IN415
mod[772] => Mux3.IN415
mod[773] => Mux2.IN415
mod[774] => Mux1.IN415
mod[775] => Mux0.IN415
mod[776] => Mux7.IN414
mod[777] => Mux6.IN414
mod[778] => Mux5.IN414
mod[779] => Mux4.IN414
mod[780] => Mux3.IN414
mod[781] => Mux2.IN414
mod[782] => Mux1.IN414
mod[783] => Mux0.IN414
mod[784] => Mux7.IN413
mod[785] => Mux6.IN413
mod[786] => Mux5.IN413
mod[787] => Mux4.IN413
mod[788] => Mux3.IN413
mod[789] => Mux2.IN413
mod[790] => Mux1.IN413
mod[791] => Mux0.IN413
mod[792] => Mux7.IN412
mod[793] => Mux6.IN412
mod[794] => Mux5.IN412
mod[795] => Mux4.IN412
mod[796] => Mux3.IN412
mod[797] => Mux2.IN412
mod[798] => Mux1.IN412
mod[799] => Mux0.IN412
mod[800] => Mux7.IN411
mod[801] => Mux6.IN411
mod[802] => Mux5.IN411
mod[803] => Mux4.IN411
mod[804] => Mux3.IN411
mod[805] => Mux2.IN411
mod[806] => Mux1.IN411
mod[807] => Mux0.IN411
mod[808] => Mux7.IN410
mod[809] => Mux6.IN410
mod[810] => Mux5.IN410
mod[811] => Mux4.IN410
mod[812] => Mux3.IN410
mod[813] => Mux2.IN410
mod[814] => Mux1.IN410
mod[815] => Mux0.IN410
mod[816] => Mux7.IN409
mod[817] => Mux6.IN409
mod[818] => Mux5.IN409
mod[819] => Mux4.IN409
mod[820] => Mux3.IN409
mod[821] => Mux2.IN409
mod[822] => Mux1.IN409
mod[823] => Mux0.IN409
mod[824] => Mux7.IN408
mod[825] => Mux6.IN408
mod[826] => Mux5.IN408
mod[827] => Mux4.IN408
mod[828] => Mux3.IN408
mod[829] => Mux2.IN408
mod[830] => Mux1.IN408
mod[831] => Mux0.IN408
mod[832] => Mux7.IN407
mod[833] => Mux6.IN407
mod[834] => Mux5.IN407
mod[835] => Mux4.IN407
mod[836] => Mux3.IN407
mod[837] => Mux2.IN407
mod[838] => Mux1.IN407
mod[839] => Mux0.IN407
mod[840] => Mux7.IN406
mod[841] => Mux6.IN406
mod[842] => Mux5.IN406
mod[843] => Mux4.IN406
mod[844] => Mux3.IN406
mod[845] => Mux2.IN406
mod[846] => Mux1.IN406
mod[847] => Mux0.IN406
mod[848] => Mux7.IN405
mod[849] => Mux6.IN405
mod[850] => Mux5.IN405
mod[851] => Mux4.IN405
mod[852] => Mux3.IN405
mod[853] => Mux2.IN405
mod[854] => Mux1.IN405
mod[855] => Mux0.IN405
mod[856] => Mux7.IN404
mod[857] => Mux6.IN404
mod[858] => Mux5.IN404
mod[859] => Mux4.IN404
mod[860] => Mux3.IN404
mod[861] => Mux2.IN404
mod[862] => Mux1.IN404
mod[863] => Mux0.IN404
mod[864] => Mux7.IN403
mod[865] => Mux6.IN403
mod[866] => Mux5.IN403
mod[867] => Mux4.IN403
mod[868] => Mux3.IN403
mod[869] => Mux2.IN403
mod[870] => Mux1.IN403
mod[871] => Mux0.IN403
mod[872] => Mux7.IN402
mod[873] => Mux6.IN402
mod[874] => Mux5.IN402
mod[875] => Mux4.IN402
mod[876] => Mux3.IN402
mod[877] => Mux2.IN402
mod[878] => Mux1.IN402
mod[879] => Mux0.IN402
mod[880] => Mux7.IN401
mod[881] => Mux6.IN401
mod[882] => Mux5.IN401
mod[883] => Mux4.IN401
mod[884] => Mux3.IN401
mod[885] => Mux2.IN401
mod[886] => Mux1.IN401
mod[887] => Mux0.IN401
mod[888] => Mux7.IN400
mod[889] => Mux6.IN400
mod[890] => Mux5.IN400
mod[891] => Mux4.IN400
mod[892] => Mux3.IN400
mod[893] => Mux2.IN400
mod[894] => Mux1.IN400
mod[895] => Mux0.IN400
mod[896] => Mux7.IN399
mod[897] => Mux6.IN399
mod[898] => Mux5.IN399
mod[899] => Mux4.IN399
mod[900] => Mux3.IN399
mod[901] => Mux2.IN399
mod[902] => Mux1.IN399
mod[903] => Mux0.IN399
mod[904] => Mux7.IN398
mod[905] => Mux6.IN398
mod[906] => Mux5.IN398
mod[907] => Mux4.IN398
mod[908] => Mux3.IN398
mod[909] => Mux2.IN398
mod[910] => Mux1.IN398
mod[911] => Mux0.IN398
mod[912] => Mux7.IN397
mod[913] => Mux6.IN397
mod[914] => Mux5.IN397
mod[915] => Mux4.IN397
mod[916] => Mux3.IN397
mod[917] => Mux2.IN397
mod[918] => Mux1.IN397
mod[919] => Mux0.IN397
mod[920] => Mux7.IN396
mod[921] => Mux6.IN396
mod[922] => Mux5.IN396
mod[923] => Mux4.IN396
mod[924] => Mux3.IN396
mod[925] => Mux2.IN396
mod[926] => Mux1.IN396
mod[927] => Mux0.IN396
mod[928] => Mux7.IN395
mod[929] => Mux6.IN395
mod[930] => Mux5.IN395
mod[931] => Mux4.IN395
mod[932] => Mux3.IN395
mod[933] => Mux2.IN395
mod[934] => Mux1.IN395
mod[935] => Mux0.IN395
mod[936] => Mux7.IN394
mod[937] => Mux6.IN394
mod[938] => Mux5.IN394
mod[939] => Mux4.IN394
mod[940] => Mux3.IN394
mod[941] => Mux2.IN394
mod[942] => Mux1.IN394
mod[943] => Mux0.IN394
mod[944] => Mux7.IN393
mod[945] => Mux6.IN393
mod[946] => Mux5.IN393
mod[947] => Mux4.IN393
mod[948] => Mux3.IN393
mod[949] => Mux2.IN393
mod[950] => Mux1.IN393
mod[951] => Mux0.IN393
mod[952] => Mux7.IN392
mod[953] => Mux6.IN392
mod[954] => Mux5.IN392
mod[955] => Mux4.IN392
mod[956] => Mux3.IN392
mod[957] => Mux2.IN392
mod[958] => Mux1.IN392
mod[959] => Mux0.IN392
mod[960] => Mux7.IN391
mod[961] => Mux6.IN391
mod[962] => Mux5.IN391
mod[963] => Mux4.IN391
mod[964] => Mux3.IN391
mod[965] => Mux2.IN391
mod[966] => Mux1.IN391
mod[967] => Mux0.IN391
mod[968] => Mux7.IN390
mod[969] => Mux6.IN390
mod[970] => Mux5.IN390
mod[971] => Mux4.IN390
mod[972] => Mux3.IN390
mod[973] => Mux2.IN390
mod[974] => Mux1.IN390
mod[975] => Mux0.IN390
mod[976] => Mux7.IN389
mod[977] => Mux6.IN389
mod[978] => Mux5.IN389
mod[979] => Mux4.IN389
mod[980] => Mux3.IN389
mod[981] => Mux2.IN389
mod[982] => Mux1.IN389
mod[983] => Mux0.IN389
mod[984] => Mux7.IN388
mod[985] => Mux6.IN388
mod[986] => Mux5.IN388
mod[987] => Mux4.IN388
mod[988] => Mux3.IN388
mod[989] => Mux2.IN388
mod[990] => Mux1.IN388
mod[991] => Mux0.IN388
mod[992] => Mux7.IN387
mod[993] => Mux6.IN387
mod[994] => Mux5.IN387
mod[995] => Mux4.IN387
mod[996] => Mux3.IN387
mod[997] => Mux2.IN387
mod[998] => Mux1.IN387
mod[999] => Mux0.IN387
mod[1000] => Mux7.IN386
mod[1001] => Mux6.IN386
mod[1002] => Mux5.IN386
mod[1003] => Mux4.IN386
mod[1004] => Mux3.IN386
mod[1005] => Mux2.IN386
mod[1006] => Mux1.IN386
mod[1007] => Mux0.IN386
mod[1008] => Mux7.IN385
mod[1009] => Mux6.IN385
mod[1010] => Mux5.IN385
mod[1011] => Mux4.IN385
mod[1012] => Mux3.IN385
mod[1013] => Mux2.IN385
mod[1014] => Mux1.IN385
mod[1015] => Mux0.IN385
mod[1016] => Mux7.IN384
mod[1017] => Mux6.IN384
mod[1018] => Mux5.IN384
mod[1019] => Mux4.IN384
mod[1020] => Mux3.IN384
mod[1021] => Mux2.IN384
mod[1022] => Mux1.IN384
mod[1023] => Mux0.IN384
mod[1024] => Mux7.IN383
mod[1025] => Mux6.IN383
mod[1026] => Mux5.IN383
mod[1027] => Mux4.IN383
mod[1028] => Mux3.IN383
mod[1029] => Mux2.IN383
mod[1030] => Mux1.IN383
mod[1031] => Mux0.IN383
mod[1032] => Mux7.IN382
mod[1033] => Mux6.IN382
mod[1034] => Mux5.IN382
mod[1035] => Mux4.IN382
mod[1036] => Mux3.IN382
mod[1037] => Mux2.IN382
mod[1038] => Mux1.IN382
mod[1039] => Mux0.IN382
mod[1040] => Mux7.IN381
mod[1041] => Mux6.IN381
mod[1042] => Mux5.IN381
mod[1043] => Mux4.IN381
mod[1044] => Mux3.IN381
mod[1045] => Mux2.IN381
mod[1046] => Mux1.IN381
mod[1047] => Mux0.IN381
mod[1048] => Mux7.IN380
mod[1049] => Mux6.IN380
mod[1050] => Mux5.IN380
mod[1051] => Mux4.IN380
mod[1052] => Mux3.IN380
mod[1053] => Mux2.IN380
mod[1054] => Mux1.IN380
mod[1055] => Mux0.IN380
mod[1056] => Mux7.IN379
mod[1057] => Mux6.IN379
mod[1058] => Mux5.IN379
mod[1059] => Mux4.IN379
mod[1060] => Mux3.IN379
mod[1061] => Mux2.IN379
mod[1062] => Mux1.IN379
mod[1063] => Mux0.IN379
mod[1064] => Mux7.IN378
mod[1065] => Mux6.IN378
mod[1066] => Mux5.IN378
mod[1067] => Mux4.IN378
mod[1068] => Mux3.IN378
mod[1069] => Mux2.IN378
mod[1070] => Mux1.IN378
mod[1071] => Mux0.IN378
mod[1072] => Mux7.IN377
mod[1073] => Mux6.IN377
mod[1074] => Mux5.IN377
mod[1075] => Mux4.IN377
mod[1076] => Mux3.IN377
mod[1077] => Mux2.IN377
mod[1078] => Mux1.IN377
mod[1079] => Mux0.IN377
mod[1080] => Mux7.IN376
mod[1081] => Mux6.IN376
mod[1082] => Mux5.IN376
mod[1083] => Mux4.IN376
mod[1084] => Mux3.IN376
mod[1085] => Mux2.IN376
mod[1086] => Mux1.IN376
mod[1087] => Mux0.IN376
mod[1088] => Mux7.IN375
mod[1089] => Mux6.IN375
mod[1090] => Mux5.IN375
mod[1091] => Mux4.IN375
mod[1092] => Mux3.IN375
mod[1093] => Mux2.IN375
mod[1094] => Mux1.IN375
mod[1095] => Mux0.IN375
mod[1096] => Mux7.IN374
mod[1097] => Mux6.IN374
mod[1098] => Mux5.IN374
mod[1099] => Mux4.IN374
mod[1100] => Mux3.IN374
mod[1101] => Mux2.IN374
mod[1102] => Mux1.IN374
mod[1103] => Mux0.IN374
mod[1104] => Mux7.IN373
mod[1105] => Mux6.IN373
mod[1106] => Mux5.IN373
mod[1107] => Mux4.IN373
mod[1108] => Mux3.IN373
mod[1109] => Mux2.IN373
mod[1110] => Mux1.IN373
mod[1111] => Mux0.IN373
mod[1112] => Mux7.IN372
mod[1113] => Mux6.IN372
mod[1114] => Mux5.IN372
mod[1115] => Mux4.IN372
mod[1116] => Mux3.IN372
mod[1117] => Mux2.IN372
mod[1118] => Mux1.IN372
mod[1119] => Mux0.IN372
mod[1120] => Mux7.IN371
mod[1121] => Mux6.IN371
mod[1122] => Mux5.IN371
mod[1123] => Mux4.IN371
mod[1124] => Mux3.IN371
mod[1125] => Mux2.IN371
mod[1126] => Mux1.IN371
mod[1127] => Mux0.IN371
mod[1128] => Mux7.IN370
mod[1129] => Mux6.IN370
mod[1130] => Mux5.IN370
mod[1131] => Mux4.IN370
mod[1132] => Mux3.IN370
mod[1133] => Mux2.IN370
mod[1134] => Mux1.IN370
mod[1135] => Mux0.IN370
mod[1136] => Mux7.IN369
mod[1137] => Mux6.IN369
mod[1138] => Mux5.IN369
mod[1139] => Mux4.IN369
mod[1140] => Mux3.IN369
mod[1141] => Mux2.IN369
mod[1142] => Mux1.IN369
mod[1143] => Mux0.IN369
mod[1144] => Mux7.IN368
mod[1145] => Mux6.IN368
mod[1146] => Mux5.IN368
mod[1147] => Mux4.IN368
mod[1148] => Mux3.IN368
mod[1149] => Mux2.IN368
mod[1150] => Mux1.IN368
mod[1151] => Mux0.IN368
mod[1152] => Mux7.IN367
mod[1153] => Mux6.IN367
mod[1154] => Mux5.IN367
mod[1155] => Mux4.IN367
mod[1156] => Mux3.IN367
mod[1157] => Mux2.IN367
mod[1158] => Mux1.IN367
mod[1159] => Mux0.IN367
mod[1160] => Mux7.IN366
mod[1161] => Mux6.IN366
mod[1162] => Mux5.IN366
mod[1163] => Mux4.IN366
mod[1164] => Mux3.IN366
mod[1165] => Mux2.IN366
mod[1166] => Mux1.IN366
mod[1167] => Mux0.IN366
mod[1168] => Mux7.IN365
mod[1169] => Mux6.IN365
mod[1170] => Mux5.IN365
mod[1171] => Mux4.IN365
mod[1172] => Mux3.IN365
mod[1173] => Mux2.IN365
mod[1174] => Mux1.IN365
mod[1175] => Mux0.IN365
mod[1176] => Mux7.IN364
mod[1177] => Mux6.IN364
mod[1178] => Mux5.IN364
mod[1179] => Mux4.IN364
mod[1180] => Mux3.IN364
mod[1181] => Mux2.IN364
mod[1182] => Mux1.IN364
mod[1183] => Mux0.IN364
mod[1184] => Mux7.IN363
mod[1185] => Mux6.IN363
mod[1186] => Mux5.IN363
mod[1187] => Mux4.IN363
mod[1188] => Mux3.IN363
mod[1189] => Mux2.IN363
mod[1190] => Mux1.IN363
mod[1191] => Mux0.IN363
mod[1192] => Mux7.IN362
mod[1193] => Mux6.IN362
mod[1194] => Mux5.IN362
mod[1195] => Mux4.IN362
mod[1196] => Mux3.IN362
mod[1197] => Mux2.IN362
mod[1198] => Mux1.IN362
mod[1199] => Mux0.IN362
mod[1200] => Mux7.IN361
mod[1201] => Mux6.IN361
mod[1202] => Mux5.IN361
mod[1203] => Mux4.IN361
mod[1204] => Mux3.IN361
mod[1205] => Mux2.IN361
mod[1206] => Mux1.IN361
mod[1207] => Mux0.IN361
mod[1208] => Mux7.IN360
mod[1209] => Mux6.IN360
mod[1210] => Mux5.IN360
mod[1211] => Mux4.IN360
mod[1212] => Mux3.IN360
mod[1213] => Mux2.IN360
mod[1214] => Mux1.IN360
mod[1215] => Mux0.IN360
mod[1216] => Mux7.IN359
mod[1217] => Mux6.IN359
mod[1218] => Mux5.IN359
mod[1219] => Mux4.IN359
mod[1220] => Mux3.IN359
mod[1221] => Mux2.IN359
mod[1222] => Mux1.IN359
mod[1223] => Mux0.IN359
mod[1224] => Mux7.IN358
mod[1225] => Mux6.IN358
mod[1226] => Mux5.IN358
mod[1227] => Mux4.IN358
mod[1228] => Mux3.IN358
mod[1229] => Mux2.IN358
mod[1230] => Mux1.IN358
mod[1231] => Mux0.IN358
mod[1232] => Mux7.IN357
mod[1233] => Mux6.IN357
mod[1234] => Mux5.IN357
mod[1235] => Mux4.IN357
mod[1236] => Mux3.IN357
mod[1237] => Mux2.IN357
mod[1238] => Mux1.IN357
mod[1239] => Mux0.IN357
mod[1240] => Mux7.IN356
mod[1241] => Mux6.IN356
mod[1242] => Mux5.IN356
mod[1243] => Mux4.IN356
mod[1244] => Mux3.IN356
mod[1245] => Mux2.IN356
mod[1246] => Mux1.IN356
mod[1247] => Mux0.IN356
mod[1248] => Mux7.IN355
mod[1249] => Mux6.IN355
mod[1250] => Mux5.IN355
mod[1251] => Mux4.IN355
mod[1252] => Mux3.IN355
mod[1253] => Mux2.IN355
mod[1254] => Mux1.IN355
mod[1255] => Mux0.IN355
mod[1256] => Mux7.IN354
mod[1257] => Mux6.IN354
mod[1258] => Mux5.IN354
mod[1259] => Mux4.IN354
mod[1260] => Mux3.IN354
mod[1261] => Mux2.IN354
mod[1262] => Mux1.IN354
mod[1263] => Mux0.IN354
mod[1264] => Mux7.IN353
mod[1265] => Mux6.IN353
mod[1266] => Mux5.IN353
mod[1267] => Mux4.IN353
mod[1268] => Mux3.IN353
mod[1269] => Mux2.IN353
mod[1270] => Mux1.IN353
mod[1271] => Mux0.IN353
mod[1272] => Mux7.IN352
mod[1273] => Mux6.IN352
mod[1274] => Mux5.IN352
mod[1275] => Mux4.IN352
mod[1276] => Mux3.IN352
mod[1277] => Mux2.IN352
mod[1278] => Mux1.IN352
mod[1279] => Mux0.IN352
mod[1280] => Mux7.IN351
mod[1281] => Mux6.IN351
mod[1282] => Mux5.IN351
mod[1283] => Mux4.IN351
mod[1284] => Mux3.IN351
mod[1285] => Mux2.IN351
mod[1286] => Mux1.IN351
mod[1287] => Mux0.IN351
mod[1288] => Mux7.IN350
mod[1289] => Mux6.IN350
mod[1290] => Mux5.IN350
mod[1291] => Mux4.IN350
mod[1292] => Mux3.IN350
mod[1293] => Mux2.IN350
mod[1294] => Mux1.IN350
mod[1295] => Mux0.IN350
mod[1296] => Mux7.IN349
mod[1297] => Mux6.IN349
mod[1298] => Mux5.IN349
mod[1299] => Mux4.IN349
mod[1300] => Mux3.IN349
mod[1301] => Mux2.IN349
mod[1302] => Mux1.IN349
mod[1303] => Mux0.IN349
mod[1304] => Mux7.IN348
mod[1305] => Mux6.IN348
mod[1306] => Mux5.IN348
mod[1307] => Mux4.IN348
mod[1308] => Mux3.IN348
mod[1309] => Mux2.IN348
mod[1310] => Mux1.IN348
mod[1311] => Mux0.IN348
mod[1312] => Mux7.IN347
mod[1313] => Mux6.IN347
mod[1314] => Mux5.IN347
mod[1315] => Mux4.IN347
mod[1316] => Mux3.IN347
mod[1317] => Mux2.IN347
mod[1318] => Mux1.IN347
mod[1319] => Mux0.IN347
mod[1320] => Mux7.IN346
mod[1321] => Mux6.IN346
mod[1322] => Mux5.IN346
mod[1323] => Mux4.IN346
mod[1324] => Mux3.IN346
mod[1325] => Mux2.IN346
mod[1326] => Mux1.IN346
mod[1327] => Mux0.IN346
mod[1328] => Mux7.IN345
mod[1329] => Mux6.IN345
mod[1330] => Mux5.IN345
mod[1331] => Mux4.IN345
mod[1332] => Mux3.IN345
mod[1333] => Mux2.IN345
mod[1334] => Mux1.IN345
mod[1335] => Mux0.IN345
mod[1336] => Mux7.IN344
mod[1337] => Mux6.IN344
mod[1338] => Mux5.IN344
mod[1339] => Mux4.IN344
mod[1340] => Mux3.IN344
mod[1341] => Mux2.IN344
mod[1342] => Mux1.IN344
mod[1343] => Mux0.IN344
mod[1344] => Mux7.IN343
mod[1345] => Mux6.IN343
mod[1346] => Mux5.IN343
mod[1347] => Mux4.IN343
mod[1348] => Mux3.IN343
mod[1349] => Mux2.IN343
mod[1350] => Mux1.IN343
mod[1351] => Mux0.IN343
mod[1352] => Mux7.IN342
mod[1353] => Mux6.IN342
mod[1354] => Mux5.IN342
mod[1355] => Mux4.IN342
mod[1356] => Mux3.IN342
mod[1357] => Mux2.IN342
mod[1358] => Mux1.IN342
mod[1359] => Mux0.IN342
mod[1360] => Mux7.IN341
mod[1361] => Mux6.IN341
mod[1362] => Mux5.IN341
mod[1363] => Mux4.IN341
mod[1364] => Mux3.IN341
mod[1365] => Mux2.IN341
mod[1366] => Mux1.IN341
mod[1367] => Mux0.IN341
mod[1368] => Mux7.IN340
mod[1369] => Mux6.IN340
mod[1370] => Mux5.IN340
mod[1371] => Mux4.IN340
mod[1372] => Mux3.IN340
mod[1373] => Mux2.IN340
mod[1374] => Mux1.IN340
mod[1375] => Mux0.IN340
mod[1376] => Mux7.IN339
mod[1377] => Mux6.IN339
mod[1378] => Mux5.IN339
mod[1379] => Mux4.IN339
mod[1380] => Mux3.IN339
mod[1381] => Mux2.IN339
mod[1382] => Mux1.IN339
mod[1383] => Mux0.IN339
mod[1384] => Mux7.IN338
mod[1385] => Mux6.IN338
mod[1386] => Mux5.IN338
mod[1387] => Mux4.IN338
mod[1388] => Mux3.IN338
mod[1389] => Mux2.IN338
mod[1390] => Mux1.IN338
mod[1391] => Mux0.IN338
mod[1392] => Mux7.IN337
mod[1393] => Mux6.IN337
mod[1394] => Mux5.IN337
mod[1395] => Mux4.IN337
mod[1396] => Mux3.IN337
mod[1397] => Mux2.IN337
mod[1398] => Mux1.IN337
mod[1399] => Mux0.IN337
mod[1400] => Mux7.IN336
mod[1401] => Mux6.IN336
mod[1402] => Mux5.IN336
mod[1403] => Mux4.IN336
mod[1404] => Mux3.IN336
mod[1405] => Mux2.IN336
mod[1406] => Mux1.IN336
mod[1407] => Mux0.IN336
mod[1408] => Mux7.IN335
mod[1409] => Mux6.IN335
mod[1410] => Mux5.IN335
mod[1411] => Mux4.IN335
mod[1412] => Mux3.IN335
mod[1413] => Mux2.IN335
mod[1414] => Mux1.IN335
mod[1415] => Mux0.IN335
mod[1416] => Mux7.IN334
mod[1417] => Mux6.IN334
mod[1418] => Mux5.IN334
mod[1419] => Mux4.IN334
mod[1420] => Mux3.IN334
mod[1421] => Mux2.IN334
mod[1422] => Mux1.IN334
mod[1423] => Mux0.IN334
mod[1424] => Mux7.IN333
mod[1425] => Mux6.IN333
mod[1426] => Mux5.IN333
mod[1427] => Mux4.IN333
mod[1428] => Mux3.IN333
mod[1429] => Mux2.IN333
mod[1430] => Mux1.IN333
mod[1431] => Mux0.IN333
mod[1432] => Mux7.IN332
mod[1433] => Mux6.IN332
mod[1434] => Mux5.IN332
mod[1435] => Mux4.IN332
mod[1436] => Mux3.IN332
mod[1437] => Mux2.IN332
mod[1438] => Mux1.IN332
mod[1439] => Mux0.IN332
mod[1440] => Mux7.IN331
mod[1441] => Mux6.IN331
mod[1442] => Mux5.IN331
mod[1443] => Mux4.IN331
mod[1444] => Mux3.IN331
mod[1445] => Mux2.IN331
mod[1446] => Mux1.IN331
mod[1447] => Mux0.IN331
mod[1448] => Mux7.IN330
mod[1449] => Mux6.IN330
mod[1450] => Mux5.IN330
mod[1451] => Mux4.IN330
mod[1452] => Mux3.IN330
mod[1453] => Mux2.IN330
mod[1454] => Mux1.IN330
mod[1455] => Mux0.IN330
mod[1456] => Mux7.IN329
mod[1457] => Mux6.IN329
mod[1458] => Mux5.IN329
mod[1459] => Mux4.IN329
mod[1460] => Mux3.IN329
mod[1461] => Mux2.IN329
mod[1462] => Mux1.IN329
mod[1463] => Mux0.IN329
mod[1464] => Mux7.IN328
mod[1465] => Mux6.IN328
mod[1466] => Mux5.IN328
mod[1467] => Mux4.IN328
mod[1468] => Mux3.IN328
mod[1469] => Mux2.IN328
mod[1470] => Mux1.IN328
mod[1471] => Mux0.IN328
mod[1472] => Mux7.IN327
mod[1473] => Mux6.IN327
mod[1474] => Mux5.IN327
mod[1475] => Mux4.IN327
mod[1476] => Mux3.IN327
mod[1477] => Mux2.IN327
mod[1478] => Mux1.IN327
mod[1479] => Mux0.IN327
mod[1480] => Mux7.IN326
mod[1481] => Mux6.IN326
mod[1482] => Mux5.IN326
mod[1483] => Mux4.IN326
mod[1484] => Mux3.IN326
mod[1485] => Mux2.IN326
mod[1486] => Mux1.IN326
mod[1487] => Mux0.IN326
mod[1488] => Mux7.IN325
mod[1489] => Mux6.IN325
mod[1490] => Mux5.IN325
mod[1491] => Mux4.IN325
mod[1492] => Mux3.IN325
mod[1493] => Mux2.IN325
mod[1494] => Mux1.IN325
mod[1495] => Mux0.IN325
mod[1496] => Mux7.IN324
mod[1497] => Mux6.IN324
mod[1498] => Mux5.IN324
mod[1499] => Mux4.IN324
mod[1500] => Mux3.IN324
mod[1501] => Mux2.IN324
mod[1502] => Mux1.IN324
mod[1503] => Mux0.IN324
mod[1504] => Mux7.IN323
mod[1505] => Mux6.IN323
mod[1506] => Mux5.IN323
mod[1507] => Mux4.IN323
mod[1508] => Mux3.IN323
mod[1509] => Mux2.IN323
mod[1510] => Mux1.IN323
mod[1511] => Mux0.IN323
mod[1512] => Mux7.IN322
mod[1513] => Mux6.IN322
mod[1514] => Mux5.IN322
mod[1515] => Mux4.IN322
mod[1516] => Mux3.IN322
mod[1517] => Mux2.IN322
mod[1518] => Mux1.IN322
mod[1519] => Mux0.IN322
mod[1520] => Mux7.IN321
mod[1521] => Mux6.IN321
mod[1522] => Mux5.IN321
mod[1523] => Mux4.IN321
mod[1524] => Mux3.IN321
mod[1525] => Mux2.IN321
mod[1526] => Mux1.IN321
mod[1527] => Mux0.IN321
mod[1528] => Mux7.IN320
mod[1529] => Mux6.IN320
mod[1530] => Mux5.IN320
mod[1531] => Mux4.IN320
mod[1532] => Mux3.IN320
mod[1533] => Mux2.IN320
mod[1534] => Mux1.IN320
mod[1535] => Mux0.IN320
mod[1536] => Mux7.IN319
mod[1537] => Mux6.IN319
mod[1538] => Mux5.IN319
mod[1539] => Mux4.IN319
mod[1540] => Mux3.IN319
mod[1541] => Mux2.IN319
mod[1542] => Mux1.IN319
mod[1543] => Mux0.IN319
mod[1544] => Mux7.IN318
mod[1545] => Mux6.IN318
mod[1546] => Mux5.IN318
mod[1547] => Mux4.IN318
mod[1548] => Mux3.IN318
mod[1549] => Mux2.IN318
mod[1550] => Mux1.IN318
mod[1551] => Mux0.IN318
mod[1552] => Mux7.IN317
mod[1553] => Mux6.IN317
mod[1554] => Mux5.IN317
mod[1555] => Mux4.IN317
mod[1556] => Mux3.IN317
mod[1557] => Mux2.IN317
mod[1558] => Mux1.IN317
mod[1559] => Mux0.IN317
mod[1560] => Mux7.IN316
mod[1561] => Mux6.IN316
mod[1562] => Mux5.IN316
mod[1563] => Mux4.IN316
mod[1564] => Mux3.IN316
mod[1565] => Mux2.IN316
mod[1566] => Mux1.IN316
mod[1567] => Mux0.IN316
mod[1568] => Mux7.IN315
mod[1569] => Mux6.IN315
mod[1570] => Mux5.IN315
mod[1571] => Mux4.IN315
mod[1572] => Mux3.IN315
mod[1573] => Mux2.IN315
mod[1574] => Mux1.IN315
mod[1575] => Mux0.IN315
mod[1576] => Mux7.IN314
mod[1577] => Mux6.IN314
mod[1578] => Mux5.IN314
mod[1579] => Mux4.IN314
mod[1580] => Mux3.IN314
mod[1581] => Mux2.IN314
mod[1582] => Mux1.IN314
mod[1583] => Mux0.IN314
mod[1584] => Mux7.IN313
mod[1585] => Mux6.IN313
mod[1586] => Mux5.IN313
mod[1587] => Mux4.IN313
mod[1588] => Mux3.IN313
mod[1589] => Mux2.IN313
mod[1590] => Mux1.IN313
mod[1591] => Mux0.IN313
mod[1592] => Mux7.IN312
mod[1593] => Mux6.IN312
mod[1594] => Mux5.IN312
mod[1595] => Mux4.IN312
mod[1596] => Mux3.IN312
mod[1597] => Mux2.IN312
mod[1598] => Mux1.IN312
mod[1599] => Mux0.IN312
mod[1600] => Mux7.IN311
mod[1601] => Mux6.IN311
mod[1602] => Mux5.IN311
mod[1603] => Mux4.IN311
mod[1604] => Mux3.IN311
mod[1605] => Mux2.IN311
mod[1606] => Mux1.IN311
mod[1607] => Mux0.IN311
mod[1608] => Mux7.IN310
mod[1609] => Mux6.IN310
mod[1610] => Mux5.IN310
mod[1611] => Mux4.IN310
mod[1612] => Mux3.IN310
mod[1613] => Mux2.IN310
mod[1614] => Mux1.IN310
mod[1615] => Mux0.IN310
mod[1616] => Mux7.IN309
mod[1617] => Mux6.IN309
mod[1618] => Mux5.IN309
mod[1619] => Mux4.IN309
mod[1620] => Mux3.IN309
mod[1621] => Mux2.IN309
mod[1622] => Mux1.IN309
mod[1623] => Mux0.IN309
mod[1624] => Mux7.IN308
mod[1625] => Mux6.IN308
mod[1626] => Mux5.IN308
mod[1627] => Mux4.IN308
mod[1628] => Mux3.IN308
mod[1629] => Mux2.IN308
mod[1630] => Mux1.IN308
mod[1631] => Mux0.IN308
mod[1632] => Mux7.IN307
mod[1633] => Mux6.IN307
mod[1634] => Mux5.IN307
mod[1635] => Mux4.IN307
mod[1636] => Mux3.IN307
mod[1637] => Mux2.IN307
mod[1638] => Mux1.IN307
mod[1639] => Mux0.IN307
mod[1640] => Mux7.IN306
mod[1641] => Mux6.IN306
mod[1642] => Mux5.IN306
mod[1643] => Mux4.IN306
mod[1644] => Mux3.IN306
mod[1645] => Mux2.IN306
mod[1646] => Mux1.IN306
mod[1647] => Mux0.IN306
mod[1648] => Mux7.IN305
mod[1649] => Mux6.IN305
mod[1650] => Mux5.IN305
mod[1651] => Mux4.IN305
mod[1652] => Mux3.IN305
mod[1653] => Mux2.IN305
mod[1654] => Mux1.IN305
mod[1655] => Mux0.IN305
mod[1656] => Mux7.IN304
mod[1657] => Mux6.IN304
mod[1658] => Mux5.IN304
mod[1659] => Mux4.IN304
mod[1660] => Mux3.IN304
mod[1661] => Mux2.IN304
mod[1662] => Mux1.IN304
mod[1663] => Mux0.IN304
mod[1664] => Mux7.IN303
mod[1665] => Mux6.IN303
mod[1666] => Mux5.IN303
mod[1667] => Mux4.IN303
mod[1668] => Mux3.IN303
mod[1669] => Mux2.IN303
mod[1670] => Mux1.IN303
mod[1671] => Mux0.IN303
mod[1672] => Mux7.IN302
mod[1673] => Mux6.IN302
mod[1674] => Mux5.IN302
mod[1675] => Mux4.IN302
mod[1676] => Mux3.IN302
mod[1677] => Mux2.IN302
mod[1678] => Mux1.IN302
mod[1679] => Mux0.IN302
mod[1680] => Mux7.IN301
mod[1681] => Mux6.IN301
mod[1682] => Mux5.IN301
mod[1683] => Mux4.IN301
mod[1684] => Mux3.IN301
mod[1685] => Mux2.IN301
mod[1686] => Mux1.IN301
mod[1687] => Mux0.IN301
mod[1688] => Mux7.IN300
mod[1689] => Mux6.IN300
mod[1690] => Mux5.IN300
mod[1691] => Mux4.IN300
mod[1692] => Mux3.IN300
mod[1693] => Mux2.IN300
mod[1694] => Mux1.IN300
mod[1695] => Mux0.IN300
mod[1696] => Mux7.IN299
mod[1697] => Mux6.IN299
mod[1698] => Mux5.IN299
mod[1699] => Mux4.IN299
mod[1700] => Mux3.IN299
mod[1701] => Mux2.IN299
mod[1702] => Mux1.IN299
mod[1703] => Mux0.IN299
mod[1704] => Mux7.IN298
mod[1705] => Mux6.IN298
mod[1706] => Mux5.IN298
mod[1707] => Mux4.IN298
mod[1708] => Mux3.IN298
mod[1709] => Mux2.IN298
mod[1710] => Mux1.IN298
mod[1711] => Mux0.IN298
mod[1712] => Mux7.IN297
mod[1713] => Mux6.IN297
mod[1714] => Mux5.IN297
mod[1715] => Mux4.IN297
mod[1716] => Mux3.IN297
mod[1717] => Mux2.IN297
mod[1718] => Mux1.IN297
mod[1719] => Mux0.IN297
mod[1720] => Mux7.IN296
mod[1721] => Mux6.IN296
mod[1722] => Mux5.IN296
mod[1723] => Mux4.IN296
mod[1724] => Mux3.IN296
mod[1725] => Mux2.IN296
mod[1726] => Mux1.IN296
mod[1727] => Mux0.IN296
mod[1728] => Mux7.IN295
mod[1729] => Mux6.IN295
mod[1730] => Mux5.IN295
mod[1731] => Mux4.IN295
mod[1732] => Mux3.IN295
mod[1733] => Mux2.IN295
mod[1734] => Mux1.IN295
mod[1735] => Mux0.IN295
mod[1736] => Mux7.IN294
mod[1737] => Mux6.IN294
mod[1738] => Mux5.IN294
mod[1739] => Mux4.IN294
mod[1740] => Mux3.IN294
mod[1741] => Mux2.IN294
mod[1742] => Mux1.IN294
mod[1743] => Mux0.IN294
mod[1744] => Mux7.IN293
mod[1745] => Mux6.IN293
mod[1746] => Mux5.IN293
mod[1747] => Mux4.IN293
mod[1748] => Mux3.IN293
mod[1749] => Mux2.IN293
mod[1750] => Mux1.IN293
mod[1751] => Mux0.IN293
mod[1752] => Mux7.IN292
mod[1753] => Mux6.IN292
mod[1754] => Mux5.IN292
mod[1755] => Mux4.IN292
mod[1756] => Mux3.IN292
mod[1757] => Mux2.IN292
mod[1758] => Mux1.IN292
mod[1759] => Mux0.IN292
mod[1760] => Mux7.IN291
mod[1761] => Mux6.IN291
mod[1762] => Mux5.IN291
mod[1763] => Mux4.IN291
mod[1764] => Mux3.IN291
mod[1765] => Mux2.IN291
mod[1766] => Mux1.IN291
mod[1767] => Mux0.IN291
mod[1768] => Mux7.IN290
mod[1769] => Mux6.IN290
mod[1770] => Mux5.IN290
mod[1771] => Mux4.IN290
mod[1772] => Mux3.IN290
mod[1773] => Mux2.IN290
mod[1774] => Mux1.IN290
mod[1775] => Mux0.IN290
mod[1776] => Mux7.IN289
mod[1777] => Mux6.IN289
mod[1778] => Mux5.IN289
mod[1779] => Mux4.IN289
mod[1780] => Mux3.IN289
mod[1781] => Mux2.IN289
mod[1782] => Mux1.IN289
mod[1783] => Mux0.IN289
mod[1784] => Mux7.IN288
mod[1785] => Mux6.IN288
mod[1786] => Mux5.IN288
mod[1787] => Mux4.IN288
mod[1788] => Mux3.IN288
mod[1789] => Mux2.IN288
mod[1790] => Mux1.IN288
mod[1791] => Mux0.IN288
mod[1792] => Mux7.IN287
mod[1793] => Mux6.IN287
mod[1794] => Mux5.IN287
mod[1795] => Mux4.IN287
mod[1796] => Mux3.IN287
mod[1797] => Mux2.IN287
mod[1798] => Mux1.IN287
mod[1799] => Mux0.IN287
mod[1800] => Mux7.IN286
mod[1801] => Mux6.IN286
mod[1802] => Mux5.IN286
mod[1803] => Mux4.IN286
mod[1804] => Mux3.IN286
mod[1805] => Mux2.IN286
mod[1806] => Mux1.IN286
mod[1807] => Mux0.IN286
mod[1808] => Mux7.IN285
mod[1809] => Mux6.IN285
mod[1810] => Mux5.IN285
mod[1811] => Mux4.IN285
mod[1812] => Mux3.IN285
mod[1813] => Mux2.IN285
mod[1814] => Mux1.IN285
mod[1815] => Mux0.IN285
mod[1816] => Mux7.IN284
mod[1817] => Mux6.IN284
mod[1818] => Mux5.IN284
mod[1819] => Mux4.IN284
mod[1820] => Mux3.IN284
mod[1821] => Mux2.IN284
mod[1822] => Mux1.IN284
mod[1823] => Mux0.IN284
mod[1824] => Mux7.IN283
mod[1825] => Mux6.IN283
mod[1826] => Mux5.IN283
mod[1827] => Mux4.IN283
mod[1828] => Mux3.IN283
mod[1829] => Mux2.IN283
mod[1830] => Mux1.IN283
mod[1831] => Mux0.IN283
mod[1832] => Mux7.IN282
mod[1833] => Mux6.IN282
mod[1834] => Mux5.IN282
mod[1835] => Mux4.IN282
mod[1836] => Mux3.IN282
mod[1837] => Mux2.IN282
mod[1838] => Mux1.IN282
mod[1839] => Mux0.IN282
mod[1840] => Mux7.IN281
mod[1841] => Mux6.IN281
mod[1842] => Mux5.IN281
mod[1843] => Mux4.IN281
mod[1844] => Mux3.IN281
mod[1845] => Mux2.IN281
mod[1846] => Mux1.IN281
mod[1847] => Mux0.IN281
mod[1848] => Mux7.IN280
mod[1849] => Mux6.IN280
mod[1850] => Mux5.IN280
mod[1851] => Mux4.IN280
mod[1852] => Mux3.IN280
mod[1853] => Mux2.IN280
mod[1854] => Mux1.IN280
mod[1855] => Mux0.IN280
mod[1856] => Mux7.IN279
mod[1857] => Mux6.IN279
mod[1858] => Mux5.IN279
mod[1859] => Mux4.IN279
mod[1860] => Mux3.IN279
mod[1861] => Mux2.IN279
mod[1862] => Mux1.IN279
mod[1863] => Mux0.IN279
mod[1864] => Mux7.IN278
mod[1865] => Mux6.IN278
mod[1866] => Mux5.IN278
mod[1867] => Mux4.IN278
mod[1868] => Mux3.IN278
mod[1869] => Mux2.IN278
mod[1870] => Mux1.IN278
mod[1871] => Mux0.IN278
mod[1872] => Mux7.IN277
mod[1873] => Mux6.IN277
mod[1874] => Mux5.IN277
mod[1875] => Mux4.IN277
mod[1876] => Mux3.IN277
mod[1877] => Mux2.IN277
mod[1878] => Mux1.IN277
mod[1879] => Mux0.IN277
mod[1880] => Mux7.IN276
mod[1881] => Mux6.IN276
mod[1882] => Mux5.IN276
mod[1883] => Mux4.IN276
mod[1884] => Mux3.IN276
mod[1885] => Mux2.IN276
mod[1886] => Mux1.IN276
mod[1887] => Mux0.IN276
mod[1888] => Mux7.IN275
mod[1889] => Mux6.IN275
mod[1890] => Mux5.IN275
mod[1891] => Mux4.IN275
mod[1892] => Mux3.IN275
mod[1893] => Mux2.IN275
mod[1894] => Mux1.IN275
mod[1895] => Mux0.IN275
mod[1896] => Mux7.IN274
mod[1897] => Mux6.IN274
mod[1898] => Mux5.IN274
mod[1899] => Mux4.IN274
mod[1900] => Mux3.IN274
mod[1901] => Mux2.IN274
mod[1902] => Mux1.IN274
mod[1903] => Mux0.IN274
mod[1904] => Mux7.IN273
mod[1905] => Mux6.IN273
mod[1906] => Mux5.IN273
mod[1907] => Mux4.IN273
mod[1908] => Mux3.IN273
mod[1909] => Mux2.IN273
mod[1910] => Mux1.IN273
mod[1911] => Mux0.IN273
mod[1912] => Mux7.IN272
mod[1913] => Mux6.IN272
mod[1914] => Mux5.IN272
mod[1915] => Mux4.IN272
mod[1916] => Mux3.IN272
mod[1917] => Mux2.IN272
mod[1918] => Mux1.IN272
mod[1919] => Mux0.IN272
mod[1920] => Mux7.IN271
mod[1921] => Mux6.IN271
mod[1922] => Mux5.IN271
mod[1923] => Mux4.IN271
mod[1924] => Mux3.IN271
mod[1925] => Mux2.IN271
mod[1926] => Mux1.IN271
mod[1927] => Mux0.IN271
mod[1928] => Mux7.IN270
mod[1929] => Mux6.IN270
mod[1930] => Mux5.IN270
mod[1931] => Mux4.IN270
mod[1932] => Mux3.IN270
mod[1933] => Mux2.IN270
mod[1934] => Mux1.IN270
mod[1935] => Mux0.IN270
mod[1936] => Mux7.IN269
mod[1937] => Mux6.IN269
mod[1938] => Mux5.IN269
mod[1939] => Mux4.IN269
mod[1940] => Mux3.IN269
mod[1941] => Mux2.IN269
mod[1942] => Mux1.IN269
mod[1943] => Mux0.IN269
mod[1944] => Mux7.IN268
mod[1945] => Mux6.IN268
mod[1946] => Mux5.IN268
mod[1947] => Mux4.IN268
mod[1948] => Mux3.IN268
mod[1949] => Mux2.IN268
mod[1950] => Mux1.IN268
mod[1951] => Mux0.IN268
mod[1952] => Mux7.IN267
mod[1953] => Mux6.IN267
mod[1954] => Mux5.IN267
mod[1955] => Mux4.IN267
mod[1956] => Mux3.IN267
mod[1957] => Mux2.IN267
mod[1958] => Mux1.IN267
mod[1959] => Mux0.IN267
mod[1960] => Mux7.IN266
mod[1961] => Mux6.IN266
mod[1962] => Mux5.IN266
mod[1963] => Mux4.IN266
mod[1964] => Mux3.IN266
mod[1965] => Mux2.IN266
mod[1966] => Mux1.IN266
mod[1967] => Mux0.IN266
mod[1968] => Mux7.IN265
mod[1969] => Mux6.IN265
mod[1970] => Mux5.IN265
mod[1971] => Mux4.IN265
mod[1972] => Mux3.IN265
mod[1973] => Mux2.IN265
mod[1974] => Mux1.IN265
mod[1975] => Mux0.IN265
mod[1976] => Mux7.IN264
mod[1977] => Mux6.IN264
mod[1978] => Mux5.IN264
mod[1979] => Mux4.IN264
mod[1980] => Mux3.IN264
mod[1981] => Mux2.IN264
mod[1982] => Mux1.IN264
mod[1983] => Mux0.IN264
mod[1984] => Mux7.IN263
mod[1985] => Mux6.IN263
mod[1986] => Mux5.IN263
mod[1987] => Mux4.IN263
mod[1988] => Mux3.IN263
mod[1989] => Mux2.IN263
mod[1990] => Mux1.IN263
mod[1991] => Mux0.IN263
mod[1992] => Mux7.IN262
mod[1993] => Mux6.IN262
mod[1994] => Mux5.IN262
mod[1995] => Mux4.IN262
mod[1996] => Mux3.IN262
mod[1997] => Mux2.IN262
mod[1998] => Mux1.IN262
mod[1999] => Mux0.IN262
mod[2000] => Mux7.IN261
mod[2001] => Mux6.IN261
mod[2002] => Mux5.IN261
mod[2003] => Mux4.IN261
mod[2004] => Mux3.IN261
mod[2005] => Mux2.IN261
mod[2006] => Mux1.IN261
mod[2007] => Mux0.IN261
mod[2008] => Mux7.IN260
mod[2009] => Mux6.IN260
mod[2010] => Mux5.IN260
mod[2011] => Mux4.IN260
mod[2012] => Mux3.IN260
mod[2013] => Mux2.IN260
mod[2014] => Mux1.IN260
mod[2015] => Mux0.IN260
mod[2016] => Mux7.IN259
mod[2017] => Mux6.IN259
mod[2018] => Mux5.IN259
mod[2019] => Mux4.IN259
mod[2020] => Mux3.IN259
mod[2021] => Mux2.IN259
mod[2022] => Mux1.IN259
mod[2023] => Mux0.IN259
mod[2024] => Mux7.IN258
mod[2025] => Mux6.IN258
mod[2026] => Mux5.IN258
mod[2027] => Mux4.IN258
mod[2028] => Mux3.IN258
mod[2029] => Mux2.IN258
mod[2030] => Mux1.IN258
mod[2031] => Mux0.IN258
mod[2032] => Mux7.IN257
mod[2033] => Mux6.IN257
mod[2034] => Mux5.IN257
mod[2035] => Mux4.IN257
mod[2036] => Mux3.IN257
mod[2037] => Mux2.IN257
mod[2038] => Mux1.IN257
mod[2039] => Mux0.IN257
mod[2040] => Mux7.IN256
mod[2041] => Mux6.IN256
mod[2042] => Mux5.IN256
mod[2043] => Mux4.IN256
mod[2044] => Mux3.IN256
mod[2045] => Mux2.IN256
mod[2046] => Mux1.IN256
mod[2047] => Mux0.IN256
mod[2048] => Mux7.IN255
mod[2049] => Mux6.IN255
mod[2050] => Mux5.IN255
mod[2051] => Mux4.IN255
mod[2052] => Mux3.IN255
mod[2053] => Mux2.IN255
mod[2054] => Mux1.IN255
mod[2055] => Mux0.IN255
mod[2056] => Mux7.IN254
mod[2057] => Mux6.IN254
mod[2058] => Mux5.IN254
mod[2059] => Mux4.IN254
mod[2060] => Mux3.IN254
mod[2061] => Mux2.IN254
mod[2062] => Mux1.IN254
mod[2063] => Mux0.IN254
mod[2064] => Mux7.IN253
mod[2065] => Mux6.IN253
mod[2066] => Mux5.IN253
mod[2067] => Mux4.IN253
mod[2068] => Mux3.IN253
mod[2069] => Mux2.IN253
mod[2070] => Mux1.IN253
mod[2071] => Mux0.IN253
mod[2072] => Mux7.IN252
mod[2073] => Mux6.IN252
mod[2074] => Mux5.IN252
mod[2075] => Mux4.IN252
mod[2076] => Mux3.IN252
mod[2077] => Mux2.IN252
mod[2078] => Mux1.IN252
mod[2079] => Mux0.IN252
mod[2080] => Mux7.IN251
mod[2081] => Mux6.IN251
mod[2082] => Mux5.IN251
mod[2083] => Mux4.IN251
mod[2084] => Mux3.IN251
mod[2085] => Mux2.IN251
mod[2086] => Mux1.IN251
mod[2087] => Mux0.IN251
mod[2088] => Mux7.IN250
mod[2089] => Mux6.IN250
mod[2090] => Mux5.IN250
mod[2091] => Mux4.IN250
mod[2092] => Mux3.IN250
mod[2093] => Mux2.IN250
mod[2094] => Mux1.IN250
mod[2095] => Mux0.IN250
hz[0] => counter.DATAB
hz[0] => counter.DATAB
hz[1] => counter.DATAB
hz[1] => LessThan0.IN32
hz[1] => LessThan1.IN32
hz[1] => counter.DATAB
hz[2] => counter.DATAB
hz[2] => LessThan0.IN31
hz[2] => LessThan1.IN31
hz[2] => counter.DATAB
hz[3] => counter.DATAB
hz[3] => LessThan0.IN30
hz[3] => LessThan1.IN30
hz[3] => counter.DATAB
hz[4] => counter.DATAB
hz[4] => LessThan0.IN29
hz[4] => LessThan1.IN29
hz[4] => counter.DATAB
hz[5] => counter.DATAB
hz[5] => LessThan0.IN28
hz[5] => LessThan1.IN28
hz[5] => counter.DATAB
hz[6] => counter.DATAB
hz[6] => LessThan0.IN27
hz[6] => LessThan1.IN27
hz[6] => counter.DATAB
hz[7] => counter.DATAB
hz[7] => LessThan0.IN26
hz[7] => LessThan1.IN26
hz[7] => counter.DATAB
hz[8] => counter.DATAB
hz[8] => LessThan0.IN25
hz[8] => LessThan1.IN25
hz[8] => counter.DATAB
hz[9] => counter.DATAB
hz[9] => LessThan0.IN24
hz[9] => LessThan1.IN24
hz[9] => counter.DATAB
hz[10] => counter.DATAB
hz[10] => LessThan0.IN23
hz[10] => LessThan1.IN23
hz[10] => counter.DATAB
hz[11] => counter.DATAB
hz[11] => LessThan0.IN22
hz[11] => LessThan1.IN22
hz[11] => counter.DATAB
hz[12] => counter.DATAB
hz[12] => LessThan0.IN21
hz[12] => LessThan1.IN21
hz[12] => counter.DATAB
hz[13] => counter.DATAB
hz[13] => LessThan0.IN20
hz[13] => LessThan1.IN20
hz[13] => counter.DATAB
hz[14] => counter.DATAB
hz[14] => LessThan0.IN19
hz[14] => LessThan1.IN19
hz[14] => counter.DATAB
hz[15] => counter.DATAB
hz[15] => LessThan0.IN18
hz[15] => LessThan1.IN18
hz[15] => counter.DATAB
hz[16] => counter.DATAB
hz[16] => LessThan0.IN17
hz[16] => LessThan1.IN17
hz[16] => counter.DATAB
hz[17] => counter.DATAB
hz[17] => LessThan0.IN16
hz[17] => LessThan1.IN16
hz[17] => counter.DATAB
hz[18] => counter.DATAB
hz[18] => LessThan0.IN15
hz[18] => LessThan1.IN15
hz[18] => counter.DATAB
hz[19] => counter.DATAB
hz[19] => LessThan0.IN14
hz[19] => LessThan1.IN14
hz[19] => counter.DATAB
hz[20] => counter.DATAB
hz[20] => LessThan0.IN13
hz[20] => LessThan1.IN13
hz[20] => counter.DATAB
hz[21] => counter.DATAB
hz[21] => LessThan0.IN12
hz[21] => LessThan1.IN12
hz[21] => counter.DATAB
hz[22] => counter.DATAB
hz[22] => LessThan0.IN11
hz[22] => LessThan1.IN11
hz[22] => counter.DATAB
hz[23] => counter.DATAB
hz[23] => LessThan0.IN10
hz[23] => LessThan1.IN10
hz[23] => counter.DATAB
hz[24] => counter.DATAB
hz[24] => LessThan0.IN9
hz[24] => LessThan1.IN9
hz[24] => counter.DATAB
hz[25] => counter.DATAB
hz[25] => LessThan0.IN8
hz[25] => LessThan1.IN8
hz[25] => counter.DATAB
hz[26] => counter.DATAB
hz[26] => LessThan0.IN7
hz[26] => LessThan1.IN7
hz[26] => counter.DATAB
hz[27] => counter.DATAB
hz[27] => LessThan0.IN6
hz[27] => LessThan1.IN6
hz[27] => counter.DATAB
hz[28] => counter.DATAB
hz[28] => LessThan0.IN5
hz[28] => LessThan1.IN5
hz[28] => counter.DATAB
hz[29] => counter.DATAB
hz[29] => LessThan0.IN4
hz[29] => LessThan1.IN4
hz[29] => counter.DATAB
hz[30] => counter.DATAB
hz[30] => LessThan0.IN3
hz[30] => LessThan1.IN3
hz[30] => counter.DATAB
hz[31] => counter.DATAB
hz[31] => LessThan0.IN2
hz[31] => LessThan1.IN2
hz[31] => counter.DATAB
audio_out[0] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[16] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[17] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[18] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[19] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[20] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[21] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[22] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[23] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[24] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[25] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[26] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[27] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[28] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[29] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[30] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[31] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Wave_Generator:WG_C
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => amp[0].CLK
clock => amp[1].CLK
clock => amp[2].CLK
clock => amp[3].CLK
clock => amp[4].CLK
clock => amp[5].CLK
clock => amp[6].CLK
clock => amp[7].CLK
clock => amp[8].CLK
clock => amp[9].CLK
clock => amp[10].CLK
clock => amp[11].CLK
clock => amp[12].CLK
clock => amp[13].CLK
clock => amp[14].CLK
clock => amp[15].CLK
clock => amp[16].CLK
clock => amp[17].CLK
clock => amp[18].CLK
clock => amp[19].CLK
clock => amp[20].CLK
clock => amp[21].CLK
clock => amp[22].CLK
clock => amp[23].CLK
clock => amp[24].CLK
clock => amp[25].CLK
clock => amp[26].CLK
clock => amp[27].CLK
clock => amp[28].CLK
clock => amp[29].CLK
clock => amp[30].CLK
clock => amp[31].CLK
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
hz[0] => counter.DATAB
hz[0] => counter.DATAB
hz[1] => counter.DATAB
hz[1] => LessThan0.IN32
hz[1] => LessThan1.IN32
hz[1] => counter.DATAB
hz[2] => counter.DATAB
hz[2] => LessThan0.IN31
hz[2] => LessThan1.IN31
hz[2] => counter.DATAB
hz[3] => counter.DATAB
hz[3] => LessThan0.IN30
hz[3] => LessThan1.IN30
hz[3] => counter.DATAB
hz[4] => counter.DATAB
hz[4] => LessThan0.IN29
hz[4] => LessThan1.IN29
hz[4] => counter.DATAB
hz[5] => counter.DATAB
hz[5] => LessThan0.IN28
hz[5] => LessThan1.IN28
hz[5] => counter.DATAB
hz[6] => counter.DATAB
hz[6] => LessThan0.IN27
hz[6] => LessThan1.IN27
hz[6] => counter.DATAB
hz[7] => counter.DATAB
hz[7] => LessThan0.IN26
hz[7] => LessThan1.IN26
hz[7] => counter.DATAB
hz[8] => counter.DATAB
hz[8] => LessThan0.IN25
hz[8] => LessThan1.IN25
hz[8] => counter.DATAB
hz[9] => counter.DATAB
hz[9] => LessThan0.IN24
hz[9] => LessThan1.IN24
hz[9] => counter.DATAB
hz[10] => counter.DATAB
hz[10] => LessThan0.IN23
hz[10] => LessThan1.IN23
hz[10] => counter.DATAB
hz[11] => counter.DATAB
hz[11] => LessThan0.IN22
hz[11] => LessThan1.IN22
hz[11] => counter.DATAB
hz[12] => counter.DATAB
hz[12] => LessThan0.IN21
hz[12] => LessThan1.IN21
hz[12] => counter.DATAB
hz[13] => counter.DATAB
hz[13] => LessThan0.IN20
hz[13] => LessThan1.IN20
hz[13] => counter.DATAB
hz[14] => counter.DATAB
hz[14] => LessThan0.IN19
hz[14] => LessThan1.IN19
hz[14] => counter.DATAB
hz[15] => counter.DATAB
hz[15] => LessThan0.IN18
hz[15] => LessThan1.IN18
hz[15] => counter.DATAB
hz[16] => counter.DATAB
hz[16] => LessThan0.IN17
hz[16] => LessThan1.IN17
hz[16] => counter.DATAB
hz[17] => counter.DATAB
hz[17] => LessThan0.IN16
hz[17] => LessThan1.IN16
hz[17] => counter.DATAB
hz[18] => counter.DATAB
hz[18] => LessThan0.IN15
hz[18] => LessThan1.IN15
hz[18] => counter.DATAB
hz[19] => counter.DATAB
hz[19] => LessThan0.IN14
hz[19] => LessThan1.IN14
hz[19] => counter.DATAB
hz[20] => counter.DATAB
hz[20] => LessThan0.IN13
hz[20] => LessThan1.IN13
hz[20] => counter.DATAB
hz[21] => counter.DATAB
hz[21] => LessThan0.IN12
hz[21] => LessThan1.IN12
hz[21] => counter.DATAB
hz[22] => counter.DATAB
hz[22] => LessThan0.IN11
hz[22] => LessThan1.IN11
hz[22] => counter.DATAB
hz[23] => counter.DATAB
hz[23] => LessThan0.IN10
hz[23] => LessThan1.IN10
hz[23] => counter.DATAB
hz[24] => counter.DATAB
hz[24] => LessThan0.IN9
hz[24] => LessThan1.IN9
hz[24] => counter.DATAB
hz[25] => counter.DATAB
hz[25] => LessThan0.IN8
hz[25] => LessThan1.IN8
hz[25] => counter.DATAB
hz[26] => counter.DATAB
hz[26] => LessThan0.IN7
hz[26] => LessThan1.IN7
hz[26] => counter.DATAB
hz[27] => counter.DATAB
hz[27] => LessThan0.IN6
hz[27] => LessThan1.IN6
hz[27] => counter.DATAB
hz[28] => counter.DATAB
hz[28] => LessThan0.IN5
hz[28] => LessThan1.IN5
hz[28] => counter.DATAB
hz[29] => counter.DATAB
hz[29] => LessThan0.IN4
hz[29] => LessThan1.IN4
hz[29] => counter.DATAB
hz[30] => counter.DATAB
hz[30] => LessThan0.IN3
hz[30] => LessThan1.IN3
hz[30] => counter.DATAB
hz[31] => counter.DATAB
hz[31] => LessThan0.IN2
hz[31] => LessThan1.IN2
hz[31] => counter.DATAB
audio_out[0] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[16] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[17] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[18] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[19] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[20] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[21] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[22] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[23] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[24] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[25] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[26] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[27] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[28] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[29] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[30] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[31] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Wave_Generator:WG_D
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => amp[0].CLK
clock => amp[1].CLK
clock => amp[2].CLK
clock => amp[3].CLK
clock => amp[4].CLK
clock => amp[5].CLK
clock => amp[6].CLK
clock => amp[7].CLK
clock => amp[8].CLK
clock => amp[9].CLK
clock => amp[10].CLK
clock => amp[11].CLK
clock => amp[12].CLK
clock => amp[13].CLK
clock => amp[14].CLK
clock => amp[15].CLK
clock => amp[16].CLK
clock => amp[17].CLK
clock => amp[18].CLK
clock => amp[19].CLK
clock => amp[20].CLK
clock => amp[21].CLK
clock => amp[22].CLK
clock => amp[23].CLK
clock => amp[24].CLK
clock => amp[25].CLK
clock => amp[26].CLK
clock => amp[27].CLK
clock => amp[28].CLK
clock => amp[29].CLK
clock => amp[30].CLK
clock => amp[31].CLK
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
hz[0] => counter.DATAB
hz[0] => counter.DATAB
hz[1] => counter.DATAB
hz[1] => LessThan0.IN32
hz[1] => LessThan1.IN32
hz[1] => counter.DATAB
hz[2] => counter.DATAB
hz[2] => LessThan0.IN31
hz[2] => LessThan1.IN31
hz[2] => counter.DATAB
hz[3] => counter.DATAB
hz[3] => LessThan0.IN30
hz[3] => LessThan1.IN30
hz[3] => counter.DATAB
hz[4] => counter.DATAB
hz[4] => LessThan0.IN29
hz[4] => LessThan1.IN29
hz[4] => counter.DATAB
hz[5] => counter.DATAB
hz[5] => LessThan0.IN28
hz[5] => LessThan1.IN28
hz[5] => counter.DATAB
hz[6] => counter.DATAB
hz[6] => LessThan0.IN27
hz[6] => LessThan1.IN27
hz[6] => counter.DATAB
hz[7] => counter.DATAB
hz[7] => LessThan0.IN26
hz[7] => LessThan1.IN26
hz[7] => counter.DATAB
hz[8] => counter.DATAB
hz[8] => LessThan0.IN25
hz[8] => LessThan1.IN25
hz[8] => counter.DATAB
hz[9] => counter.DATAB
hz[9] => LessThan0.IN24
hz[9] => LessThan1.IN24
hz[9] => counter.DATAB
hz[10] => counter.DATAB
hz[10] => LessThan0.IN23
hz[10] => LessThan1.IN23
hz[10] => counter.DATAB
hz[11] => counter.DATAB
hz[11] => LessThan0.IN22
hz[11] => LessThan1.IN22
hz[11] => counter.DATAB
hz[12] => counter.DATAB
hz[12] => LessThan0.IN21
hz[12] => LessThan1.IN21
hz[12] => counter.DATAB
hz[13] => counter.DATAB
hz[13] => LessThan0.IN20
hz[13] => LessThan1.IN20
hz[13] => counter.DATAB
hz[14] => counter.DATAB
hz[14] => LessThan0.IN19
hz[14] => LessThan1.IN19
hz[14] => counter.DATAB
hz[15] => counter.DATAB
hz[15] => LessThan0.IN18
hz[15] => LessThan1.IN18
hz[15] => counter.DATAB
hz[16] => counter.DATAB
hz[16] => LessThan0.IN17
hz[16] => LessThan1.IN17
hz[16] => counter.DATAB
hz[17] => counter.DATAB
hz[17] => LessThan0.IN16
hz[17] => LessThan1.IN16
hz[17] => counter.DATAB
hz[18] => counter.DATAB
hz[18] => LessThan0.IN15
hz[18] => LessThan1.IN15
hz[18] => counter.DATAB
hz[19] => counter.DATAB
hz[19] => LessThan0.IN14
hz[19] => LessThan1.IN14
hz[19] => counter.DATAB
hz[20] => counter.DATAB
hz[20] => LessThan0.IN13
hz[20] => LessThan1.IN13
hz[20] => counter.DATAB
hz[21] => counter.DATAB
hz[21] => LessThan0.IN12
hz[21] => LessThan1.IN12
hz[21] => counter.DATAB
hz[22] => counter.DATAB
hz[22] => LessThan0.IN11
hz[22] => LessThan1.IN11
hz[22] => counter.DATAB
hz[23] => counter.DATAB
hz[23] => LessThan0.IN10
hz[23] => LessThan1.IN10
hz[23] => counter.DATAB
hz[24] => counter.DATAB
hz[24] => LessThan0.IN9
hz[24] => LessThan1.IN9
hz[24] => counter.DATAB
hz[25] => counter.DATAB
hz[25] => LessThan0.IN8
hz[25] => LessThan1.IN8
hz[25] => counter.DATAB
hz[26] => counter.DATAB
hz[26] => LessThan0.IN7
hz[26] => LessThan1.IN7
hz[26] => counter.DATAB
hz[27] => counter.DATAB
hz[27] => LessThan0.IN6
hz[27] => LessThan1.IN6
hz[27] => counter.DATAB
hz[28] => counter.DATAB
hz[28] => LessThan0.IN5
hz[28] => LessThan1.IN5
hz[28] => counter.DATAB
hz[29] => counter.DATAB
hz[29] => LessThan0.IN4
hz[29] => LessThan1.IN4
hz[29] => counter.DATAB
hz[30] => counter.DATAB
hz[30] => LessThan0.IN3
hz[30] => LessThan1.IN3
hz[30] => counter.DATAB
hz[31] => counter.DATAB
hz[31] => LessThan0.IN2
hz[31] => LessThan1.IN2
hz[31] => counter.DATAB
audio_out[0] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[16] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[17] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[18] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[19] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[20] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[21] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[22] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[23] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[24] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[25] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[26] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[27] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[28] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[29] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[30] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[31] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Wave_Generator:WG_E
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => amp[0].CLK
clock => amp[1].CLK
clock => amp[2].CLK
clock => amp[3].CLK
clock => amp[4].CLK
clock => amp[5].CLK
clock => amp[6].CLK
clock => amp[7].CLK
clock => amp[8].CLK
clock => amp[9].CLK
clock => amp[10].CLK
clock => amp[11].CLK
clock => amp[12].CLK
clock => amp[13].CLK
clock => amp[14].CLK
clock => amp[15].CLK
clock => amp[16].CLK
clock => amp[17].CLK
clock => amp[18].CLK
clock => amp[19].CLK
clock => amp[20].CLK
clock => amp[21].CLK
clock => amp[22].CLK
clock => amp[23].CLK
clock => amp[24].CLK
clock => amp[25].CLK
clock => amp[26].CLK
clock => amp[27].CLK
clock => amp[28].CLK
clock => amp[29].CLK
clock => amp[30].CLK
clock => amp[31].CLK
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
hz[0] => counter.DATAB
hz[0] => counter.DATAB
hz[1] => counter.DATAB
hz[1] => LessThan0.IN32
hz[1] => LessThan1.IN32
hz[1] => counter.DATAB
hz[2] => counter.DATAB
hz[2] => LessThan0.IN31
hz[2] => LessThan1.IN31
hz[2] => counter.DATAB
hz[3] => counter.DATAB
hz[3] => LessThan0.IN30
hz[3] => LessThan1.IN30
hz[3] => counter.DATAB
hz[4] => counter.DATAB
hz[4] => LessThan0.IN29
hz[4] => LessThan1.IN29
hz[4] => counter.DATAB
hz[5] => counter.DATAB
hz[5] => LessThan0.IN28
hz[5] => LessThan1.IN28
hz[5] => counter.DATAB
hz[6] => counter.DATAB
hz[6] => LessThan0.IN27
hz[6] => LessThan1.IN27
hz[6] => counter.DATAB
hz[7] => counter.DATAB
hz[7] => LessThan0.IN26
hz[7] => LessThan1.IN26
hz[7] => counter.DATAB
hz[8] => counter.DATAB
hz[8] => LessThan0.IN25
hz[8] => LessThan1.IN25
hz[8] => counter.DATAB
hz[9] => counter.DATAB
hz[9] => LessThan0.IN24
hz[9] => LessThan1.IN24
hz[9] => counter.DATAB
hz[10] => counter.DATAB
hz[10] => LessThan0.IN23
hz[10] => LessThan1.IN23
hz[10] => counter.DATAB
hz[11] => counter.DATAB
hz[11] => LessThan0.IN22
hz[11] => LessThan1.IN22
hz[11] => counter.DATAB
hz[12] => counter.DATAB
hz[12] => LessThan0.IN21
hz[12] => LessThan1.IN21
hz[12] => counter.DATAB
hz[13] => counter.DATAB
hz[13] => LessThan0.IN20
hz[13] => LessThan1.IN20
hz[13] => counter.DATAB
hz[14] => counter.DATAB
hz[14] => LessThan0.IN19
hz[14] => LessThan1.IN19
hz[14] => counter.DATAB
hz[15] => counter.DATAB
hz[15] => LessThan0.IN18
hz[15] => LessThan1.IN18
hz[15] => counter.DATAB
hz[16] => counter.DATAB
hz[16] => LessThan0.IN17
hz[16] => LessThan1.IN17
hz[16] => counter.DATAB
hz[17] => counter.DATAB
hz[17] => LessThan0.IN16
hz[17] => LessThan1.IN16
hz[17] => counter.DATAB
hz[18] => counter.DATAB
hz[18] => LessThan0.IN15
hz[18] => LessThan1.IN15
hz[18] => counter.DATAB
hz[19] => counter.DATAB
hz[19] => LessThan0.IN14
hz[19] => LessThan1.IN14
hz[19] => counter.DATAB
hz[20] => counter.DATAB
hz[20] => LessThan0.IN13
hz[20] => LessThan1.IN13
hz[20] => counter.DATAB
hz[21] => counter.DATAB
hz[21] => LessThan0.IN12
hz[21] => LessThan1.IN12
hz[21] => counter.DATAB
hz[22] => counter.DATAB
hz[22] => LessThan0.IN11
hz[22] => LessThan1.IN11
hz[22] => counter.DATAB
hz[23] => counter.DATAB
hz[23] => LessThan0.IN10
hz[23] => LessThan1.IN10
hz[23] => counter.DATAB
hz[24] => counter.DATAB
hz[24] => LessThan0.IN9
hz[24] => LessThan1.IN9
hz[24] => counter.DATAB
hz[25] => counter.DATAB
hz[25] => LessThan0.IN8
hz[25] => LessThan1.IN8
hz[25] => counter.DATAB
hz[26] => counter.DATAB
hz[26] => LessThan0.IN7
hz[26] => LessThan1.IN7
hz[26] => counter.DATAB
hz[27] => counter.DATAB
hz[27] => LessThan0.IN6
hz[27] => LessThan1.IN6
hz[27] => counter.DATAB
hz[28] => counter.DATAB
hz[28] => LessThan0.IN5
hz[28] => LessThan1.IN5
hz[28] => counter.DATAB
hz[29] => counter.DATAB
hz[29] => LessThan0.IN4
hz[29] => LessThan1.IN4
hz[29] => counter.DATAB
hz[30] => counter.DATAB
hz[30] => LessThan0.IN3
hz[30] => LessThan1.IN3
hz[30] => counter.DATAB
hz[31] => counter.DATAB
hz[31] => LessThan0.IN2
hz[31] => LessThan1.IN2
hz[31] => counter.DATAB
audio_out[0] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[16] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[17] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[18] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[19] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[20] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[21] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[22] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[23] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[24] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[25] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[26] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[27] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[28] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[29] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[30] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[31] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Wave_Generator:WG_F
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => amp[0].CLK
clock => amp[1].CLK
clock => amp[2].CLK
clock => amp[3].CLK
clock => amp[4].CLK
clock => amp[5].CLK
clock => amp[6].CLK
clock => amp[7].CLK
clock => amp[8].CLK
clock => amp[9].CLK
clock => amp[10].CLK
clock => amp[11].CLK
clock => amp[12].CLK
clock => amp[13].CLK
clock => amp[14].CLK
clock => amp[15].CLK
clock => amp[16].CLK
clock => amp[17].CLK
clock => amp[18].CLK
clock => amp[19].CLK
clock => amp[20].CLK
clock => amp[21].CLK
clock => amp[22].CLK
clock => amp[23].CLK
clock => amp[24].CLK
clock => amp[25].CLK
clock => amp[26].CLK
clock => amp[27].CLK
clock => amp[28].CLK
clock => amp[29].CLK
clock => amp[30].CLK
clock => amp[31].CLK
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
hz[0] => counter.DATAB
hz[0] => counter.DATAB
hz[1] => counter.DATAB
hz[1] => LessThan0.IN32
hz[1] => LessThan1.IN32
hz[1] => counter.DATAB
hz[2] => counter.DATAB
hz[2] => LessThan0.IN31
hz[2] => LessThan1.IN31
hz[2] => counter.DATAB
hz[3] => counter.DATAB
hz[3] => LessThan0.IN30
hz[3] => LessThan1.IN30
hz[3] => counter.DATAB
hz[4] => counter.DATAB
hz[4] => LessThan0.IN29
hz[4] => LessThan1.IN29
hz[4] => counter.DATAB
hz[5] => counter.DATAB
hz[5] => LessThan0.IN28
hz[5] => LessThan1.IN28
hz[5] => counter.DATAB
hz[6] => counter.DATAB
hz[6] => LessThan0.IN27
hz[6] => LessThan1.IN27
hz[6] => counter.DATAB
hz[7] => counter.DATAB
hz[7] => LessThan0.IN26
hz[7] => LessThan1.IN26
hz[7] => counter.DATAB
hz[8] => counter.DATAB
hz[8] => LessThan0.IN25
hz[8] => LessThan1.IN25
hz[8] => counter.DATAB
hz[9] => counter.DATAB
hz[9] => LessThan0.IN24
hz[9] => LessThan1.IN24
hz[9] => counter.DATAB
hz[10] => counter.DATAB
hz[10] => LessThan0.IN23
hz[10] => LessThan1.IN23
hz[10] => counter.DATAB
hz[11] => counter.DATAB
hz[11] => LessThan0.IN22
hz[11] => LessThan1.IN22
hz[11] => counter.DATAB
hz[12] => counter.DATAB
hz[12] => LessThan0.IN21
hz[12] => LessThan1.IN21
hz[12] => counter.DATAB
hz[13] => counter.DATAB
hz[13] => LessThan0.IN20
hz[13] => LessThan1.IN20
hz[13] => counter.DATAB
hz[14] => counter.DATAB
hz[14] => LessThan0.IN19
hz[14] => LessThan1.IN19
hz[14] => counter.DATAB
hz[15] => counter.DATAB
hz[15] => LessThan0.IN18
hz[15] => LessThan1.IN18
hz[15] => counter.DATAB
hz[16] => counter.DATAB
hz[16] => LessThan0.IN17
hz[16] => LessThan1.IN17
hz[16] => counter.DATAB
hz[17] => counter.DATAB
hz[17] => LessThan0.IN16
hz[17] => LessThan1.IN16
hz[17] => counter.DATAB
hz[18] => counter.DATAB
hz[18] => LessThan0.IN15
hz[18] => LessThan1.IN15
hz[18] => counter.DATAB
hz[19] => counter.DATAB
hz[19] => LessThan0.IN14
hz[19] => LessThan1.IN14
hz[19] => counter.DATAB
hz[20] => counter.DATAB
hz[20] => LessThan0.IN13
hz[20] => LessThan1.IN13
hz[20] => counter.DATAB
hz[21] => counter.DATAB
hz[21] => LessThan0.IN12
hz[21] => LessThan1.IN12
hz[21] => counter.DATAB
hz[22] => counter.DATAB
hz[22] => LessThan0.IN11
hz[22] => LessThan1.IN11
hz[22] => counter.DATAB
hz[23] => counter.DATAB
hz[23] => LessThan0.IN10
hz[23] => LessThan1.IN10
hz[23] => counter.DATAB
hz[24] => counter.DATAB
hz[24] => LessThan0.IN9
hz[24] => LessThan1.IN9
hz[24] => counter.DATAB
hz[25] => counter.DATAB
hz[25] => LessThan0.IN8
hz[25] => LessThan1.IN8
hz[25] => counter.DATAB
hz[26] => counter.DATAB
hz[26] => LessThan0.IN7
hz[26] => LessThan1.IN7
hz[26] => counter.DATAB
hz[27] => counter.DATAB
hz[27] => LessThan0.IN6
hz[27] => LessThan1.IN6
hz[27] => counter.DATAB
hz[28] => counter.DATAB
hz[28] => LessThan0.IN5
hz[28] => LessThan1.IN5
hz[28] => counter.DATAB
hz[29] => counter.DATAB
hz[29] => LessThan0.IN4
hz[29] => LessThan1.IN4
hz[29] => counter.DATAB
hz[30] => counter.DATAB
hz[30] => LessThan0.IN3
hz[30] => LessThan1.IN3
hz[30] => counter.DATAB
hz[31] => counter.DATAB
hz[31] => LessThan0.IN2
hz[31] => LessThan1.IN2
hz[31] => counter.DATAB
audio_out[0] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[16] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[17] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[18] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[19] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[20] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[21] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[22] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[23] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[24] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[25] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[26] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[27] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[28] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[29] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[30] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[31] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Wave_Generator:WG_G
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => amp[0].CLK
clock => amp[1].CLK
clock => amp[2].CLK
clock => amp[3].CLK
clock => amp[4].CLK
clock => amp[5].CLK
clock => amp[6].CLK
clock => amp[7].CLK
clock => amp[8].CLK
clock => amp[9].CLK
clock => amp[10].CLK
clock => amp[11].CLK
clock => amp[12].CLK
clock => amp[13].CLK
clock => amp[14].CLK
clock => amp[15].CLK
clock => amp[16].CLK
clock => amp[17].CLK
clock => amp[18].CLK
clock => amp[19].CLK
clock => amp[20].CLK
clock => amp[21].CLK
clock => amp[22].CLK
clock => amp[23].CLK
clock => amp[24].CLK
clock => amp[25].CLK
clock => amp[26].CLK
clock => amp[27].CLK
clock => amp[28].CLK
clock => amp[29].CLK
clock => amp[30].CLK
clock => amp[31].CLK
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
hz[0] => counter.DATAB
hz[0] => counter.DATAB
hz[1] => counter.DATAB
hz[1] => LessThan0.IN32
hz[1] => LessThan1.IN32
hz[1] => counter.DATAB
hz[2] => counter.DATAB
hz[2] => LessThan0.IN31
hz[2] => LessThan1.IN31
hz[2] => counter.DATAB
hz[3] => counter.DATAB
hz[3] => LessThan0.IN30
hz[3] => LessThan1.IN30
hz[3] => counter.DATAB
hz[4] => counter.DATAB
hz[4] => LessThan0.IN29
hz[4] => LessThan1.IN29
hz[4] => counter.DATAB
hz[5] => counter.DATAB
hz[5] => LessThan0.IN28
hz[5] => LessThan1.IN28
hz[5] => counter.DATAB
hz[6] => counter.DATAB
hz[6] => LessThan0.IN27
hz[6] => LessThan1.IN27
hz[6] => counter.DATAB
hz[7] => counter.DATAB
hz[7] => LessThan0.IN26
hz[7] => LessThan1.IN26
hz[7] => counter.DATAB
hz[8] => counter.DATAB
hz[8] => LessThan0.IN25
hz[8] => LessThan1.IN25
hz[8] => counter.DATAB
hz[9] => counter.DATAB
hz[9] => LessThan0.IN24
hz[9] => LessThan1.IN24
hz[9] => counter.DATAB
hz[10] => counter.DATAB
hz[10] => LessThan0.IN23
hz[10] => LessThan1.IN23
hz[10] => counter.DATAB
hz[11] => counter.DATAB
hz[11] => LessThan0.IN22
hz[11] => LessThan1.IN22
hz[11] => counter.DATAB
hz[12] => counter.DATAB
hz[12] => LessThan0.IN21
hz[12] => LessThan1.IN21
hz[12] => counter.DATAB
hz[13] => counter.DATAB
hz[13] => LessThan0.IN20
hz[13] => LessThan1.IN20
hz[13] => counter.DATAB
hz[14] => counter.DATAB
hz[14] => LessThan0.IN19
hz[14] => LessThan1.IN19
hz[14] => counter.DATAB
hz[15] => counter.DATAB
hz[15] => LessThan0.IN18
hz[15] => LessThan1.IN18
hz[15] => counter.DATAB
hz[16] => counter.DATAB
hz[16] => LessThan0.IN17
hz[16] => LessThan1.IN17
hz[16] => counter.DATAB
hz[17] => counter.DATAB
hz[17] => LessThan0.IN16
hz[17] => LessThan1.IN16
hz[17] => counter.DATAB
hz[18] => counter.DATAB
hz[18] => LessThan0.IN15
hz[18] => LessThan1.IN15
hz[18] => counter.DATAB
hz[19] => counter.DATAB
hz[19] => LessThan0.IN14
hz[19] => LessThan1.IN14
hz[19] => counter.DATAB
hz[20] => counter.DATAB
hz[20] => LessThan0.IN13
hz[20] => LessThan1.IN13
hz[20] => counter.DATAB
hz[21] => counter.DATAB
hz[21] => LessThan0.IN12
hz[21] => LessThan1.IN12
hz[21] => counter.DATAB
hz[22] => counter.DATAB
hz[22] => LessThan0.IN11
hz[22] => LessThan1.IN11
hz[22] => counter.DATAB
hz[23] => counter.DATAB
hz[23] => LessThan0.IN10
hz[23] => LessThan1.IN10
hz[23] => counter.DATAB
hz[24] => counter.DATAB
hz[24] => LessThan0.IN9
hz[24] => LessThan1.IN9
hz[24] => counter.DATAB
hz[25] => counter.DATAB
hz[25] => LessThan0.IN8
hz[25] => LessThan1.IN8
hz[25] => counter.DATAB
hz[26] => counter.DATAB
hz[26] => LessThan0.IN7
hz[26] => LessThan1.IN7
hz[26] => counter.DATAB
hz[27] => counter.DATAB
hz[27] => LessThan0.IN6
hz[27] => LessThan1.IN6
hz[27] => counter.DATAB
hz[28] => counter.DATAB
hz[28] => LessThan0.IN5
hz[28] => LessThan1.IN5
hz[28] => counter.DATAB
hz[29] => counter.DATAB
hz[29] => LessThan0.IN4
hz[29] => LessThan1.IN4
hz[29] => counter.DATAB
hz[30] => counter.DATAB
hz[30] => LessThan0.IN3
hz[30] => LessThan1.IN3
hz[30] => counter.DATAB
hz[31] => counter.DATAB
hz[31] => LessThan0.IN2
hz[31] => LessThan1.IN2
hz[31] => counter.DATAB
audio_out[0] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[16] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[17] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[18] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[19] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[20] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[21] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[22] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[23] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[24] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[25] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[26] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[27] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[28] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[29] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[30] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[31] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Wave_Generator:WG_A
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => amp[0].CLK
clock => amp[1].CLK
clock => amp[2].CLK
clock => amp[3].CLK
clock => amp[4].CLK
clock => amp[5].CLK
clock => amp[6].CLK
clock => amp[7].CLK
clock => amp[8].CLK
clock => amp[9].CLK
clock => amp[10].CLK
clock => amp[11].CLK
clock => amp[12].CLK
clock => amp[13].CLK
clock => amp[14].CLK
clock => amp[15].CLK
clock => amp[16].CLK
clock => amp[17].CLK
clock => amp[18].CLK
clock => amp[19].CLK
clock => amp[20].CLK
clock => amp[21].CLK
clock => amp[22].CLK
clock => amp[23].CLK
clock => amp[24].CLK
clock => amp[25].CLK
clock => amp[26].CLK
clock => amp[27].CLK
clock => amp[28].CLK
clock => amp[29].CLK
clock => amp[30].CLK
clock => amp[31].CLK
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
hz[0] => counter.DATAB
hz[0] => counter.DATAB
hz[1] => counter.DATAB
hz[1] => LessThan0.IN32
hz[1] => LessThan1.IN32
hz[1] => counter.DATAB
hz[2] => counter.DATAB
hz[2] => LessThan0.IN31
hz[2] => LessThan1.IN31
hz[2] => counter.DATAB
hz[3] => counter.DATAB
hz[3] => LessThan0.IN30
hz[3] => LessThan1.IN30
hz[3] => counter.DATAB
hz[4] => counter.DATAB
hz[4] => LessThan0.IN29
hz[4] => LessThan1.IN29
hz[4] => counter.DATAB
hz[5] => counter.DATAB
hz[5] => LessThan0.IN28
hz[5] => LessThan1.IN28
hz[5] => counter.DATAB
hz[6] => counter.DATAB
hz[6] => LessThan0.IN27
hz[6] => LessThan1.IN27
hz[6] => counter.DATAB
hz[7] => counter.DATAB
hz[7] => LessThan0.IN26
hz[7] => LessThan1.IN26
hz[7] => counter.DATAB
hz[8] => counter.DATAB
hz[8] => LessThan0.IN25
hz[8] => LessThan1.IN25
hz[8] => counter.DATAB
hz[9] => counter.DATAB
hz[9] => LessThan0.IN24
hz[9] => LessThan1.IN24
hz[9] => counter.DATAB
hz[10] => counter.DATAB
hz[10] => LessThan0.IN23
hz[10] => LessThan1.IN23
hz[10] => counter.DATAB
hz[11] => counter.DATAB
hz[11] => LessThan0.IN22
hz[11] => LessThan1.IN22
hz[11] => counter.DATAB
hz[12] => counter.DATAB
hz[12] => LessThan0.IN21
hz[12] => LessThan1.IN21
hz[12] => counter.DATAB
hz[13] => counter.DATAB
hz[13] => LessThan0.IN20
hz[13] => LessThan1.IN20
hz[13] => counter.DATAB
hz[14] => counter.DATAB
hz[14] => LessThan0.IN19
hz[14] => LessThan1.IN19
hz[14] => counter.DATAB
hz[15] => counter.DATAB
hz[15] => LessThan0.IN18
hz[15] => LessThan1.IN18
hz[15] => counter.DATAB
hz[16] => counter.DATAB
hz[16] => LessThan0.IN17
hz[16] => LessThan1.IN17
hz[16] => counter.DATAB
hz[17] => counter.DATAB
hz[17] => LessThan0.IN16
hz[17] => LessThan1.IN16
hz[17] => counter.DATAB
hz[18] => counter.DATAB
hz[18] => LessThan0.IN15
hz[18] => LessThan1.IN15
hz[18] => counter.DATAB
hz[19] => counter.DATAB
hz[19] => LessThan0.IN14
hz[19] => LessThan1.IN14
hz[19] => counter.DATAB
hz[20] => counter.DATAB
hz[20] => LessThan0.IN13
hz[20] => LessThan1.IN13
hz[20] => counter.DATAB
hz[21] => counter.DATAB
hz[21] => LessThan0.IN12
hz[21] => LessThan1.IN12
hz[21] => counter.DATAB
hz[22] => counter.DATAB
hz[22] => LessThan0.IN11
hz[22] => LessThan1.IN11
hz[22] => counter.DATAB
hz[23] => counter.DATAB
hz[23] => LessThan0.IN10
hz[23] => LessThan1.IN10
hz[23] => counter.DATAB
hz[24] => counter.DATAB
hz[24] => LessThan0.IN9
hz[24] => LessThan1.IN9
hz[24] => counter.DATAB
hz[25] => counter.DATAB
hz[25] => LessThan0.IN8
hz[25] => LessThan1.IN8
hz[25] => counter.DATAB
hz[26] => counter.DATAB
hz[26] => LessThan0.IN7
hz[26] => LessThan1.IN7
hz[26] => counter.DATAB
hz[27] => counter.DATAB
hz[27] => LessThan0.IN6
hz[27] => LessThan1.IN6
hz[27] => counter.DATAB
hz[28] => counter.DATAB
hz[28] => LessThan0.IN5
hz[28] => LessThan1.IN5
hz[28] => counter.DATAB
hz[29] => counter.DATAB
hz[29] => LessThan0.IN4
hz[29] => LessThan1.IN4
hz[29] => counter.DATAB
hz[30] => counter.DATAB
hz[30] => LessThan0.IN3
hz[30] => LessThan1.IN3
hz[30] => counter.DATAB
hz[31] => counter.DATAB
hz[31] => LessThan0.IN2
hz[31] => LessThan1.IN2
hz[31] => counter.DATAB
audio_out[0] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[16] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[17] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[18] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[19] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[20] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[21] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[22] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[23] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[24] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[25] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[26] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[27] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[28] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[29] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[30] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[31] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Wave_Generator:WG_B
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => amp[0].CLK
clock => amp[1].CLK
clock => amp[2].CLK
clock => amp[3].CLK
clock => amp[4].CLK
clock => amp[5].CLK
clock => amp[6].CLK
clock => amp[7].CLK
clock => amp[8].CLK
clock => amp[9].CLK
clock => amp[10].CLK
clock => amp[11].CLK
clock => amp[12].CLK
clock => amp[13].CLK
clock => amp[14].CLK
clock => amp[15].CLK
clock => amp[16].CLK
clock => amp[17].CLK
clock => amp[18].CLK
clock => amp[19].CLK
clock => amp[20].CLK
clock => amp[21].CLK
clock => amp[22].CLK
clock => amp[23].CLK
clock => amp[24].CLK
clock => amp[25].CLK
clock => amp[26].CLK
clock => amp[27].CLK
clock => amp[28].CLK
clock => amp[29].CLK
clock => amp[30].CLK
clock => amp[31].CLK
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
hz[0] => counter.DATAB
hz[0] => counter.DATAB
hz[1] => counter.DATAB
hz[1] => LessThan0.IN32
hz[1] => LessThan1.IN32
hz[1] => counter.DATAB
hz[2] => counter.DATAB
hz[2] => LessThan0.IN31
hz[2] => LessThan1.IN31
hz[2] => counter.DATAB
hz[3] => counter.DATAB
hz[3] => LessThan0.IN30
hz[3] => LessThan1.IN30
hz[3] => counter.DATAB
hz[4] => counter.DATAB
hz[4] => LessThan0.IN29
hz[4] => LessThan1.IN29
hz[4] => counter.DATAB
hz[5] => counter.DATAB
hz[5] => LessThan0.IN28
hz[5] => LessThan1.IN28
hz[5] => counter.DATAB
hz[6] => counter.DATAB
hz[6] => LessThan0.IN27
hz[6] => LessThan1.IN27
hz[6] => counter.DATAB
hz[7] => counter.DATAB
hz[7] => LessThan0.IN26
hz[7] => LessThan1.IN26
hz[7] => counter.DATAB
hz[8] => counter.DATAB
hz[8] => LessThan0.IN25
hz[8] => LessThan1.IN25
hz[8] => counter.DATAB
hz[9] => counter.DATAB
hz[9] => LessThan0.IN24
hz[9] => LessThan1.IN24
hz[9] => counter.DATAB
hz[10] => counter.DATAB
hz[10] => LessThan0.IN23
hz[10] => LessThan1.IN23
hz[10] => counter.DATAB
hz[11] => counter.DATAB
hz[11] => LessThan0.IN22
hz[11] => LessThan1.IN22
hz[11] => counter.DATAB
hz[12] => counter.DATAB
hz[12] => LessThan0.IN21
hz[12] => LessThan1.IN21
hz[12] => counter.DATAB
hz[13] => counter.DATAB
hz[13] => LessThan0.IN20
hz[13] => LessThan1.IN20
hz[13] => counter.DATAB
hz[14] => counter.DATAB
hz[14] => LessThan0.IN19
hz[14] => LessThan1.IN19
hz[14] => counter.DATAB
hz[15] => counter.DATAB
hz[15] => LessThan0.IN18
hz[15] => LessThan1.IN18
hz[15] => counter.DATAB
hz[16] => counter.DATAB
hz[16] => LessThan0.IN17
hz[16] => LessThan1.IN17
hz[16] => counter.DATAB
hz[17] => counter.DATAB
hz[17] => LessThan0.IN16
hz[17] => LessThan1.IN16
hz[17] => counter.DATAB
hz[18] => counter.DATAB
hz[18] => LessThan0.IN15
hz[18] => LessThan1.IN15
hz[18] => counter.DATAB
hz[19] => counter.DATAB
hz[19] => LessThan0.IN14
hz[19] => LessThan1.IN14
hz[19] => counter.DATAB
hz[20] => counter.DATAB
hz[20] => LessThan0.IN13
hz[20] => LessThan1.IN13
hz[20] => counter.DATAB
hz[21] => counter.DATAB
hz[21] => LessThan0.IN12
hz[21] => LessThan1.IN12
hz[21] => counter.DATAB
hz[22] => counter.DATAB
hz[22] => LessThan0.IN11
hz[22] => LessThan1.IN11
hz[22] => counter.DATAB
hz[23] => counter.DATAB
hz[23] => LessThan0.IN10
hz[23] => LessThan1.IN10
hz[23] => counter.DATAB
hz[24] => counter.DATAB
hz[24] => LessThan0.IN9
hz[24] => LessThan1.IN9
hz[24] => counter.DATAB
hz[25] => counter.DATAB
hz[25] => LessThan0.IN8
hz[25] => LessThan1.IN8
hz[25] => counter.DATAB
hz[26] => counter.DATAB
hz[26] => LessThan0.IN7
hz[26] => LessThan1.IN7
hz[26] => counter.DATAB
hz[27] => counter.DATAB
hz[27] => LessThan0.IN6
hz[27] => LessThan1.IN6
hz[27] => counter.DATAB
hz[28] => counter.DATAB
hz[28] => LessThan0.IN5
hz[28] => LessThan1.IN5
hz[28] => counter.DATAB
hz[29] => counter.DATAB
hz[29] => LessThan0.IN4
hz[29] => LessThan1.IN4
hz[29] => counter.DATAB
hz[30] => counter.DATAB
hz[30] => LessThan0.IN3
hz[30] => LessThan1.IN3
hz[30] => counter.DATAB
hz[31] => counter.DATAB
hz[31] => LessThan0.IN2
hz[31] => LessThan1.IN2
hz[31] => counter.DATAB
audio_out[0] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[16] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[17] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[18] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[19] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[20] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[21] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[22] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[23] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[24] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[25] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[26] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[27] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[28] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[29] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[30] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[31] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE


|LaunchPad|Wave_Generator:WG_CC
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => amp[0].CLK
clock => amp[1].CLK
clock => amp[2].CLK
clock => amp[3].CLK
clock => amp[4].CLK
clock => amp[5].CLK
clock => amp[6].CLK
clock => amp[7].CLK
clock => amp[8].CLK
clock => amp[9].CLK
clock => amp[10].CLK
clock => amp[11].CLK
clock => amp[12].CLK
clock => amp[13].CLK
clock => amp[14].CLK
clock => amp[15].CLK
clock => amp[16].CLK
clock => amp[17].CLK
clock => amp[18].CLK
clock => amp[19].CLK
clock => amp[20].CLK
clock => amp[21].CLK
clock => amp[22].CLK
clock => amp[23].CLK
clock => amp[24].CLK
clock => amp[25].CLK
clock => amp[26].CLK
clock => amp[27].CLK
clock => amp[28].CLK
clock => amp[29].CLK
clock => amp[30].CLK
clock => amp[31].CLK
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => amp.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => audio_out.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => counter.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
play_note => amp.OUTPUTSELECT
hz[0] => counter.DATAB
hz[0] => counter.DATAB
hz[1] => counter.DATAB
hz[1] => LessThan0.IN32
hz[1] => LessThan1.IN32
hz[1] => counter.DATAB
hz[2] => counter.DATAB
hz[2] => LessThan0.IN31
hz[2] => LessThan1.IN31
hz[2] => counter.DATAB
hz[3] => counter.DATAB
hz[3] => LessThan0.IN30
hz[3] => LessThan1.IN30
hz[3] => counter.DATAB
hz[4] => counter.DATAB
hz[4] => LessThan0.IN29
hz[4] => LessThan1.IN29
hz[4] => counter.DATAB
hz[5] => counter.DATAB
hz[5] => LessThan0.IN28
hz[5] => LessThan1.IN28
hz[5] => counter.DATAB
hz[6] => counter.DATAB
hz[6] => LessThan0.IN27
hz[6] => LessThan1.IN27
hz[6] => counter.DATAB
hz[7] => counter.DATAB
hz[7] => LessThan0.IN26
hz[7] => LessThan1.IN26
hz[7] => counter.DATAB
hz[8] => counter.DATAB
hz[8] => LessThan0.IN25
hz[8] => LessThan1.IN25
hz[8] => counter.DATAB
hz[9] => counter.DATAB
hz[9] => LessThan0.IN24
hz[9] => LessThan1.IN24
hz[9] => counter.DATAB
hz[10] => counter.DATAB
hz[10] => LessThan0.IN23
hz[10] => LessThan1.IN23
hz[10] => counter.DATAB
hz[11] => counter.DATAB
hz[11] => LessThan0.IN22
hz[11] => LessThan1.IN22
hz[11] => counter.DATAB
hz[12] => counter.DATAB
hz[12] => LessThan0.IN21
hz[12] => LessThan1.IN21
hz[12] => counter.DATAB
hz[13] => counter.DATAB
hz[13] => LessThan0.IN20
hz[13] => LessThan1.IN20
hz[13] => counter.DATAB
hz[14] => counter.DATAB
hz[14] => LessThan0.IN19
hz[14] => LessThan1.IN19
hz[14] => counter.DATAB
hz[15] => counter.DATAB
hz[15] => LessThan0.IN18
hz[15] => LessThan1.IN18
hz[15] => counter.DATAB
hz[16] => counter.DATAB
hz[16] => LessThan0.IN17
hz[16] => LessThan1.IN17
hz[16] => counter.DATAB
hz[17] => counter.DATAB
hz[17] => LessThan0.IN16
hz[17] => LessThan1.IN16
hz[17] => counter.DATAB
hz[18] => counter.DATAB
hz[18] => LessThan0.IN15
hz[18] => LessThan1.IN15
hz[18] => counter.DATAB
hz[19] => counter.DATAB
hz[19] => LessThan0.IN14
hz[19] => LessThan1.IN14
hz[19] => counter.DATAB
hz[20] => counter.DATAB
hz[20] => LessThan0.IN13
hz[20] => LessThan1.IN13
hz[20] => counter.DATAB
hz[21] => counter.DATAB
hz[21] => LessThan0.IN12
hz[21] => LessThan1.IN12
hz[21] => counter.DATAB
hz[22] => counter.DATAB
hz[22] => LessThan0.IN11
hz[22] => LessThan1.IN11
hz[22] => counter.DATAB
hz[23] => counter.DATAB
hz[23] => LessThan0.IN10
hz[23] => LessThan1.IN10
hz[23] => counter.DATAB
hz[24] => counter.DATAB
hz[24] => LessThan0.IN9
hz[24] => LessThan1.IN9
hz[24] => counter.DATAB
hz[25] => counter.DATAB
hz[25] => LessThan0.IN8
hz[25] => LessThan1.IN8
hz[25] => counter.DATAB
hz[26] => counter.DATAB
hz[26] => LessThan0.IN7
hz[26] => LessThan1.IN7
hz[26] => counter.DATAB
hz[27] => counter.DATAB
hz[27] => LessThan0.IN6
hz[27] => LessThan1.IN6
hz[27] => counter.DATAB
hz[28] => counter.DATAB
hz[28] => LessThan0.IN5
hz[28] => LessThan1.IN5
hz[28] => counter.DATAB
hz[29] => counter.DATAB
hz[29] => LessThan0.IN4
hz[29] => LessThan1.IN4
hz[29] => counter.DATAB
hz[30] => counter.DATAB
hz[30] => LessThan0.IN3
hz[30] => LessThan1.IN3
hz[30] => counter.DATAB
hz[31] => counter.DATAB
hz[31] => LessThan0.IN2
hz[31] => LessThan1.IN2
hz[31] => counter.DATAB
audio_out[0] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[14] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[15] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[16] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[17] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[18] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[19] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[20] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[21] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[22] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[23] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[24] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[25] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[26] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[27] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[28] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[29] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[30] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE
audio_out[31] <= audio_out.DB_MAX_OUTPUT_PORT_TYPE


