

================================================================
== Vivado HLS Report for 'week4'
================================================================
* Date:           Fri May 12 14:22:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        week4_assignment_pragmas
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.749 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    2|    2| dataflow |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                         |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |         Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |Block_codeRepl84_pro_U0  |Block_codeRepl84_pro   |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |Block_codeRepl_proc_U0   |Block_codeRepl_proc_s  |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        +-------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        0|      -|       5|      44|    -|
|Instance         |        -|     18|     133|     346|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     18|     138|     392|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      3|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |Block_codeRepl84_pro_U0  |Block_codeRepl84_pro   |        0|     18|  99|  326|    0|
    |Block_codeRepl_proc_U0   |Block_codeRepl_proc_s  |        0|      0|  34|   20|    0|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |Total                    |                       |        0|     18| 133|  346|    0|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |add_ln18_4_loc_chann_U  |        0|  5|   0|    -|     2|   32|       64|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |Total                   |        0|  5|   0|    0|     2|   32|       64|
    +------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|c_0        |  in |   32|   ap_none  |      c_0     |    pointer   |
|c_1        |  in |   32|   ap_none  |      c_1     |    pointer   |
|c_2        |  in |   32|   ap_none  |      c_2     |    pointer   |
|c_3        |  in |   32|   ap_none  |      c_3     |    pointer   |
|c_4        |  in |   32|   ap_none  |      c_4     |    pointer   |
|c_5        |  in |   32|   ap_none  |      c_5     |    pointer   |
|d_0        |  in |   32|   ap_none  |      d_0     |    pointer   |
|d_1        |  in |   32|   ap_none  |      d_1     |    pointer   |
|d_2        |  in |   32|   ap_none  |      d_2     |    pointer   |
|d_3        |  in |   32|   ap_none  |      d_3     |    pointer   |
|d_4        |  in |   32|   ap_none  |      d_4     |    pointer   |
|d_5        |  in |   32|   ap_none  |      d_5     |    pointer   |
|ap_clk     |  in |    1| ap_ctrl_hs |     week4    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     week4    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     week4    | return value |
|ap_return  | out |   32| ap_ctrl_hs |     week4    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     week4    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     week4    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     week4    | return value |
+-----------+-----+-----+------------+--------------+--------------+

