* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 12 2025 17:26:31

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  56
    LUTs:                 156
    RAMs:                 0
    IOBs:                 65
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 157/1280
        Combinational Logic Cells: 101      out of   1280      7.89063%
        Sequential Logic Cells:    56       out of   1280      4.375%
        Logic Tiles:               46       out of   160       28.75%
    Registers: 
        Logic Registers:           56       out of   1280      4.375%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                38       out of   72        52.7778%
        Output Pins:               27       out of   72        37.5%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 17       out of   18        94.4444%
    Bank 1: 17       out of   19        89.4737%
    Bank 0: 19       out of   19        100%
    Bank 2: 12       out of   16        75%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    3           Input      SB_LVCMOS    No       3        Simple Input                  A[0]    
    4           Input      SB_LVCMOS    No       3        Simple Input                  A[1]    
    15          Input      SB_LVCMOS    No       3        Simple Input                  A[16]   
    16          Input      SB_LVCMOS    No       3        Simple Input                  A[17]   
    18          Input      SB_LVCMOS    No       3        Simple Input                  A[19]   
    19          Input      SB_LVCMOS    No       3        Simple Input                  A[18]   
    20          Input      SB_LVCMOS    No       3        Simple Input                  A[20]   
    21          Input      SB_LVCMOS    No       3        Simple Input                  A[21]   
    24          Input      SB_LVCMOS    No       3        Simple Input                  A[24]   
    25          Input      SB_LVCMOS    No       3        Simple Input                  A[27]   
    26          Input      SB_LVCMOS    No       2        Simple Input                  A[29]   
    27          Input      SB_LVCMOS    No       2        Simple Input                  A[31]   
    28          Input      SB_LVCMOS    No       2        Simple Input                  A[22]   
    29          Input      SB_LVCMOS    No       2        Simple Input                  A[26]   
    30          Input      SB_LVCMOS    No       2        Simple Input                  A[28]   
    33          Input      SB_LVCMOS    No       2        Simple Input                  A[30]   
    34          Input      SB_LVCMOS    No       2        Simple Input                  A[25]   
    36          Input      SB_LVCMOS    No       2        Simple Input                  A[23]   
    51          Input      SB_LVCMOS    No       1        Simple Input                  RnW     
    53          Input      SB_LVCMOS    No       1        Simple Input                  CLK40   
    57          Input      SB_LVCMOS    No       1        Simple Input                  TSn     
    59          Input      SB_LVCMOS    No       1        Simple Input                  SIZ[1]  
    60          Input      SB_LVCMOS    No       1        Simple Input                  SIZ[0]  
    63          Input      SB_LVCMOS    No       1        Simple Input                  RESETn  
    64          Input      SB_LVCMOS    No       1        Simple Input                  A[13]   
    65          Input      SB_LVCMOS    No       1        Simple Input                  A[4]    
    66          Input      SB_LVCMOS    No       1        Simple Input                  A[9]    
    68          Input      SB_LVCMOS    No       1        Simple Input                  A[5]    
    69          Input      SB_LVCMOS    No       1        Simple Input                  A[6]    
    71          Input      SB_LVCMOS    No       1        Simple Input                  A[7]    
    72          Input      SB_LVCMOS    No       1        Simple Input                  A[8]    
    73          Input      SB_LVCMOS    No       1        Simple Input                  A[10]   
    74          Input      SB_LVCMOS    No       1        Simple Input                  A[11]   
    78          Input      SB_LVCMOS    No       0        Simple Input                  A[2]    
    79          Input      SB_LVCMOS    No       0        Simple Input                  A[3]    
    80          Input      SB_LVCMOS    No       0        Simple Input                  A[14]   
    81          Input      SB_LVCMOS    No       0        Simple Input                  A[15]   
    82          Input      SB_LVCMOS    No       0        Simple Input                  A[12]   

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    1           Output     SB_LVCMOS    No       3        Simple Output                 CLK_EN  
    7           Output     SB_LVCMOS    No       3        Simple Output                 BANK1   
    8           Output     SB_LVCMOS    No       3        Simple Output                 BANK0   
    9           Output     SB_LVCMOS    No       3        Simple Output                 CS0n    
    10          Output     SB_LVCMOS    No       3        Simple Output                 RASn    
    12          Output     SB_LVCMOS    No       3        Simple Output                 CASn    
    13          Output     SB_LVCMOS    No       3        Simple Output                 WEn     
    37          Output     SB_LVCMOS    No       2        Simple Output                 UUBEn   
    40          Output     SB_LVCMOS    No       2        Simple Output                 UMBEn   
    41          Output     SB_LVCMOS    No       2        Simple Output                 LMBEn   
    42          Output     SB_LVCMOS    No       2        Simple Output                 LLBEn   
    54          Output     SB_LVCMOS    Yes      1        Simple Output                 LBENn   
    56          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  TAn     
    83          Output     SB_LVCMOS    No       0        Simple Output                 MA[2]   
    85          Output     SB_LVCMOS    No       0        Simple Output                 MA[1]   
    86          Output     SB_LVCMOS    No       0        Simple Output                 MA[0]   
    87          Output     SB_LVCMOS    No       0        Simple Output                 MA[10]  
    89          Output     SB_LVCMOS    No       0        Simple Output                 MA[11]  
    90          Output     SB_LVCMOS    No       0        Simple Output                 CS1n    
    91          Output     SB_LVCMOS    No       0        Simple Output                 MA[12]  
    93          Output     SB_LVCMOS    No       0        Simple Output                 MA[9]   
    94          Output     SB_LVCMOS    No       0        Simple Output                 MA[8]   
    95          Output     SB_LVCMOS    No       0        Simple Output                 MA[7]   
    96          Output     SB_LVCMOS    No       0        Simple Output                 MA[6]   
    97          Output     SB_LVCMOS    No       0        Simple Output                 MA[5]   
    99          Output     SB_LVCMOS    No       0        Simple Output                 MA[4]   
    100         Output     SB_LVCMOS    No       0        Simple Output                 MA[3]   

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name   
    -------------  -------  ---------  ------  -----------   
    3              3                   32      CLK40_c_g     
    6              3                   30      RESETn_c_i_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 2 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     1281 out of  28666      4.46871%
                          Span 4      264 out of   6944      3.80184%
                         Span 12       47 out of   1440      3.26389%
                  Global network        2 out of      8      25%
      Vertical Inter-LUT Connect       28 out of   1120      2.5%

