{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556969579448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556969579449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 20:32:59 2019 " "Processing started: Sat May 04 20:32:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556969579449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556969579449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourbitcomparator -c fourbitcomparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourbitcomparator -c fourbitcomparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556969579449 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556969579932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfullcomparator_vh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfullcomparator_vh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitfullcomparator_vh-behav " "Found design unit 1: onebitfullcomparator_vh-behav" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556969580401 ""} { "Info" "ISGN_ENTITY_NAME" "1 onebitfullcomparator_vh " "Found entity 1: onebitfullcomparator_vh" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556969580401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556969580401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitcomparator-sample " "Found design unit 1: fourbitcomparator-sample" {  } { { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556969580405 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitcomparator " "Found entity 1: fourbitcomparator" {  } { { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556969580405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556969580405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourbitcomparator " "Elaborating entity \"fourbitcomparator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556969580505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitfullcomparator_vh onebitfullcomparator_vh:u3 " "Elaborating entity \"onebitfullcomparator_vh\" for hierarchy \"onebitfullcomparator_vh:u3\"" {  } { { "fourbitcomparator.vhd" "u3" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556969580537 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xo onebitfullcomparator_vh.vhd(19) " "VHDL Process Statement warning at onebitfullcomparator_vh.vhd(19): inferring latch(es) for signal or variable \"Xo\", which holds its previous value in one or more paths through the process" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556969580538 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Yo onebitfullcomparator_vh.vhd(19) " "VHDL Process Statement warning at onebitfullcomparator_vh.vhd(19): inferring latch(es) for signal or variable \"Yo\", which holds its previous value in one or more paths through the process" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556969580538 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zo onebitfullcomparator_vh.vhd(19) " "VHDL Process Statement warning at onebitfullcomparator_vh.vhd(19): inferring latch(es) for signal or variable \"Zo\", which holds its previous value in one or more paths through the process" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556969580538 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zo onebitfullcomparator_vh.vhd(19) " "Inferred latch for \"Zo\" at onebitfullcomparator_vh.vhd(19)" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556969580539 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yo onebitfullcomparator_vh.vhd(19) " "Inferred latch for \"Yo\" at onebitfullcomparator_vh.vhd(19)" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556969580539 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xo onebitfullcomparator_vh.vhd(19) " "Inferred latch for \"Xo\" at onebitfullcomparator_vh.vhd(19)" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556969580539 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u0\|Xo " "Latch onebitfullcomparator_vh:u0\|Xo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u1\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u1\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581026 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u0\|Yo " "Latch onebitfullcomparator_vh:u0\|Yo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u1\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u1\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581026 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u0\|Zo " "Latch onebitfullcomparator_vh:u0\|Zo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u1\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u1\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581026 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u1\|Zo " "Latch onebitfullcomparator_vh:u1\|Zo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u2\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u2\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581027 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u1\|Yo " "Latch onebitfullcomparator_vh:u1\|Yo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u2\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u2\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581027 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u1\|Xo " "Latch onebitfullcomparator_vh:u1\|Xo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u2\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u2\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581027 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u2\|Zo " "Latch onebitfullcomparator_vh:u2\|Zo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u3\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u3\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581027 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u2\|Xo " "Latch onebitfullcomparator_vh:u2\|Xo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u3\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u3\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581027 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u2\|Yo " "Latch onebitfullcomparator_vh:u2\|Yo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u3\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u3\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581027 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u3\|Zo " "Latch onebitfullcomparator_vh:u3\|Zo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Zif " "Ports D and ENA on the latch are fed by the same signal Zif" {  } { { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581027 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u3\|Xo " "Latch onebitfullcomparator_vh:u3\|Xo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yif " "Ports D and ENA on the latch are fed by the same signal Yif" {  } { { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581028 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u3\|Yo " "Latch onebitfullcomparator_vh:u3\|Yo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yif " "Ports D and ENA on the latch are fed by the same signal Yif" {  } { { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556969581028 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556969581028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556969581249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556969581249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556969581313 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556969581313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556969581313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556969581313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556969581351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 20:33:01 2019 " "Processing ended: Sat May 04 20:33:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556969581351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556969581351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556969581351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556969581351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556969582975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556969582976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 20:33:02 2019 " "Processing started: Sat May 04 20:33:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556969582976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556969582976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fourbitcomparator -c fourbitcomparator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fourbitcomparator -c fourbitcomparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556969582976 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556969583141 ""}
{ "Info" "0" "" "Project  = fourbitcomparator" {  } {  } 0 0 "Project  = fourbitcomparator" 0 0 "Fitter" 0 0 1556969583142 ""}
{ "Info" "0" "" "Revision = fourbitcomparator" {  } {  } 0 0 "Revision = fourbitcomparator" 0 0 "Fitter" 0 0 1556969583142 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1556969583216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fourbitcomparator EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"fourbitcomparator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556969583223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556969583256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556969583256 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556969583331 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556969583342 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556969583867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556969583867 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556969583867 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556969583869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556969583869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1556969583869 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556969583869 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xof " "Pin Xof not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Xof } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 13 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Xof } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Yof " "Pin Yof not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Yof } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 14 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Yof } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zof " "Pin Zof not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Zof } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 15 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zof } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bi\[0\] " "Pin Bi\[0\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Bi[0] } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 8 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ai\[0\] " "Pin Ai\[0\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Ai[0] } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 7 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ai[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bi\[1\] " "Pin Bi\[1\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Bi[1] } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 8 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ai\[1\] " "Pin Ai\[1\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Ai[1] } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 7 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ai[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bi\[2\] " "Pin Bi\[2\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Bi[2] } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 8 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ai\[2\] " "Pin Ai\[2\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Ai[2] } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 7 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ai[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bi\[3\] " "Pin Bi\[3\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Bi[3] } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 8 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zif " "Pin Zif not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Zif } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 11 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zif } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ai\[3\] " "Pin Ai\[3\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Ai[3] } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 7 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ai[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Xif " "Pin Xif not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Xif } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Xif } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Yif " "Pin Yif not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { Yif } } } { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 10 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Yif } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556969583957 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1556969583957 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1556969584052 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fourbitcomparator.sdc " "Synopsys Design Constraints File file not found: 'fourbitcomparator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556969584052 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556969584053 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|Xo~2  from: datab  to: combout " "Cell: u0\|Xo~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969584060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Xo~0  from: datac  to: combout " "Cell: u1\|Xo~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969584060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Xo~0  from: datac  to: combout " "Cell: u2\|Xo~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969584060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|Xo~0  from: datac  to: combout " "Cell: u3\|Xo~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969584060 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1556969584060 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556969584062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "onebitfullcomparator_vh:u0\|Xo~2  " "Automatically promoted node onebitfullcomparator_vh:u0\|Xo~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1556969584065 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 12 -1 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { onebitfullcomparator_vh:u0|Xo~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556969584065 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556969584121 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556969584121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556969584121 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556969584123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556969584123 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556969584123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556969584124 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556969584124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556969584124 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1556969584124 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556969584124 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 11 3 0 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 11 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1556969584126 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1556969584126 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1556969584126 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556969584127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556969584127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556969584127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556969584127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556969584127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556969584127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556969584127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556969584127 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1556969584127 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1556969584127 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556969584133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556969585603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556969585685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556969585691 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556969586206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556969586206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556969586250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1556969587328 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556969587328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556969587656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1556969587657 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556969587657 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1556969587664 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556969587665 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Xof 0 " "Pin \"Xof\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556969587667 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Yof 0 " "Pin \"Yof\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556969587667 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zof 0 " "Pin \"Zof\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1556969587667 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1556969587667 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556969587741 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556969587749 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556969587822 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556969588069 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1556969588147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/output_files/fourbitcomparator.fit.smsg " "Generated suppressed messages file D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/output_files/fourbitcomparator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556969588237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556969588443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 20:33:08 2019 " "Processing ended: Sat May 04 20:33:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556969588443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556969588443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556969588443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556969588443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556969589543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556969589543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 20:33:09 2019 " "Processing started: Sat May 04 20:33:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556969589543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556969589543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fourbitcomparator -c fourbitcomparator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fourbitcomparator -c fourbitcomparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556969589543 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556969590799 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556969590893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556969591487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 20:33:11 2019 " "Processing ended: Sat May 04 20:33:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556969591487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556969591487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556969591487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556969591487 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556969592259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556969592945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556969592945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 20:33:12 2019 " "Processing started: Sat May 04 20:33:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556969592945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556969592945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fourbitcomparator -c fourbitcomparator " "Command: quartus_sta fourbitcomparator -c fourbitcomparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556969592946 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1556969593107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556969593302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556969593334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556969593334 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1556969593418 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fourbitcomparator.sdc " "Synopsys Design Constraints File file not found: 'fourbitcomparator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1556969593439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556969593439 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Ai\[2\] Ai\[2\] " "create_clock -period 1.000 -name Ai\[2\] Ai\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593440 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Ai\[3\] Ai\[3\] " "create_clock -period 1.000 -name Ai\[3\] Ai\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593440 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Ai\[1\] Ai\[1\] " "create_clock -period 1.000 -name Ai\[1\] Ai\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593440 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Ai\[0\] Ai\[0\] " "create_clock -period 1.000 -name Ai\[0\] Ai\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593440 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593440 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|Xo~2  from: datad  to: combout " "Cell: u0\|Xo~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Xo~0  from: datab  to: combout " "Cell: u1\|Xo~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Xo~0  from: datac  to: combout " "Cell: u2\|Xo~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|Xo~0  from: datad  to: combout " "Cell: u3\|Xo~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1556969593440 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1556969593442 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1556969593453 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556969593462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.049 " "Worst-case setup slack is -1.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.049        -2.736 Ai\[2\]  " "   -1.049        -2.736 Ai\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845        -2.325 Ai\[1\]  " "   -0.845        -2.325 Ai\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130         0.000 Ai\[0\]  " "    0.130         0.000 Ai\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231         0.000 Ai\[3\]  " "    0.231         0.000 Ai\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556969593468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.927 " "Worst-case hold slack is -0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.927        -2.760 Ai\[0\]  " "   -0.927        -2.760 Ai\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766        -1.981 Ai\[1\]  " "   -0.766        -1.981 Ai\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741        -2.197 Ai\[3\]  " "   -0.741        -2.197 Ai\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710        -2.054 Ai\[2\]  " "   -0.710        -2.054 Ai\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556969593474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556969593484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556969593490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 Ai\[0\]  " "   -1.380        -1.380 Ai\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Ai\[1\]  " "   -1.222        -1.222 Ai\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Ai\[2\]  " "   -1.222        -1.222 Ai\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Ai\[3\]  " "   -1.222        -1.222 Ai\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556969593496 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1556969593595 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1556969593596 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|Xo~2  from: datad  to: combout " "Cell: u0\|Xo~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Xo~0  from: datab  to: combout " "Cell: u1\|Xo~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u2\|Xo~0  from: datac  to: combout " "Cell: u2\|Xo~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593603 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|Xo~0  from: datad  to: combout " "Cell: u3\|Xo~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593603 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1556969593603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.119 " "Worst-case setup slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119         0.000 Ai\[2\]  " "    0.119         0.000 Ai\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237         0.000 Ai\[1\]  " "    0.237         0.000 Ai\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 Ai\[3\]  " "    0.396         0.000 Ai\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588         0.000 Ai\[0\]  " "    0.588         0.000 Ai\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556969593611 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556969593611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.863 " "Worst-case hold slack is -0.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863        -2.567 Ai\[0\]  " "   -0.863        -2.567 Ai\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.338        -0.853 Ai\[1\]  " "   -0.338        -0.853 Ai\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318        -0.936 Ai\[3\]  " "   -0.318        -0.936 Ai\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -0.870 Ai\[2\]  " "   -0.296        -0.870 Ai\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556969593619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556969593625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556969593631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 Ai\[0\]  " "   -1.380        -1.380 Ai\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Ai\[1\]  " "   -1.222        -1.222 Ai\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Ai\[2\]  " "   -1.222        -1.222 Ai\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 Ai\[3\]  " "   -1.222        -1.222 Ai\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556969593638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556969593638 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1556969593763 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556969593790 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556969593791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556969593884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 20:33:13 2019 " "Processing ended: Sat May 04 20:33:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556969593884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556969593884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556969593884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556969593884 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556969594557 ""}
