Analysis & Elaboration report for top_level
Tue Dec  8 18:36:49 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins
  6. Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys
  7. Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
  8. Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
  9. Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 10. Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 11. Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 12. Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 13. Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 14. Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 15. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0
 16. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 17. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 18. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 19. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 20. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 21. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 22. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 23. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 24. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller
 25. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001
 28. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 30. Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|averager256:averager
 31. Parameter Settings for User Entity Instance: debounce:btn_debounce
 32. Parameter Settings for User Entity Instance: PWM_DAC:LEDR_PWM
 33. Parameter Settings for User Entity Instance: module:module_ins|PWM_SEVENSEG:PWM_SEVENSEG_instantiation
 34. Parameter Settings for User Entity Instance: module2:module_buzz|PWM_SEVENSEG:PWM_SEVENSEG_instantiation
 35. scfifo Parameter Settings by Entity Instance
 36. Analysis & Elaboration Settings
 37. Port Connectivity Checks: "module2:module_buzz|PWM_SEVENSEG:PWM_SEVENSEG_instantiation"
 38. Port Connectivity Checks: "module2:module_buzz|downcounter:downcounter_instantiation"
 39. Port Connectivity Checks: "module:module_ins|PWM_SEVENSEG:PWM_SEVENSEG_instantiation"
 40. Port Connectivity Checks: "module:module_ins|downcounter:downcounter_instantiation"
 41. Port Connectivity Checks: "SevenSegment:SevenSegment_ins"
 42. Port Connectivity Checks: "MUX4TO1:DP_MUX4TO1"
 43. Port Connectivity Checks: "MUX4TO1:data_MUX4TO1"
 44. Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001"
 45. Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 46. Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller"
 47. Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 48. Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 49. Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_oc92:sd1"
 50. Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys"
 51. Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0"
 52. Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins"
 53. Port Connectivity Checks: "ADC_Data:ADC_ins0|voltage2distance_array2:voltage2distance_ins"
 54. Port Connectivity Checks: "ADC_Data:ADC_ins0"
 55. Analysis & Elaboration Messages
 56. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Dec  8 18:36:49 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; top_level                                   ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                           ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                            ; IP Include File        ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; N/A    ; Qsys                       ; 18.1    ; N/A          ; N/A          ; |top_level|ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0                                                                                  ; adc_qsys/adc_qsys.qsys ;
; Altera ; altpll                     ; 18.1    ; N/A          ; N/A          ; |top_level|ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                   ; adc_qsys/adc_qsys.qsys ;
; Altera ; altera_modular_adc         ; 18.1    ; N/A          ; N/A          ; |top_level|ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                             ; adc_qsys/adc_qsys.qsys ;
; Altera ; altera_modular_adc_control ; 18.1    ; N/A          ; N/A          ; |top_level|ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ; adc_qsys/adc_qsys.qsys ;
; Altera ; altera_reset_controller    ; 18.1    ; N/A          ; N/A          ; |top_level|ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller                                           ; adc_qsys/adc_qsys.qsys ;
; Altera ; altera_reset_controller    ; 18.1    ; N/A          ; N/A          ; |top_level|ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001                                       ; adc_qsys/adc_qsys.qsys ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins ;
+------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                          ;
+------------------------------+-------+------+-------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; vol[0]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[0]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[1]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[1]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[2]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[2]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[3]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[3]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[4]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[4]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[5]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[5]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[6]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[6]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[7]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[7]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[8]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[8]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[9]                                                      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[9]                                                      ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[10]                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[10]                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[11]                                                     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[11]                                                     ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[0]                                               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[0]                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[1]                                               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[1]                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[2]                                               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[2]                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[3]                                               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[3]                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[4]                                               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[4]                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[0]                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[0]                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[1]                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[1]                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[2]                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[2]                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[3]                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[3]                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[4]                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[4]                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[5]                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[5]                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[6]                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[6]                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[7]                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[7]                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[8]                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[8]                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[9]                                          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[9]                                          ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[10]                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[10]                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[11]                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[11]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; response_valid                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; response_valid                                              ;
+------------------------------+-------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                               ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 5     ; Signed Integer                                                                                                                                                                     ;
; tsclkdiv                        ; 0     ; Signed Integer                                                                                                                                                                     ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                     ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                     ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                     ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                             ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                     ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                     ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                     ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                                                                     ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                     ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                     ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch10                ;       ; String                                                                                                                                                                             ;
; simfilename_ch11                ;       ; String                                                                                                                                                                             ;
; simfilename_ch12                ;       ; String                                                                                                                                                                             ;
; simfilename_ch13                ;       ; String                                                                                                                                                                             ;
; simfilename_ch14                ;       ; String                                                                                                                                                                             ;
; simfilename_ch15                ;       ; String                                                                                                                                                                             ;
; simfilename_ch16                ;       ; String                                                                                                                                                                             ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                              ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                         ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 5     ; Signed Integer                                                                                                                                                                                                               ;
; tsclkdiv                        ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                       ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                               ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                               ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                       ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                       ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                             ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 5     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; tsclkdiv                        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                                                ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                                                                        ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                                                                        ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                                                                ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                        ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                            ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                  ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_Data:ADC_ins0|averager256:averager ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                             ;
; x              ; 4     ; Signed Integer                                             ;
; bits           ; 11    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:btn_debounce ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                         ;
; stable_time    ; 1        ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM_DAC:LEDR_PWM ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 13    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: module:module_ins|PWM_SEVENSEG:PWM_SEVENSEG_instantiation ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 13    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: module2:module_buzz|PWM_SEVENSEG:PWM_SEVENSEG_instantiation ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                                                      ;
; Entity Instance            ; ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                           ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; top_level          ; top_level          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "module2:module_buzz|PWM_SEVENSEG:PWM_SEVENSEG_instantiation" ;
+---------------+-------+----------+------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                              ;
+---------------+-------+----------+------------------------------------------------------+
; duty_cycle[1] ; Input ; Info     ; Stuck at VCC                                         ;
; duty_cycle[0] ; Input ; Info     ; Stuck at GND                                         ;
+---------------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "module2:module_buzz|downcounter:downcounter_instantiation" ;
+----------------+-------+----------+---------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                           ;
+----------------+-------+----------+---------------------------------------------------+
; enable         ; Input ; Info     ; Stuck at VCC                                      ;
; period[31..16] ; Input ; Info     ; Stuck at GND                                      ;
+----------------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "module:module_ins|PWM_SEVENSEG:PWM_SEVENSEG_instantiation" ;
+-------------------+-------+----------+------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                        ;
+-------------------+-------+----------+------------------------------------------------+
; duty_cycle[11..0] ; Input ; Info     ; Stuck at GND                                   ;
; duty_cycle[12]    ; Input ; Info     ; Stuck at VCC                                   ;
+-------------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "module:module_ins|downcounter:downcounter_instantiation" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; period[31..13] ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "SevenSegment:SevenSegment_ins" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; num_hex4 ; Input ; Info     ; Stuck at GND                ;
; num_hex5 ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX4TO1:DP_MUX4TO1"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; in0            ; Input  ; Info     ; Stuck at GND                                                                        ;
; in1[15..3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; in1[1..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; in1[2]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in2[15..4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; in2[2..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; in2[3]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in3            ; Input  ; Info     ; Stuck at GND                                                                        ;
; mux_out[15..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MUX4TO1:data_MUX4TO1" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; in0[15..8]  ; Input ; Info     ; Stuck at GND    ;
; in3[15..12] ; Input ; Info     ; Stuck at GND    ;
+-------------+-------+----------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                      ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                         ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_oc92:sd1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                         ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; write              ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; address            ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; readdata           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; writedata          ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; areset             ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; scandone           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; c2                 ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; c3                 ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; c4                 ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0"                     ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n                        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_channel[4..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; modular_adc_0_command_channel[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins"                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; response_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0|voltage2distance_array2:voltage2distance_ins" ;
+-------------+-------+----------+-----------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                   ;
+-------------+-------+----------+-----------------------------------------------------------+
; voltage[12] ; Input ; Info     ; Stuck at GND                                              ;
+-------------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_Data:ADC_ins0"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; adc_raw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec  8 18:36:40 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c top_level --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file LUT_pkg.vhd
    Info (12022): Found design unit 1: LUT_pkg File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/LUT_pkg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PWM_SEVENSEG.vhd
    Info (12022): Found design unit 1: PWM_SEVENSEG-Behavioral File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/PWM_SEVENSEG.vhd Line: 19
    Info (12023): Found entity 1: PWM_SEVENSEG File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/PWM_SEVENSEG.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file tb_PWM_DAC.vhd
    Info (12022): Found design unit 1: tb_PWM_DAC-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_PWM_DAC.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_PWM_DAC File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_PWM_DAC.vhd Line: 71
    Info (12023): Found entity 1: tb_PWM_DAC File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_PWM_DAC.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file downcounter.vhd
    Info (12022): Found design unit 1: downcounter-Behavioral File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/downcounter.vhd Line: 17
    Info (12023): Found entity 1: downcounter File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/downcounter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file blank_select.vhd
    Info (12022): Found design unit 1: blank_select-behavioural File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/blank_select.vhd Line: 14
    Info (12023): Found entity 1: blank_select File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/blank_select.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/adc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 37
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 98
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_oc92 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 130
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 217
Info (12021): Found 2 design units, including 1 entities, in source file voltage2distance_array2.vhd
    Info (12022): Found design unit 1: voltage2distance_array2-behavior File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/voltage2distance_array2.vhd Line: 32
    Info (12023): Found entity 1: voltage2distance_array2 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/voltage2distance_array2.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file averager256.vhd
    Info (12022): Found design unit 1: averager256-rtl File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/averager256.vhd Line: 26
    Info (12023): Found entity 1: averager256 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/averager256.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ADC_Data.vhd
    Info (12022): Found design unit 1: ADC_Data-rtl File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Data.vhd Line: 15
    Info (12023): Found entity 1: ADC_Data File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Data.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file ADC_Conversion_wrapper.vhd
    Info (12022): Found design unit 1: ADC_Conversion_wrapper-RTL File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Conversion_wrapper.vhd Line: 11
    Info (12022): Found design unit 2: ADC_Conversion_wrapper-simulation File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Conversion_wrapper.vhd Line: 29
    Info (12023): Found entity 1: ADC_Conversion_wrapper File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Conversion_wrapper.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ADC_Conversion.v
    Info (12023): Found entity 1: ADC_Conversion File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Conversion.v Line: 34
Info (12021): Found 3 design units, including 1 entities, in source file tb_ADC_data.vhd
    Info (12022): Found design unit 1: tb_ADC_Data-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_ADC_data.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_ADC_Data File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_ADC_data.vhd Line: 78
    Info (12023): Found entity 1: tb_ADC_Data File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_ADC_data.vhd Line: 8
Info (12021): Found 3 design units, including 1 entities, in source file tb_synchronizer.vhd
    Info (12022): Found design unit 1: tb_Synchronizer-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_synchronizer.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_Synchronizer File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_synchronizer.vhd Line: 64
    Info (12023): Found entity 1: tb_Synchronizer File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_synchronizer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/debounce.vhd Line: 39
    Info (12023): Found entity 1: debounce File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/debounce.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file tb_debounce.vhd
    Info (12022): Found design unit 1: tb_debounce-Behavioral File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_debounce.vhd Line: 13
    Info (12023): Found entity 1: tb_debounce File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_debounce.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file MUX4TO1.vhd
    Info (12022): Found design unit 1: MUX4TO1-BEHAVIOR File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/MUX4TO1.vhd Line: 15
    Info (12023): Found entity 1: MUX4TO1 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/MUX4TO1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-Behavioral File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 17
    Info (12023): Found entity 1: top_level File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file SevenSegment_decoder.vhd
    Info (12022): Found design unit 1: SevenSegment_decoder-Behavioral File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/SevenSegment_decoder.vhd Line: 13
    Info (12023): Found entity 1: SevenSegment_decoder File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/SevenSegment_decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file SevenSegment.vhd
    Info (12022): Found design unit 1: SevenSegment-Behavioral File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/SevenSegment.vhd Line: 12
    Info (12023): Found entity 1: SevenSegment File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/SevenSegment.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file binary_bcd.vhd
    Info (12022): Found design unit 1: binary_bcd-behavior File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/binary_bcd.vhd Line: 17
    Info (12023): Found entity 1: binary_bcd File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/binary_bcd.vhd Line: 8
Info (12021): Found 3 design units, including 1 entities, in source file tb_top_level.vhd
    Info (12022): Found design unit 1: tb_top_level-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_top_level.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_top_level File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_top_level.vhd Line: 107
    Info (12023): Found entity 1: tb_top_level File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_top_level.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file Register_16bits.vhd
    Info (12022): Found design unit 1: Register_16bits-BEHAVIOR File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/Register_16bits.vhd Line: 14
    Info (12023): Found entity 1: Register_16bits File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/Register_16bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Register_10bits.vhd
    Info (12022): Found design unit 1: Register_10bits-BEHAVIOR File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/Register_10bits.vhd Line: 14
    Info (12023): Found entity 1: Register_10bits File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/Register_10bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Synchronizer.vhd
    Info (12022): Found design unit 1: Synchronizer-Behavioural File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/Synchronizer.vhd Line: 14
    Info (12023): Found entity 1: Synchronizer File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/Synchronizer.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file tb_Register_16bits.vhd
    Info (12022): Found design unit 1: tb_Register_16bits-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_Register_16bits.vhd Line: 7
    Info (12022): Found design unit 2: cfg_tb_Register_16bits File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_Register_16bits.vhd Line: 78
    Info (12023): Found entity 1: tb_Register_16bits File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_Register_16bits.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file tb_MUX4TO1.vhd
    Info (12022): Found design unit 1: tb_MUX4TO1-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_MUX4TO1.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_MUX4TO1 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_MUX4TO1.vhd Line: 61
    Info (12023): Found entity 1: tb_MUX4TO1 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_MUX4TO1.vhd Line: 8
Info (12021): Found 3 design units, including 1 entities, in source file tb_MUX2TO1.vhd
    Info (12022): Found design unit 1: tb_MUX2TO1-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_MUX2TO1.vhd Line: 7
    Info (12022): Found design unit 2: cfg_tb_MUX2TO1 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_MUX2TO1.vhd Line: 55
    Info (12023): Found entity 1: tb_MUX2TO1 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_MUX2TO1.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file tb_blank_select.vhd
    Info (12022): Found design unit 1: tb_blank_select-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_blank_select.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_blank_select File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_blank_select.vhd Line: 61
    Info (12023): Found entity 1: tb_blank_select File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_blank_select.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file PWM_DAC.vhd
    Info (12022): Found design unit 1: PWM_DAC-Behavioral File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/PWM_DAC.vhd Line: 15
    Info (12023): Found entity 1: PWM_DAC File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/PWM_DAC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file MUX2TO1.vhd
    Info (12022): Found design unit 1: MUX2TO1-BEHAVIOR File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/MUX2TO1.vhd Line: 12
    Info (12023): Found entity 1: MUX2TO1 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/MUX2TO1.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file tb_downcounter.vhd
    Info (12022): Found design unit 1: tb_downcounter-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_downcounter.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_downcounter File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_downcounter.vhd Line: 74
    Info (12023): Found entity 1: tb_downcounter File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_downcounter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file module.vhd
    Info (12022): Found design unit 1: module-Behavioral File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/module.vhd Line: 15
    Info (12023): Found entity 1: module File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/module.vhd Line: 7
Info (12021): Found 3 design units, including 1 entities, in source file tb_module.vhd
    Info (12022): Found design unit 1: tb_module-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_module.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_module File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_module.vhd Line: 71
    Info (12023): Found entity 1: tb_module File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_module.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file module2.vhd
    Info (12022): Found design unit 1: module2-Behavioral File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/module2.vhd Line: 15
    Info (12023): Found entity 1: module2 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/module2.vhd Line: 7
Info (12021): Found 3 design units, including 1 entities, in source file tb_mod2.vhd
    Info (12022): Found design unit 1: tb_module2-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_mod2.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_module2 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_mod2.vhd Line: 77
    Info (12023): Found entity 1: tb_module2 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_mod2.vhd Line: 8
Info (12021): Found 3 design units, including 1 entities, in source file tb_pwm_dac_7seg.vhd
    Info (12022): Found design unit 1: tb_PWM_SEVENSEG-tb File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_pwm_dac_7seg.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_PWM_SEVENSEG File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_pwm_dac_7seg.vhd Line: 73
    Info (12023): Found entity 1: tb_PWM_SEVENSEG File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/tb_pwm_dac_7seg.vhd Line: 8
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "ADC_Data" for hierarchy "ADC_Data:ADC_ins0" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 172
Info (12128): Elaborating entity "voltage2distance_array2" for hierarchy "ADC_Data:ADC_ins0|voltage2distance_array2:voltage2distance_ins" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Data.vhd Line: 64
Info (12129): Elaborating entity "ADC_Conversion_wrapper" using architecture "A:rtl" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Data.vhd Line: 72
Info (12128): Elaborating entity "ADC_Conversion" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Conversion_wrapper.vhd Line: 21
Warning (10036): Verilog HDL or VHDL warning at ADC_Conversion.v(98): object "cur_adc_ch" assigned a value but never read File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Conversion.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at ADC_Conversion.v(99): object "adc_sample_data" assigned a value but never read File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Conversion.v Line: 99
Info (12128): Elaborating entity "adc_qsys" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Conversion.v Line: 75
Info (12128): Elaborating entity "adc_qsys_altpll_sys" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/adc_qsys.v Line: 52
Info (12128): Elaborating entity "adc_qsys_altpll_sys_stdsync_sv6" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 288
Info (12128): Elaborating entity "adc_qsys_altpll_sys_dffpipe_l2c" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 116
Info (12128): Elaborating entity "adc_qsys_altpll_sys_altpll_oc92" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_oc92:sd1" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 294
Info (12128): Elaborating entity "adc_qsys_modular_adc_0" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/adc_qsys.v Line: 71
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: /home/yazan/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/adc_qsys.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC_Data:ADC_ins0|ADC_Conversion_wrapper:ADC_ins|ADC_Conversion:ADC_Conversion_ins|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/adc_qsys/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "averager256" for hierarchy "ADC_Data:ADC_ins0|averager256:averager" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/ADC_Data.vhd Line: 78
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:btn_debounce" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 181
Info (12128): Elaborating entity "Synchronizer" for hierarchy "Synchronizer:switch_synchronizer" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 192
Info (12128): Elaborating entity "Register_10bits" for hierarchy "Synchronizer:switch_synchronizer|Register_10bits:Register_10bits_ins0" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/Synchronizer.vhd Line: 32
Info (12128): Elaborating entity "Register_16bits" for hierarchy "Register_16bits:Hold_Register" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 200
Info (12128): Elaborating entity "binary_bcd" for hierarchy "binary_bcd:voltage_binary_bcd" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 209
Info (12128): Elaborating entity "MUX4TO1" for hierarchy "MUX4TO1:data_MUX4TO1" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 226
Info (12128): Elaborating entity "blank_select" for hierarchy "blank_select:blank_select_ins0" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 246
Info (12128): Elaborating entity "SevenSegment" for hierarchy "SevenSegment:SevenSegment_ins" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 254
Info (12128): Elaborating entity "SevenSegment_decoder" for hierarchy "SevenSegment:SevenSegment_ins|SevenSegment_decoder:decoder0" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/SevenSegment.vhd Line: 35
Info (12128): Elaborating entity "PWM_DAC" for hierarchy "PWM_DAC:LEDR_PWM" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 273
Warning (10492): VHDL Process Statement warning at PWM_DAC.vhd(23): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/PWM_DAC.vhd Line: 23
Info (12128): Elaborating entity "module" for hierarchy "module:module_ins" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 281
Info (12128): Elaborating entity "downcounter" for hierarchy "module:module_ins|downcounter:downcounter_instantiation" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/module.vhd Line: 52
Info (12128): Elaborating entity "PWM_SEVENSEG" for hierarchy "module:module_ins|PWM_SEVENSEG:PWM_SEVENSEG_instantiation" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/module.vhd Line: 59
Info (12128): Elaborating entity "module2" for hierarchy "module2:module_buzz" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/top_level.vhd Line: 290
Info (12128): Elaborating entity "PWM_SEVENSEG" for hierarchy "module2:module_buzz|PWM_SEVENSEG:PWM_SEVENSEG_instantiation" File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/module2.vhd Line: 51
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/output_files/top_level.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 814 megabytes
    Info: Processing ended: Tue Dec  8 18:36:49 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:22


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/output_files/top_level.map.smsg.


