

================================================================
== Vitis HLS Report for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'
================================================================
* Date:           Fri Dec  9 11:04:56 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      153|  10.000 ns|  0.765 us|    2|  153|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SKIP_X_SKIP_Y  |        0|      151|        26|          2|          2|  0 ~ 64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k2 = alloca i32 1"   --->   Operation 29 'alloca' 'k2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 30 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m2 = alloca i32 1"   --->   Operation 31 'alloca' 'm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 32 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 33 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln17_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln17"   --->   Operation 37 'read' 'trunc_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bound_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound"   --->   Operation 38 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m1"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j1"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m2"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j2"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k2"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j1_15 = load i32 %j1"   --->   Operation 46 'load' 'j1_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%m1_10 = load i32 %m1"   --->   Operation 47 'load' 'm1_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten"   --->   Operation 48 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i32 %m1_10"   --->   Operation 49 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1027_17 = trunc i32 %j1_15"   --->   Operation 50 'trunc' 'trunc_ln1027_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%add40 = add i6 %trunc_ln1027_17, i6 %trunc_ln1027"   --->   Operation 51 'add' 'add40' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.86ns)   --->   "%icmp_ln1027 = icmp_eq  i14 %indvar_flatten_load, i14 %bound_read"   --->   Operation 52 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.98ns)   --->   "%add_ln1027 = add i14 %indvar_flatten_load, i14 1"   --->   Operation 53 'add' 'add_ln1027' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.end_ifconv, void %if.end199.loopexit129.exitStub"   --->   Operation 54 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%k2_load = load i7 %k2" [src/fft.cpp:22]   --->   Operation 55 'load' 'k2_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.11ns)   --->   "%icmp_ln50 = icmp_ult  i32 %j1_15, i32 7" [src/fft.cpp:50]   --->   Operation 56 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.20ns)   --->   "%j1_16 = add i32 %j1_15, i32 1" [src/fft.cpp:52]   --->   Operation 57 'add' 'j1_16' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.11ns)   --->   "%icmp_ln54 = icmp_eq  i32 %j1_15, i32 7" [src/fft.cpp:54]   --->   Operation 58 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.20ns)   --->   "%add_ln57 = add i32 %m1_10, i32 16" [src/fft.cpp:57]   --->   Operation 59 'add' 'add_ln57' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node j1_18)   --->   "%j1_17 = select i1 %icmp_ln54, i32 0, i32 %j1_15" [src/fft.cpp:54]   --->   Operation 60 'select' 'j1_17' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m1_12)   --->   "%m1_11 = select i1 %icmp_ln54, i32 %add_ln57, i32 %m1_10" [src/fft.cpp:54]   --->   Operation 61 'select' 'm1_11' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.52ns) (out node of the LUT)   --->   "%j1_18 = select i1 %icmp_ln50, i32 %j1_16, i32 %j1_17" [src/fft.cpp:50]   --->   Operation 62 'select' 'j1_18' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.52ns) (out node of the LUT)   --->   "%m1_12 = select i1 %icmp_ln50, i32 %m1_10, i32 %m1_11" [src/fft.cpp:50]   --->   Operation 63 'select' 'm1_12' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.86ns)   --->   "%icmp_ln1027_8 = icmp_eq  i7 %k2_load, i7 %trunc_ln17_read"   --->   Operation 64 'icmp' 'icmp_ln1027_8' <Predicate = (!icmp_ln1027)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.52ns)   --->   "%select_ln1027_12 = select i1 %icmp_ln1027_8, i32 %j1_18, i32 %j1_15"   --->   Operation 65 'select' 'select_ln1027_12' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1027_18 = trunc i32 %select_ln1027_12"   --->   Operation 66 'trunc' 'trunc_ln1027_18' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1027_19 = trunc i32 %m1_12"   --->   Operation 67 'trunc' 'trunc_ln1027_19' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1027_20 = trunc i32 %j1_18"   --->   Operation 68 'trunc' 'trunc_ln1027_20' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.88ns)   --->   "%add40_mid1 = add i6 %trunc_ln1027_20, i6 %trunc_ln1027_19"   --->   Operation 69 'add' 'add40_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.52ns)   --->   "%select_ln1027_14 = select i1 %icmp_ln1027_8, i32 %m1_12, i32 %m1_10"   --->   Operation 70 'select' 'select_ln1027_14' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %k2_load, i7 1" [src/fft.cpp:22]   --->   Operation 71 'add' 'add_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%k2_5 = select i1 %icmp_ln1027_8, i7 1, i7 %add_ln22" [src/fft.cpp:22]   --->   Operation 72 'select' 'k2_5' <Predicate = (!icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln22 = store i14 %add_ln1027, i14 %indvar_flatten" [src/fft.cpp:22]   --->   Operation 73 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 74 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %select_ln1027_14, i32 %m1" [src/fft.cpp:22]   --->   Operation 74 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %select_ln1027_12, i32 %j1" [src/fft.cpp:22]   --->   Operation 75 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln22 = store i7 %k2_5, i7 %k2" [src/fft.cpp:22]   --->   Operation 76 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%j2_load = load i32 %j2"   --->   Operation 77 'load' 'j2_load' <Predicate = (!icmp_ln1027 & !icmp_ln1027_8)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%m2_load = load i32 %m2"   --->   Operation 78 'load' 'm2_load' <Predicate = (!icmp_ln1027 & !icmp_ln1027_8)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.52ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_8, i32 0, i32 %m2_load"   --->   Operation 79 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.52ns)   --->   "%select_ln1027_11 = select i1 %icmp_ln1027_8, i32 0, i32 %j2_load"   --->   Operation 80 'select' 'select_ln1027_11' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.44ns)   --->   "%select_ln1027_13 = select i1 %icmp_ln1027_8, i6 %add40_mid1, i6 %add40"   --->   Operation 81 'select' 'select_ln1027_13' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.88ns)   --->   "%add_ln1027_2 = add i6 %select_ln1027_13, i6 8"   --->   Operation 82 'add' 'add_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %select_ln1027_12"   --->   Operation 83 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%w_7_addr = getelementptr i16 %w_7, i64 0, i64 %zext_ln1027"   --->   Operation 84 'getelementptr' 'w_7_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (0.79ns)   --->   "%w_7_load = load i5 %w_7_addr"   --->   Operation 85 'load' 'w_7_load' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%w_12_addr = getelementptr i16 %w_12, i64 0, i64 %zext_ln1027"   --->   Operation 86 'getelementptr' 'w_12_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (0.79ns)   --->   "%w_12_load = load i5 %w_12_addr"   --->   Operation 87 'load' 'w_12_load' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1027_21 = trunc i32 %select_ln1027"   --->   Operation 88 'trunc' 'trunc_ln1027_21' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1027_22 = trunc i32 %select_ln1027_11"   --->   Operation 89 'trunc' 'trunc_ln1027_22' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1027_23 = trunc i32 %select_ln1027_11"   --->   Operation 90 'trunc' 'trunc_ln1027_23' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.74ns)   --->   "%add_ln28 = add i3 %trunc_ln1027_23, i3 %trunc_ln1027_18" [src/fft.cpp:28]   --->   Operation 91 'add' 'add_ln28' <Predicate = (!icmp_ln1027)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.96ns)   --->   "%add_ln29 = add i12 %trunc_ln1027_22, i12 %trunc_ln1027_21" [src/fft.cpp:29]   --->   Operation 92 'add' 'add_ln29' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.96ns)   --->   "%add_ln30 = add i12 %add_ln29, i12 8" [src/fft.cpp:30]   --->   Operation 93 'add' 'add_ln30' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.11ns)   --->   "%icmp_ln40 = icmp_ult  i32 %select_ln1027_11, i32 7" [src/fft.cpp:40]   --->   Operation 94 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.20ns)   --->   "%j2_7 = add i32 %select_ln1027_11, i32 1" [src/fft.cpp:42]   --->   Operation 95 'add' 'j2_7' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.11ns)   --->   "%icmp_ln44 = icmp_eq  i32 %select_ln1027_11, i32 7" [src/fft.cpp:44]   --->   Operation 96 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.20ns)   --->   "%add_ln47 = add i32 %select_ln1027, i32 16" [src/fft.cpp:47]   --->   Operation 97 'add' 'add_ln47' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node j2_9)   --->   "%j2_8 = select i1 %icmp_ln44, i32 0, i32 %select_ln1027_11" [src/fft.cpp:44]   --->   Operation 98 'select' 'j2_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node m2_6)   --->   "%m2_5 = select i1 %icmp_ln44, i32 %add_ln47, i32 %select_ln1027" [src/fft.cpp:44]   --->   Operation 99 'select' 'm2_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.52ns) (out node of the LUT)   --->   "%j2_9 = select i1 %icmp_ln40, i32 %j2_7, i32 %j2_8" [src/fft.cpp:40]   --->   Operation 100 'select' 'j2_9' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.52ns) (out node of the LUT)   --->   "%m2_6 = select i1 %icmp_ln40, i32 %select_ln1027, i32 %m2_5" [src/fft.cpp:40]   --->   Operation 101 'select' 'm2_6' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %m2_6, i32 %m2" [src/fft.cpp:22]   --->   Operation 102 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_3 : Operation 103 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %j2_9, i32 %j2" [src/fft.cpp:22]   --->   Operation 103 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln1027_2, i6 0"   --->   Operation 104 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln1027_13, i6 0"   --->   Operation 105 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (0.79ns)   --->   "%w_7_load = load i5 %w_7_addr"   --->   Operation 106 'load' 'w_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 107 [1/2] (0.79ns)   --->   "%w_12_load = load i5 %w_12_addr"   --->   Operation 107 'load' 'w_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %select_ln1027_11" [src/fft.cpp:27]   --->   Operation 108 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%w_7_addr_1 = getelementptr i16 %w_7, i64 0, i64 %zext_ln27" [src/fft.cpp:27]   --->   Operation 109 'getelementptr' 'w_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%w_12_addr_1 = getelementptr i16 %w_12, i64 0, i64 %zext_ln27" [src/fft.cpp:27]   --->   Operation 110 'getelementptr' 'w_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (0.79ns)   --->   "%w2_M_real = load i5 %w_7_addr_1" [src/fft.cpp:27]   --->   Operation 111 'load' 'w2_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 112 [2/2] (0.79ns)   --->   "%w2_M_imag = load i5 %w_12_addr_1" [src/fft.cpp:27]   --->   Operation 112 'load' 'w2_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 113 [1/1] (0.96ns)   --->   "%add_ln388 = add i12 %tmp, i12 %add_ln29"   --->   Operation 113 'add' 'add_ln388' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i12 %add_ln388"   --->   Operation 114 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln388"   --->   Operation 115 'getelementptr' 'I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.96ns)   --->   "%add_ln328 = add i12 %tmp_s, i12 %add_ln29"   --->   Operation 116 'add' 'add_ln328' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [2/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 117 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 118 [1/1] (0.96ns)   --->   "%add_ln388_5 = add i12 %tmp_s, i12 %add_ln30"   --->   Operation 118 'add' 'add_ln388_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln388_9 = zext i12 %add_ln388_5"   --->   Operation 119 'zext' 'zext_ln388_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%I_addr_15 = getelementptr i32 %I, i64 0, i64 %zext_ln388_9"   --->   Operation 120 'getelementptr' 'I_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.96ns)   --->   "%add_ln388_6 = add i12 %tmp, i12 %add_ln30"   --->   Operation 121 'add' 'add_ln388_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [2/2] (1.35ns)   --->   "%I_load_14 = load i12 %I_addr_15"   --->   Operation 122 'load' 'I_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 123 [1/2] (0.79ns)   --->   "%w2_M_real = load i5 %w_7_addr_1" [src/fft.cpp:27]   --->   Operation 123 'load' 'w2_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 124 [1/2] (0.79ns)   --->   "%w2_M_imag = load i5 %w_12_addr_1" [src/fft.cpp:27]   --->   Operation 124 'load' 'w2_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %add_ln28" [src/fft.cpp:28]   --->   Operation 125 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%w_7_addr_2 = getelementptr i16 %w_7, i64 0, i64 %zext_ln28" [src/fft.cpp:28]   --->   Operation 126 'getelementptr' 'w_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%w_12_addr_2 = getelementptr i16 %w_12, i64 0, i64 %zext_ln28" [src/fft.cpp:28]   --->   Operation 127 'getelementptr' 'w_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (0.79ns)   --->   "%w12_M_real = load i5 %w_7_addr_2" [src/fft.cpp:28]   --->   Operation 128 'load' 'w12_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 129 [2/2] (0.79ns)   --->   "%w12_M_imag = load i5 %w_12_addr_2" [src/fft.cpp:28]   --->   Operation 129 'load' 'w12_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 130 [1/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 130 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %I_load"   --->   Operation 131 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388"   --->   Operation 132 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln388_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load, i32 16, i32 31"   --->   Operation 133 'partselect' 'trunc_ln388_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_s"   --->   Operation 134 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln388_10 = zext i12 %add_ln388_6"   --->   Operation 135 'zext' 'zext_ln388_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%I_addr_16 = getelementptr i32 %I, i64 0, i64 %zext_ln388_10"   --->   Operation 136 'getelementptr' 'I_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (1.35ns)   --->   "%I_load_14 = load i12 %I_addr_15"   --->   Operation 137 'load' 'I_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln388_11 = trunc i32 %I_load_14"   --->   Operation 138 'trunc' 'trunc_ln388_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_r_M_real_59 = bitcast i16 %trunc_ln388_11"   --->   Operation 139 'bitcast' 'p_r_M_real_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln388_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_14, i32 16, i32 31"   --->   Operation 140 'partselect' 'trunc_ln388_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%p_r_M_imag_65 = bitcast i16 %trunc_ln388_2"   --->   Operation 141 'bitcast' 'p_r_M_imag_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (1.35ns)   --->   "%I_load_15 = load i12 %I_addr_16"   --->   Operation 142 'load' 'I_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 143 [1/2] (0.79ns)   --->   "%w12_M_real = load i5 %w_7_addr_2" [src/fft.cpp:28]   --->   Operation 143 'load' 'w12_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 144 [1/2] (0.79ns)   --->   "%w12_M_imag = load i5 %w_12_addr_2" [src/fft.cpp:28]   --->   Operation 144 'load' 'w12_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 145 [4/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_7_load"   --->   Operation 145 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_12_load"   --->   Operation 146 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_12_load"   --->   Operation 147 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [4/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_7_load"   --->   Operation 148 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [4/4] (2.62ns)   --->   "%mul_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_real"   --->   Operation 149 'hmul' 'mul_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [4/4] (2.62ns)   --->   "%mul3_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_imag"   --->   Operation 150 'hmul' 'mul3_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/2] (1.35ns)   --->   "%I_load_15 = load i12 %I_addr_16"   --->   Operation 151 'load' 'I_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln388_12 = trunc i32 %I_load_15"   --->   Operation 152 'trunc' 'trunc_ln388_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%p_r_M_real_61 = bitcast i16 %trunc_ln388_12"   --->   Operation 153 'bitcast' 'p_r_M_real_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln388_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_15, i32 16, i32 31"   --->   Operation 154 'partselect' 'trunc_ln388_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%p_r_M_imag_67 = bitcast i16 %trunc_ln388_4"   --->   Operation 155 'bitcast' 'p_r_M_imag_67' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 156 [3/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_7_load"   --->   Operation 156 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_12_load"   --->   Operation 157 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_12_load"   --->   Operation 158 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [3/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_7_load"   --->   Operation 159 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [3/4] (2.62ns)   --->   "%mul_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_real"   --->   Operation 160 'hmul' 'mul_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [3/4] (2.62ns)   --->   "%mul3_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_imag"   --->   Operation 161 'hmul' 'mul3_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [4/4] (2.62ns)   --->   "%mul6_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_imag"   --->   Operation 162 'hmul' 'mul6_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [4/4] (2.62ns)   --->   "%mul9_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_real"   --->   Operation 163 'hmul' 'mul9_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [4/4] (2.62ns)   --->   "%mul_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_real"   --->   Operation 164 'hmul' 'mul_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [4/4] (2.62ns)   --->   "%mul3_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_imag"   --->   Operation 165 'hmul' 'mul3_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [4/4] (2.62ns)   --->   "%mul6_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_imag"   --->   Operation 166 'hmul' 'mul6_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [4/4] (2.62ns)   --->   "%mul9_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_real"   --->   Operation 167 'hmul' 'mul9_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 168 [2/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_7_load"   --->   Operation 168 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_12_load"   --->   Operation 169 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_12_load"   --->   Operation 170 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [2/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_7_load"   --->   Operation 171 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [2/4] (2.62ns)   --->   "%mul_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_real"   --->   Operation 172 'hmul' 'mul_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [2/4] (2.62ns)   --->   "%mul3_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_imag"   --->   Operation 173 'hmul' 'mul3_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/4] (2.62ns)   --->   "%mul6_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_imag"   --->   Operation 174 'hmul' 'mul6_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/4] (2.62ns)   --->   "%mul9_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_real"   --->   Operation 175 'hmul' 'mul9_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/4] (2.62ns)   --->   "%mul_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_real"   --->   Operation 176 'hmul' 'mul_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/4] (2.62ns)   --->   "%mul3_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_imag"   --->   Operation 177 'hmul' 'mul3_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/4] (2.62ns)   --->   "%mul6_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_imag"   --->   Operation 178 'hmul' 'mul6_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [3/4] (2.62ns)   --->   "%mul9_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_real"   --->   Operation 179 'hmul' 'mul9_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 180 [1/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_7_load"   --->   Operation 180 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_12_load"   --->   Operation 181 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_12_load"   --->   Operation 182 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_7_load"   --->   Operation 183 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/4] (2.62ns)   --->   "%mul_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_real"   --->   Operation 184 'hmul' 'mul_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/4] (2.62ns)   --->   "%mul3_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_imag"   --->   Operation 185 'hmul' 'mul3_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [2/4] (2.62ns)   --->   "%mul6_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_imag"   --->   Operation 186 'hmul' 'mul6_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/4] (2.62ns)   --->   "%mul9_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_real"   --->   Operation 187 'hmul' 'mul9_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [2/4] (2.62ns)   --->   "%mul_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_real"   --->   Operation 188 'hmul' 'mul_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [2/4] (2.62ns)   --->   "%mul3_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_imag"   --->   Operation 189 'hmul' 'mul3_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [2/4] (2.62ns)   --->   "%mul6_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_imag"   --->   Operation 190 'hmul' 'mul6_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [2/4] (2.62ns)   --->   "%mul9_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_real"   --->   Operation 191 'hmul' 'mul9_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 192 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 192 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [5/5] (2.95ns)   --->   "%p_r_M_imag_71 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 193 'hadd' 'p_r_M_imag_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [5/5] (2.95ns)   --->   "%p_r_7 = hsub i16 %mul_i_i5, i16 %mul3_i_i5"   --->   Operation 194 'hsub' 'p_r_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/4] (2.62ns)   --->   "%mul6_i_i5 = hmul i16 %p_r_M_real_59, i16 %w2_M_imag"   --->   Operation 195 'hmul' 'mul6_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/4] (2.62ns)   --->   "%mul9_i_i5 = hmul i16 %p_r_M_imag_65, i16 %w2_M_real"   --->   Operation 196 'hmul' 'mul9_i_i5' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/4] (2.62ns)   --->   "%mul_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_real"   --->   Operation 197 'hmul' 'mul_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/4] (2.62ns)   --->   "%mul3_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_imag"   --->   Operation 198 'hmul' 'mul3_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/4] (2.62ns)   --->   "%mul6_i_i6 = hmul i16 %p_r_M_real_61, i16 %w12_M_imag"   --->   Operation 199 'hmul' 'mul6_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/4] (2.62ns)   --->   "%mul9_i_i6 = hmul i16 %p_r_M_imag_67, i16 %w12_M_real"   --->   Operation 200 'hmul' 'mul9_i_i6' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 201 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 201 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [4/5] (2.95ns)   --->   "%p_r_M_imag_71 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 202 'hadd' 'p_r_M_imag_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [4/5] (2.95ns)   --->   "%p_r_7 = hsub i16 %mul_i_i5, i16 %mul3_i_i5"   --->   Operation 203 'hsub' 'p_r_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [5/5] (2.95ns)   --->   "%p_r_M_imag_81 = hadd i16 %mul6_i_i5, i16 %mul9_i_i5"   --->   Operation 204 'hadd' 'p_r_M_imag_81' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [5/5] (2.95ns)   --->   "%p_r_8 = hsub i16 %mul_i_i6, i16 %mul3_i_i6"   --->   Operation 205 'hsub' 'p_r_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [5/5] (2.95ns)   --->   "%p_r_M_imag_82 = hadd i16 %mul6_i_i6, i16 %mul9_i_i6"   --->   Operation 206 'hadd' 'p_r_M_imag_82' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 207 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 207 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [3/5] (2.95ns)   --->   "%p_r_M_imag_71 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 208 'hadd' 'p_r_M_imag_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [3/5] (2.95ns)   --->   "%p_r_7 = hsub i16 %mul_i_i5, i16 %mul3_i_i5"   --->   Operation 209 'hsub' 'p_r_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [4/5] (2.95ns)   --->   "%p_r_M_imag_81 = hadd i16 %mul6_i_i5, i16 %mul9_i_i5"   --->   Operation 210 'hadd' 'p_r_M_imag_81' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [4/5] (2.95ns)   --->   "%p_r_8 = hsub i16 %mul_i_i6, i16 %mul3_i_i6"   --->   Operation 211 'hsub' 'p_r_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [4/5] (2.95ns)   --->   "%p_r_M_imag_82 = hadd i16 %mul6_i_i6, i16 %mul9_i_i6"   --->   Operation 212 'hadd' 'p_r_M_imag_82' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i12 %add_ln328"   --->   Operation 213 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%I_addr_14 = getelementptr i32 %I, i64 0, i64 %zext_ln328"   --->   Operation 214 'getelementptr' 'I_addr_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 215 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [2/5] (2.95ns)   --->   "%p_r_M_imag_71 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 216 'hadd' 'p_r_M_imag_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [2/5] (2.95ns)   --->   "%p_r_7 = hsub i16 %mul_i_i5, i16 %mul3_i_i5"   --->   Operation 217 'hsub' 'p_r_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [3/5] (2.95ns)   --->   "%p_r_M_imag_81 = hadd i16 %mul6_i_i5, i16 %mul9_i_i5"   --->   Operation 218 'hadd' 'p_r_M_imag_81' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [3/5] (2.95ns)   --->   "%p_r_8 = hsub i16 %mul_i_i6, i16 %mul3_i_i6"   --->   Operation 219 'hsub' 'p_r_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [3/5] (2.95ns)   --->   "%p_r_M_imag_82 = hadd i16 %mul6_i_i6, i16 %mul9_i_i6"   --->   Operation 220 'hadd' 'p_r_M_imag_82' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [2/2] (1.35ns)   --->   "%I_load_16 = load i12 %I_addr_14"   --->   Operation 221 'load' 'I_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 222 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 222 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/5] (2.95ns)   --->   "%p_r_M_imag_71 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 223 'hadd' 'p_r_M_imag_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/5] (2.95ns)   --->   "%p_r_7 = hsub i16 %mul_i_i5, i16 %mul3_i_i5"   --->   Operation 224 'hsub' 'p_r_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [2/5] (2.95ns)   --->   "%p_r_M_imag_81 = hadd i16 %mul6_i_i5, i16 %mul9_i_i5"   --->   Operation 225 'hadd' 'p_r_M_imag_81' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [2/5] (2.95ns)   --->   "%p_r_8 = hsub i16 %mul_i_i6, i16 %mul3_i_i6"   --->   Operation 226 'hsub' 'p_r_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [2/5] (2.95ns)   --->   "%p_r_M_imag_82 = hadd i16 %mul6_i_i6, i16 %mul9_i_i6"   --->   Operation 227 'hadd' 'p_r_M_imag_82' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/2] (1.35ns)   --->   "%I_load_16 = load i12 %I_addr_14"   --->   Operation 228 'load' 'I_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i32 %I_load_16"   --->   Operation 229 'trunc' 'trunc_ln328' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%p_r_M_real_63 = bitcast i16 %trunc_ln328"   --->   Operation 230 'bitcast' 'p_r_M_real_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln328_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_16, i32 16, i32 31"   --->   Operation 231 'partselect' 'trunc_ln328_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%p_r_M_imag_69 = bitcast i16 %trunc_ln328_3"   --->   Operation 232 'bitcast' 'p_r_M_imag_69' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 233 [1/5] (2.95ns)   --->   "%p_r_M_imag_81 = hadd i16 %mul6_i_i5, i16 %mul9_i_i5"   --->   Operation 233 'hadd' 'p_r_M_imag_81' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [1/5] (2.95ns)   --->   "%p_r_8 = hsub i16 %mul_i_i6, i16 %mul3_i_i6"   --->   Operation 234 'hsub' 'p_r_8' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/5] (2.95ns)   --->   "%p_r_M_imag_82 = hadd i16 %mul6_i_i6, i16 %mul9_i_i6"   --->   Operation 235 'hadd' 'p_r_M_imag_82' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [5/5] (2.95ns)   --->   "%p_r_M_real_72 = hadd i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 236 'hadd' 'p_r_M_real_72' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [5/5] (2.95ns)   --->   "%p_r_M_real_70 = hsub i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 237 'hsub' 'p_r_M_real_70' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 238 [4/5] (2.95ns)   --->   "%p_r_M_real_72 = hadd i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 238 'hadd' 'p_r_M_real_72' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [5/5] (2.95ns)   --->   "%p_r_M_imag_78 = hadd i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 239 'hadd' 'p_r_M_imag_78' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [5/5] (2.95ns)   --->   "%p_r_M_real_75 = hadd i16 %p_r, i16 %p_r_8"   --->   Operation 240 'hadd' 'p_r_M_real_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [5/5] (2.95ns)   --->   "%p_r_M_imag_83 = hadd i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 241 'hadd' 'p_r_M_imag_83' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [4/5] (2.95ns)   --->   "%p_r_M_real_70 = hsub i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 242 'hsub' 'p_r_M_real_70' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 243 [5/5] (2.95ns)   --->   "%p_r_M_imag_76 = hsub i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 243 'hsub' 'p_r_M_imag_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [5/5] (2.95ns)   --->   "%p_r_M_real_76 = hsub i16 %p_r, i16 %p_r_8"   --->   Operation 244 'hsub' 'p_r_M_real_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [5/5] (2.95ns)   --->   "%p_r_M_imag_84 = hsub i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 245 'hsub' 'p_r_M_imag_84' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 246 [3/5] (2.95ns)   --->   "%p_r_M_real_72 = hadd i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 246 'hadd' 'p_r_M_real_72' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [4/5] (2.95ns)   --->   "%p_r_M_imag_78 = hadd i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 247 'hadd' 'p_r_M_imag_78' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [4/5] (2.95ns)   --->   "%p_r_M_real_75 = hadd i16 %p_r, i16 %p_r_8"   --->   Operation 248 'hadd' 'p_r_M_real_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [4/5] (2.95ns)   --->   "%p_r_M_imag_83 = hadd i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 249 'hadd' 'p_r_M_imag_83' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 250 [3/5] (2.95ns)   --->   "%p_r_M_real_70 = hsub i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 250 'hsub' 'p_r_M_real_70' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [4/5] (2.95ns)   --->   "%p_r_M_imag_76 = hsub i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 251 'hsub' 'p_r_M_imag_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [4/5] (2.95ns)   --->   "%p_r_M_real_76 = hsub i16 %p_r, i16 %p_r_8"   --->   Operation 252 'hsub' 'p_r_M_real_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [4/5] (2.95ns)   --->   "%p_r_M_imag_84 = hsub i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 253 'hsub' 'p_r_M_imag_84' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.95>
ST_18 : Operation 254 [2/5] (2.95ns)   --->   "%p_r_M_real_72 = hadd i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 254 'hadd' 'p_r_M_real_72' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [3/5] (2.95ns)   --->   "%p_r_M_imag_78 = hadd i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 255 'hadd' 'p_r_M_imag_78' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [3/5] (2.95ns)   --->   "%p_r_M_real_75 = hadd i16 %p_r, i16 %p_r_8"   --->   Operation 256 'hadd' 'p_r_M_real_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [3/5] (2.95ns)   --->   "%p_r_M_imag_83 = hadd i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 257 'hadd' 'p_r_M_imag_83' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [2/5] (2.95ns)   --->   "%p_r_M_real_70 = hsub i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 258 'hsub' 'p_r_M_real_70' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [3/5] (2.95ns)   --->   "%p_r_M_imag_76 = hsub i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 259 'hsub' 'p_r_M_imag_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [3/5] (2.95ns)   --->   "%p_r_M_real_76 = hsub i16 %p_r, i16 %p_r_8"   --->   Operation 260 'hsub' 'p_r_M_real_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [3/5] (2.95ns)   --->   "%p_r_M_imag_84 = hsub i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 261 'hsub' 'p_r_M_imag_84' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.95>
ST_19 : Operation 262 [1/5] (2.95ns)   --->   "%p_r_M_real_72 = hadd i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 262 'hadd' 'p_r_M_real_72' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [2/5] (2.95ns)   --->   "%p_r_M_imag_78 = hadd i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 263 'hadd' 'p_r_M_imag_78' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [2/5] (2.95ns)   --->   "%p_r_M_real_75 = hadd i16 %p_r, i16 %p_r_8"   --->   Operation 264 'hadd' 'p_r_M_real_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [2/5] (2.95ns)   --->   "%p_r_M_imag_83 = hadd i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 265 'hadd' 'p_r_M_imag_83' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [1/5] (2.95ns)   --->   "%p_r_M_real_70 = hsub i16 %p_r_M_real_63, i16 %p_r_7"   --->   Operation 266 'hsub' 'p_r_M_real_70' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [2/5] (2.95ns)   --->   "%p_r_M_imag_76 = hsub i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 267 'hsub' 'p_r_M_imag_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 268 [2/5] (2.95ns)   --->   "%p_r_M_real_76 = hsub i16 %p_r, i16 %p_r_8"   --->   Operation 268 'hsub' 'p_r_M_real_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [2/5] (2.95ns)   --->   "%p_r_M_imag_84 = hsub i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 269 'hsub' 'p_r_M_imag_84' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.95>
ST_20 : Operation 270 [1/5] (2.95ns)   --->   "%p_r_M_imag_78 = hadd i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 270 'hadd' 'p_r_M_imag_78' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/5] (2.95ns)   --->   "%p_r_M_real_75 = hadd i16 %p_r, i16 %p_r_8"   --->   Operation 271 'hadd' 'p_r_M_real_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/5] (2.95ns)   --->   "%p_r_M_imag_83 = hadd i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 272 'hadd' 'p_r_M_imag_83' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/5] (2.95ns)   --->   "%p_r_M_imag_76 = hsub i16 %p_r_M_imag_69, i16 %p_r_M_imag_81"   --->   Operation 273 'hsub' 'p_r_M_imag_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/5] (2.95ns)   --->   "%p_r_M_real_76 = hsub i16 %p_r, i16 %p_r_8"   --->   Operation 274 'hsub' 'p_r_M_real_76' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/5] (2.95ns)   --->   "%p_r_M_imag_84 = hsub i16 %p_r_M_imag_71, i16 %p_r_M_imag_82"   --->   Operation 275 'hsub' 'p_r_M_imag_84' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.95>
ST_21 : Operation 276 [5/5] (2.95ns)   --->   "%p_r_M_real_69 = hadd i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 276 'hadd' 'p_r_M_real_69' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [5/5] (2.95ns)   --->   "%p_r_M_imag_75 = hadd i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 277 'hadd' 'p_r_M_imag_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 278 [5/5] (2.95ns)   --->   "%p_r_M_real_71 = hadd i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 278 'hadd' 'p_r_M_real_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [5/5] (2.95ns)   --->   "%p_r_M_imag_77 = hadd i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 279 'hadd' 'p_r_M_imag_77' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [5/5] (2.95ns)   --->   "%p_r_M_real_73 = hsub i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 280 'hsub' 'p_r_M_real_73' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [5/5] (2.95ns)   --->   "%p_r_M_imag_79 = hsub i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 281 'hsub' 'p_r_M_imag_79' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.95>
ST_22 : Operation 282 [4/5] (2.95ns)   --->   "%p_r_M_real_69 = hadd i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 282 'hadd' 'p_r_M_real_69' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 283 [4/5] (2.95ns)   --->   "%p_r_M_imag_75 = hadd i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 283 'hadd' 'p_r_M_imag_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [4/5] (2.95ns)   --->   "%p_r_M_real_71 = hadd i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 284 'hadd' 'p_r_M_real_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [4/5] (2.95ns)   --->   "%p_r_M_imag_77 = hadd i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 285 'hadd' 'p_r_M_imag_77' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [4/5] (2.95ns)   --->   "%p_r_M_real_73 = hsub i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 286 'hsub' 'p_r_M_real_73' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [4/5] (2.95ns)   --->   "%p_r_M_imag_79 = hsub i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 287 'hsub' 'p_r_M_imag_79' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [5/5] (2.95ns)   --->   "%p_r_M_real_74 = hsub i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 288 'hsub' 'p_r_M_real_74' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [5/5] (2.95ns)   --->   "%p_r_M_imag_80 = hsub i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 289 'hsub' 'p_r_M_imag_80' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.95>
ST_23 : Operation 290 [3/5] (2.95ns)   --->   "%p_r_M_real_69 = hadd i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 290 'hadd' 'p_r_M_real_69' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 291 [3/5] (2.95ns)   --->   "%p_r_M_imag_75 = hadd i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 291 'hadd' 'p_r_M_imag_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [3/5] (2.95ns)   --->   "%p_r_M_real_71 = hadd i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 292 'hadd' 'p_r_M_real_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 293 [3/5] (2.95ns)   --->   "%p_r_M_imag_77 = hadd i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 293 'hadd' 'p_r_M_imag_77' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [3/5] (2.95ns)   --->   "%p_r_M_real_73 = hsub i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 294 'hsub' 'p_r_M_real_73' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [3/5] (2.95ns)   --->   "%p_r_M_imag_79 = hsub i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 295 'hsub' 'p_r_M_imag_79' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [4/5] (2.95ns)   --->   "%p_r_M_real_74 = hsub i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 296 'hsub' 'p_r_M_real_74' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [4/5] (2.95ns)   --->   "%p_r_M_imag_80 = hsub i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 297 'hsub' 'p_r_M_imag_80' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.95>
ST_24 : Operation 298 [2/5] (2.95ns)   --->   "%p_r_M_real_69 = hadd i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 298 'hadd' 'p_r_M_real_69' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 299 [2/5] (2.95ns)   --->   "%p_r_M_imag_75 = hadd i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 299 'hadd' 'p_r_M_imag_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 300 [2/5] (2.95ns)   --->   "%p_r_M_real_71 = hadd i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 300 'hadd' 'p_r_M_real_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [2/5] (2.95ns)   --->   "%p_r_M_imag_77 = hadd i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 301 'hadd' 'p_r_M_imag_77' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [2/5] (2.95ns)   --->   "%p_r_M_real_73 = hsub i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 302 'hsub' 'p_r_M_real_73' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [2/5] (2.95ns)   --->   "%p_r_M_imag_79 = hsub i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 303 'hsub' 'p_r_M_imag_79' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [3/5] (2.95ns)   --->   "%p_r_M_real_74 = hsub i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 304 'hsub' 'p_r_M_real_74' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [3/5] (2.95ns)   --->   "%p_r_M_imag_80 = hsub i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 305 'hsub' 'p_r_M_imag_80' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.95>
ST_25 : Operation 306 [1/5] (2.95ns)   --->   "%p_r_M_real_69 = hadd i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 306 'hadd' 'p_r_M_real_69' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 307 [1/5] (2.95ns)   --->   "%p_r_M_imag_75 = hadd i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 307 'hadd' 'p_r_M_imag_75' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i16 %p_r_M_real_69" [src/fft.cpp:36]   --->   Operation 308 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln36_3 = bitcast i16 %p_r_M_imag_75" [src/fft.cpp:36]   --->   Operation 309 'bitcast' 'bitcast_ln36_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%add3_i_i290_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln36_3, i16 %bitcast_ln36" [src/fft.cpp:36]   --->   Operation 310 'bitconcatenate' 'add3_i_i290_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [1/5] (2.95ns)   --->   "%p_r_M_real_71 = hadd i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 311 'hadd' 'p_r_M_real_71' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 312 [1/5] (2.95ns)   --->   "%p_r_M_imag_77 = hadd i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 312 'hadd' 'p_r_M_imag_77' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i16 %p_r_M_real_71" [src/fft.cpp:37]   --->   Operation 313 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln37_3 = bitcast i16 %p_r_M_imag_77" [src/fft.cpp:37]   --->   Operation 314 'bitcast' 'bitcast_ln37_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%add3_i_i294_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln37_3, i16 %bitcast_ln37" [src/fft.cpp:37]   --->   Operation 315 'bitconcatenate' 'add3_i_i294_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [1/5] (2.95ns)   --->   "%p_r_M_real_73 = hsub i16 %p_r_M_real_72, i16 %p_r_M_real_75"   --->   Operation 316 'hsub' 'p_r_M_real_73' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 317 [1/5] (2.95ns)   --->   "%p_r_M_imag_79 = hsub i16 %p_r_M_imag_78, i16 %p_r_M_imag_83"   --->   Operation 317 'hsub' 'p_r_M_imag_79' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i16 %p_r_M_real_73" [src/fft.cpp:38]   --->   Operation 318 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln38_3 = bitcast i16 %p_r_M_imag_79" [src/fft.cpp:38]   --->   Operation 319 'bitcast' 'bitcast_ln38_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%sub3_i_i298_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln38_3, i16 %bitcast_ln38" [src/fft.cpp:38]   --->   Operation 320 'bitconcatenate' 'sub3_i_i298_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 321 [2/5] (2.95ns)   --->   "%p_r_M_real_74 = hsub i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 321 'hsub' 'p_r_M_real_74' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [2/5] (2.95ns)   --->   "%p_r_M_imag_80 = hsub i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 322 'hsub' 'p_r_M_imag_80' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 341 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.95>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%X_addr = getelementptr i32 %X, i64 0, i64 %zext_ln328" [src/fft.cpp:36]   --->   Operation 323 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%X_addr_8 = getelementptr i32 %X, i64 0, i64 %zext_ln388_9" [src/fft.cpp:37]   --->   Operation 324 'getelementptr' 'X_addr_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (1.35ns)   --->   "%store_ln36 = store i32 %add3_i_i290_partset, i12 %X_addr" [src/fft.cpp:36]   --->   Operation 325 'store' 'store_ln36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 326 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %add3_i_i294_partset, i12 %X_addr_8" [src/fft.cpp:37]   --->   Operation 326 'store' 'store_ln37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 327 [1/5] (2.95ns)   --->   "%p_r_M_real_74 = hsub i16 %p_r_M_real_70, i16 %p_r_M_real_76"   --->   Operation 327 'hsub' 'p_r_M_real_74' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 328 [1/5] (2.95ns)   --->   "%p_r_M_imag_80 = hsub i16 %p_r_M_imag_76, i16 %p_r_M_imag_84"   --->   Operation 328 'hsub' 'p_r_M_imag_80' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i16 %p_r_M_real_74" [src/fft.cpp:39]   --->   Operation 329 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln39_3 = bitcast i16 %p_r_M_imag_80" [src/fft.cpp:39]   --->   Operation 330 'bitcast' 'bitcast_ln39_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%sub3_i_i302_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln39_3, i16 %bitcast_ln39" [src/fft.cpp:39]   --->   Operation 331 'bitconcatenate' 'sub3_i_i302_partset' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.35>
ST_27 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SKIP_X_SKIP_Y_str"   --->   Operation 332 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 333 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 333 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:25]   --->   Operation 334 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/fft.cpp:10]   --->   Operation 335 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "%X_addr_9 = getelementptr i32 %X, i64 0, i64 %zext_ln388" [src/fft.cpp:38]   --->   Operation 336 'getelementptr' 'X_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%X_addr_10 = getelementptr i32 %X, i64 0, i64 %zext_ln388_10" [src/fft.cpp:39]   --->   Operation 337 'getelementptr' 'X_addr_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (1.35ns)   --->   "%store_ln38 = store i32 %sub3_i_i298_partset, i12 %X_addr_9" [src/fft.cpp:38]   --->   Operation 338 'store' 'store_ln38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 339 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %sub3_i_i302_partset, i12 %X_addr_10" [src/fft.cpp:39]   --->   Operation 339 'store' 'store_ln39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body26" [src/fft.cpp:22]   --->   Operation 340 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ w_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k2                    (alloca           ) [ 0110000000000000000000000000]
j2                    (alloca           ) [ 0111000000000000000000000000]
m2                    (alloca           ) [ 0111000000000000000000000000]
j1                    (alloca           ) [ 0110000000000000000000000000]
m1                    (alloca           ) [ 0110000000000000000000000000]
indvar_flatten        (alloca           ) [ 0110000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000000000000]
trunc_ln17_read       (read             ) [ 0010000000000000000000000000]
bound_read            (read             ) [ 0010000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000]
j1_15                 (load             ) [ 0000000000000000000000000000]
m1_10                 (load             ) [ 0000000000000000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000000000000000]
trunc_ln1027          (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_17       (trunc            ) [ 0000000000000000000000000000]
add40                 (add              ) [ 0101000000000000000000000000]
icmp_ln1027           (icmp             ) [ 0111111111111111111111111100]
add_ln1027            (add              ) [ 0000000000000000000000000000]
br_ln1027             (br               ) [ 0000000000000000000000000000]
k2_load               (load             ) [ 0000000000000000000000000000]
icmp_ln50             (icmp             ) [ 0000000000000000000000000000]
j1_16                 (add              ) [ 0000000000000000000000000000]
icmp_ln54             (icmp             ) [ 0000000000000000000000000000]
add_ln57              (add              ) [ 0000000000000000000000000000]
j1_17                 (select           ) [ 0000000000000000000000000000]
m1_11                 (select           ) [ 0000000000000000000000000000]
j1_18                 (select           ) [ 0000000000000000000000000000]
m1_12                 (select           ) [ 0000000000000000000000000000]
icmp_ln1027_8         (icmp             ) [ 0101000000000000000000000000]
select_ln1027_12      (select           ) [ 0101000000000000000000000000]
trunc_ln1027_18       (trunc            ) [ 0101000000000000000000000000]
trunc_ln1027_19       (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_20       (trunc            ) [ 0000000000000000000000000000]
add40_mid1            (add              ) [ 0101000000000000000000000000]
select_ln1027_14      (select           ) [ 0000000000000000000000000000]
add_ln22              (add              ) [ 0000000000000000000000000000]
k2_5                  (select           ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
j2_load               (load             ) [ 0000000000000000000000000000]
m2_load               (load             ) [ 0000000000000000000000000000]
select_ln1027         (select           ) [ 0000000000000000000000000000]
select_ln1027_11      (select           ) [ 0010100000000000000000000000]
select_ln1027_13      (select           ) [ 0010100000000000000000000000]
add_ln1027_2          (add              ) [ 0010100000000000000000000000]
zext_ln1027           (zext             ) [ 0000000000000000000000000000]
w_7_addr              (getelementptr    ) [ 0010100000000000000000000000]
w_12_addr             (getelementptr    ) [ 0010100000000000000000000000]
trunc_ln1027_21       (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_22       (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_23       (trunc            ) [ 0000000000000000000000000000]
add_ln28              (add              ) [ 0110110000000000000000000000]
add_ln29              (add              ) [ 0010100000000000000000000000]
add_ln30              (add              ) [ 0010100000000000000000000000]
icmp_ln40             (icmp             ) [ 0000000000000000000000000000]
j2_7                  (add              ) [ 0000000000000000000000000000]
icmp_ln44             (icmp             ) [ 0000000000000000000000000000]
add_ln47              (add              ) [ 0000000000000000000000000000]
j2_8                  (select           ) [ 0000000000000000000000000000]
m2_5                  (select           ) [ 0000000000000000000000000000]
j2_9                  (select           ) [ 0000000000000000000000000000]
m2_6                  (select           ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
tmp                   (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000000000000000]
w_7_load              (load             ) [ 0110011111000000000000000000]
w_12_load             (load             ) [ 0110011111000000000000000000]
zext_ln27             (zext             ) [ 0000000000000000000000000000]
w_7_addr_1            (getelementptr    ) [ 0100010000000000000000000000]
w_12_addr_1           (getelementptr    ) [ 0100010000000000000000000000]
add_ln388             (add              ) [ 0000000000000000000000000000]
zext_ln388            (zext             ) [ 0110011111111111111111111111]
I_addr                (getelementptr    ) [ 0100010000000000000000000000]
add_ln328             (add              ) [ 0110011111111100000000000000]
add_ln388_5           (add              ) [ 0000000000000000000000000000]
zext_ln388_9          (zext             ) [ 0110011111111111111111111110]
I_addr_15             (getelementptr    ) [ 0100010000000000000000000000]
add_ln388_6           (add              ) [ 0100010000000000000000000000]
w2_M_real             (load             ) [ 0110001111100000000000000000]
w2_M_imag             (load             ) [ 0110001111100000000000000000]
zext_ln28             (zext             ) [ 0000000000000000000000000000]
w_7_addr_2            (getelementptr    ) [ 0010001000000000000000000000]
w_12_addr_2           (getelementptr    ) [ 0010001000000000000000000000]
I_load                (load             ) [ 0000000000000000000000000000]
trunc_ln388           (trunc            ) [ 0000000000000000000000000000]
p_r_M_real            (bitcast          ) [ 0110001111000000000000000000]
trunc_ln388_s         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag            (bitcast          ) [ 0110001111000000000000000000]
zext_ln388_10         (zext             ) [ 0110001111111111111111111111]
I_addr_16             (getelementptr    ) [ 0010001000000000000000000000]
I_load_14             (load             ) [ 0000000000000000000000000000]
trunc_ln388_11        (trunc            ) [ 0000000000000000000000000000]
p_r_M_real_59         (bitcast          ) [ 0110001111100000000000000000]
trunc_ln388_2         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag_65         (bitcast          ) [ 0110001111100000000000000000]
w12_M_real            (load             ) [ 0110000111100000000000000000]
w12_M_imag            (load             ) [ 0110000111100000000000000000]
I_load_15             (load             ) [ 0000000000000000000000000000]
trunc_ln388_12        (trunc            ) [ 0000000000000000000000000000]
p_r_M_real_61         (bitcast          ) [ 0110000111100000000000000000]
trunc_ln388_4         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag_67         (bitcast          ) [ 0110000111100000000000000000]
mul_i_i               (hmul             ) [ 0110000000111110000000000000]
mul3_i_i              (hmul             ) [ 0110000000111110000000000000]
mul6_i_i              (hmul             ) [ 0110000000111110000000000000]
mul9_i_i              (hmul             ) [ 0110000000111110000000000000]
mul_i_i5              (hmul             ) [ 0110000000111110000000000000]
mul3_i_i5             (hmul             ) [ 0110000000111110000000000000]
mul6_i_i5             (hmul             ) [ 0110000000011111000000000000]
mul9_i_i5             (hmul             ) [ 0110000000011111000000000000]
mul_i_i6              (hmul             ) [ 0110000000011111000000000000]
mul3_i_i6             (hmul             ) [ 0110000000011111000000000000]
mul6_i_i6             (hmul             ) [ 0110000000011111000000000000]
mul9_i_i6             (hmul             ) [ 0110000000011111000000000000]
zext_ln328            (zext             ) [ 0110000000000011111111111110]
I_addr_14             (getelementptr    ) [ 0010000000000010000000000000]
p_r                   (hsub             ) [ 0110000000000001111110000000]
p_r_M_imag_71         (hadd             ) [ 0110000000000001111110000000]
p_r_7                 (hsub             ) [ 0110000000000001111100000000]
I_load_16             (load             ) [ 0000000000000000000000000000]
trunc_ln328           (trunc            ) [ 0000000000000000000000000000]
p_r_M_real_63         (bitcast          ) [ 0110000000000001111100000000]
trunc_ln328_3         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag_69         (bitcast          ) [ 0110000000000001111110000000]
p_r_M_imag_81         (hadd             ) [ 0110000000000000111110000000]
p_r_8                 (hsub             ) [ 0110000000000000111110000000]
p_r_M_imag_82         (hadd             ) [ 0110000000000000111110000000]
p_r_M_real_72         (hadd             ) [ 0110000000000000000011111100]
p_r_M_real_70         (hsub             ) [ 0110000000000000000011111110]
p_r_M_imag_78         (hadd             ) [ 0110000000000000000001111100]
p_r_M_real_75         (hadd             ) [ 0110000000000000000001111100]
p_r_M_imag_83         (hadd             ) [ 0110000000000000000001111100]
p_r_M_imag_76         (hsub             ) [ 0110000000000000000001111110]
p_r_M_real_76         (hsub             ) [ 0110000000000000000001111110]
p_r_M_imag_84         (hsub             ) [ 0110000000000000000001111110]
p_r_M_real_69         (hadd             ) [ 0000000000000000000000000000]
p_r_M_imag_75         (hadd             ) [ 0000000000000000000000000000]
bitcast_ln36          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln36_3        (bitcast          ) [ 0000000000000000000000000000]
add3_i_i290_partset   (bitconcatenate   ) [ 0010000000000000000000000010]
p_r_M_real_71         (hadd             ) [ 0000000000000000000000000000]
p_r_M_imag_77         (hadd             ) [ 0000000000000000000000000000]
bitcast_ln37          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln37_3        (bitcast          ) [ 0000000000000000000000000000]
add3_i_i294_partset   (bitconcatenate   ) [ 0010000000000000000000000010]
p_r_M_real_73         (hsub             ) [ 0000000000000000000000000000]
p_r_M_imag_79         (hsub             ) [ 0000000000000000000000000000]
bitcast_ln38          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln38_3        (bitcast          ) [ 0000000000000000000000000000]
sub3_i_i298_partset   (bitconcatenate   ) [ 0110000000000000000000000011]
X_addr                (getelementptr    ) [ 0000000000000000000000000000]
X_addr_8              (getelementptr    ) [ 0000000000000000000000000000]
store_ln36            (store            ) [ 0000000000000000000000000000]
store_ln37            (store            ) [ 0000000000000000000000000000]
p_r_M_real_74         (hsub             ) [ 0000000000000000000000000000]
p_r_M_imag_80         (hsub             ) [ 0000000000000000000000000000]
bitcast_ln39          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln39_3        (bitcast          ) [ 0000000000000000000000000000]
sub3_i_i302_partset   (bitconcatenate   ) [ 0100000000000000000000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000]
specpipeline_ln25     (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln10     (specloopname     ) [ 0000000000000000000000000000]
X_addr_9              (getelementptr    ) [ 0000000000000000000000000000]
X_addr_10             (getelementptr    ) [ 0000000000000000000000000000]
store_ln38            (store            ) [ 0000000000000000000000000000]
store_ln39            (store            ) [ 0000000000000000000000000000]
br_ln22               (br               ) [ 0000000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SKIP_X_SKIP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="k2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="m2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="m1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln17_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln17_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bound_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="0" index="1" bw="14" slack="0"/>
<pin id="107" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="w_7_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_7_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="123" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="1"/>
<pin id="125" dir="1" index="7" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_7_load/3 w2_M_real/4 w12_M_real/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="w_12_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_12_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="16" slack="1"/>
<pin id="142" dir="1" index="7" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_12_load/3 w2_M_imag/4 w12_M_imag/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="w_7_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_7_addr_1/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="w_12_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_12_addr_1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="I_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="12" slack="0"/>
<pin id="164" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="0"/>
<pin id="172" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="173" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
<pin id="175" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="I_load/4 I_load_14/4 I_load_15/5 I_load_16/13 "/>
</bind>
</comp>

<comp id="177" class="1004" name="I_addr_15_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="12" slack="0"/>
<pin id="181" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_15/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="w_7_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_7_addr_2/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="w_12_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_12_addr_2/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="I_addr_16_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_16/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="I_addr_14_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="12" slack="0"/>
<pin id="213" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_14/13 "/>
</bind>
</comp>

<comp id="217" class="1004" name="X_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="12" slack="13"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/26 "/>
</bind>
</comp>

<comp id="224" class="1004" name="X_addr_8_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="12" slack="22"/>
<pin id="228" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_8/26 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="0" index="2" bw="0" slack="0"/>
<pin id="236" dir="0" index="4" bw="12" slack="1"/>
<pin id="237" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="239" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/26 store_ln37/26 store_ln38/27 store_ln39/27 "/>
</bind>
</comp>

<comp id="242" class="1004" name="X_addr_9_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="12" slack="23"/>
<pin id="246" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_9/27 "/>
</bind>
</comp>

<comp id="249" class="1004" name="X_addr_10_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="12" slack="22"/>
<pin id="253" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_10/27 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="0" index="1" bw="16" slack="1"/>
<pin id="261" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_71/10 p_r_M_imag_81/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="1"/>
<pin id="264" dir="0" index="1" bw="16" slack="1"/>
<pin id="265" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_82/11 p_r_M_imag_78/16 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="0" index="1" bw="16" slack="1"/>
<pin id="269" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_72/15 p_r_M_real_75/16 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="2"/>
<pin id="272" dir="0" index="1" bw="16" slack="1"/>
<pin id="273" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_83/16 p_r_M_real_69/21 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="0" index="1" bw="16" slack="1"/>
<pin id="277" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_75/21 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="2"/>
<pin id="280" dir="0" index="1" bw="16" slack="1"/>
<pin id="281" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_71/21 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="1"/>
<pin id="284" dir="0" index="1" bw="16" slack="1"/>
<pin id="285" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_77/21 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="0" index="1" bw="16" slack="1"/>
<pin id="289" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r/10 p_r_8/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="0" index="1" bw="16" slack="1"/>
<pin id="293" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_7/10 p_r_M_real_70/15 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="2"/>
<pin id="296" dir="0" index="1" bw="16" slack="1"/>
<pin id="297" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_76/16 p_r_M_real_73/21 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="0" index="1" bw="16" slack="1"/>
<pin id="301" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_76/16 p_r_M_imag_79/21 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="2"/>
<pin id="304" dir="0" index="1" bw="16" slack="1"/>
<pin id="305" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_84/16 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="3"/>
<pin id="308" dir="0" index="1" bw="16" slack="2"/>
<pin id="309" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_74/22 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="2"/>
<pin id="312" dir="0" index="1" bw="16" slack="2"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_80/22 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="0" index="1" bw="16" slack="2"/>
<pin id="317" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_i_i/6 mul6_i_i5/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="0" index="1" bw="16" slack="2"/>
<pin id="321" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i/6 mul9_i_i5/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="1"/>
<pin id="324" dir="0" index="1" bw="16" slack="1"/>
<pin id="325" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul6_i_i/6 mul_i_i6/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="0" index="1" bw="16" slack="1"/>
<pin id="329" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul9_i_i/6 mul3_i_i6/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="0" index="1" bw="16" slack="1"/>
<pin id="333" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_i_i5/6 mul6_i_i6/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="1"/>
<pin id="336" dir="0" index="1" bw="16" slack="1"/>
<pin id="337" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i5/6 mul9_i_i6/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_s/5 trunc_ln388_4/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="0" index="3" bw="6" slack="0"/>
<pin id="353" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_2/5 trunc_ln328_3/14 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln0_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="14" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln0_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln0_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln0_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln0_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln0_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="j1_15_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_15/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="m1_10_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_10/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="indvar_flatten_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="1"/>
<pin id="396" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln1027_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln1027_17_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_17/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add40_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add40/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln1027_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="14" slack="1"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln1027_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="14" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="k2_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="1"/>
<pin id="424" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k2_load/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln50_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="j1_16_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1_16/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln54_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln57_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="j1_17_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="32" slack="0"/>
<pin id="453" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_17/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="m1_11_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="32" slack="0"/>
<pin id="461" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_11/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="j1_18_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_18/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="m1_12_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_12/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln1027_8_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="0" index="1" bw="7" slack="1"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_8/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln1027_12_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_12/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln1027_18_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_18/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln1027_19_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_19/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln1027_20_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_20/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add40_mid1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="6" slack="0"/>
<pin id="509" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add40_mid1/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln1027_14_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="32" slack="0"/>
<pin id="516" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_14/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln22_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="k2_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="7" slack="0"/>
<pin id="530" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k2_5/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln22_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="0"/>
<pin id="536" dir="0" index="1" bw="14" slack="1"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln22_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="1"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln22_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="1"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln22_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="0"/>
<pin id="551" dir="0" index="1" bw="7" slack="1"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="j2_load_load_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_load/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="m2_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="2"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_load/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln1027_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="32" slack="0"/>
<pin id="564" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln1027_11_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_11/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln1027_13_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="6" slack="1"/>
<pin id="577" dir="0" index="2" bw="6" slack="1"/>
<pin id="578" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_13/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln1027_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="0" index="1" bw="5" slack="0"/>
<pin id="582" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_2/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln1027_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln1027_21_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_21/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln1027_22_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_22/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="trunc_ln1027_23_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_23/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln28_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="0"/>
<pin id="604" dir="0" index="1" bw="3" slack="1"/>
<pin id="605" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln29_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="12" slack="0"/>
<pin id="609" dir="0" index="1" bw="12" slack="0"/>
<pin id="610" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln30_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="0"/>
<pin id="615" dir="0" index="1" bw="5" slack="0"/>
<pin id="616" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln40_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="4" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="j2_7_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j2_7/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln44_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="4" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln47_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="6" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="j2_8_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="32" slack="0"/>
<pin id="647" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j2_8/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="m2_5_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="32" slack="0"/>
<pin id="655" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m2_5/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="j2_9_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j2_9/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="m2_6_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="32" slack="0"/>
<pin id="671" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m2_6/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="store_ln22_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="2"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="store_ln22_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="2"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="0"/>
<pin id="687" dir="0" index="1" bw="6" slack="1"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_s_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="0"/>
<pin id="694" dir="0" index="1" bw="6" slack="1"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln27_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln388_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="0" index="1" bw="12" slack="1"/>
<pin id="707" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln388_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="12" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln328_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="12" slack="0"/>
<pin id="716" dir="0" index="1" bw="12" slack="1"/>
<pin id="717" dir="1" index="2" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln388_5_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="0"/>
<pin id="721" dir="0" index="1" bw="12" slack="1"/>
<pin id="722" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388_5/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln388_9_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="12" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_9/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln388_6_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="12" slack="0"/>
<pin id="731" dir="0" index="1" bw="12" slack="1"/>
<pin id="732" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388_6/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln28_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="3" slack="2"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="trunc_ln388_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_r_M_real_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_r_M_imag_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln388_10_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="1"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_10/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="trunc_ln388_11_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_11/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="p_r_M_real_59_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="0"/>
<pin id="761" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_59/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_r_M_imag_65_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_65/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln388_12_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_12/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="p_r_M_real_61_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="0"/>
<pin id="773" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_61/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="p_r_M_imag_67_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_67/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln328_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="9"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln328/13 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln328_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln328/14 "/>
</bind>
</comp>

<comp id="787" class="1004" name="p_r_M_real_63_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_63/14 "/>
</bind>
</comp>

<comp id="791" class="1004" name="p_r_M_imag_69_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="0"/>
<pin id="793" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_69/14 "/>
</bind>
</comp>

<comp id="795" class="1004" name="bitcast_ln36_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="0"/>
<pin id="797" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/25 "/>
</bind>
</comp>

<comp id="799" class="1004" name="bitcast_ln36_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="0"/>
<pin id="801" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_3/25 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add3_i_i290_partset_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="16" slack="0"/>
<pin id="806" dir="0" index="2" bw="16" slack="0"/>
<pin id="807" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add3_i_i290_partset/25 "/>
</bind>
</comp>

<comp id="811" class="1004" name="bitcast_ln37_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="0"/>
<pin id="813" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37/25 "/>
</bind>
</comp>

<comp id="815" class="1004" name="bitcast_ln37_3_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="0"/>
<pin id="817" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37_3/25 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add3_i_i294_partset_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="16" slack="0"/>
<pin id="822" dir="0" index="2" bw="16" slack="0"/>
<pin id="823" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add3_i_i294_partset/25 "/>
</bind>
</comp>

<comp id="827" class="1004" name="bitcast_ln38_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="0"/>
<pin id="829" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/25 "/>
</bind>
</comp>

<comp id="831" class="1004" name="bitcast_ln38_3_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="0"/>
<pin id="833" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38_3/25 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sub3_i_i298_partset_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="16" slack="0"/>
<pin id="838" dir="0" index="2" bw="16" slack="0"/>
<pin id="839" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub3_i_i298_partset/25 "/>
</bind>
</comp>

<comp id="843" class="1004" name="bitcast_ln39_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/26 "/>
</bind>
</comp>

<comp id="847" class="1004" name="bitcast_ln39_3_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="0"/>
<pin id="849" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_3/26 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sub3_i_i302_partset_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="16" slack="0"/>
<pin id="854" dir="0" index="2" bw="16" slack="0"/>
<pin id="855" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub3_i_i302_partset/26 "/>
</bind>
</comp>

<comp id="859" class="1005" name="k2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="7" slack="0"/>
<pin id="861" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k2 "/>
</bind>
</comp>

<comp id="866" class="1005" name="j2_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="873" class="1005" name="m2_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="j1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="m1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="indvar_flatten_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="14" slack="0"/>
<pin id="896" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="901" class="1005" name="trunc_ln17_read_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="7" slack="1"/>
<pin id="903" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17_read "/>
</bind>
</comp>

<comp id="906" class="1005" name="bound_read_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="14" slack="1"/>
<pin id="908" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="911" class="1005" name="add40_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="1"/>
<pin id="913" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add40 "/>
</bind>
</comp>

<comp id="916" class="1005" name="icmp_ln1027_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="920" class="1005" name="icmp_ln1027_8_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_8 "/>
</bind>
</comp>

<comp id="927" class="1005" name="select_ln1027_12_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_12 "/>
</bind>
</comp>

<comp id="932" class="1005" name="trunc_ln1027_18_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="1"/>
<pin id="934" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1027_18 "/>
</bind>
</comp>

<comp id="937" class="1005" name="add40_mid1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="6" slack="1"/>
<pin id="939" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add40_mid1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="select_ln1027_11_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_11 "/>
</bind>
</comp>

<comp id="947" class="1005" name="select_ln1027_13_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="6" slack="1"/>
<pin id="949" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_13 "/>
</bind>
</comp>

<comp id="952" class="1005" name="add_ln1027_2_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="6" slack="1"/>
<pin id="954" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1027_2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="w_7_addr_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="1"/>
<pin id="959" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_7_addr "/>
</bind>
</comp>

<comp id="962" class="1005" name="w_12_addr_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="5" slack="1"/>
<pin id="964" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_12_addr "/>
</bind>
</comp>

<comp id="967" class="1005" name="add_ln28_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="3" slack="2"/>
<pin id="969" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="972" class="1005" name="add_ln29_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="12" slack="1"/>
<pin id="974" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="978" class="1005" name="add_ln30_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="12" slack="1"/>
<pin id="980" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="984" class="1005" name="w_7_load_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="2"/>
<pin id="986" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="w_7_load "/>
</bind>
</comp>

<comp id="990" class="1005" name="w_12_load_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="2"/>
<pin id="992" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="w_12_load "/>
</bind>
</comp>

<comp id="996" class="1005" name="w_7_addr_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="1"/>
<pin id="998" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_7_addr_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="w_12_addr_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="1"/>
<pin id="1003" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_12_addr_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="zext_ln388_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="23"/>
<pin id="1008" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="zext_ln388 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="I_addr_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="12" slack="1"/>
<pin id="1013" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr "/>
</bind>
</comp>

<comp id="1016" class="1005" name="add_ln328_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="12" slack="9"/>
<pin id="1018" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="add_ln328 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="zext_ln388_9_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="64" slack="22"/>
<pin id="1023" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="zext_ln388_9 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="I_addr_15_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="12" slack="1"/>
<pin id="1028" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_15 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="add_ln388_6_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="12" slack="1"/>
<pin id="1033" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln388_6 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="w2_M_real_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="1"/>
<pin id="1038" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w2_M_real "/>
</bind>
</comp>

<comp id="1042" class="1005" name="w2_M_imag_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="1"/>
<pin id="1044" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w2_M_imag "/>
</bind>
</comp>

<comp id="1048" class="1005" name="w_7_addr_2_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="5" slack="1"/>
<pin id="1050" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_7_addr_2 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="w_12_addr_2_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="5" slack="1"/>
<pin id="1055" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_12_addr_2 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="p_r_M_real_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="1"/>
<pin id="1060" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="1064" class="1005" name="p_r_M_imag_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="1"/>
<pin id="1066" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="1070" class="1005" name="zext_ln388_10_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="64" slack="22"/>
<pin id="1072" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="zext_ln388_10 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="I_addr_16_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="12" slack="1"/>
<pin id="1077" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_16 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="p_r_M_real_59_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="1"/>
<pin id="1082" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_59 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="p_r_M_imag_65_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="16" slack="1"/>
<pin id="1088" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_65 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="w12_M_real_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="1"/>
<pin id="1094" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w12_M_real "/>
</bind>
</comp>

<comp id="1098" class="1005" name="w12_M_imag_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="1"/>
<pin id="1100" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w12_M_imag "/>
</bind>
</comp>

<comp id="1104" class="1005" name="p_r_M_real_61_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="1"/>
<pin id="1106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_61 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="p_r_M_imag_67_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="16" slack="1"/>
<pin id="1112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_67 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="mul_i_i_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="16" slack="1"/>
<pin id="1118" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="1121" class="1005" name="mul3_i_i_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="1"/>
<pin id="1123" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i "/>
</bind>
</comp>

<comp id="1126" class="1005" name="mul6_i_i_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="1"/>
<pin id="1128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i "/>
</bind>
</comp>

<comp id="1131" class="1005" name="mul9_i_i_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="1"/>
<pin id="1133" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i "/>
</bind>
</comp>

<comp id="1136" class="1005" name="mul_i_i5_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="16" slack="1"/>
<pin id="1138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i5 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="mul3_i_i5_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="1"/>
<pin id="1143" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i5 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="mul6_i_i5_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="1"/>
<pin id="1148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i5 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="mul9_i_i5_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="1"/>
<pin id="1153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i5 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="mul_i_i6_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="16" slack="1"/>
<pin id="1158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i6 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="mul3_i_i6_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="1"/>
<pin id="1163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i6 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="mul6_i_i6_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="16" slack="1"/>
<pin id="1168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i6 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="mul9_i_i6_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="1"/>
<pin id="1173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i6 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="zext_ln328_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="64" slack="13"/>
<pin id="1178" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln328 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="I_addr_14_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="12" slack="1"/>
<pin id="1183" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_14 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="p_r_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="16" slack="2"/>
<pin id="1188" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r "/>
</bind>
</comp>

<comp id="1192" class="1005" name="p_r_M_imag_71_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="16" slack="2"/>
<pin id="1194" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_71 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="p_r_7_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="16" slack="1"/>
<pin id="1200" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_7 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="p_r_M_real_63_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="1"/>
<pin id="1206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_63 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="p_r_M_imag_69_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="16" slack="2"/>
<pin id="1212" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_69 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="p_r_M_imag_81_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="16" slack="1"/>
<pin id="1218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_81 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="p_r_8_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="16" slack="1"/>
<pin id="1224" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_8 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="p_r_M_imag_82_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="16" slack="1"/>
<pin id="1230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_82 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="p_r_M_real_72_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="2"/>
<pin id="1236" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_72 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="p_r_M_real_70_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="16" slack="2"/>
<pin id="1242" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_70 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="p_r_M_imag_78_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="16" slack="1"/>
<pin id="1248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_78 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="p_r_M_real_75_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="16" slack="1"/>
<pin id="1254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_75 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="p_r_M_imag_83_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="16" slack="1"/>
<pin id="1260" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_83 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="p_r_M_imag_76_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="16" slack="1"/>
<pin id="1266" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_76 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="p_r_M_real_76_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="16" slack="1"/>
<pin id="1272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_76 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="p_r_M_imag_84_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="16" slack="1"/>
<pin id="1278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_84 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="add3_i_i290_partset_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_i290_partset "/>
</bind>
</comp>

<comp id="1287" class="1005" name="add3_i_i294_partset_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="1"/>
<pin id="1289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_i294_partset "/>
</bind>
</comp>

<comp id="1292" class="1005" name="sub3_i_i298_partset_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="2"/>
<pin id="1294" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub3_i_i298_partset "/>
</bind>
</comp>

<comp id="1297" class="1005" name="sub3_i_i302_partset_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub3_i_i302_partset "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="126"><net_src comp="110" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="127" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="144" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="176"><net_src comp="160" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="185" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="240"><net_src comp="217" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="242" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="257"><net_src comp="249" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="167" pin="7"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="167" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="28" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="388" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="397" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="394" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="394" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="32" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="429"><net_src comp="388" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="34" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="388" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="12" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="388" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="34" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="391" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="36" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="437" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="28" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="388" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="437" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="443" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="391" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="470"><net_src comp="425" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="431" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="449" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="425" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="391" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="457" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="422" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="465" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="388" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="473" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="465" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="498" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="481" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="473" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="391" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="422" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="38" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="481" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="38" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="520" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="416" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="512" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="486" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="526" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="565"><net_src comp="28" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="28" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="573"><net_src comp="554" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="583"><net_src comp="574" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="40" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="585" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="593"><net_src comp="560" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="567" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="567" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="594" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="590" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="44" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="567" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="34" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="567" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="12" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="567" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="34" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="560" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="36" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="631" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="28" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="567" pin="3"/><net_sink comp="643" pin=2"/></net>

<net id="656"><net_src comp="631" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="637" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="560" pin="3"/><net_sink comp="651" pin=2"/></net>

<net id="664"><net_src comp="619" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="625" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="643" pin="3"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="619" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="560" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="651" pin="3"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="667" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="659" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="690"><net_src comp="46" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="48" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="46" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="48" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="708"><net_src comp="685" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="718"><net_src comp="692" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="692" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="733"><net_src comp="685" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="734" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="742"><net_src comp="167" pin="7"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="338" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="751" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="758"><net_src comp="167" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="348" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="167" pin="7"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="767" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="338" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="779" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="786"><net_src comp="167" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="348" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="270" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="274" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="54" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="799" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="795" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="814"><net_src comp="278" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="282" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="54" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="815" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="811" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="830"><net_src comp="294" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="298" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="840"><net_src comp="54" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="831" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="827" pin="1"/><net_sink comp="835" pin=2"/></net>

<net id="846"><net_src comp="306" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="310" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="54" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="847" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="843" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="74" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="869"><net_src comp="78" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="876"><net_src comp="82" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="883"><net_src comp="86" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="890"><net_src comp="90" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="897"><net_src comp="94" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="904"><net_src comp="98" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="909"><net_src comp="104" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="914"><net_src comp="405" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="919"><net_src comp="411" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="481" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="930"><net_src comp="486" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="935"><net_src comp="494" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="940"><net_src comp="506" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="945"><net_src comp="567" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="950"><net_src comp="574" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="955"><net_src comp="579" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="960"><net_src comp="110" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="965"><net_src comp="127" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="970"><net_src comp="602" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="975"><net_src comp="607" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="981"><net_src comp="613" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="987"><net_src comp="117" pin="7"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="993"><net_src comp="134" pin="7"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="999"><net_src comp="144" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1004"><net_src comp="151" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1009"><net_src comp="709" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1014"><net_src comp="160" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="1019"><net_src comp="714" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1024"><net_src comp="724" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1029"><net_src comp="177" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1034"><net_src comp="729" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1039"><net_src comp="117" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1045"><net_src comp="134" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1051"><net_src comp="185" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1056"><net_src comp="192" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1061"><net_src comp="743" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1067"><net_src comp="747" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1073"><net_src comp="751" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1078"><net_src comp="201" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="1083"><net_src comp="759" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1089"><net_src comp="763" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1095"><net_src comp="117" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1101"><net_src comp="134" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1107"><net_src comp="771" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1113"><net_src comp="775" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1119"><net_src comp="314" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1124"><net_src comp="318" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1129"><net_src comp="322" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1134"><net_src comp="326" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1139"><net_src comp="330" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1144"><net_src comp="334" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1149"><net_src comp="314" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1154"><net_src comp="318" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1159"><net_src comp="322" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1164"><net_src comp="326" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1169"><net_src comp="330" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1174"><net_src comp="334" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1179"><net_src comp="779" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1184"><net_src comp="209" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1189"><net_src comp="286" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1195"><net_src comp="258" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1201"><net_src comp="290" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1207"><net_src comp="787" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1213"><net_src comp="791" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1219"><net_src comp="258" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1225"><net_src comp="286" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1231"><net_src comp="262" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1237"><net_src comp="266" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1243"><net_src comp="290" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1249"><net_src comp="262" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1255"><net_src comp="266" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1261"><net_src comp="270" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1267"><net_src comp="294" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1273"><net_src comp="298" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1279"><net_src comp="302" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1285"><net_src comp="803" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="1290"><net_src comp="819" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1295"><net_src comp="835" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="1300"><net_src comp="851" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="231" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X | {26 27 }
 - Input state : 
	Port: fft_stage.3_Pipeline_SKIP_X_SKIP_Y : bound | {1 }
	Port: fft_stage.3_Pipeline_SKIP_X_SKIP_Y : trunc_ln17 | {1 }
	Port: fft_stage.3_Pipeline_SKIP_X_SKIP_Y : I | {4 5 6 13 14 }
	Port: fft_stage.3_Pipeline_SKIP_X_SKIP_Y : w_7 | {3 4 5 6 }
	Port: fft_stage.3_Pipeline_SKIP_X_SKIP_Y : w_12 | {3 4 5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln1027 : 1
		trunc_ln1027_17 : 1
		add40 : 2
		icmp_ln1027 : 1
		add_ln1027 : 1
		br_ln1027 : 2
		icmp_ln50 : 1
		j1_16 : 1
		icmp_ln54 : 1
		add_ln57 : 1
		j1_17 : 2
		m1_11 : 2
		j1_18 : 3
		m1_12 : 3
		icmp_ln1027_8 : 1
		select_ln1027_12 : 4
		trunc_ln1027_18 : 5
		trunc_ln1027_19 : 4
		trunc_ln1027_20 : 4
		add40_mid1 : 5
		select_ln1027_14 : 4
		add_ln22 : 1
		k2_5 : 2
		store_ln22 : 2
		store_ln22 : 5
		store_ln22 : 5
		store_ln22 : 3
	State 3
		select_ln1027 : 1
		select_ln1027_11 : 1
		add_ln1027_2 : 1
		w_7_addr : 1
		w_7_load : 2
		w_12_addr : 1
		w_12_load : 2
		trunc_ln1027_21 : 2
		trunc_ln1027_22 : 2
		trunc_ln1027_23 : 2
		add_ln28 : 3
		add_ln29 : 3
		add_ln30 : 4
		icmp_ln40 : 2
		j2_7 : 2
		icmp_ln44 : 2
		add_ln47 : 2
		j2_8 : 3
		m2_5 : 3
		j2_9 : 4
		m2_6 : 4
		store_ln22 : 5
		store_ln22 : 5
	State 4
		w_7_addr_1 : 1
		w_12_addr_1 : 1
		w2_M_real : 2
		w2_M_imag : 2
		add_ln388 : 1
		zext_ln388 : 2
		I_addr : 3
		add_ln328 : 1
		I_load : 4
		add_ln388_5 : 1
		zext_ln388_9 : 2
		I_addr_15 : 3
		add_ln388_6 : 1
		I_load_14 : 4
	State 5
		w_7_addr_2 : 1
		w_12_addr_2 : 1
		w12_M_real : 2
		w12_M_imag : 2
		trunc_ln388 : 1
		p_r_M_real : 2
		trunc_ln388_s : 1
		p_r_M_imag : 2
		I_addr_16 : 1
		trunc_ln388_11 : 1
		p_r_M_real_59 : 2
		trunc_ln388_2 : 1
		p_r_M_imag_65 : 2
		I_load_15 : 2
	State 6
		trunc_ln388_12 : 1
		p_r_M_real_61 : 2
		trunc_ln388_4 : 1
		p_r_M_imag_67 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		I_addr_14 : 1
		I_load_16 : 2
	State 14
		trunc_ln328 : 1
		p_r_M_real_63 : 2
		trunc_ln328_3 : 1
		p_r_M_imag_69 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		bitcast_ln36 : 1
		bitcast_ln36_3 : 1
		add3_i_i290_partset : 2
		bitcast_ln37 : 1
		bitcast_ln37_3 : 1
		add3_i_i294_partset : 2
		bitcast_ln38 : 1
		bitcast_ln38_3 : 1
		sub3_i_i298_partset : 2
	State 26
		store_ln36 : 1
		store_ln37 : 1
		bitcast_ln39 : 1
		bitcast_ln39_3 : 1
		sub3_i_i302_partset : 2
	State 27
		store_ln38 : 1
		store_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_258         |    2    |   109   |   113   |
|          |         grp_fu_262         |    2    |   109   |   113   |
|          |         grp_fu_266         |    2    |   109   |   113   |
|   hadd   |         grp_fu_270         |    2    |   109   |   113   |
|          |         grp_fu_274         |    2    |   109   |   113   |
|          |         grp_fu_278         |    2    |   109   |   113   |
|          |         grp_fu_282         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_286         |    2    |   109   |   113   |
|          |         grp_fu_290         |    2    |   109   |   113   |
|          |         grp_fu_294         |    2    |   109   |   113   |
|   hsub   |         grp_fu_298         |    2    |   109   |   113   |
|          |         grp_fu_302         |    2    |   109   |   113   |
|          |         grp_fu_306         |    2    |   109   |   113   |
|          |         grp_fu_310         |    2    |   109   |   113   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_314         |    2    |    91   |    35   |
|          |         grp_fu_318         |    2    |    91   |    35   |
|   hmul   |         grp_fu_322         |    2    |    91   |    35   |
|          |         grp_fu_326         |    2    |    91   |    35   |
|          |         grp_fu_330         |    2    |    91   |    35   |
|          |         grp_fu_334         |    2    |    91   |    35   |
|----------|----------------------------|---------|---------|---------|
|          |        j1_17_fu_449        |    0    |    0    |    32   |
|          |        m1_11_fu_457        |    0    |    0    |    32   |
|          |        j1_18_fu_465        |    0    |    0    |    32   |
|          |        m1_12_fu_473        |    0    |    0    |    32   |
|          |   select_ln1027_12_fu_486  |    0    |    0    |    32   |
|          |   select_ln1027_14_fu_512  |    0    |    0    |    32   |
|  select  |         k2_5_fu_526        |    0    |    0    |    7    |
|          |    select_ln1027_fu_560    |    0    |    0    |    32   |
|          |   select_ln1027_11_fu_567  |    0    |    0    |    32   |
|          |   select_ln1027_13_fu_574  |    0    |    0    |    6    |
|          |         j2_8_fu_643        |    0    |    0    |    32   |
|          |         m2_5_fu_651        |    0    |    0    |    32   |
|          |         j2_9_fu_659        |    0    |    0    |    32   |
|          |         m2_6_fu_667        |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |        add40_fu_405        |    0    |    0    |    13   |
|          |      add_ln1027_fu_416     |    0    |    0    |    21   |
|          |        j1_16_fu_431        |    0    |    0    |    39   |
|          |       add_ln57_fu_443      |    0    |    0    |    39   |
|          |      add40_mid1_fu_506     |    0    |    0    |    13   |
|          |       add_ln22_fu_520      |    0    |    0    |    14   |
|          |     add_ln1027_2_fu_579    |    0    |    0    |    13   |
|    add   |       add_ln28_fu_602      |    0    |    0    |    10   |
|          |       add_ln29_fu_607      |    0    |    0    |    19   |
|          |       add_ln30_fu_613      |    0    |    0    |    19   |
|          |         j2_7_fu_625        |    0    |    0    |    39   |
|          |       add_ln47_fu_637      |    0    |    0    |    39   |
|          |      add_ln388_fu_704      |    0    |    0    |    19   |
|          |      add_ln328_fu_714      |    0    |    0    |    19   |
|          |     add_ln388_5_fu_719     |    0    |    0    |    19   |
|          |     add_ln388_6_fu_729     |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|          |     icmp_ln1027_fu_411     |    0    |    0    |    12   |
|          |      icmp_ln50_fu_425      |    0    |    0    |    20   |
|   icmp   |      icmp_ln54_fu_437      |    0    |    0    |    20   |
|          |    icmp_ln1027_8_fu_481    |    0    |    0    |    10   |
|          |      icmp_ln40_fu_619      |    0    |    0    |    20   |
|          |      icmp_ln44_fu_631      |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   read   | trunc_ln17_read_read_fu_98 |    0    |    0    |    0    |
|          |   bound_read_read_fu_104   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         grp_fu_338         |    0    |    0    |    0    |
|          |         grp_fu_348         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln1027_fu_397    |    0    |    0    |    0    |
|          |   trunc_ln1027_17_fu_401   |    0    |    0    |    0    |
|          |   trunc_ln1027_18_fu_494   |    0    |    0    |    0    |
|          |   trunc_ln1027_19_fu_498   |    0    |    0    |    0    |
|          |   trunc_ln1027_20_fu_502   |    0    |    0    |    0    |
|   trunc  |   trunc_ln1027_21_fu_590   |    0    |    0    |    0    |
|          |   trunc_ln1027_22_fu_594   |    0    |    0    |    0    |
|          |   trunc_ln1027_23_fu_598   |    0    |    0    |    0    |
|          |     trunc_ln388_fu_739     |    0    |    0    |    0    |
|          |    trunc_ln388_11_fu_755   |    0    |    0    |    0    |
|          |    trunc_ln388_12_fu_767   |    0    |    0    |    0    |
|          |     trunc_ln328_fu_783     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln1027_fu_585     |    0    |    0    |    0    |
|          |      zext_ln27_fu_699      |    0    |    0    |    0    |
|          |      zext_ln388_fu_709     |    0    |    0    |    0    |
|   zext   |     zext_ln388_9_fu_724    |    0    |    0    |    0    |
|          |      zext_ln28_fu_734      |    0    |    0    |    0    |
|          |    zext_ln388_10_fu_751    |    0    |    0    |    0    |
|          |      zext_ln328_fu_779     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_685         |    0    |    0    |    0    |
|          |        tmp_s_fu_692        |    0    |    0    |    0    |
|bitconcatenate| add3_i_i290_partset_fu_803 |    0    |    0    |    0    |
|          | add3_i_i294_partset_fu_819 |    0    |    0    |    0    |
|          | sub3_i_i298_partset_fu_835 |    0    |    0    |    0    |
|          | sub3_i_i302_partset_fu_851 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    40   |   2072  |   2645  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     I_addr_14_reg_1181     |   12   |
|     I_addr_15_reg_1026     |   12   |
|     I_addr_16_reg_1075     |   12   |
|       I_addr_reg_1011      |   12   |
|add3_i_i290_partset_reg_1282|   32   |
|add3_i_i294_partset_reg_1287|   32   |
|     add40_mid1_reg_937     |    6   |
|        add40_reg_911       |    6   |
|    add_ln1027_2_reg_952    |    6   |
|      add_ln28_reg_967      |    3   |
|      add_ln29_reg_972      |   12   |
|      add_ln30_reg_978      |   12   |
|     add_ln328_reg_1016     |   12   |
|    add_ln388_6_reg_1031    |   12   |
|     bound_read_reg_906     |   14   |
|    icmp_ln1027_8_reg_920   |    1   |
|     icmp_ln1027_reg_916    |    1   |
|   indvar_flatten_reg_894   |   14   |
|         j1_reg_880         |   32   |
|         j2_reg_866         |   32   |
|         k2_reg_859         |    7   |
|         m1_reg_887         |   32   |
|         m2_reg_873         |   32   |
|     mul3_i_i5_reg_1141     |   16   |
|     mul3_i_i6_reg_1161     |   16   |
|      mul3_i_i_reg_1121     |   16   |
|     mul6_i_i5_reg_1146     |   16   |
|     mul6_i_i6_reg_1166     |   16   |
|      mul6_i_i_reg_1126     |   16   |
|     mul9_i_i5_reg_1151     |   16   |
|     mul9_i_i6_reg_1171     |   16   |
|      mul9_i_i_reg_1131     |   16   |
|      mul_i_i5_reg_1136     |   16   |
|      mul_i_i6_reg_1156     |   16   |
|      mul_i_i_reg_1116      |   16   |
|       p_r_7_reg_1198       |   16   |
|       p_r_8_reg_1222       |   16   |
|   p_r_M_imag_65_reg_1086   |   16   |
|   p_r_M_imag_67_reg_1110   |   16   |
|   p_r_M_imag_69_reg_1210   |   16   |
|   p_r_M_imag_71_reg_1192   |   16   |
|   p_r_M_imag_76_reg_1264   |   16   |
|   p_r_M_imag_78_reg_1246   |   16   |
|   p_r_M_imag_81_reg_1216   |   16   |
|   p_r_M_imag_82_reg_1228   |   16   |
|   p_r_M_imag_83_reg_1258   |   16   |
|   p_r_M_imag_84_reg_1276   |   16   |
|     p_r_M_imag_reg_1064    |   16   |
|   p_r_M_real_59_reg_1080   |   16   |
|   p_r_M_real_61_reg_1104   |   16   |
|   p_r_M_real_63_reg_1204   |   16   |
|   p_r_M_real_70_reg_1240   |   16   |
|   p_r_M_real_72_reg_1234   |   16   |
|   p_r_M_real_75_reg_1252   |   16   |
|   p_r_M_real_76_reg_1270   |   16   |
|     p_r_M_real_reg_1058    |   16   |
|        p_r_reg_1186        |   16   |
|  select_ln1027_11_reg_942  |   32   |
|  select_ln1027_12_reg_927  |   32   |
|  select_ln1027_13_reg_947  |    6   |
|sub3_i_i298_partset_reg_1292|   32   |
|sub3_i_i302_partset_reg_1297|   32   |
|   trunc_ln1027_18_reg_932  |    3   |
|   trunc_ln17_read_reg_901  |    7   |
|     w12_M_imag_reg_1098    |   16   |
|     w12_M_real_reg_1092    |   16   |
|     w2_M_imag_reg_1042     |   16   |
|     w2_M_real_reg_1036     |   16   |
|    w_12_addr_1_reg_1001    |    5   |
|    w_12_addr_2_reg_1053    |    5   |
|      w_12_addr_reg_962     |    5   |
|      w_12_load_reg_990     |   16   |
|     w_7_addr_1_reg_996     |    5   |
|     w_7_addr_2_reg_1048    |    5   |
|      w_7_addr_reg_957      |    5   |
|      w_7_load_reg_984      |   16   |
|     zext_ln328_reg_1176    |   64   |
|   zext_ln388_10_reg_1070   |   64   |
|    zext_ln388_9_reg_1021   |   64   |
|     zext_ln388_reg_1006    |   64   |
+----------------------------+--------+
|            Total           |  1416  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_117 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_134 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_134 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_167 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_167 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_231 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_231 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_231 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_231 |  p4  |   2  |  12  |   24   ||    9    |
|     grp_fu_258    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_258    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_262    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_262    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_266    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_266    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_270    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_270    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_286    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_286    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_290    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_290    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_294    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_294    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_298    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_298    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_314    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_314    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_318    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_318    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_322    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_322    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_326    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_326    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_330    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_330    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_334    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_334    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1096  ||  19.046 ||   386   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2072  |  2645  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   386  |
|  Register |    -   |    -   |  1416  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   19   |  3488  |  3031  |
+-----------+--------+--------+--------+--------+
