<module name="PWMSS1_EQEP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EQEP_QPOSCNT" acronym="EQEP_QPOSCNT" offset="0x0" width="32" description="">
    <bitfield id="QPOSCNT" width="32" begin="31" end="0" resetval="0x0" description="This 32 bit position counter register counts up/down on every eQEP pulse based on direction input. This counter acts as a position integrator whose count value is proportional to position from a give reference point." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QPOSINIT" acronym="EQEP_QPOSINIT" offset="0x4" width="32" description="">
    <bitfield id="QPOSINIT" width="32" begin="31" end="0" resetval="0x0" description="This register contains the position value that is used to initialize the position counter based on external strobe or index event. The position counter can be initialized through software." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QPOSMAX" acronym="EQEP_QPOSMAX" offset="0x8" width="32" description="">
    <bitfield id="QPOSMAX" width="32" begin="31" end="0" resetval="0x0" description="This register contains the maximum position counter value." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QPOSCMP" acronym="EQEP_QPOSCMP" offset="0xC" width="32" description="">
    <bitfield id="QPOSCMP" width="32" begin="31" end="0" resetval="0x0" description="The position-compare value in this register is compared with the position counter (QPOSCNT field in" range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QPOSILAT" acronym="EQEP_QPOSILAT" offset="0x10" width="32" description="">
    <bitfield id="QPOSILAT" width="32" begin="31" end="0" resetval="0x0" description="The position-counter value is latched into this register on an index event as defined by the QEPCTL[IEL] bits." range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QPOSSLAT" acronym="EQEP_QPOSSLAT" offset="0x14" width="32" description="">
    <bitfield id="QPOSSLAT" width="32" begin="31" end="0" resetval="0x0" description="The position-counter value is latched into this register on strobe event as defined by the QEPCTL[SEL] bits." range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QPOSLAT" acronym="EQEP_QPOSLAT" offset="0x18" width="32" description="">
    <bitfield id="QPOSLAT" width="32" begin="31" end="0" resetval="0x0" description="The position-counter value is latched into this register on unit time out event." range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QUTMR" acronym="EQEP_QUTMR" offset="0x1C" width="32" description="">
    <bitfield id="QUTMR" width="32" begin="31" end="0" resetval="0x0" description="This register acts as time base for unit time event generation. When this timer value matches with unit time period value, unit time event is generated." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QUPRD" acronym="EQEP_QUPRD" offset="0x20" width="32" description="">
    <bitfield id="QUPRD" width="32" begin="31" end="0" resetval="0x0" description="This register contains the period count for unit timer to generate periodic unit time events to latch the eQEP position information at periodic interval and optionally to generate interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QWDTMR" acronym="EQEP_QWDTMR" offset="0x24" width="16" description="">
    <bitfield id="QWDTMR" width="16" begin="15" end="0" resetval="0x0" description="This register acts as time base for watch dog to detect motor stalls. When this timer value matches with watch dog period value, watch dog timeout interrupt is generated. This register is reset upon edge transition in quadrature-clock indicating the motion." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QWDPRD" acronym="EQEP_QWDPRD" offset="0x26" width="16" description="">
    <bitfield id="QWDPRD" width="16" begin="15" end="0" resetval="0x0" description="This register contains the time-out count for the eQEP peripheral watch dog timer. When the watchdog timer value matches the watchdog period value, a watchdog timeout interrupt is generated." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QDECCTL" acronym="EQEP_QDECCTL" offset="0x28" width="16" description="">
    <bitfield id="QSRC" width="2" begin="15" end="14" resetval="0x0" description="Position-counter source selection. 0x0 = Quadrature count mode (QCLK = iCLK, QDIR = iDIR) 0x1 = Direction-count mode (QCLK = xCLK, QDIR = xDIR) 0x2 = UP count mode for frequency measurement (QCLK = xCLK, QDIR = 1) 0x3 = DOWN count mode for frequency measurement (QCLK = xCLK, QDIR = 0)" range="" rwaccess="RW"/>
    <bitfield id="SOEN" width="1" begin="13" end="13" resetval="0x0" description="Sync output-enable 0x0 = Disable position-compare sync output 0x1 = Enable position-compare sync output" range="" rwaccess="RW"/>
    <bitfield id="SPSEL" width="1" begin="12" end="12" resetval="0x0" description="Sync output pin selection 0x0 = Index pin is used for sync output 0x1 = Strobe pin is used for sync output" range="" rwaccess="RW"/>
    <bitfield id="XCR" width="1" begin="11" end="11" resetval="0x0" description="External clock rate 0x0 = 2x resolution: Count the rising/falling edge 0x1 = 1x resolution: Count the rising edge only" range="" rwaccess="RW"/>
    <bitfield id="SWAP" width="1" begin="10" end="10" resetval="0x0" description="Swap quadrature clock inputs. This swaps the input to the quadrature decoder, reversing the counting direction. 0x0 = Quadrature-clock inputs are not swapped 0x1 = Quadrature-clock inputs are swapped" range="" rwaccess="RW"/>
    <bitfield id="IGATE" width="1" begin="9" end="9" resetval="0x0" description="Index pulse gating option 0x0 = Disable gating of Index pulse 0x1 = Gate the index pin with strobe" range="" rwaccess="RW"/>
    <bitfield id="QAP" width="1" begin="8" end="8" resetval="0x0" description="QEPA input polarity 0x0 = No effect 0x1 = Negates QEPA input" range="" rwaccess="RW"/>
    <bitfield id="QBP" width="1" begin="7" end="7" resetval="0x0" description="QEPB input polarity 0x0 = No effect 0x1 = Negates QEPB input" range="" rwaccess="RW"/>
    <bitfield id="QIP" width="1" begin="6" end="6" resetval="0x0" description="QEPI input polarity 0x0 = No effect 0x1 = Negates QEPI input" range="" rwaccess="RW"/>
    <bitfield id="QSP" width="1" begin="5" end="5" resetval="0x0" description="QEPS input polarity 0x0 = No effect 0x1 = Negates QEPS input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QEPCTL" acronym="EQEP_QEPCTL" offset="0x2A" width="16" description="">
    <bitfield id="FREE_SOFT" width="2" begin="15" end="14" resetval="0x0" description="Emulation Control Bits. In the values 0 through 3 listed below, x is different for the four following behaviors. 0x0 = x stops immediately. For QPOSCNT behavior, the stop is on emulation suspend. 0x1 = x continues to count until the rollover. 0x2 = x is unaffected by emulation suspend. 0x3 = x is unaffected by emulation suspend." range="" rwaccess="RW"/>
    <bitfield id="PCRM" width="2" begin="13" end="12" resetval="0x0" description="Position counter reset mode 0x0 = Position counter reset on an index event 0x1 = Position counter reset on the maximum position 0x2 = Position counter reset on the first index event 0x3 = Position counter reset on a unit time event" range="" rwaccess="RW"/>
    <bitfield id="SEI" width="2" begin="11" end="10" resetval="0x0" description="Strobe event initialization of position counter 0x0 = Does nothing (action disabled) 0x1 = Does nothing (action disabled) 0x2 = Initializes the position counter on rising edge of the QEPS signal 0x3 = Clockwise Direction: Initializes the position counter on the rising edge of QEPS strobe. Counter Clockwise Direction: Initializes the position counter on the falling edge of QEPS strobe" range="" rwaccess="RW"/>
    <bitfield id="IEI" width="2" begin="9" end="8" resetval="0x0" description="Index event initialization of position counter 0x0 = Do nothing (action disabled) 0x1 = Do nothing (action disabled) 0x2 = Initializes the position counter on the rising edge of the QEPI signal (QPOSCNT = QPOSINIT) 0x3 = Initializes the position counter on the falling edge of QEPI signal (QPOSCNT = QPOSINIT)" range="" rwaccess="RW"/>
    <bitfield id="SWI" width="1" begin="7" end="7" resetval="0x0" description="Software initialization of position counter 0x0 = Do nothing (action disabled) 0x1 = Initialize position counter, this bit is cleared automatically" range="" rwaccess="RW"/>
    <bitfield id="SEL" width="1" begin="6" end="6" resetval="0x0" description="Strobe event latch of position counter 0x0 = The position counter is latched on the rising edge of QEPS strobe (QPOSSLAT = POSCCNT). Latching on the falling edge can be done by inverting the strobe input using the QSP bit in the 0x1 = Clockwise Direction: Position counter is latched on rising edge of QEPS strobe. Counter Clockwise Direction: Position counter is latched on falling edge of QEPS strobe." range="" rwaccess="RW"/>
    <bitfield id="IEL" width="2" begin="5" end="4" resetval="0x0" description="Index event latch of position counter (software index marker) 0x0 = Reserved 0x1 = Latches position counter on rising edge of the index signal 0x2 = Latches position counter on falling edge of the index signal 0x3 = Software index marker. Latches the position counter and quadrature direction flag on index event marker. The position counter is latched to the" range="" rwaccess="RW"/>
    <bitfield id="PHEN" width="1" begin="3" end="3" resetval="0x0" description="Quadrature position counter enable/software reset 0x0 = Reset the eQEP peripheral internal operating flags/read-only registers. Control/configuration registers are not disturbed by a software reset. 0x1 = eQEP position counter is enabled" range="" rwaccess="RW"/>
    <bitfield id="QCLM" width="1" begin="2" end="2" resetval="0x0" description="eQEP capture latch mode 0x0 = Latch on position counter read by CPU. Capture timer and capture period values are latched into 0x1 = Latch on unit time out. Position counter, capture timer and capture period values are latched into" range="" rwaccess="RW"/>
    <bitfield id="UTE" width="1" begin="1" end="1" resetval="0x0" description="eQEP unit timer enable 0x0 = Disable eQEP unit timer 0x1 = Enable unit timer" range="" rwaccess="RW"/>
    <bitfield id="WDE" width="1" begin="0" end="0" resetval="0x0" description="eQEP watchdog enable 0x0 = Disable the eQEP watchdog timer 0x1 = Enable the eQEP watchdog timer" range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QCAPCTL" acronym="EQEP_QCAPCTL" offset="0x2C" width="16" description="">
    <bitfield id="CEN" width="1" begin="15" end="15" resetval="0x0" description="Enable eQEP capture 0x0 = eQEP capture unit is disabled 0x1 = eQEP capture unit is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="14" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CCPS" width="3" begin="6" end="4" resetval="0x0" description="eQEP capture timer clock prescaler 0x0 = CAPCLK = SYSCLKOUT/1 0x1 = CAPCLK = SYSCLKOUT/2 0x2 = CAPCLK = SYSCLKOUT/4 0x3 = CAPCLK = SYSCLKOUT/8 0x4 = CAPCLK = SYSCLKOUT/16 0x5 = CAPCLK = SYSCLKOUT/32 0x6 = CAPCLK = SYSCLKOUT/64 0x7 = CAPCLK = SYSCLKOUT/128" range="" rwaccess="RW"/>
    <bitfield id="UPPS" width="4" begin="3" end="0" resetval="0x0" description="Unit position event prescaler 0x0 = UPEVNT = QCLK/1 0x1 = UPEVNT = QCLK/2 0x2 = UPEVNT = QCLK/4 0x3 = UPEVNT = QCLK/8 0x4 = UPEVNT = QCLK/16 0x5 = UPEVNT = QCLK/32 0x6 = UPEVNT = QCLK/64 0x7 = UPEVNT = QCLK/128 0x8 = UPEVNT = QCLK/256 0x9 = UPEVNT = QCLK/512 0xA = UPEVNT = QCLK/1024 0xB = UPEVNT = QCLK/2048 0xC = Reserved 0xD = Reserved 0xE = Reserved 0xF = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QPOSCTL" acronym="EQEP_QPOSCTL" offset="0x2E" width="16" description="">
    <bitfield id="PCSHDW" width="1" begin="15" end="15" resetval="0x0" description="Position-compare shadow enable 0x0 = Shadow disabled, load Immediate 0x1 = Shadow enabled" range="" rwaccess="RW"/>
    <bitfield id="PCLOAD" width="1" begin="14" end="14" resetval="0x0" description="Position-compare shadow load mode 0x0 = Load on QPOSCNT = 0 0x1 = Load when QPOSCNT = QPOSCMP" range="" rwaccess="RW"/>
    <bitfield id="PCPOL" width="1" begin="13" end="13" resetval="0x0" description="Polarity of sync output 0x0 = Active HIGH pulse output 0x1 = Active LOW pulse output" range="" rwaccess="RW"/>
    <bitfield id="PCE" width="1" begin="12" end="12" resetval="0x0" description="Position-compare enable/disable 0x0 = Disable position compare unit 0x1 = Enable position compare unit" range="" rwaccess="RW"/>
    <bitfield id="PCSPW" width="12" begin="11" end="0" resetval="0x0" description="Select-position-compare sync output pulse width ... 0x0 = 1 x 4 x SYSCLKOUT cycles 0x1 = 2 x 4 x SYSCLKOUT cycles 0x2 = 3 x 4 x SYSCLKOUT cycles to 4096 x 4 x SYSCLKOUT cycles 0xFFF = 3 x 4 x SYSCLKOUT cycles to 4096 x 4 x SYSCLKOUT cycles" range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QEINT" acronym="EQEP_QEINT" offset="0x30" width="16" description="">
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UTO" width="1" begin="11" end="11" resetval="0x0" description="Unit time out interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="IEL" width="1" begin="10" end="10" resetval="0x0" description="Index event latch interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="SEL" width="1" begin="9" end="9" resetval="0x0" description="Strobe event latch interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PCM" width="1" begin="8" end="8" resetval="0x0" description="Position-compare match interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PCR" width="1" begin="7" end="7" resetval="0x0" description="Position-compare ready interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PCO" width="1" begin="6" end="6" resetval="0x0" description="Position counter overflow interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PCU" width="1" begin="5" end="5" resetval="0x0" description="Position counter underflow interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="WTO" width="1" begin="4" end="4" resetval="0x0" description="Watchdog time out interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="QDC" width="1" begin="3" end="3" resetval="0x0" description="Quadrature direction change interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PHE" width="1" begin="2" end="2" resetval="0x0" description="Quadrature phase error interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="PCE" width="1" begin="1" end="1" resetval="0x0" description="Position counter error interrupt enable 0x0 = Interrupt is disabled 0x1 = Interrupt is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QFLG" acronym="EQEP_QFLG" offset="0x32" width="16" description="">
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UTO" width="1" begin="11" end="11" resetval="0x0" description="Unit time out interrupt flag 0x0 = No interrupt generated 0x1 = Set by eQEP unit timer period match" range="" rwaccess="R"/>
    <bitfield id="IEL" width="1" begin="10" end="10" resetval="0x0" description="Index event latch interrupt flag 0x0 = No interrupt generated 0x1 = This bit is set after latching the QPOSCNT to QPOSILAT" range="" rwaccess="R"/>
    <bitfield id="SEL" width="1" begin="9" end="9" resetval="0x0" description="Strobe event latch interrupt flag 0x0 = No interrupt generated 0x1 = This bit is set after latching the QPOSCNT to" range="" rwaccess="R"/>
    <bitfield id="PCM" width="1" begin="8" end="8" resetval="0x0" description="eQEP compare match event interrupt flag 0x0 = No interrupt generated 0x1 = This bit is set on position-compare match" range="" rwaccess="R"/>
    <bitfield id="PCR" width="1" begin="7" end="7" resetval="0x0" description="Position-compare ready interrupt flag 0x0 = No interrupt generated 0x1 = This bit is set after transferring the shadow register value to the active position compare register." range="" rwaccess="R"/>
    <bitfield id="PCO" width="1" begin="6" end="6" resetval="0x0" description="Position counter overflow interrupt flag 0x0 = No interrupt generated 0x1 = This bit is set on position counter overflow." range="" rwaccess="R"/>
    <bitfield id="PCU" width="1" begin="5" end="5" resetval="0x0" description="Position counter underflow interrupt flag 0x0 = No interrupt generated 0x1 = This bit is set on position counter underflow." range="" rwaccess="R"/>
    <bitfield id="WTO" width="1" begin="4" end="4" resetval="0x0" description="Watchdog timeout interrupt flag 0x0 = No interrupt generated 0x1 = Set by watch dog timeout" range="" rwaccess="R"/>
    <bitfield id="QDC" width="1" begin="3" end="3" resetval="0x0" description="Quadrature direction change interrupt flag 0x0 = No interrupt generated 0x1 = This bit is set during change of direction" range="" rwaccess="R"/>
    <bitfield id="PHE" width="1" begin="2" end="2" resetval="0x0" description="Quadrature phase error interrupt flag 0x0 = No interrupt generated 0x1 = Set on simultaneous transition of QEPA and QEPB" range="" rwaccess="R"/>
    <bitfield id="PCE" width="1" begin="1" end="1" resetval="0x0" description="Position counter error interrupt flag 0x0 = No interrupt generated 0x1 = Position counter error" range="" rwaccess="R"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="Global interrupt status flag 0x0 = No interrupt generated 0x1 = Interrupt was generated" range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QCLR" acronym="EQEP_QCLR" offset="0x34" width="16" description="">
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UTO" width="1" begin="11" end="11" resetval="0x0" description="Clear unit time out interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="IEL" width="1" begin="10" end="10" resetval="0x0" description="Clear index event latch interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="SEL" width="1" begin="9" end="9" resetval="0x0" description="Clear strobe event latch interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="PCM" width="1" begin="8" end="8" resetval="0x0" description="Clear eQEP compare match event interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="PCR" width="1" begin="7" end="7" resetval="0x0" description="Clear position-compare ready interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="PCO" width="1" begin="6" end="6" resetval="0x0" description="Clear position counter overflow interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="PCU" width="1" begin="5" end="5" resetval="0x0" description="Clear position counter underflow interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="WTO" width="1" begin="4" end="4" resetval="0x0" description="Clear watchdog timeout interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="QDC" width="1" begin="3" end="3" resetval="0x0" description="Clear quadrature direction change interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="PHE" width="1" begin="2" end="2" resetval="0x0" description="Clear quadrature phase error interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="PCE" width="1" begin="1" end="1" resetval="0x0" description="Clear position counter error interrupt flag 0x0 = No effect 0x1 = Clears the interrupt flag" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="Global interrupt clear flag 0x0 = No effect 0x1 = Clears the interrupt flag and enables further interrupts to be generated if an event flags is set to 1." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QFRC" acronym="EQEP_QFRC" offset="0x36" width="16" description="">
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UTO" width="1" begin="11" end="11" resetval="0x0" description="Force unit time out interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="IEL" width="1" begin="10" end="10" resetval="0x0" description="Force index event latch interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="SEL" width="1" begin="9" end="9" resetval="0x0" description="Force strobe event latch interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="PCM" width="1" begin="8" end="8" resetval="0x0" description="Force position-compare match interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="PCR" width="1" begin="7" end="7" resetval="0x0" description="Force position-compare ready interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="PCO" width="1" begin="6" end="6" resetval="0x0" description="Force position counter overflow interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="PCU" width="1" begin="5" end="5" resetval="0x0" description="Force position counter underflow interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="WTO" width="1" begin="4" end="4" resetval="0x0" description="Force watchdog time out interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="QDC" width="1" begin="3" end="3" resetval="0x0" description="Force quadrature direction change interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="PHE" width="1" begin="2" end="2" resetval="0x0" description="Force quadrature phase error interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="PCE" width="1" begin="1" end="1" resetval="0x0" description="Force position counter error interrupt 0x0 = No effect 0x1 = Force the interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QEPSTS" acronym="EQEP_QEPSTS" offset="0x38" width="16" description="">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UPEVNT" width="1" begin="7" end="7" resetval="0x0" description="Unit position event flag 0x0 = No unit position event detected 0x1 = Unit position event detected. Write 1 to clear." range="" rwaccess="R"/>
    <bitfield id="FDF" width="1" begin="6" end="6" resetval="0x0" description="Direction on the first index marker. Status of the direction is latched on the first index event marker. 0x0 = Counter-clockwise rotation (or reverse movement) on the first index event 0x1 = Clockwise rotation (or forward movement) on the first index event" range="" rwaccess="R"/>
    <bitfield id="QDF" width="1" begin="5" end="5" resetval="0x0" description="Quadrature direction flag 0x0 = Counter-clockwise rotation (or reverse movement) 0x1 = Clockwise rotation (or forward movement)" range="" rwaccess="R"/>
    <bitfield id="QDLF" width="1" begin="4" end="4" resetval="0x0" description="eQEP direction latch flag. Status of direction is latched on every index event marker. 0x0 = Counter-clockwise rotation (or reverse movement) on index event marker 0x1 = Clockwise rotation (or forward movement) on index event marker" range="" rwaccess="R"/>
    <bitfield id="COEF" width="1" begin="3" end="3" resetval="0x0" description="Capture overflow error flag 0x0 = Sticky bit, cleared by writing 1 0x1 = Overflow occurred in eQEP Capture timer (QEPCTMR)" range="" rwaccess="RW"/>
    <bitfield id="CDEF" width="1" begin="2" end="2" resetval="0x0" description="Capture direction error flag 0x0 = Sticky bit, cleared by writing 1 0x1 = Direction change occurred between the capture position event." range="" rwaccess="RW"/>
    <bitfield id="FIMF" width="1" begin="1" end="1" resetval="0x0" description="First index marker flag 0x0 = Sticky bit, cleared by writing 1 0x1 = Set by first occurrence of index pulse" range="" rwaccess="RW"/>
    <bitfield id="PCEF" width="1" begin="0" end="0" resetval="0x0" description="Position counter error flag. This bit is not sticky and it is updated for every index event. 0x0 = No error occurred during the last index transition. 0x1 = Position counter error" range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QCTMR" acronym="EQEP_QCTMR" offset="0x3A" width="16" description="">
    <bitfield id="QCTMR" width="16" begin="15" end="0" resetval="0x0" description="This register provides time base for edge capture unit." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QCPRD" acronym="EQEP_QCPRD" offset="0x3C" width="16" description="">
    <bitfield id="QCPRD" width="16" begin="15" end="0" resetval="0x0" description="This register holds the period count value between the last successive eQEP position events" range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_QCTMRLAT" acronym="EQEP_QCTMRLAT" offset="0x3E" width="16" description="">
    <bitfield id="QCTMRLAT" width="16" begin="15" end="0" resetval="0x0" description="The eQEP capture timer value can be latched into this register on two events, that is, unit timeout event, reading the eQEP position counter." range="" rwaccess="R"/>
  </register>
  <register id="EQEP_QCPRDLAT" acronym="EQEP_QCPRDLAT" offset="0x40" width="16" description="">
    <bitfield id="QCPRDLAT" width="16" begin="15" end="0" resetval="0x0" description="eQEP capture period value can be latched into this register on two events, that is, unit timeout event, reading the eQEP position counter." range="" rwaccess="RW"/>
  </register>
  <register id="EQEP_REVID" acronym="EQEP_REVID" offset="0x5C" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP Revision" range="" rwaccess="R"/>
  </register>
</module>
