{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726952592783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726952592783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 16:03:12 2024 " "Processing started: Sat Sep 21 16:03:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726952592783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726952592783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ili9341 -c ili9341_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ili9341 -c ili9341_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726952592783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726952593464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726952593464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726952611312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726952611312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ili9341_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ili9341_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ili9341_TB " "Found entity 1: ili9341_TB" {  } { { "ili9341_TB.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_TB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726952611315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726952611315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726952611318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726952611318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ili9341_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ili9341_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ili9341_top " "Found entity 1: ili9341_top" {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726952611325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726952611325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ili9341_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ili9341_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ili9341_controller " "Found entity 1: ili9341_controller" {  } { { "ili9341_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726952611330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726952611330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle ili9341_controller.v(55) " "Verilog HDL Implicit Net warning at ili9341_controller.v(55): created implicit net for \"idle\"" {  } { { "ili9341_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_controller.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726952611336 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state_hambriento ili9341_top.v(80) " "Verilog HDL error at ili9341_top.v(80): object \"state_hambriento\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 80 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611341 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state_hambriento ili9341_top.v(106) " "Verilog HDL error at ili9341_top.v(106): object \"state_hambriento\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 106 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611343 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state_enfermo ili9341_top.v(129) " "Verilog HDL error at ili9341_top.v(129): object \"state_enfermo\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 129 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611344 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state_enfermo ili9341_top.v(136) " "Verilog HDL error at ili9341_top.v(136): object \"state_enfermo\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 136 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611344 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state_triste ili9341_top.v(146) " "Verilog HDL error at ili9341_top.v(146): object \"state_triste\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 146 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611345 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state_triste ili9341_top.v(159) " "Verilog HDL error at ili9341_top.v(159): object \"state_triste\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 159 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611346 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state_cansado ili9341_top.v(175) " "Verilog HDL error at ili9341_top.v(175): object \"state_cansado\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 175 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611347 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state_cansado ili9341_top.v(180) " "Verilog HDL error at ili9341_top.v(180): object \"state_cansado\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 180 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611347 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state_muerto ili9341_top.v(188) " "Verilog HDL error at ili9341_top.v(188): object \"state_muerto\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 188 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611348 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "anim_comer ili9341_top.v(285) " "Verilog HDL error at ili9341_top.v(285): object \"anim_comer\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 285 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611351 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "anim_dormir ili9341_top.v(363) " "Verilog HDL error at ili9341_top.v(363): object \"anim_dormir\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 363 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611353 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "anim_jugar ili9341_top.v(423) " "Verilog HDL error at ili9341_top.v(423): object \"anim_jugar\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 423 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611358 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "anim_curar ili9341_top.v(457) " "Verilog HDL error at ili9341_top.v(457): object \"anim_curar\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 457 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611360 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "anim_temp ili9341_top.v(486) " "Verilog HDL error at ili9341_top.v(486): object \"anim_temp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 486 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611362 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "anim_test ili9341_top.v(511) " "Verilog HDL error at ili9341_top.v(511): object \"anim_test\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ili9341_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_2/ili9341_top.v" 511 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726952611363 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726952611441 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 21 16:03:31 2024 " "Processing ended: Sat Sep 21 16:03:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726952611441 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726952611441 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726952611441 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726952611441 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726952612182 ""}
