Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 48.00 MHz
Info: constraining clock net 'clk_2mhz' to 2.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_pu.
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: Packing LUT-FFs..
Info:      999 LCs used as LUT4 only
Info:      457 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       88 LCs used as DFF only
Info: Packing carries..
Info:       16 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_app.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 332)
Info: promoting clk_2mhz (fanout 162)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 138)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 54)
Info: promoting u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.out_full_q_SB_LUT4_I2_O_SB_LUT4_I2_O [cen] (fanout 72)
Info: promoting u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I3_O [cen] (fanout 32)
Info: Constraining chains...
Info:       23 LCs used to legalise carry chains.
Info: Checksum: 0x6d670d83

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x45e792ce

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1585/ 7680    20%
Info: 	        ICESTORM_RAM:     4/   32    12%
Info: 	               SB_IO:     5/  256     1%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 1484 cells, random placement wirelen = 48635.
Info:     at initial placer iter 0, wirelen = 300
Info:     at initial placer iter 1, wirelen = 282
Info:     at initial placer iter 2, wirelen = 358
Info:     at initial placer iter 3, wirelen = 289
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 319, spread = 7802, legal = 9245; time = 0.07s
Info:     at iteration #2, type ALL: wirelen solved = 595, spread = 6272, legal = 7661; time = 0.04s
Info:     at iteration #3, type ALL: wirelen solved = 964, spread = 6032, legal = 7137; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 1110, spread = 5800, legal = 6860; time = 0.04s
Info:     at iteration #5, type ALL: wirelen solved = 1469, spread = 5402, legal = 6298; time = 0.04s
Info:     at iteration #6, type ALL: wirelen solved = 1630, spread = 5592, legal = 6396; time = 0.03s
Info:     at iteration #7, type ALL: wirelen solved = 1885, spread = 5331, legal = 6242; time = 0.87s
Info:     at iteration #8, type ALL: wirelen solved = 2023, spread = 5382, legal = 6425; time = 0.04s
Info:     at iteration #9, type ALL: wirelen solved = 2220, spread = 5422, legal = 6147; time = 0.54s
Info:     at iteration #10, type ALL: wirelen solved = 2303, spread = 5139, legal = 6136; time = 0.04s
Info:     at iteration #11, type ALL: wirelen solved = 2328, spread = 5098, legal = 6407; time = 0.04s
Info:     at iteration #12, type ALL: wirelen solved = 2351, spread = 5065, legal = 6418; time = 0.03s
Info:     at iteration #13, type ALL: wirelen solved = 2477, spread = 4933, legal = 6248; time = 0.05s
Info:     at iteration #14, type ALL: wirelen solved = 2600, spread = 5007, legal = 6396; time = 0.03s
Info:     at iteration #15, type ALL: wirelen solved = 2580, spread = 5102, legal = 6457; time = 0.05s
Info: HeAP Placer Time: 2.22s
Info:   of which solving equations: 0.48s
Info:   of which spreading cells: 0.07s
Info:   of which strict legalisation: 1.52s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 314, wirelen = 6136
Info:   at iteration #5: temp = 0.000000, timing cost = 272, wirelen = 5061
Info:   at iteration #10: temp = 0.000000, timing cost = 267, wirelen = 4646
Info:   at iteration #15: temp = 0.000000, timing cost = 246, wirelen = 4524
Info:   at iteration #20: temp = 0.000000, timing cost = 209, wirelen = 4345
Info:   at iteration #25: temp = 0.000000, timing cost = 206, wirelen = 4279
Info:   at iteration #30: temp = 0.000000, timing cost = 206, wirelen = 4236
Info:   at iteration #31: temp = 0.000000, timing cost = 208, wirelen = 4222 
Info: SA placement time 1.78s

Info: Max frequency for clock 'clk_2mhz_$glb_clk': 57.22 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock           'clk_pll': 45.89 MHz (FAIL at 48.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 322.06 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_pll          : 2.47 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 9.37 ns
Info: Max delay posedge clk_pll           -> <async>                  : 5.47 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 14.43 ns

Info: Slack histogram:
Info:  legend: * represents 32 endpoint(s)
Info:          + represents [1,32) endpoint(s)
Info: [  -959,  23982) |************************************************************ 
Info: [ 23982,  48923) | 
Info: [ 48923,  73864) |+
Info: [ 73864,  98805) |+
Info: [ 98805, 123746) | 
Info: [123746, 148687) | 
Info: [148687, 173628) | 
Info: [173628, 198569) | 
Info: [198569, 223510) | 
Info: [223510, 248451) | 
Info: [248451, 273392) | 
Info: [273392, 298333) | 
Info: [298333, 323274) | 
Info: [323274, 348215) | 
Info: [348215, 373156) | 
Info: [373156, 398097) | 
Info: [398097, 423038) | 
Info: [423038, 447979) | 
Info: [447979, 472920) | 
Info: [472920, 497861) |*******************************+
Info: Checksum: 0xd3e9173d

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5781 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       25        887 |   25   887 |      4811|       0.12       0.12|
Info:       2000 |      105       1807 |   80   920 |      3904|       0.15       0.27|
Info:       3000 |      331       2581 |  226   774 |      3190|       0.14       0.41|
Info:       4000 |      493       3419 |  162   838 |      2390|       0.13       0.53|
Info:       5000 |      691       4221 |  198   802 |      1641|       0.11       0.65|
Info:       6000 |      874       5038 |  183   817 |       882|       0.14       0.78|
Info:       7000 |     1113       5799 |  239   761 |       206|       0.23       1.01|
Info:       7261 |     1146       6028 |   33   229 |         0|       0.13       1.14|
Info: Routing complete.
Info: Router1 time 1.14s
Info: Checksum: 0x6efe9d9a

Info: Critical path report for clock 'clk_2mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_app.byte_cnt_d_SB_LUT4_O_8_LC.O
Info:  0.9  1.7    Net u_app.byte_cnt_q[8] budget 13.889000 ns (1,20) -> (1,20)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:69.8-76.37
Info:                  ../hdl/demo/app.v:121.21-121.31
Info:  0.7  2.3  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_LC.O
Info:  2.0  4.3    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1] budget 13.889000 ns (1,20) -> (1,24)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  4.9  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:  1.4  6.3    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_O_SB_LUT4_O_I1[0] budget 13.889000 ns (1,24) -> (2,22)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.9  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9  7.7    Net u_app.mem_valid_q_SB_LUT4_I1_O[1] budget 13.889000 ns (2,22) -> (3,22)
Info:                Sink u_app.u_rom.u_rom_blocks[0].u_rom_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.3  Source u_app.u_rom.u_rom_blocks[0].u_rom_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.9 10.2    Net u_app.u_rom.u_rom_blocks[0].u_rom_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2[1] budget 13.889000 ns (3,22) -> (6,24)
Info:                Sink u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.7  Source u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.9 11.6    Net u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2[0] budget 13.888000 ns (6,24) -> (7,24)
Info:                Sink u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RCLKE_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.2  Source u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RCLKE_SB_LUT4_O_LC.O
Info:  3.0 15.2    Net u_app.ram_clke budget 70.788002 ns (7,24) -> (8,23)
Info:                Sink u_app.u_ram.u_ram_blocks[1].u_ram_words[0].u_ram256x16.u_ram40_4k_RAM.RCLKE
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:69.8-76.37
Info:                  ../../common/hdl/ice40/ram.v:146.13-156.51
Info:                  ../../common/hdl/ice40/SB_RAM256x16.v:26.19-26.24
Info:                  ../hdl/demo/app.v:451.4-457.31
Info:  0.1 15.3  Setup u_app.u_ram.u_ram_blocks[1].u_ram_words[0].u_ram256x16.u_ram40_4k_RAM.RCLKE
Info: 4.4 ns logic, 10.9 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.rx_err_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net u_usb_cdc.u_sie.data_d_SB_LUT4_O_8_I1[1] budget 1.395000 ns (10,30) -> (11,29)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  2.3  Source u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.O
Info:  2.5  4.8    Net u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2] budget 1.395000 ns (11,29) -> (11,18)
Info:                Sink u_usb_cdc.u_ctrl_endp.in_dir_q_SB_LUT4_I2_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  5.4  Source u_usb_cdc.u_ctrl_endp.in_dir_q_SB_LUT4_I2_LC.O
Info:  0.9  6.2    Net u_usb_cdc.u_ctrl_endp.byte_cnt_d_SB_LUT4_O_I0_SB_LUT4_O_I1[3] budget 1.395000 ns (11,18) -> (10,17)
Info:                Sink u_usb_cdc.u_sie.data_d_SB_LUT4_O_15_I0_SB_LUT4_O_I3_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  6.7  Source u_usb_cdc.u_sie.data_d_SB_LUT4_O_15_I0_SB_LUT4_O_I3_SB_LUT4_O_1_LC.O
Info:  1.7  8.4    Net u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2[1] budget 1.395000 ns (10,17) -> (10,21)
Info:                Sink u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.0  Source u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_I3_LC.O
Info:  0.9  9.8    Net u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] budget 1.394000 ns (10,21) -> (11,21)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.4  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O_SB_LUT4_O_1_LC.O
Info:  1.4 11.8    Net u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O[0] budget 1.394000 ns (11,21) -> (12,18)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 12.5  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_1_O_SB_LUT4_I0_LC.O
Info:  2.0 14.4    Net u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3] budget 1.401000 ns (12,18) -> (12,13)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 15.1  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.9 16.0    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2] budget 1.401000 ns (12,13) -> (13,13)
Info:                Sink u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 16.5  Source u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9 17.4    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1] budget 1.401000 ns (13,13) -> (12,12)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 18.0  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.9 18.9    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_9_D_SB_LUT4_O_I1[3] budget 1.401000 ns (12,12) -> (12,12)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_9_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 19.3  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_9_D_SB_LUT4_O_LC.I3
Info: 6.7 ns logic, 12.7 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net clk_8mhz budget 60.262001 ns (1,12) -> (1,12)
Info:                Sink $nextpnr_ICESTORM_LC_11.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:62.14-67.49
Info:                  ../../common/hdl/prescaler.v:12.14-12.27
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_11.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_11$O budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.CIN
Info:  0.2  2.2  Source u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.COUT
Info:  0.4  2.6    Net u_prescaler.clk_div4_o_SB_CARRY_I1_CO[2] budget 0.380000 ns (1,12) -> (1,12)
Info:                Sink u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:62.14-67.49
Info:                  ../../common/hdl/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  3.1  Setup u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info: 1.9 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_n.D_IN_0
Info:  1.4  1.4    Net rx_dn budget 20.142000 ns (10,33) -> (10,31)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:85.4-99.31
Info:                  ../../../usb_cdc/sie.v:533.4-543.32
Info:                  ../../../usb_cdc/phy_rx.v:44.18-44.25
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info:  0.7  2.1  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 0.7 ns logic, 1.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net clk_2mhz budget 19.347000 ns (1,12) -> (1,13)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:85.4-99.31
Info:                  ../../../usb_cdc/bulk_endp.v:19.18-19.27
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.7  2.4  Setup u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info: 1.5 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q budget 4.494000 ns (4,20) -> (4,19)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_LC.O
Info:  0.9  3.0    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O[0] budget 1.602000 ns (4,19) -> (3,18)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.O
Info:  1.6  5.2    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O budget 1.602000 ns (3,18) -> (0,17)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9  6.1  Source $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.9  7.0    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce budget 1.602000 ns (0,17) -> (6,14)
Info:                Sink u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  7.1  Setup u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 2.9 ns logic, 4.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.u_phy_tx.nrzi_d_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_LC.O
Info:  1.9  2.7    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.974998 ns (13,27) -> (11,31)
Info:                Sink tx_dp_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.3  Source tx_dp_SB_LUT4_O_LC.O
Info:  1.9  5.1    Net tx_dp budget 40.973999 ns (11,31) -> (9,33)
Info:                Sink u_usb_p.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:85.4-99.31
Info:                  ../../../usb_cdc/sie.v:546.4-553.34
Info:                  ../../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info: 1.4 ns logic, 3.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net in_ready budget 20.834000 ns (2,16) -> (2,17)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:85.4-99.31
Info:                  ../../../usb_cdc/bulk_endp.v:349.20-349.30
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.O
Info:  2.0  4.1    Net u_app.lfsr_q_SB_DFFER_Q_23_E_SB_LUT4_O_I3[1] budget 13.889000 ns (2,17) -> (3,22)
Info:                Sink u_app.u_rom.u_rom_blocks[0].u_rom_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  4.7  Source u_app.u_rom.u_rom_blocks[0].u_rom_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.9  6.6    Net u_app.u_rom.u_rom_blocks[0].u_rom_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2[1] budget 13.889000 ns (3,22) -> (6,24)
Info:                Sink u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  7.1  Source u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.9  8.0    Net u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RCLKE_SB_LUT4_O_I2[0] budget 13.888000 ns (6,24) -> (7,24)
Info:                Sink u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RCLKE_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.5  Source u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.RCLKE_SB_LUT4_O_LC.O
Info:  3.0 11.6    Net u_app.ram_clke budget 70.788002 ns (7,24) -> (8,23)
Info:                Sink u_app.u_ram.u_ram_blocks[1].u_ram_words[0].u_ram256x16.u_ram40_4k_RAM.RCLKE
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:69.8-76.37
Info:                  ../../common/hdl/ice40/ram.v:146.13-156.51
Info:                  ../../common/hdl/ice40/SB_RAM256x16.v:26.19-26.24
Info:                  ../hdl/demo/app.v:451.4-457.31
Info:  0.1 11.7  Setup u_app.u_ram.u_ram_blocks[1].u_ram_words[0].u_ram256x16.u_ram40_4k_RAM.RCLKE
Info: 3.1 ns logic, 8.6 ns routing

Info: Max frequency for clock 'clk_2mhz_$glb_clk': 65.46 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock           'clk_pll': 51.68 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 322.06 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_pll          : 2.11 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 7.06 ns
Info: Max delay posedge clk_pll           -> <async>                  : 5.14 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 11.65 ns

Info: Slack histogram:
Info:  legend: * represents 32 endpoint(s)
Info:          + represents [1,32) endpoint(s)
Info: [  1485,  26303) |************************************************************ 
Info: [ 26303,  51121) | 
Info: [ 51121,  75939) |+
Info: [ 75939, 100757) |+
Info: [100757, 125575) | 
Info: [125575, 150393) | 
Info: [150393, 175211) | 
Info: [175211, 200029) | 
Info: [200029, 224847) | 
Info: [224847, 249665) | 
Info: [249665, 274483) | 
Info: [274483, 299301) | 
Info: [299301, 324119) | 
Info: [324119, 348937) | 
Info: [348937, 373755) | 
Info: [373755, 398573) | 
Info: [398573, 423391) | 
Info: [423391, 448209) | 
Info: [448209, 473027) | 
Info: [473027, 497845) |*******************************+

Info: Program finished normally.
