{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.824694",
   "Default View_TopLeft":"-309,39",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 4120 -y 170 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 4120 -y 190 -defaultsOSRD
preplace port port-id_opad_DataOut1 -pg 1 -lvl 0 -x -10 -y 900 -defaultsOSRD
preplace port port-id_opad_DataOut2 -pg 1 -lvl 0 -x -10 -y 920 -defaultsOSRD
preplace port port-id_opad_deltaT -pg 1 -lvl 0 -x -10 -y 980 -defaultsOSRD
preplace port port-id_opad2_DataOut1 -pg 1 -lvl 0 -x -10 -y 940 -defaultsOSRD
preplace port port-id_opad2_DataOut2 -pg 1 -lvl 0 -x -10 -y 960 -defaultsOSRD
preplace port port-id_opad2_deltaT -pg 1 -lvl 0 -x -10 -y 1010 -defaultsOSRD
preplace port port-id_opad_Ext_POR -pg 1 -lvl 9 -x 4120 -y 820 -defaultsOSRD
preplace port port-id_opad_CLKin -pg 1 -lvl 9 -x 4120 -y 840 -defaultsOSRD
preplace port port-id_opad_CLKin2 -pg 1 -lvl 9 -x 4120 -y 860 -defaultsOSRD
preplace port port-id_opad_DataIn -pg 1 -lvl 9 -x 4120 -y 880 -defaultsOSRD
preplace port port-id_opad_control -pg 1 -lvl 9 -x 4120 -y 900 -defaultsOSRD
preplace port port-id_opad_loadData -pg 1 -lvl 9 -x 4120 -y 920 -defaultsOSRD
preplace port port-id_opad_selDefData -pg 1 -lvl 9 -x 4120 -y 940 -defaultsOSRD
preplace port port-id_opad_serialOutCnt -pg 1 -lvl 9 -x 4120 -y 960 -defaultsOSRD
preplace port port-id_opad_startup -pg 1 -lvl 9 -x 4120 -y 980 -defaultsOSRD
preplace port port-id_opad_cal_control -pg 1 -lvl 9 -x 4120 -y 1000 -defaultsOSRD
preplace port port-id_opad_RST_EXT -pg 1 -lvl 9 -x 4120 -y 1020 -defaultsOSRD
preplace port port-id_opad_CLK -pg 1 -lvl 9 -x 4120 -y 1040 -defaultsOSRD
preplace port port-id_opad2_CLKin -pg 1 -lvl 9 -x 4120 -y 1060 -defaultsOSRD
preplace port port-id_opad2_CLKin2 -pg 1 -lvl 9 -x 4120 -y 1080 -defaultsOSRD
preplace port port-id_opad2_DataIn -pg 1 -lvl 9 -x 4120 -y 1100 -defaultsOSRD
preplace port port-id_opad2_control -pg 1 -lvl 9 -x 4120 -y 1120 -defaultsOSRD
preplace port port-id_opad2_loadData -pg 1 -lvl 9 -x 4120 -y 1140 -defaultsOSRD
preplace port port-id_opad2_selDefData -pg 1 -lvl 9 -x 4120 -y 1160 -defaultsOSRD
preplace port port-id_opad2_serialOutCnt -pg 1 -lvl 9 -x 4120 -y 1180 -defaultsOSRD
preplace port port-id_opad2_startup -pg 1 -lvl 9 -x 4120 -y 1200 -defaultsOSRD
preplace port port-id_opad2_cal_control -pg 1 -lvl 9 -x 4120 -y 1220 -defaultsOSRD
preplace port port-id_opad2_RST_EXT -pg 1 -lvl 9 -x 4120 -y 1240 -defaultsOSRD
preplace port port-id_opad2_CLK -pg 1 -lvl 9 -x 4120 -y 1260 -defaultsOSRD
preplace port port-id_SDI -pg 1 -lvl 9 -x 4120 -y 670 -defaultsOSRD
preplace port port-id_SCK -pg 1 -lvl 9 -x 4120 -y 650 -defaultsOSRD
preplace port port-id_bLDAC -pg 1 -lvl 9 -x 4120 -y 610 -defaultsOSRD
preplace portBus SHDN -pg 1 -lvl 9 -x 4120 -y 440 -defaultsOSRD
preplace portBus Q -pg 1 -lvl 0 -x -10 -y 680 -defaultsOSRD
preplace portBus bCS -pg 1 -lvl 9 -x 4120 -y 630 -defaultsOSRD
preplace portBus FPGA_ID -pg 1 -lvl 0 -x -10 -y 260 -defaultsOSRD
preplace portBus pad1_clk_bSHDN -pg 1 -lvl 9 -x 4120 -y 1490 -defaultsOSRD
preplace portBus pad2_clk_bSHDN -pg 1 -lvl 9 -x 4120 -y 1510 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 3760 -y 270 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 4 -x 1630 -y 820 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2170 -y 150 -defaultsOSRD
preplace inst AxiLiteSlaveSimple_0 -pg 1 -lvl 6 -x 2660 -y 310 -defaultsOSRD
preplace inst TransactRegiMap_0 -pg 1 -lvl 1 -x 210 -y 290 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -x 2660 -y 110 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 7 -x 3190 -y 250 -defaultsOSRD
preplace inst qpix_reg_rtl_0 -pg 1 -lvl 8 -x 3760 -y 1040 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 5 -x 2170 -y 510 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 3 -x 1170 -y 610 -defaultsOSRD
preplace inst qpix_carrier_data_ct_0 -pg 1 -lvl 2 -x 750 -y 580 -defaultsOSRD
preplace inst qpix_carrier_fifo_ct_0 -pg 1 -lvl 4 -x 1630 -y 580 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 210 -y 620 -defaultsOSRD
preplace inst spi_interface_ctrl_0 -pg 1 -lvl 8 -x 3760 -y 640 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 7 -x 3190 -y 530 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 7 -x 3190 -y 650 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 3760 -y 1510 -defaultsOSRD
preplace netloc AxiLiteSlaveSimple_0_addr 1 0 7 20 -30 NJ -30 NJ -30 NJ -30 NJ -30 NJ -30 2850
preplace netloc AxiLiteSlaveSimple_0_req 1 0 7 30 -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 2840
preplace netloc AxiLiteSlaveSimple_0_wdata 1 0 7 40 -10 NJ -10 NJ -10 NJ -10 NJ -10 NJ -10 2830
preplace netloc AxiLiteSlaveSimple_0_wen 1 0 7 50 550 450J 370 NJ 370 NJ 370 1860J 590 NJ 590 2830
preplace netloc Q_0_1 1 0 2 NJ 680 600J
preplace netloc S00_ARESETN_1 1 4 3 1940 300 2490 210 3020
preplace netloc TransactRegiMap_0_DAC_reg1 1 1 6 NJ 390 NJ 390 NJ 390 1850J 600 NJ 600 2850
preplace netloc TransactRegiMap_0_DAC_reg2 1 1 6 370J 400 NJ 400 NJ 400 1840J 610 NJ 610 2830
preplace netloc TransactRegiMap_0_PacketLength 1 1 3 390J 360 NJ 360 1440
preplace netloc TransactRegiMap_0_QpixMask 1 1 1 380 330n
preplace netloc TransactRegiMap_0_SHDN 1 1 8 400J 230 NJ 230 NJ 230 1810J 0 NJ 0 NJ 0 NJ 0 4020J
preplace netloc TransactRegiMap_0_ack 1 1 5 400J 330 NJ 330 NJ 330 1810J 320 2430
preplace netloc TransactRegiMap_0_force_valid 1 1 1 370 450n
preplace netloc TransactRegiMap_0_load_DAC1 1 1 6 390J 380 NJ 380 NJ 380 NJ 380 2340J 510 2930
preplace netloc TransactRegiMap_0_load_DAC2 1 1 6 NJ 410 NJ 410 NJ 410 NJ 410 2320J 520 2920
preplace netloc TransactRegiMap_0_rdata 1 1 5 410J 350 NJ 350 NJ 350 1860J 340 2410
preplace netloc TransactRegiMap_0_reg_0 1 1 7 480 220 NJ 220 1460J 700 NJ 700 NJ 700 2910J 760 3370J
preplace netloc TransactRegiMap_0_reg_1 1 1 7 440 420 NJ 420 NJ 420 1830J 710 NJ 710 2920J 720 3390J
preplace netloc TransactRegiMap_0_reg_2 1 1 7 420 430 NJ 430 NJ 430 NJ 430 NJ 430 2880J 410 3480J
preplace netloc TransactRegiMap_0_reg_3 1 1 7 390 10 NJ 10 NJ 10 NJ 10 2440J 420 NJ 420 3460J
preplace netloc TransactRegiMap_0_reg_4 1 1 7 470 240 NJ 240 NJ 240 2000J 350 2410J 450 NJ 450 3410J
preplace netloc TransactRegiMap_0_reg_5 1 1 7 460 250 NJ 250 NJ 250 2010J 310 2420J 440 NJ 440 3420J
preplace netloc TransactRegiMap_0_reg_6 1 1 7 450 260 NJ 260 NJ 260 1970J 360 2380J 470 2930J 460 3360J
preplace netloc TransactRegiMap_0_reg_7 1 1 7 390 270 NJ 270 NJ 270 1980J 330 2400J 480 2920J 430 3400J
preplace netloc TransactRegiMap_0_reg_8 1 1 7 430 280 NJ 280 NJ 280 1960J 390 2360J 490 2910J 400 3430J
preplace netloc TransactRegiMap_0_reg_9 1 1 7 380 290 NJ 290 NJ 290 1950J 370 2370J 500 2900J 390 3440J
preplace netloc TransactRegiMap_0_reg_a 1 1 7 370 310 NJ 310 1450J 690 NJ 690 NJ 690 2930J 740 3340J
preplace netloc axi_dma_0_s2mm_introut 1 6 2 NJ 130 3530
preplace netloc fifo_generator_0_dout 1 2 2 1010 760 1340
preplace netloc fifo_generator_0_empty 1 2 2 1010 460 1420
preplace netloc fifo_generator_0_valid 1 3 1 1350 590n
preplace netloc opad2_DataOut1_0_1 1 0 8 20J 950 NJ 950 NJ 950 NJ 950 NJ 950 NJ 950 NJ 950 3380J
preplace netloc opad2_DataOut2_0_1 1 0 8 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 3350J
preplace netloc opad2_deltaT_0_1 1 0 8 40J 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ
preplace netloc opad_DataOut1_0_1 1 0 8 NJ 900 NJ 900 NJ 900 1400J 920 1800J 900 NJ 900 NJ 900 NJ
preplace netloc opad_DataOut2_0_1 1 0 8 NJ 920 NJ 920 NJ 920 1330J 930 1950J 920 NJ 920 NJ 920 NJ
preplace netloc opad_deltaT_0_1 1 0 8 40J 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 8 600 460 970 440 NJ 440 1960J 420 2350J 460 2870J 380 3510 440 4010
preplace netloc processing_system7_0_FCLK_CLK1 1 0 9 50 30 NJ 30 950 300 1430 450 1990 290 2470 10 3030 100 3520 100 4000
preplace netloc processing_system7_0_FCLK_RESET0_N 1 3 6 1460 720 1800J 730 NJ 730 2890J 370 3530J 430 3990
preplace netloc qpix_carrier_data_ct_0_qpixCtrlOut 1 2 1 960 540n
preplace netloc qpix_carrier_data_ct_0_qpixCtrlOutValid 1 2 1 980 560n
preplace netloc qpix_carrier_fifo_ct_0_qpix_fifo_ren 1 2 3 1000 340 NJ 340 1810
preplace netloc qpix_reg_rtl_0_opad2_CLK 1 8 1 NJ 1260
preplace netloc qpix_reg_rtl_0_opad2_CLKin 1 8 1 NJ 1060
preplace netloc qpix_reg_rtl_0_opad2_CLKin2 1 8 1 NJ 1080
preplace netloc qpix_reg_rtl_0_opad2_DataIn 1 8 1 NJ 1100
preplace netloc qpix_reg_rtl_0_opad2_RST_EXT 1 8 1 NJ 1240
preplace netloc qpix_reg_rtl_0_opad2_cal_control 1 8 1 NJ 1220
preplace netloc qpix_reg_rtl_0_opad2_control 1 8 1 NJ 1120
preplace netloc qpix_reg_rtl_0_opad2_loadData 1 8 1 NJ 1140
preplace netloc qpix_reg_rtl_0_opad2_selDefData 1 8 1 NJ 1160
preplace netloc qpix_reg_rtl_0_opad2_serialOutCnt 1 8 1 NJ 1180
preplace netloc qpix_reg_rtl_0_opad2_startup 1 8 1 NJ 1200
preplace netloc qpix_reg_rtl_0_opad_CLK 1 8 1 NJ 1040
preplace netloc qpix_reg_rtl_0_opad_CLKin 1 8 1 NJ 840
preplace netloc qpix_reg_rtl_0_opad_CLKin2 1 8 1 NJ 860
preplace netloc qpix_reg_rtl_0_opad_DataIn 1 8 1 NJ 880
preplace netloc qpix_reg_rtl_0_opad_Ext_POR 1 8 1 NJ 820
preplace netloc qpix_reg_rtl_0_opad_RST_EXT 1 8 1 NJ 1020
preplace netloc qpix_reg_rtl_0_opad_cal_control 1 8 1 NJ 1000
preplace netloc qpix_reg_rtl_0_opad_control 1 8 1 NJ 900
preplace netloc qpix_reg_rtl_0_opad_loadData 1 8 1 NJ 920
preplace netloc qpix_reg_rtl_0_opad_selDefData 1 8 1 NJ 940
preplace netloc qpix_reg_rtl_0_opad_serialOutCnt 1 8 1 NJ 960
preplace netloc qpix_reg_rtl_0_opad_startup 1 8 1 NJ 980
preplace netloc qpix_reg_rtl_0_sample_valid 1 1 8 590 320 NJ 320 1330J 710 1810J 750 NJ 750 NJ 750 3470J 740 3990
preplace netloc spi_interface_ctrl_0_SCK 1 8 1 NJ 650
preplace netloc spi_interface_ctrl_0_SDI 1 8 1 NJ 670
preplace netloc spi_interface_ctrl_0_bCS 1 8 1 NJ 630
preplace netloc spi_interface_ctrl_0_bLDAC 1 8 1 NJ 610
preplace netloc xlconcat_1_dout 1 7 1 3490 530n
preplace netloc xlconcat_2_dout 1 7 1 3470 650n
preplace netloc xlconstant_0_dout 1 1 7 580 470 990 450 1400 470 1820J 720 NJ 720 2900J 730 3450J
preplace netloc xlconstant_1_dout 1 8 1 4100 1490n
preplace netloc FPGA_ID_1 1 0 1 N 260
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 1 2910 90n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 2480 140n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 2420 70n
preplace netloc axi_mem_intercon_M00_AXI 1 7 1 N 250
preplace netloc axis_data_fifo_0_M_AXIS 1 5 1 2330 90n
preplace netloc processing_system7_0_DDR 1 8 1 NJ 170
preplace netloc processing_system7_0_FIXED_IO 1 8 1 NJ 190
preplace netloc processing_system7_0_M_AXI_GP0 1 4 5 2020 400 2390J 410 2860J 110 NJ 110 3990
preplace netloc qpix_carrier_fifo_ct_0_S_AXI_0 1 4 1 1960 490n
levelinfo -pg 1 -10 210 750 1170 1630 2170 2660 3190 3760 4120
pagesize -pg 1 -db -bbox -sgen -170 -40 4320 1570
"
}
0
