
VFD_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004044  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08004150  08004150  00014150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004338  08004338  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08004338  08004338  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004338  08004338  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004338  08004338  00014338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800433c  0800433c  0001433c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08004340  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000014  08004354  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  08004354  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a42f  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019f3  00000000  00000000  0002a46c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b70  00000000  00000000  0002be60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ad0  00000000  00000000  0002c9d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cbc  00000000  00000000  0002d4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb68  00000000  00000000  0004415c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084806  00000000  00000000  0004fcc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d44ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e40  00000000  00000000  000d4520  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	08004138 	.word	0x08004138

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	08004138 	.word	0x08004138

0800014c <nrf24l01p_spi_ss>:
#define PB1 (HAL_GPIO_ReadPin(PB1_GPIO_Port, PB1_Pin))
#define PB2 (HAL_GPIO_ReadPin(PB2_GPIO_Port, PB2_Pin))


void nrf24l01p_spi_ss(nrf24l01p_spi_ss_level_t level)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	// we will transmit data to nRF, MSB FIRST
	if (!level)
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	2b00      	cmp	r3, #0
 800015a:	d107      	bne.n	800016c <nrf24l01p_spi_ss+0x20>
		hspi2.Instance->CR1 &= ~(SPI_CR1_LSBFIRST);
 800015c:	4b0e      	ldr	r3, [pc, #56]	; (8000198 <nrf24l01p_spi_ss+0x4c>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	681a      	ldr	r2, [r3, #0]
 8000162:	4b0d      	ldr	r3, [pc, #52]	; (8000198 <nrf24l01p_spi_ss+0x4c>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800016a:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(SPI2_nRF_CSn_GPIO_Port, SPI2_nRF_CSn_Pin, level);
 800016c:	79fb      	ldrb	r3, [r7, #7]
 800016e:	461a      	mov	r2, r3
 8000170:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000174:	4809      	ldr	r0, [pc, #36]	; (800019c <nrf24l01p_spi_ss+0x50>)
 8000176:	f001 ff72 	bl	800205e <HAL_GPIO_WritePin>
	// we will transmit data to VFD, LSB FIRST
	if (level)
 800017a:	79fb      	ldrb	r3, [r7, #7]
 800017c:	2b00      	cmp	r3, #0
 800017e:	d007      	beq.n	8000190 <nrf24l01p_spi_ss+0x44>
		hspi2.Instance->CR1 |= SPI_CR1_LSBFIRST;
 8000180:	4b05      	ldr	r3, [pc, #20]	; (8000198 <nrf24l01p_spi_ss+0x4c>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	681a      	ldr	r2, [r3, #0]
 8000186:	4b04      	ldr	r3, [pc, #16]	; (8000198 <nrf24l01p_spi_ss+0x4c>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800018e:	601a      	str	r2, [r3, #0]
}
 8000190:	bf00      	nop
 8000192:	3708      	adds	r7, #8
 8000194:	46bd      	mov	sp, r7
 8000196:	bd80      	pop	{r7, pc}
 8000198:	2000004c 	.word	0x2000004c
 800019c:	40010c00 	.word	0x40010c00

080001a0 <nrf24l01p_spi_rw>:

uint8_t nrf24l01p_spi_rw(uint8_t value)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b086      	sub	sp, #24
 80001a4:	af02      	add	r7, sp, #8
 80001a6:	4603      	mov	r3, r0
 80001a8:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	HAL_SPI_TransmitReceive(&hspi2, &value, &data, 1, 100);
 80001aa:	f107 020f 	add.w	r2, r7, #15
 80001ae:	1df9      	adds	r1, r7, #7
 80001b0:	2364      	movs	r3, #100	; 0x64
 80001b2:	9300      	str	r3, [sp, #0]
 80001b4:	2301      	movs	r3, #1
 80001b6:	4804      	ldr	r0, [pc, #16]	; (80001c8 <nrf24l01p_spi_rw+0x28>)
 80001b8:	f003 fd4a 	bl	8003c50 <HAL_SPI_TransmitReceive>
	return data;
 80001bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80001be:	4618      	mov	r0, r3
 80001c0:	3710      	adds	r7, #16
 80001c2:	46bd      	mov	sp, r7
 80001c4:	bd80      	pop	{r7, pc}
 80001c6:	bf00      	nop
 80001c8:	2000004c 	.word	0x2000004c

080001cc <vfd_spi_cs>:


void vfd_spi_cs(vfd_cs_t cs)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	4603      	mov	r3, r0
 80001d4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, cs);
 80001d6:	79fb      	ldrb	r3, [r7, #7]
 80001d8:	461a      	mov	r2, r3
 80001da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001de:	4803      	ldr	r0, [pc, #12]	; (80001ec <vfd_spi_cs+0x20>)
 80001e0:	f001 ff3d 	bl	800205e <HAL_GPIO_WritePin>
}
 80001e4:	bf00      	nop
 80001e6:	3708      	adds	r7, #8
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bd80      	pop	{r7, pc}
 80001ec:	40010c00 	.word	0x40010c00

080001f0 <vfd_spi_tx>:

void vfd_spi_tx(uint8_t *pData, uint16_t Size)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b082      	sub	sp, #8
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]
 80001f8:	460b      	mov	r3, r1
 80001fa:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi2, pData, Size, 100);
 80001fc:	887a      	ldrh	r2, [r7, #2]
 80001fe:	2364      	movs	r3, #100	; 0x64
 8000200:	6879      	ldr	r1, [r7, #4]
 8000202:	4803      	ldr	r0, [pc, #12]	; (8000210 <vfd_spi_tx+0x20>)
 8000204:	f003 fbe8 	bl	80039d8 <HAL_SPI_Transmit>
}
 8000208:	bf00      	nop
 800020a:	3708      	adds	r7, #8
 800020c:	46bd      	mov	sp, r7
 800020e:	bd80      	pop	{r7, pc}
 8000210:	2000004c 	.word	0x2000004c

08000214 <do_microrl>:


void do_microrl(void)
{
 8000214:	b480      	push	{r7}
 8000216:	af00      	add	r7, sp, #0
	return;
 8000218:	bf00      	nop
}
 800021a:	46bd      	mov	sp, r7
 800021c:	bc80      	pop	{r7}
 800021e:	4770      	bx	lr

08000220 <do_vfd_init>:


void do_vfd_init(void)
{
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b090      	sub	sp, #64	; 0x40
 8000224:	af00      	add	r7, sp, #0
#define FULL_DEMO (0)
	vfd_spi_cs(VFD_CS_HIGH);
 8000226:	2001      	movs	r0, #1
 8000228:	f7ff ffd0 	bl	80001cc <vfd_spi_cs>
	HAL_GPIO_WritePin(HV_EN_GPIO_Port, HV_EN_Pin, 1);
 800022c:	2201      	movs	r2, #1
 800022e:	2120      	movs	r1, #32
 8000230:	4853      	ldr	r0, [pc, #332]	; (8000380 <do_vfd_init+0x160>)
 8000232:	f001 ff14 	bl	800205e <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000236:	200a      	movs	r0, #10
 8000238:	f001 fc6e 	bl	8001b18 <HAL_Delay>

	vfd_init(); // init display, 11 digits 17 segments
 800023c:	f001 fba6 	bl	800198c <vfd_init>
	vfd_leds(0); // disable leds
 8000240:	2000      	movs	r0, #0
 8000242:	f001 fb7f 	bl	8001944 <vfd_leds>

	for (int i = 0; i < sizeof(vfd.arr1); i++) {
 8000246:	2300      	movs	r3, #0
 8000248:	63fb      	str	r3, [r7, #60]	; 0x3c
 800024a:	e007      	b.n	800025c <do_vfd_init+0x3c>
		vfd.arr1[i] = 0xFF;
 800024c:	4a4d      	ldr	r2, [pc, #308]	; (8000384 <do_vfd_init+0x164>)
 800024e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000250:	4413      	add	r3, r2
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(vfd.arr1); i++) {
 8000256:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000258:	3301      	adds	r3, #1
 800025a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800025c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800025e:	2b20      	cmp	r3, #32
 8000260:	d9f4      	bls.n	800024c <do_vfd_init+0x2c>
	}

	vfd_update();
 8000262:	f001 fb47 	bl	80018f4 <vfd_update>
	vfd_control(true, 0b111);
 8000266:	2107      	movs	r1, #7
 8000268:	2001      	movs	r0, #1
 800026a:	f001 fba3 	bl	80019b4 <vfd_control>
		HAL_Delay(500);
		do_microrl();
	}

	//erase everything... just in case
	vfd_clear_buf();
 800026e:	f001 fb27 	bl	80018c0 <vfd_clear_buf>

	// fill everything
	for (int j = 1; j < 15; j++) {
 8000272:	2301      	movs	r3, #1
 8000274:	63bb      	str	r3, [r7, #56]	; 0x38
 8000276:	e03b      	b.n	80002f0 <do_vfd_init+0xd0>
		uint32_t temp = 1 << j;
 8000278:	2201      	movs	r2, #1
 800027a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800027c:	fa02 f303 	lsl.w	r3, r2, r3
 8000280:	627b      	str	r3, [r7, #36]	; 0x24
		for (int i = 1; i < 11; i++) {
 8000282:	2301      	movs	r3, #1
 8000284:	637b      	str	r3, [r7, #52]	; 0x34
 8000286:	e026      	b.n	80002d6 <do_vfd_init+0xb6>
			for (int b = 0; b < 3; b++) {
 8000288:	2300      	movs	r3, #0
 800028a:	633b      	str	r3, [r7, #48]	; 0x30
 800028c:	e01d      	b.n	80002ca <do_vfd_init+0xaa>
				vfd.arr2[i][b] |= (temp >> (b << 3)) & 0xFF;
 800028e:	493d      	ldr	r1, [pc, #244]	; (8000384 <do_vfd_init+0x164>)
 8000290:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000292:	4613      	mov	r3, r2
 8000294:	005b      	lsls	r3, r3, #1
 8000296:	4413      	add	r3, r2
 8000298:	18ca      	adds	r2, r1, r3
 800029a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800029c:	4413      	add	r3, r2
 800029e:	781a      	ldrb	r2, [r3, #0]
 80002a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80002a2:	00db      	lsls	r3, r3, #3
 80002a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80002a6:	fa21 f303 	lsr.w	r3, r1, r3
 80002aa:	b2db      	uxtb	r3, r3
 80002ac:	4313      	orrs	r3, r2
 80002ae:	b2d8      	uxtb	r0, r3
 80002b0:	4934      	ldr	r1, [pc, #208]	; (8000384 <do_vfd_init+0x164>)
 80002b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80002b4:	4613      	mov	r3, r2
 80002b6:	005b      	lsls	r3, r3, #1
 80002b8:	4413      	add	r3, r2
 80002ba:	18ca      	adds	r2, r1, r3
 80002bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80002be:	4413      	add	r3, r2
 80002c0:	4602      	mov	r2, r0
 80002c2:	701a      	strb	r2, [r3, #0]
			for (int b = 0; b < 3; b++) {
 80002c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80002c6:	3301      	adds	r3, #1
 80002c8:	633b      	str	r3, [r7, #48]	; 0x30
 80002ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80002cc:	2b02      	cmp	r3, #2
 80002ce:	ddde      	ble.n	800028e <do_vfd_init+0x6e>
		for (int i = 1; i < 11; i++) {
 80002d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80002d2:	3301      	adds	r3, #1
 80002d4:	637b      	str	r3, [r7, #52]	; 0x34
 80002d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80002d8:	2b0a      	cmp	r3, #10
 80002da:	ddd5      	ble.n	8000288 <do_vfd_init+0x68>
			}
		}
		vfd_update();
 80002dc:	f001 fb0a 	bl	80018f4 <vfd_update>
		HAL_Delay(100);
 80002e0:	2064      	movs	r0, #100	; 0x64
 80002e2:	f001 fc19 	bl	8001b18 <HAL_Delay>
		do_microrl();
 80002e6:	f7ff ff95 	bl	8000214 <do_microrl>
	for (int j = 1; j < 15; j++) {
 80002ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80002ec:	3301      	adds	r3, #1
 80002ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80002f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80002f2:	2b0e      	cmp	r3, #14
 80002f4:	ddc0      	ble.n	8000278 <do_vfd_init+0x58>
	}

	const uint32_t arr[] = {
 80002f6:	4b24      	ldr	r3, [pc, #144]	; (8000388 <do_vfd_init+0x168>)
 80002f8:	1d3c      	adds	r4, r7, #4
 80002fa:	461d      	mov	r5, r3
 80002fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000300:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000304:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			VFD_SYM_BRACKET_LEFT,
			VFD_SYM_SMALL_ARROW_RIGHT,
			VFD_SYM_DCC,
	};

	for (int j = 0; j < sizeof(arr)/sizeof(arr[0]); j++) {
 8000308:	2300      	movs	r3, #0
 800030a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800030c:	e013      	b.n	8000336 <do_vfd_init+0x116>
		vfd_set_symbols(arr[j]);
 800030e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000310:	009b      	lsls	r3, r3, #2
 8000312:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000316:	4413      	add	r3, r2
 8000318:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800031c:	4618      	mov	r0, r3
 800031e:	f001 fa1d 	bl	800175c <vfd_set_symbols>
		vfd_update();
 8000322:	f001 fae7 	bl	80018f4 <vfd_update>
		HAL_Delay(50);
 8000326:	2032      	movs	r0, #50	; 0x32
 8000328:	f001 fbf6 	bl	8001b18 <HAL_Delay>
		do_microrl();
 800032c:	f7ff ff72 	bl	8000214 <do_microrl>
	for (int j = 0; j < sizeof(arr)/sizeof(arr[0]); j++) {
 8000330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000332:	3301      	adds	r3, #1
 8000334:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000338:	2b07      	cmp	r3, #7
 800033a:	d9e8      	bls.n	800030e <do_vfd_init+0xee>
	}

	for (int j = 0; j < 17; j++) {
 800033c:	2300      	movs	r3, #0
 800033e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000340:	e010      	b.n	8000364 <do_vfd_init+0x144>
		vfd_set_symbols(1<<j);
 8000342:	2201      	movs	r2, #1
 8000344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000346:	fa02 f303 	lsl.w	r3, r2, r3
 800034a:	4618      	mov	r0, r3
 800034c:	f001 fa06 	bl	800175c <vfd_set_symbols>
		vfd_update();
 8000350:	f001 fad0 	bl	80018f4 <vfd_update>
		HAL_Delay(50);
 8000354:	2032      	movs	r0, #50	; 0x32
 8000356:	f001 fbdf 	bl	8001b18 <HAL_Delay>
		do_microrl();
 800035a:	f7ff ff5b 	bl	8000214 <do_microrl>
	for (int j = 0; j < 17; j++) {
 800035e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000360:	3301      	adds	r3, #1
 8000362:	62bb      	str	r3, [r7, #40]	; 0x28
 8000364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000366:	2b10      	cmp	r3, #16
 8000368:	ddeb      	ble.n	8000342 <do_vfd_init+0x122>
	}

	vfd_clear_buf();
 800036a:	f001 faa9 	bl	80018c0 <vfd_clear_buf>
	HAL_Delay(500);
 800036e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000372:	f001 fbd1 	bl	8001b18 <HAL_Delay>
}
 8000376:	bf00      	nop
 8000378:	3740      	adds	r7, #64	; 0x40
 800037a:	46bd      	mov	sp, r7
 800037c:	bdb0      	pop	{r4, r5, r7, pc}
 800037e:	bf00      	nop
 8000380:	40010c00 	.word	0x40010c00
 8000384:	200000f8 	.word	0x200000f8
 8000388:	08004150 	.word	0x08004150

0800038c <do_test_buttons>:


void do_test_buttons(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 100)
 8000390:	f001 fbb8 	bl	8001b04 <HAL_GetTick>
 8000394:	4602      	mov	r2, r0
 8000396:	4b19      	ldr	r3, [pc, #100]	; (80003fc <do_test_buttons+0x70>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	1ad3      	subs	r3, r2, r3
 800039c:	2b63      	cmp	r3, #99	; 0x63
 800039e:	d92b      	bls.n	80003f8 <do_test_buttons+0x6c>
		return;
	last_time = HAL_GetTick();
 80003a0:	f001 fbb0 	bl	8001b04 <HAL_GetTick>
 80003a4:	4603      	mov	r3, r0
 80003a6:	4a15      	ldr	r2, [pc, #84]	; (80003fc <do_test_buttons+0x70>)
 80003a8:	6013      	str	r3, [r2, #0]
	if (PB1 || PB2)
 80003aa:	2102      	movs	r1, #2
 80003ac:	4814      	ldr	r0, [pc, #80]	; (8000400 <do_test_buttons+0x74>)
 80003ae:	f001 fe3f 	bl	8002030 <HAL_GPIO_ReadPin>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d106      	bne.n	80003c6 <do_test_buttons+0x3a>
 80003b8:	2104      	movs	r1, #4
 80003ba:	4811      	ldr	r0, [pc, #68]	; (8000400 <do_test_buttons+0x74>)
 80003bc:	f001 fe38 	bl	8002030 <HAL_GPIO_ReadPin>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d019      	beq.n	80003fa <do_test_buttons+0x6e>
	{
		if (PB1)
 80003c6:	2102      	movs	r1, #2
 80003c8:	480d      	ldr	r0, [pc, #52]	; (8000400 <do_test_buttons+0x74>)
 80003ca:	f001 fe31 	bl	8002030 <HAL_GPIO_ReadPin>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d008      	beq.n	80003e6 <do_test_buttons+0x5a>
		{
			vfd_leds(0b0100);
 80003d4:	2004      	movs	r0, #4
 80003d6:	f001 fab5 	bl	8001944 <vfd_leds>
			vfd_put_string("PB1 OKAY");
 80003da:	480a      	ldr	r0, [pc, #40]	; (8000404 <do_test_buttons+0x78>)
 80003dc:	f001 f938 	bl	8001650 <vfd_put_string>
			vfd_update();
 80003e0:	f001 fa88 	bl	80018f4 <vfd_update>
 80003e4:	e009      	b.n	80003fa <do_test_buttons+0x6e>
		}
		else
		{
			vfd_leds(0b0010);
 80003e6:	2002      	movs	r0, #2
 80003e8:	f001 faac 	bl	8001944 <vfd_leds>
			vfd_put_string("PB2 OKAY");
 80003ec:	4806      	ldr	r0, [pc, #24]	; (8000408 <do_test_buttons+0x7c>)
 80003ee:	f001 f92f 	bl	8001650 <vfd_put_string>
			vfd_update();
 80003f2:	f001 fa7f 	bl	80018f4 <vfd_update>
 80003f6:	e000      	b.n	80003fa <do_test_buttons+0x6e>
		return;
 80003f8:	bf00      	nop
		}
	}
}
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	20000030 	.word	0x20000030
 8000400:	40010c00 	.word	0x40010c00
 8000404:	08004170 	.word	0x08004170
 8000408:	0800417c 	.word	0x0800417c

0800040c <do_led>:

void do_led(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 500)
 8000410:	f001 fb78 	bl	8001b04 <HAL_GetTick>
 8000414:	4602      	mov	r2, r0
 8000416:	4b09      	ldr	r3, [pc, #36]	; (800043c <do_led+0x30>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	1ad3      	subs	r3, r2, r3
 800041c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000420:	d30a      	bcc.n	8000438 <do_led+0x2c>
		return;
	last_time = HAL_GetTick();
 8000422:	f001 fb6f 	bl	8001b04 <HAL_GetTick>
 8000426:	4603      	mov	r3, r0
 8000428:	4a04      	ldr	r2, [pc, #16]	; (800043c <do_led+0x30>)
 800042a:	6013      	str	r3, [r2, #0]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800042c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000430:	4803      	ldr	r0, [pc, #12]	; (8000440 <do_led+0x34>)
 8000432:	f001 fe2c 	bl	800208e <HAL_GPIO_TogglePin>
 8000436:	e000      	b.n	800043a <do_led+0x2e>
		return;
 8000438:	bf00      	nop
}
 800043a:	bd80      	pop	{r7, pc}
 800043c:	20000034 	.word	0x20000034
 8000440:	40011000 	.word	0x40011000

08000444 <read.6665>:

void do_fram_test(void)
{
	bool read(void)
	{
 8000444:	b580      	push	{r7, lr}
 8000446:	b088      	sub	sp, #32
 8000448:	af04      	add	r7, sp, #16
 800044a:	f8c7 c004 	str.w	ip, [r7, #4]
		uint8_t temp;
		HAL_I2C_Mem_Read(&hi2c1, 0b10100000, 0x42, 1, &temp, 1, 10);
 800044e:	230a      	movs	r3, #10
 8000450:	9302      	str	r3, [sp, #8]
 8000452:	2301      	movs	r3, #1
 8000454:	9301      	str	r3, [sp, #4]
 8000456:	f107 030f 	add.w	r3, r7, #15
 800045a:	9300      	str	r3, [sp, #0]
 800045c:	2301      	movs	r3, #1
 800045e:	2242      	movs	r2, #66	; 0x42
 8000460:	21a0      	movs	r1, #160	; 0xa0
 8000462:	480f      	ldr	r0, [pc, #60]	; (80004a0 <read.6665+0x5c>)
 8000464:	f002 f86a 	bl	800253c <HAL_I2C_Mem_Read>
		if (temp != 0x42)
 8000468:	7bfb      	ldrb	r3, [r7, #15]
 800046a:	2b42      	cmp	r3, #66	; 0x42
 800046c:	d001      	beq.n	8000472 <read.6665+0x2e>
			return false;
 800046e:	2300      	movs	r3, #0
 8000470:	e012      	b.n	8000498 <read.6665+0x54>
		HAL_I2C_Mem_Read(&hi2c1, 0b10100010, 0x5A, 1, &temp, 1, 10);
 8000472:	230a      	movs	r3, #10
 8000474:	9302      	str	r3, [sp, #8]
 8000476:	2301      	movs	r3, #1
 8000478:	9301      	str	r3, [sp, #4]
 800047a:	f107 030f 	add.w	r3, r7, #15
 800047e:	9300      	str	r3, [sp, #0]
 8000480:	2301      	movs	r3, #1
 8000482:	225a      	movs	r2, #90	; 0x5a
 8000484:	21a2      	movs	r1, #162	; 0xa2
 8000486:	4806      	ldr	r0, [pc, #24]	; (80004a0 <read.6665+0x5c>)
 8000488:	f002 f858 	bl	800253c <HAL_I2C_Mem_Read>
		if (temp != 0xA5)
 800048c:	7bfb      	ldrb	r3, [r7, #15]
 800048e:	2ba5      	cmp	r3, #165	; 0xa5
 8000490:	d001      	beq.n	8000496 <read.6665+0x52>
			return false;
 8000492:	2300      	movs	r3, #0
 8000494:	e000      	b.n	8000498 <read.6665+0x54>
		return true;
 8000496:	2301      	movs	r3, #1
	}
 8000498:	4618      	mov	r0, r3
 800049a:	3710      	adds	r7, #16
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	200000a4 	.word	0x200000a4

080004a4 <do_fram_test>:
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b0c6      	sub	sp, #280	; 0x118
 80004a8:	af04      	add	r7, sp, #16
void do_fram_test(void)
 80004aa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80004ae:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
		HAL_I2C_Mem_Write(&hi2c1, 0b10100000, 0x42, 1, &temp, 1, 10);
		temp = 0xA5;
		HAL_I2C_Mem_Write(&hi2c1, 0b10100010, 0x5A, 1, &temp, 1, 10);
	}
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 200)
 80004b2:	f001 fb27 	bl	8001b04 <HAL_GetTick>
 80004b6:	4602      	mov	r2, r0
 80004b8:	4b63      	ldr	r3, [pc, #396]	; (8000648 <do_fram_test+0x1a4>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	1ad3      	subs	r3, r2, r3
 80004be:	2bc7      	cmp	r3, #199	; 0xc7
 80004c0:	f240 80bd 	bls.w	800063e <do_fram_test+0x19a>
		return;
	if (PB1 && PB2)
 80004c4:	2102      	movs	r1, #2
 80004c6:	4861      	ldr	r0, [pc, #388]	; (800064c <do_fram_test+0x1a8>)
 80004c8:	f001 fdb2 	bl	8002030 <HAL_GPIO_ReadPin>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	f000 80af 	beq.w	8000632 <do_fram_test+0x18e>
 80004d4:	2104      	movs	r1, #4
 80004d6:	485d      	ldr	r0, [pc, #372]	; (800064c <do_fram_test+0x1a8>)
 80004d8:	f001 fdaa 	bl	8002030 <HAL_GPIO_ReadPin>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	f000 80a7 	beq.w	8000632 <do_fram_test+0x18e>
	{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0); // turn led on
 80004e4:	2200      	movs	r2, #0
 80004e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004ea:	4859      	ldr	r0, [pc, #356]	; (8000650 <do_fram_test+0x1ac>)
 80004ec:	f001 fdb7 	bl	800205e <HAL_GPIO_WritePin>
		vfd_put_string("FRAM TEST");
 80004f0:	4858      	ldr	r0, [pc, #352]	; (8000654 <do_fram_test+0x1b0>)
 80004f2:	f001 f8ad 	bl	8001650 <vfd_put_string>
		vfd_update();
 80004f6:	f001 f9fd 	bl	80018f4 <vfd_update>
		for (int i = 0; i < 3; i++)
 80004fa:	2300      	movs	r3, #0
 80004fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000500:	e012      	b.n	8000528 <do_fram_test+0x84>
		{
			vfd_leds(~(1<<i));
 8000502:	2201      	movs	r2, #1
 8000504:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000508:	fa02 f303 	lsl.w	r3, r2, r3
 800050c:	b2db      	uxtb	r3, r3
 800050e:	43db      	mvns	r3, r3
 8000510:	b2db      	uxtb	r3, r3
 8000512:	4618      	mov	r0, r3
 8000514:	f001 fa16 	bl	8001944 <vfd_leds>
			HAL_Delay(250);
 8000518:	20fa      	movs	r0, #250	; 0xfa
 800051a:	f001 fafd 	bl	8001b18 <HAL_Delay>
		for (int i = 0; i < 3; i++)
 800051e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000522:	3301      	adds	r3, #1
 8000524:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000528:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800052c:	2b02      	cmp	r3, #2
 800052e:	dde8      	ble.n	8000502 <do_fram_test+0x5e>
		}
		vfd_leds(0b1111);
 8000530:	200f      	movs	r0, #15
 8000532:	f001 fa07 	bl	8001944 <vfd_leds>
		HAL_Delay(500);
 8000536:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800053a:	f001 faed 	bl	8001b18 <HAL_Delay>
		if (read())
 800053e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000542:	469c      	mov	ip, r3
 8000544:	f7ff ff7e 	bl	8000444 <read.6665>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d008      	beq.n	8000560 <do_fram_test+0xbc>
		{
			vfd_leds(0b0100);
 800054e:	2004      	movs	r0, #4
 8000550:	f001 f9f8 	bl	8001944 <vfd_leds>
			vfd_put_string("FRAM FOUND");
 8000554:	4840      	ldr	r0, [pc, #256]	; (8000658 <do_fram_test+0x1b4>)
 8000556:	f001 f87b 	bl	8001650 <vfd_put_string>
			vfd_update();
 800055a:	f001 f9cb 	bl	80018f4 <vfd_update>
 800055e:	e024      	b.n	80005aa <do_fram_test+0x106>
		}
		else
		{
			vfd_leds(0b0001);
 8000560:	2001      	movs	r0, #1
 8000562:	f001 f9ef 	bl	8001944 <vfd_leds>
			write();
 8000566:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800056a:	469c      	mov	ip, r3
 800056c:	f000 f87c 	bl	8000668 <write.6669>
			HAL_Delay(500);
 8000570:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000574:	f001 fad0 	bl	8001b18 <HAL_Delay>
			if (read())
 8000578:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800057c:	469c      	mov	ip, r3
 800057e:	f7ff ff61 	bl	8000444 <read.6665>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d008      	beq.n	800059a <do_fram_test+0xf6>
			{
				vfd_leds(0b0011);
 8000588:	2003      	movs	r0, #3
 800058a:	f001 f9db 	bl	8001944 <vfd_leds>
				vfd_put_string("FRAM OKAY");
 800058e:	4833      	ldr	r0, [pc, #204]	; (800065c <do_fram_test+0x1b8>)
 8000590:	f001 f85e 	bl	8001650 <vfd_put_string>
				vfd_update();
 8000594:	f001 f9ae 	bl	80018f4 <vfd_update>
 8000598:	e007      	b.n	80005aa <do_fram_test+0x106>
			}
			else
			{
				vfd_leds(0b1000);
 800059a:	2008      	movs	r0, #8
 800059c:	f001 f9d2 	bl	8001944 <vfd_leds>
				vfd_put_string("NO FRAM!");
 80005a0:	482f      	ldr	r0, [pc, #188]	; (8000660 <do_fram_test+0x1bc>)
 80005a2:	f001 f855 	bl	8001650 <vfd_put_string>
				vfd_update();
 80005a6:	f001 f9a5 	bl	80018f4 <vfd_update>
			}
		}

		while(PB1);
 80005aa:	bf00      	nop
 80005ac:	2102      	movs	r1, #2
 80005ae:	4827      	ldr	r0, [pc, #156]	; (800064c <do_fram_test+0x1a8>)
 80005b0:	f001 fd3e 	bl	8002030 <HAL_GPIO_ReadPin>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d1f8      	bne.n	80005ac <do_fram_test+0x108>
		if (PB2)
 80005ba:	2104      	movs	r1, #4
 80005bc:	4823      	ldr	r0, [pc, #140]	; (800064c <do_fram_test+0x1a8>)
 80005be:	f001 fd37 	bl	8002030 <HAL_GPIO_ReadPin>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d034      	beq.n	8000632 <do_fram_test+0x18e>
		{
			// PB2 still pressed, erase RAM
			vfd_leds(0b1001);
 80005c8:	2009      	movs	r0, #9
 80005ca:	f001 f9bb 	bl	8001944 <vfd_leds>
			uint8_t zero[256] = {0};
 80005ce:	463b      	mov	r3, r7
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	3304      	adds	r3, #4
 80005d6:	22fc      	movs	r2, #252	; 0xfc
 80005d8:	2100      	movs	r1, #0
 80005da:	4618      	mov	r0, r3
 80005dc:	f003 fda4 	bl	8004128 <memset>
			//first half
			HAL_I2C_Mem_Write(&hi2c1, 0b10100000, 0, 1, zero, sizeof(zero), 200);
 80005e0:	23c8      	movs	r3, #200	; 0xc8
 80005e2:	9302      	str	r3, [sp, #8]
 80005e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005e8:	9301      	str	r3, [sp, #4]
 80005ea:	463b      	mov	r3, r7
 80005ec:	9300      	str	r3, [sp, #0]
 80005ee:	2301      	movs	r3, #1
 80005f0:	2200      	movs	r2, #0
 80005f2:	21a0      	movs	r1, #160	; 0xa0
 80005f4:	481b      	ldr	r0, [pc, #108]	; (8000664 <do_fram_test+0x1c0>)
 80005f6:	f001 fea7 	bl	8002348 <HAL_I2C_Mem_Write>
			//second half
			HAL_I2C_Mem_Write(&hi2c1, 0b10100010, 0, 1, zero, sizeof(zero), 200);
 80005fa:	23c8      	movs	r3, #200	; 0xc8
 80005fc:	9302      	str	r3, [sp, #8]
 80005fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000602:	9301      	str	r3, [sp, #4]
 8000604:	463b      	mov	r3, r7
 8000606:	9300      	str	r3, [sp, #0]
 8000608:	2301      	movs	r3, #1
 800060a:	2200      	movs	r2, #0
 800060c:	21a2      	movs	r1, #162	; 0xa2
 800060e:	4815      	ldr	r0, [pc, #84]	; (8000664 <do_fram_test+0x1c0>)
 8000610:	f001 fe9a 	bl	8002348 <HAL_I2C_Mem_Write>
			HAL_Delay(500);
 8000614:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000618:	f001 fa7e 	bl	8001b18 <HAL_Delay>
			vfd_leds(0b1010);
 800061c:	200a      	movs	r0, #10
 800061e:	f001 f991 	bl	8001944 <vfd_leds>
			while (PB2);
 8000622:	bf00      	nop
 8000624:	2104      	movs	r1, #4
 8000626:	4809      	ldr	r0, [pc, #36]	; (800064c <do_fram_test+0x1a8>)
 8000628:	f001 fd02 	bl	8002030 <HAL_GPIO_ReadPin>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d1f8      	bne.n	8000624 <do_fram_test+0x180>
		}
	}
	last_time = HAL_GetTick();
 8000632:	f001 fa67 	bl	8001b04 <HAL_GetTick>
 8000636:	4603      	mov	r3, r0
 8000638:	4a03      	ldr	r2, [pc, #12]	; (8000648 <do_fram_test+0x1a4>)
 800063a:	6013      	str	r3, [r2, #0]
 800063c:	e000      	b.n	8000640 <do_fram_test+0x19c>
		return;
 800063e:	bf00      	nop
}
 8000640:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000038 	.word	0x20000038
 800064c:	40010c00 	.word	0x40010c00
 8000650:	40011000 	.word	0x40011000
 8000654:	08004188 	.word	0x08004188
 8000658:	08004194 	.word	0x08004194
 800065c:	080041a0 	.word	0x080041a0
 8000660:	080041ac 	.word	0x080041ac
 8000664:	200000a4 	.word	0x200000a4

08000668 <write.6669>:
	{
 8000668:	b580      	push	{r7, lr}
 800066a:	b088      	sub	sp, #32
 800066c:	af04      	add	r7, sp, #16
 800066e:	f8c7 c004 	str.w	ip, [r7, #4]
		uint8_t temp = 0x42;
 8000672:	2342      	movs	r3, #66	; 0x42
 8000674:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c1, 0b10100000, 0x42, 1, &temp, 1, 10);
 8000676:	230a      	movs	r3, #10
 8000678:	9302      	str	r3, [sp, #8]
 800067a:	2301      	movs	r3, #1
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	f107 030f 	add.w	r3, r7, #15
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	2301      	movs	r3, #1
 8000686:	2242      	movs	r2, #66	; 0x42
 8000688:	21a0      	movs	r1, #160	; 0xa0
 800068a:	480b      	ldr	r0, [pc, #44]	; (80006b8 <write.6669+0x50>)
 800068c:	f001 fe5c 	bl	8002348 <HAL_I2C_Mem_Write>
		temp = 0xA5;
 8000690:	23a5      	movs	r3, #165	; 0xa5
 8000692:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c1, 0b10100010, 0x5A, 1, &temp, 1, 10);
 8000694:	230a      	movs	r3, #10
 8000696:	9302      	str	r3, [sp, #8]
 8000698:	2301      	movs	r3, #1
 800069a:	9301      	str	r3, [sp, #4]
 800069c:	f107 030f 	add.w	r3, r7, #15
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	2301      	movs	r3, #1
 80006a4:	225a      	movs	r2, #90	; 0x5a
 80006a6:	21a2      	movs	r1, #162	; 0xa2
 80006a8:	4803      	ldr	r0, [pc, #12]	; (80006b8 <write.6669+0x50>)
 80006aa:	f001 fe4d 	bl	8002348 <HAL_I2C_Mem_Write>
	}
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	200000a4 	.word	0x200000a4

080006bc <delay>:
};

uint8_t address[5] = { 0x31, 0x41, 0x59, 0x26, 0x56 };

void delay(uint32_t delay)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	HAL_Delay(delay);
 80006c4:	6878      	ldr	r0, [r7, #4]
 80006c6:	f001 fa27 	bl	8001b18 <HAL_Delay>
}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <nrf_init_tx>:

void nrf_init_tx(uint8_t *address)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b082      	sub	sp, #8
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
    nrf24l01p_get_clear_irq_flags();
 80006da:	f000 fb78 	bl	8000dce <nrf24l01p_get_clear_irq_flags>
    nrf24l01p_close_pipe(NRF24L01P_ALL);
 80006de:	20ff      	movs	r0, #255	; 0xff
 80006e0:	f000 fc0f 	bl	8000f02 <nrf24l01p_close_pipe>
    nrf24l01p_open_pipe(NRF24L01P_TX, true);
 80006e4:	2101      	movs	r1, #1
 80006e6:	2006      	movs	r0, #6
 80006e8:	f000 fbb4 	bl	8000e54 <nrf24l01p_open_pipe>

    nrf24l01p_set_auto_retr(NRF_RETRANSMITS, NRF_RETRANSMIT_DELAY);
 80006ec:	21fa      	movs	r1, #250	; 0xfa
 80006ee:	2005      	movs	r0, #5
 80006f0:	f000 fc74 	bl	8000fdc <nrf24l01p_set_auto_retr>
    nrf24l01p_open_pipe(NRF24L01P_PIPE0, true);
 80006f4:	2101      	movs	r1, #1
 80006f6:	2000      	movs	r0, #0
 80006f8:	f000 fbac 	bl	8000e54 <nrf24l01p_open_pipe>
    nrf24l01p_set_address(NRF24L01P_PIPE0, address);
 80006fc:	6879      	ldr	r1, [r7, #4]
 80006fe:	2000      	movs	r0, #0
 8000700:	f000 fc41 	bl	8000f86 <nrf24l01p_set_address>

    nrf24l01p_set_crc_mode(NRF24L01P_CRC_16BIT);
 8000704:	2003      	movs	r0, #3
 8000706:	f000 fb8a 	bl	8000e1e <nrf24l01p_set_crc_mode>
    nrf24l01p_set_address_width(NRF24L01P_AW_5BYTES);
 800070a:	2005      	movs	r0, #5
 800070c:	f000 fc86 	bl	800101c <nrf24l01p_set_address_width>
    nrf24l01p_set_address(NRF24L01P_TX, address);
 8000710:	6879      	ldr	r1, [r7, #4]
 8000712:	2006      	movs	r0, #6
 8000714:	f000 fc37 	bl	8000f86 <nrf24l01p_set_address>
    nrf24l01p_set_operation_mode(NRF24L01P_PTX);
 8000718:	2000      	movs	r0, #0
 800071a:	f000 fcad 	bl	8001078 <nrf24l01p_set_operation_mode>
    nrf24l01p_set_rf_channel(NRF_CHANNEL);
 800071e:	207b      	movs	r0, #123	; 0x7b
 8000720:	f000 fce7 	bl	80010f2 <nrf24l01p_set_rf_channel>

    nrf24l01p_set_power_mode(NRF24L01P_PWR_UP);
 8000724:	2001      	movs	r0, #1
 8000726:	f000 fcc6 	bl	80010b6 <nrf24l01p_set_power_mode>
    delay(NRF_POWER_UP_DELAY);
 800072a:	2002      	movs	r0, #2
 800072c:	f7ff ffc6 	bl	80006bc <delay>
}
 8000730:	bf00      	nop
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}

08000738 <nrf_init_rx>:

void nrf_init_rx(uint8_t *address)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
    nrf24l01p_get_clear_irq_flags();
 8000740:	f000 fb45 	bl	8000dce <nrf24l01p_get_clear_irq_flags>
    nrf24l01p_close_pipe(NRF24L01P_ALL);
 8000744:	20ff      	movs	r0, #255	; 0xff
 8000746:	f000 fbdc 	bl	8000f02 <nrf24l01p_close_pipe>
    nrf24l01p_open_pipe(NRF24L01P_PIPE0, true);
 800074a:	2101      	movs	r1, #1
 800074c:	2000      	movs	r0, #0
 800074e:	f000 fb81 	bl	8000e54 <nrf24l01p_open_pipe>
    nrf24l01p_set_crc_mode(NRF24L01P_CRC_16BIT);
 8000752:	2003      	movs	r0, #3
 8000754:	f000 fb63 	bl	8000e1e <nrf24l01p_set_crc_mode>
    nrf24l01p_set_address_width(NRF24L01P_AW_5BYTES);
 8000758:	2005      	movs	r0, #5
 800075a:	f000 fc5f 	bl	800101c <nrf24l01p_set_address_width>
    nrf24l01p_set_address(NRF24L01P_PIPE0, address);
 800075e:	6879      	ldr	r1, [r7, #4]
 8000760:	2000      	movs	r0, #0
 8000762:	f000 fc10 	bl	8000f86 <nrf24l01p_set_address>
    nrf24l01p_set_operation_mode(NRF24L01P_PRX);
 8000766:	2001      	movs	r0, #1
 8000768:	f000 fc86 	bl	8001078 <nrf24l01p_set_operation_mode>
    nrf24l01p_set_rx_payload_width(NRF24L01P_PIPE0, NRF_PAYLOAD_LENGTH);
 800076c:	210a      	movs	r1, #10
 800076e:	2000      	movs	r0, #0
 8000770:	f000 fc64 	bl	800103c <nrf24l01p_set_rx_payload_width>
    nrf24l01p_set_rf_channel(NRF_CHANNEL);
 8000774:	207b      	movs	r0, #123	; 0x7b
 8000776:	f000 fcbc 	bl	80010f2 <nrf24l01p_set_rf_channel>

    nrf24l01p_set_power_mode(NRF24L01P_PWR_UP);
 800077a:	2001      	movs	r0, #1
 800077c:	f000 fc9b 	bl	80010b6 <nrf24l01p_set_power_mode>
    delay(NRF_POWER_UP_DELAY);
 8000780:	2002      	movs	r0, #2
 8000782:	f7ff ff9b 	bl	80006bc <delay>
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b08a      	sub	sp, #40	; 0x28
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000796:	f001 f95d 	bl	8001a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800079a:	f000 f9d1 	bl	8000b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800079e:	f000 fa79 	bl	8000c94 <MX_GPIO_Init>
  MX_SPI2_Init();
 80007a2:	f000 fa41 	bl	8000c28 <MX_SPI2_Init>
  MX_I2C1_Init();
 80007a6:	f000 fa11 	bl	8000bcc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  __HAL_SPI_ENABLE(&hspi2);
 80007aa:	4bbc      	ldr	r3, [pc, #752]	; (8000a9c <main+0x30c>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4bba      	ldr	r3, [pc, #744]	; (8000a9c <main+0x30c>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80007b8:	601a      	str	r2, [r3, #0]

  uint8_t test;
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 80007ba:	2001      	movs	r0, #1
 80007bc:	f7ff fcc6 	bl	800014c <nrf24l01p_spi_ss>

	// hold PB1 to enable tx
	bool rx = !PB1;
 80007c0:	2102      	movs	r1, #2
 80007c2:	48b7      	ldr	r0, [pc, #732]	; (8000aa0 <main+0x310>)
 80007c4:	f001 fc34 	bl	8002030 <HAL_GPIO_ReadPin>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	bf0c      	ite	eq
 80007ce:	2301      	moveq	r3, #1
 80007d0:	2300      	movne	r3, #0
 80007d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!rx)
 80007d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007da:	f083 0301 	eor.w	r3, r3, #1
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d005      	beq.n	80007f0 <main+0x60>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 80007e4:	2200      	movs	r2, #0
 80007e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007ea:	48ae      	ldr	r0, [pc, #696]	; (8000aa4 <main+0x314>)
 80007ec:	f001 fc37 	bl	800205e <HAL_GPIO_WritePin>

  do_vfd_init();
 80007f0:	f7ff fd16 	bl	8000220 <do_vfd_init>
  test = nrf24l01p_nop();
 80007f4:	f000 fcd6 	bl	80011a4 <nrf24l01p_nop>
 80007f8:	4603      	mov	r3, r0
 80007fa:	77fb      	strb	r3, [r7, #31]
  if (test == 0b1110)
 80007fc:	7ffb      	ldrb	r3, [r7, #31]
 80007fe:	2b0e      	cmp	r3, #14
 8000800:	d112      	bne.n	8000828 <main+0x98>
  {
	  vfd_put_string("NRF24L01+");
 8000802:	48a9      	ldr	r0, [pc, #676]	; (8000aa8 <main+0x318>)
 8000804:	f000 ff24 	bl	8001650 <vfd_put_string>
	  vfd_set_symbols(VFD_SYM_DIGITAL);
 8000808:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800080c:	f000 ffa6 	bl	800175c <vfd_set_symbols>
	  if (!rx)
 8000810:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000814:	f083 0301 	eor.w	r3, r3, #1
 8000818:	b2db      	uxtb	r3, r3
 800081a:	2b00      	cmp	r3, #0
 800081c:	d00a      	beq.n	8000834 <main+0xa4>
		  vfd_set_symbols(VFD_SYM_ANALOG);
 800081e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000822:	f000 ff9b 	bl	800175c <vfd_set_symbols>
 8000826:	e005      	b.n	8000834 <main+0xa4>
  }
  else
  {
	  rx = true;
 8000828:	2301      	movs	r3, #1
 800082a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  vfd_put_string("-NO NRF-");
 800082e:	489f      	ldr	r0, [pc, #636]	; (8000aac <main+0x31c>)
 8000830:	f000 ff0e 	bl	8001650 <vfd_put_string>
  }
  vfd_update();
 8000834:	f001 f85e 	bl	80018f4 <vfd_update>

  if (rx)
 8000838:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800083c:	2b00      	cmp	r3, #0
 800083e:	d008      	beq.n	8000852 <main+0xc2>
  {
	  nrf_init_rx(address);
 8000840:	489b      	ldr	r0, [pc, #620]	; (8000ab0 <main+0x320>)
 8000842:	f7ff ff79 	bl	8000738 <nrf_init_rx>
	  // enable read
	  HAL_GPIO_WritePin(nRF_CE_GPIO_Port, nRF_CE_Pin, 1);
 8000846:	2201      	movs	r2, #1
 8000848:	2101      	movs	r1, #1
 800084a:	4895      	ldr	r0, [pc, #596]	; (8000aa0 <main+0x310>)
 800084c:	f001 fc07 	bl	800205e <HAL_GPIO_WritePin>
 8000850:	e002      	b.n	8000858 <main+0xc8>
  }
  else
	  nrf_init_tx(address);
 8000852:	4897      	ldr	r0, [pc, #604]	; (8000ab0 <main+0x320>)
 8000854:	f7ff ff3d 	bl	80006d2 <nrf_init_tx>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t last_active_time = HAL_GetTick();
 8000858:	f001 f954 	bl	8001b04 <HAL_GetTick>
 800085c:	6238      	str	r0, [r7, #32]
  while (1)
  {
	  if (rx)
 800085e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <main+0xda>
		  do_test_buttons();
 8000866:	f7ff fd91 	bl	800038c <do_test_buttons>
	  do_led();
 800086a:	f7ff fdcf 	bl	800040c <do_led>
	  do_fram_test();
 800086e:	f7ff fe19 	bl	80004a4 <do_fram_test>


	  static uint32_t last_time = 0;
	  if (HAL_GetTick() - last_time > (rx?110:100))
 8000872:	f001 f947 	bl	8001b04 <HAL_GetTick>
 8000876:	4602      	mov	r2, r0
 8000878:	4b8e      	ldr	r3, [pc, #568]	; (8000ab4 <main+0x324>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	1ad3      	subs	r3, r2, r3
 800087e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000882:	2a00      	cmp	r2, #0
 8000884:	d001      	beq.n	800088a <main+0xfa>
 8000886:	226e      	movs	r2, #110	; 0x6e
 8000888:	e000      	b.n	800088c <main+0xfc>
 800088a:	2264      	movs	r2, #100	; 0x64
 800088c:	429a      	cmp	r2, r3
 800088e:	d2e6      	bcs.n	800085e <main+0xce>
	  {
		  if (rx)
 8000890:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000894:	2b00      	cmp	r3, #0
 8000896:	d038      	beq.n	800090a <main+0x17a>
		  {
			  if (nrf24l01p_get_irq_flags() & (1 << NRF24L01P_IRQ_RX_DR))
 8000898:	f000 fab7 	bl	8000e0a <nrf24l01p_get_irq_flags>
 800089c:	4603      	mov	r3, r0
 800089e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	f000 80c6 	beq.w	8000a34 <main+0x2a4>
			  {
				  last_active_time = HAL_GetTick();
 80008a8:	f001 f92c 	bl	8001b04 <HAL_GetTick>
 80008ac:	6238      	str	r0, [r7, #32]
				  nrf24l01p_clear_irq_flag(NRF24L01P_IRQ_RX_DR);
 80008ae:	2006      	movs	r0, #6
 80008b0:	f000 fa99 	bl	8000de6 <nrf24l01p_clear_irq_flag>

				  uint8_t payload[NRF_PAYLOAD_LENGTH];

				  while (!nrf24l01p_rx_fifo_empty())
 80008b4:	e004      	b.n	80008c0 <main+0x130>
					  nrf24l01p_read_rx_payload(payload);
 80008b6:	f107 030c 	add.w	r3, r7, #12
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 fc65 	bl	800118a <nrf24l01p_read_rx_payload>
				  while (!nrf24l01p_rx_fifo_empty())
 80008c0:	f000 fc25 	bl	800110e <nrf24l01p_rx_fifo_empty>
 80008c4:	4603      	mov	r3, r0
 80008c6:	f083 0301 	eor.w	r3, r3, #1
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d1f2      	bne.n	80008b6 <main+0x126>

				 if (payload[0] == 1)
 80008d0:	7b3b      	ldrb	r3, [r7, #12]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d10c      	bne.n	80008f0 <main+0x160>
				 {
					 vfd_leds(0b0100);
 80008d6:	2004      	movs	r0, #4
 80008d8:	f001 f834 	bl	8001944 <vfd_leds>
					 vfd_put_string("RX PB1");
 80008dc:	4876      	ldr	r0, [pc, #472]	; (8000ab8 <main+0x328>)
 80008de:	f000 feb7 	bl	8001650 <vfd_put_string>
					 vfd_set_symbols(VFD_SYM_ARROW_LEFT);
 80008e2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80008e6:	f000 ff39 	bl	800175c <vfd_set_symbols>
					 vfd_update();
 80008ea:	f001 f803 	bl	80018f4 <vfd_update>
 80008ee:	e0a1      	b.n	8000a34 <main+0x2a4>
				 }
				 else
				 {
					 vfd_leds(0b0010);
 80008f0:	2002      	movs	r0, #2
 80008f2:	f001 f827 	bl	8001944 <vfd_leds>
					 vfd_put_string("RX PB2");
 80008f6:	4871      	ldr	r0, [pc, #452]	; (8000abc <main+0x32c>)
 80008f8:	f000 feaa 	bl	8001650 <vfd_put_string>
					 vfd_set_symbols(VFD_SYM_ARROW_RIGHT);
 80008fc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000900:	f000 ff2c 	bl	800175c <vfd_set_symbols>
					 vfd_update();
 8000904:	f000 fff6 	bl	80018f4 <vfd_update>
 8000908:	e094      	b.n	8000a34 <main+0x2a4>
				  //vfd_leds(0b0000);
			  }
		  }
		  else
		  {
			if (PB1 || PB2)
 800090a:	2102      	movs	r1, #2
 800090c:	4864      	ldr	r0, [pc, #400]	; (8000aa0 <main+0x310>)
 800090e:	f001 fb8f 	bl	8002030 <HAL_GPIO_ReadPin>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d107      	bne.n	8000928 <main+0x198>
 8000918:	2104      	movs	r1, #4
 800091a:	4861      	ldr	r0, [pc, #388]	; (8000aa0 <main+0x310>)
 800091c:	f001 fb88 	bl	8002030 <HAL_GPIO_ReadPin>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	f000 8086 	beq.w	8000a34 <main+0x2a4>
			{
				static uint8_t payload[NRF_PAYLOAD_LENGTH];
				memset(payload, 0x44, sizeof(payload));
 8000928:	220a      	movs	r2, #10
 800092a:	2144      	movs	r1, #68	; 0x44
 800092c:	4864      	ldr	r0, [pc, #400]	; (8000ac0 <main+0x330>)
 800092e:	f003 fbfb 	bl	8004128 <memset>
				payload[0] = PB1;
 8000932:	2102      	movs	r1, #2
 8000934:	485a      	ldr	r0, [pc, #360]	; (8000aa0 <main+0x310>)
 8000936:	f001 fb7b 	bl	8002030 <HAL_GPIO_ReadPin>
 800093a:	4603      	mov	r3, r0
 800093c:	461a      	mov	r2, r3
 800093e:	4b60      	ldr	r3, [pc, #384]	; (8000ac0 <main+0x330>)
 8000940:	701a      	strb	r2, [r3, #0]
				nrf24l01p_write_tx_payload(payload, sizeof(payload));
 8000942:	210a      	movs	r1, #10
 8000944:	485e      	ldr	r0, [pc, #376]	; (8000ac0 <main+0x330>)
 8000946:	f000 fbee 	bl	8001126 <nrf24l01p_write_tx_payload>

				HAL_GPIO_WritePin(nRF_CE_GPIO_Port, nRF_CE_Pin, 1);
 800094a:	2201      	movs	r2, #1
 800094c:	2101      	movs	r1, #1
 800094e:	4854      	ldr	r0, [pc, #336]	; (8000aa0 <main+0x310>)
 8000950:	f001 fb85 	bl	800205e <HAL_GPIO_WritePin>
				HAL_Delay(1);
 8000954:	2001      	movs	r0, #1
 8000956:	f001 f8df 	bl	8001b18 <HAL_Delay>
				HAL_GPIO_WritePin(nRF_CE_GPIO_Port, nRF_CE_Pin, 0);
 800095a:	2200      	movs	r2, #0
 800095c:	2101      	movs	r1, #1
 800095e:	4850      	ldr	r0, [pc, #320]	; (8000aa0 <main+0x310>)
 8000960:	f001 fb7d 	bl	800205e <HAL_GPIO_WritePin>

				if (PB1)
 8000964:	2102      	movs	r1, #2
 8000966:	484e      	ldr	r0, [pc, #312]	; (8000aa0 <main+0x310>)
 8000968:	f001 fb62 	bl	8002030 <HAL_GPIO_ReadPin>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d006      	beq.n	8000980 <main+0x1f0>
				{
					vfd_leds(0b0100);
 8000972:	2004      	movs	r0, #4
 8000974:	f000 ffe6 	bl	8001944 <vfd_leds>
					vfd_put_string("PB1 TX");
 8000978:	4852      	ldr	r0, [pc, #328]	; (8000ac4 <main+0x334>)
 800097a:	f000 fe69 	bl	8001650 <vfd_put_string>
 800097e:	e005      	b.n	800098c <main+0x1fc>
				}
				else
				{
					vfd_leds(0b0010);
 8000980:	2002      	movs	r0, #2
 8000982:	f000 ffdf 	bl	8001944 <vfd_leds>
					vfd_put_string("PB2 TX");
 8000986:	4850      	ldr	r0, [pc, #320]	; (8000ac8 <main+0x338>)
 8000988:	f000 fe62 	bl	8001650 <vfd_put_string>
				}
				vfd_update();
 800098c:	f000 ffb2 	bl	80018f4 <vfd_update>

				uint32_t timeout_cnt = HAL_GetTick();
 8000990:	f001 f8b8 	bl	8001b04 <HAL_GetTick>
 8000994:	61b8      	str	r0, [r7, #24]

				do {
					if (nrf24l01p_get_irq_flags() & (1 << NRF24L01P_IRQ_TX_DS))
 8000996:	f000 fa38 	bl	8000e0a <nrf24l01p_get_irq_flags>
 800099a:	4603      	mov	r3, r0
 800099c:	f003 0320 	and.w	r3, r3, #32
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d003      	beq.n	80009ac <main+0x21c>
					{
						//successfully transmitted
						nrf24l01p_clear_irq_flag(NRF24L01P_IRQ_TX_DS);
 80009a4:	2005      	movs	r0, #5
 80009a6:	f000 fa1e 	bl	8000de6 <nrf24l01p_clear_irq_flag>
						break;
 80009aa:	e040      	b.n	8000a2e <main+0x29e>
					}
					if (nrf24l01p_get_irq_flags() & (1 << NRF24L01P_IRQ_MAX_RT))
 80009ac:	f000 fa2d 	bl	8000e0a <nrf24l01p_get_irq_flags>
 80009b0:	4603      	mov	r3, r0
 80009b2:	f003 0310 	and.w	r3, r3, #16
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d01a      	beq.n	80009f0 <main+0x260>
					{
						// not send
						vfd_leds(0b1000);
 80009ba:	2008      	movs	r0, #8
 80009bc:	f000 ffc2 	bl	8001944 <vfd_leds>
						nrf24l01p_clear_irq_flag(NRF24L01P_IRQ_MAX_RT);
 80009c0:	2004      	movs	r0, #4
 80009c2:	f000 fa10 	bl	8000de6 <nrf24l01p_clear_irq_flag>
						vfd_put_string("TX ERROR");
 80009c6:	4841      	ldr	r0, [pc, #260]	; (8000acc <main+0x33c>)
 80009c8:	f000 fe42 	bl	8001650 <vfd_put_string>
						vfd_update();
 80009cc:	f000 ff92 	bl	80018f4 <vfd_update>
						while(PB1||PB2);
 80009d0:	bf00      	nop
 80009d2:	2102      	movs	r1, #2
 80009d4:	4832      	ldr	r0, [pc, #200]	; (8000aa0 <main+0x310>)
 80009d6:	f001 fb2b 	bl	8002030 <HAL_GPIO_ReadPin>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d1f8      	bne.n	80009d2 <main+0x242>
 80009e0:	2104      	movs	r1, #4
 80009e2:	482f      	ldr	r0, [pc, #188]	; (8000aa0 <main+0x310>)
 80009e4:	f001 fb24 	bl	8002030 <HAL_GPIO_ReadPin>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d1f1      	bne.n	80009d2 <main+0x242>
						break;
 80009ee:	e01e      	b.n	8000a2e <main+0x29e>
					}
					if (HAL_GetTick() - timeout_cnt > 1000)
 80009f0:	f001 f888 	bl	8001b04 <HAL_GetTick>
 80009f4:	4602      	mov	r2, r0
 80009f6:	69bb      	ldr	r3, [r7, #24]
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80009fe:	d9ca      	bls.n	8000996 <main+0x206>
					{
						// timeout error
						vfd_leds(0b1111);
 8000a00:	200f      	movs	r0, #15
 8000a02:	f000 ff9f 	bl	8001944 <vfd_leds>
						vfd_put_string("TIMEOUT");
 8000a06:	4832      	ldr	r0, [pc, #200]	; (8000ad0 <main+0x340>)
 8000a08:	f000 fe22 	bl	8001650 <vfd_put_string>
						vfd_update();
 8000a0c:	f000 ff72 	bl	80018f4 <vfd_update>
						while(PB1||PB2);
 8000a10:	bf00      	nop
 8000a12:	2102      	movs	r1, #2
 8000a14:	4822      	ldr	r0, [pc, #136]	; (8000aa0 <main+0x310>)
 8000a16:	f001 fb0b 	bl	8002030 <HAL_GPIO_ReadPin>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d1f8      	bne.n	8000a12 <main+0x282>
 8000a20:	2104      	movs	r1, #4
 8000a22:	481f      	ldr	r0, [pc, #124]	; (8000aa0 <main+0x310>)
 8000a24:	f001 fb04 	bl	8002030 <HAL_GPIO_ReadPin>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d1f1      	bne.n	8000a12 <main+0x282>
						break;
					}

				} while (1);
				  last_active_time = HAL_GetTick();
 8000a2e:	f001 f869 	bl	8001b04 <HAL_GetTick>
 8000a32:	6238      	str	r0, [r7, #32]
			}

		  }


		  if (PB1 || PB2)
 8000a34:	2102      	movs	r1, #2
 8000a36:	481a      	ldr	r0, [pc, #104]	; (8000aa0 <main+0x310>)
 8000a38:	f001 fafa 	bl	8002030 <HAL_GPIO_ReadPin>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d106      	bne.n	8000a50 <main+0x2c0>
 8000a42:	2104      	movs	r1, #4
 8000a44:	4816      	ldr	r0, [pc, #88]	; (8000aa0 <main+0x310>)
 8000a46:	f001 faf3 	bl	8002030 <HAL_GPIO_ReadPin>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d002      	beq.n	8000a56 <main+0x2c6>
			  last_active_time = HAL_GetTick();
 8000a50:	f001 f858 	bl	8001b04 <HAL_GetTick>
 8000a54:	6238      	str	r0, [r7, #32]

		  if (HAL_GetTick() - last_active_time > 100)
 8000a56:	f001 f855 	bl	8001b04 <HAL_GetTick>
 8000a5a:	4602      	mov	r2, r0
 8000a5c:	6a3b      	ldr	r3, [r7, #32]
 8000a5e:	1ad3      	subs	r3, r2, r3
 8000a60:	2b64      	cmp	r3, #100	; 0x64
 8000a62:	d90c      	bls.n	8000a7e <main+0x2ee>
		  {
			  vfd_leds(0);
 8000a64:	2000      	movs	r0, #0
 8000a66:	f000 ff6d 	bl	8001944 <vfd_leds>
			  vfd_clr_symbols(VFD_SYM_ARROW_LEFT);
 8000a6a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000a6e:	f000 fecd 	bl	800180c <vfd_clr_symbols>
			  vfd_clr_symbols(VFD_SYM_ARROW_RIGHT);
 8000a72:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000a76:	f000 fec9 	bl	800180c <vfd_clr_symbols>
			  vfd_update();
 8000a7a:	f000 ff3b 	bl	80018f4 <vfd_update>
		  }

		  if (HAL_GetTick() - last_active_time > 10000)
 8000a7e:	f001 f841 	bl	8001b04 <HAL_GetTick>
 8000a82:	4602      	mov	r2, r0
 8000a84:	6a3b      	ldr	r3, [r7, #32]
 8000a86:	1ad3      	subs	r3, r2, r3
 8000a88:	f242 7210 	movw	r2, #10000	; 0x2710
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d921      	bls.n	8000ad4 <main+0x344>
			  HAL_GPIO_WritePin(HV_EN_GPIO_Port, HV_EN_Pin, 0);
 8000a90:	2200      	movs	r2, #0
 8000a92:	2120      	movs	r1, #32
 8000a94:	4802      	ldr	r0, [pc, #8]	; (8000aa0 <main+0x310>)
 8000a96:	f001 fae2 	bl	800205e <HAL_GPIO_WritePin>
 8000a9a:	e045      	b.n	8000b28 <main+0x398>
 8000a9c:	2000004c 	.word	0x2000004c
 8000aa0:	40010c00 	.word	0x40010c00
 8000aa4:	40011000 	.word	0x40011000
 8000aa8:	080041b8 	.word	0x080041b8
 8000aac:	080041c4 	.word	0x080041c4
 8000ab0:	20000000 	.word	0x20000000
 8000ab4:	2000003c 	.word	0x2000003c
 8000ab8:	080041d0 	.word	0x080041d0
 8000abc:	080041d8 	.word	0x080041d8
 8000ac0:	20000040 	.word	0x20000040
 8000ac4:	080041e0 	.word	0x080041e0
 8000ac8:	080041e8 	.word	0x080041e8
 8000acc:	080041f0 	.word	0x080041f0
 8000ad0:	080041fc 	.word	0x080041fc
		  else
		  {
			  HAL_GPIO_WritePin(HV_EN_GPIO_Port, HV_EN_Pin, 1);
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	2120      	movs	r1, #32
 8000ad8:	4816      	ldr	r0, [pc, #88]	; (8000b34 <main+0x3a4>)
 8000ada:	f001 fac0 	bl	800205e <HAL_GPIO_WritePin>
			  if (HAL_GetTick() - last_active_time > 3000)
 8000ade:	f001 f811 	bl	8001b04 <HAL_GetTick>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	6a3b      	ldr	r3, [r7, #32]
 8000ae6:	1ad3      	subs	r3, r2, r3
 8000ae8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d91b      	bls.n	8000b28 <main+0x398>
			  {
				  char buf [11];
				  memset(buf, '\0', sizeof(buf));
 8000af0:	463b      	mov	r3, r7
 8000af2:	220b      	movs	r2, #11
 8000af4:	2100      	movs	r1, #0
 8000af6:	4618      	mov	r0, r3
 8000af8:	f003 fb16 	bl	8004128 <memset>
				  memset(buf, '_', 10-((HAL_GetTick() - last_active_time)/1000));
 8000afc:	f001 f802 	bl	8001b04 <HAL_GetTick>
 8000b00:	4602      	mov	r2, r0
 8000b02:	6a3b      	ldr	r3, [r7, #32]
 8000b04:	1ad3      	subs	r3, r2, r3
 8000b06:	4a0c      	ldr	r2, [pc, #48]	; (8000b38 <main+0x3a8>)
 8000b08:	fba2 2303 	umull	r2, r3, r2, r3
 8000b0c:	099b      	lsrs	r3, r3, #6
 8000b0e:	f1c3 020a 	rsb	r2, r3, #10
 8000b12:	463b      	mov	r3, r7
 8000b14:	215f      	movs	r1, #95	; 0x5f
 8000b16:	4618      	mov	r0, r3
 8000b18:	f003 fb06 	bl	8004128 <memset>
				  vfd_put_string(buf);
 8000b1c:	463b      	mov	r3, r7
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f000 fd96 	bl	8001650 <vfd_put_string>
				  vfd_update();
 8000b24:	f000 fee6 	bl	80018f4 <vfd_update>
			  }
		  }

		  last_time = HAL_GetTick();
 8000b28:	f000 ffec 	bl	8001b04 <HAL_GetTick>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	4a03      	ldr	r2, [pc, #12]	; (8000b3c <main+0x3ac>)
 8000b30:	6013      	str	r3, [r2, #0]
  {
 8000b32:	e694      	b.n	800085e <main+0xce>
 8000b34:	40010c00 	.word	0x40010c00
 8000b38:	10624dd3 	.word	0x10624dd3
 8000b3c:	2000003c 	.word	0x2000003c

08000b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b090      	sub	sp, #64	; 0x40
 8000b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b46:	f107 0318 	add.w	r3, r7, #24
 8000b4a:	2228      	movs	r2, #40	; 0x28
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f003 faea 	bl	8004128 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b54:	1d3b      	adds	r3, r7, #4
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	605a      	str	r2, [r3, #4]
 8000b5c:	609a      	str	r2, [r3, #8]
 8000b5e:	60da      	str	r2, [r3, #12]
 8000b60:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b62:	2301      	movs	r3, #1
 8000b64:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b6a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000b6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b70:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b72:	2301      	movs	r3, #1
 8000b74:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b76:	2302      	movs	r3, #2
 8000b78:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b80:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000b84:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b86:	f107 0318 	add.w	r3, r7, #24
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f002 fa98 	bl	80030c0 <HAL_RCC_OscConfig>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8000b96:	f000 f915 	bl	8000dc4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b9a:	230f      	movs	r3, #15
 8000b9c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000baa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bac:	2300      	movs	r3, #0
 8000bae:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	2102      	movs	r1, #2
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f002 fd03 	bl	80035c0 <HAL_RCC_ClockConfig>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000bc0:	f000 f900 	bl	8000dc4 <Error_Handler>
  }
}
 8000bc4:	bf00      	nop
 8000bc6:	3740      	adds	r7, #64	; 0x40
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000bd0:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <MX_I2C1_Init+0x50>)
 8000bd2:	4a13      	ldr	r2, [pc, #76]	; (8000c20 <MX_I2C1_Init+0x54>)
 8000bd4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000bd6:	4b11      	ldr	r3, [pc, #68]	; (8000c1c <MX_I2C1_Init+0x50>)
 8000bd8:	4a12      	ldr	r2, [pc, #72]	; (8000c24 <MX_I2C1_Init+0x58>)
 8000bda:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bdc:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <MX_I2C1_Init+0x50>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000be2:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <MX_I2C1_Init+0x50>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000be8:	4b0c      	ldr	r3, [pc, #48]	; (8000c1c <MX_I2C1_Init+0x50>)
 8000bea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000bee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bf0:	4b0a      	ldr	r3, [pc, #40]	; (8000c1c <MX_I2C1_Init+0x50>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000bf6:	4b09      	ldr	r3, [pc, #36]	; (8000c1c <MX_I2C1_Init+0x50>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bfc:	4b07      	ldr	r3, [pc, #28]	; (8000c1c <MX_I2C1_Init+0x50>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c02:	4b06      	ldr	r3, [pc, #24]	; (8000c1c <MX_I2C1_Init+0x50>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c08:	4804      	ldr	r0, [pc, #16]	; (8000c1c <MX_I2C1_Init+0x50>)
 8000c0a:	f001 fa59 	bl	80020c0 <HAL_I2C_Init>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c14:	f000 f8d6 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200000a4 	.word	0x200000a4
 8000c20:	40005400 	.word	0x40005400
 8000c24:	000186a0 	.word	0x000186a0

08000c28 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000c2c:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c2e:	4a18      	ldr	r2, [pc, #96]	; (8000c90 <MX_SPI2_Init+0x68>)
 8000c30:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c32:	4b16      	ldr	r3, [pc, #88]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c38:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c3a:	4b14      	ldr	r3, [pc, #80]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c40:	4b12      	ldr	r3, [pc, #72]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c46:	4b11      	ldr	r3, [pc, #68]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c4c:	4b0f      	ldr	r3, [pc, #60]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c52:	4b0e      	ldr	r3, [pc, #56]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c58:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000c5a:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c5c:	2218      	movs	r2, #24
 8000c5e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8000c60:	4b0a      	ldr	r3, [pc, #40]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c62:	2280      	movs	r2, #128	; 0x80
 8000c64:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c66:	4b09      	ldr	r3, [pc, #36]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c6c:	4b07      	ldr	r3, [pc, #28]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000c72:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c74:	220a      	movs	r2, #10
 8000c76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c78:	4804      	ldr	r0, [pc, #16]	; (8000c8c <MX_SPI2_Init+0x64>)
 8000c7a:	f002 fe29 	bl	80038d0 <HAL_SPI_Init>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000c84:	f000 f89e 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	2000004c 	.word	0x2000004c
 8000c90:	40003800 	.word	0x40003800

08000c94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b088      	sub	sp, #32
 8000c98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9a:	f107 0310 	add.w	r3, r7, #16
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	605a      	str	r2, [r3, #4]
 8000ca4:	609a      	str	r2, [r3, #8]
 8000ca6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca8:	4b42      	ldr	r3, [pc, #264]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000caa:	699b      	ldr	r3, [r3, #24]
 8000cac:	4a41      	ldr	r2, [pc, #260]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000cae:	f043 0310 	orr.w	r3, r3, #16
 8000cb2:	6193      	str	r3, [r2, #24]
 8000cb4:	4b3f      	ldr	r3, [pc, #252]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	f003 0310 	and.w	r3, r3, #16
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cc0:	4b3c      	ldr	r3, [pc, #240]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	4a3b      	ldr	r2, [pc, #236]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000cc6:	f043 0320 	orr.w	r3, r3, #32
 8000cca:	6193      	str	r3, [r2, #24]
 8000ccc:	4b39      	ldr	r3, [pc, #228]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000cce:	699b      	ldr	r3, [r3, #24]
 8000cd0:	f003 0320 	and.w	r3, r3, #32
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd8:	4b36      	ldr	r3, [pc, #216]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	4a35      	ldr	r2, [pc, #212]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000cde:	f043 0308 	orr.w	r3, r3, #8
 8000ce2:	6193      	str	r3, [r2, #24]
 8000ce4:	4b33      	ldr	r3, [pc, #204]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	f003 0308 	and.w	r3, r3, #8
 8000cec:	607b      	str	r3, [r7, #4]
 8000cee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf0:	4b30      	ldr	r3, [pc, #192]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	4a2f      	ldr	r2, [pc, #188]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000cf6:	f043 0304 	orr.w	r3, r3, #4
 8000cfa:	6193      	str	r3, [r2, #24]
 8000cfc:	4b2d      	ldr	r3, [pc, #180]	; (8000db4 <MX_GPIO_Init+0x120>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	f003 0304 	and.w	r3, r3, #4
 8000d04:	603b      	str	r3, [r7, #0]
 8000d06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d0e:	482a      	ldr	r0, [pc, #168]	; (8000db8 <MX_GPIO_Init+0x124>)
 8000d10:	f001 f9a5 	bl	800205e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, nRF_CE_Pin|SPI2_nRF_CSn_Pin|HV_EN_Pin, GPIO_PIN_RESET);
 8000d14:	2200      	movs	r2, #0
 8000d16:	f241 0121 	movw	r1, #4129	; 0x1021
 8000d1a:	4828      	ldr	r0, [pc, #160]	; (8000dbc <MX_GPIO_Init+0x128>)
 8000d1c:	f001 f99f 	bl	800205e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PU_GPIO_Port, USB_PU_Pin, GPIO_PIN_RESET);
 8000d20:	2200      	movs	r2, #0
 8000d22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d26:	4826      	ldr	r0, [pc, #152]	; (8000dc0 <MX_GPIO_Init+0x12c>)
 8000d28:	f001 f999 	bl	800205e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PT6315_STB_GPIO_Port, PT6315_STB_Pin, GPIO_PIN_SET);
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d32:	4822      	ldr	r0, [pc, #136]	; (8000dbc <MX_GPIO_Init+0x128>)
 8000d34:	f001 f993 	bl	800205e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000d38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d46:	2302      	movs	r3, #2
 8000d48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000d4a:	f107 0310 	add.w	r3, r7, #16
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4819      	ldr	r0, [pc, #100]	; (8000db8 <MX_GPIO_Init+0x124>)
 8000d52:	f000 ffe9 	bl	8001d28 <HAL_GPIO_Init>

  /*Configure GPIO pins : nRF_CE_Pin SPI2_nRF_CSn_Pin HV_EN_Pin PT6315_STB_Pin */
  GPIO_InitStruct.Pin = nRF_CE_Pin|SPI2_nRF_CSn_Pin|HV_EN_Pin|PT6315_STB_Pin;
 8000d56:	f241 1321 	movw	r3, #4385	; 0x1121
 8000d5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2302      	movs	r3, #2
 8000d66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d68:	f107 0310 	add.w	r3, r7, #16
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4813      	ldr	r0, [pc, #76]	; (8000dbc <MX_GPIO_Init+0x128>)
 8000d70:	f000 ffda 	bl	8001d28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1_Pin PB2_Pin */
  GPIO_InitStruct.Pin = PB1_Pin|PB2_Pin;
 8000d74:	2306      	movs	r3, #6
 8000d76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d80:	f107 0310 	add.w	r3, r7, #16
 8000d84:	4619      	mov	r1, r3
 8000d86:	480d      	ldr	r0, [pc, #52]	; (8000dbc <MX_GPIO_Init+0x128>)
 8000d88:	f000 ffce 	bl	8001d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PU_Pin */
  GPIO_InitStruct.Pin = USB_PU_Pin;
 8000d8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d92:	2301      	movs	r3, #1
 8000d94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_PU_GPIO_Port, &GPIO_InitStruct);
 8000d9e:	f107 0310 	add.w	r3, r7, #16
 8000da2:	4619      	mov	r1, r3
 8000da4:	4806      	ldr	r0, [pc, #24]	; (8000dc0 <MX_GPIO_Init+0x12c>)
 8000da6:	f000 ffbf 	bl	8001d28 <HAL_GPIO_Init>

}
 8000daa:	bf00      	nop
 8000dac:	3720      	adds	r7, #32
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40021000 	.word	0x40021000
 8000db8:	40011000 	.word	0x40011000
 8000dbc:	40010c00 	.word	0x40010c00
 8000dc0:	40010800 	.word	0x40010800

08000dc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dc8:	b672      	cpsid	i
}
 8000dca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dcc:	e7fe      	b.n	8000dcc <Error_Handler+0x8>

08000dce <nrf24l01p_get_clear_irq_flags>:
{
  nrf24l01p_write_reg(NRF24L01P_CONFIG, BIT_COND(nrf24l01p_read_reg(NRF24L01P_CONFIG), int_source, !irq_state));
}

uint8_t nrf24l01p_get_clear_irq_flags(void)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	af00      	add	r7, sp, #0
  enum { IRQ_FLAGS = BIT(NRF24L01P_IRQ_MAX_RT) | BIT(NRF24L01P_IRQ_TX_DS) | BIT(NRF24L01P_IRQ_RX_DR) };
  return nrf24l01p_write_reg(NRF24L01P_STATUS, IRQ_FLAGS) & IRQ_FLAGS;
 8000dd2:	2170      	movs	r1, #112	; 0x70
 8000dd4:	2007      	movs	r0, #7
 8000dd6:	f000 fa07 	bl	80011e8 <nrf24l01p_write_reg>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000de0:	b2db      	uxtb	r3, r3
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <nrf24l01p_clear_irq_flag>:

void nrf24l01p_clear_irq_flag(nrf24l01p_irq_source_t int_source)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	4603      	mov	r3, r0
 8000dee:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_STATUS, BIT(int_source));
 8000df0:	79fb      	ldrb	r3, [r7, #7]
 8000df2:	2201      	movs	r2, #1
 8000df4:	fa02 f303 	lsl.w	r3, r2, r3
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	2007      	movs	r0, #7
 8000dfe:	f000 f9f3 	bl	80011e8 <nrf24l01p_write_reg>
}
 8000e02:	bf00      	nop
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <nrf24l01p_get_irq_flags>:
{
  return !(nrf24l01p_read_reg(NRF24L01P_CONFIG) & BIT(int_type));
}

uint8_t nrf24l01p_get_irq_flags(void)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	af00      	add	r7, sp, #0
  return nrf24l01p_nop() & (BIT(6)|BIT(5)|BIT(4));
 8000e0e:	f000 f9c9 	bl	80011a4 <nrf24l01p_nop>
 8000e12:	4603      	mov	r3, r0
 8000e14:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000e18:	b2db      	uxtb	r3, r3
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <nrf24l01p_set_crc_mode>:

void nrf24l01p_set_crc_mode(nrf24l01p_crc_mode_t crc_mode)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b082      	sub	sp, #8
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	4603      	mov	r3, r0
 8000e26:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_CONFIG, (nrf24l01p_read_reg(NRF24L01P_CONFIG) & ~(BIT(3)|BIT(2))) | ((uint8_t)crc_mode<<2u));
 8000e28:	2000      	movs	r0, #0
 8000e2a:	f000 f9c4 	bl	80011b6 <nrf24l01p_read_reg>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	b25b      	sxtb	r3, r3
 8000e32:	f023 030c 	bic.w	r3, r3, #12
 8000e36:	b25a      	sxtb	r2, r3
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	009b      	lsls	r3, r3, #2
 8000e3c:	b25b      	sxtb	r3, r3
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	b25b      	sxtb	r3, r3
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	4619      	mov	r1, r3
 8000e46:	2000      	movs	r0, #0
 8000e48:	f000 f9ce 	bl	80011e8 <nrf24l01p_write_reg>
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <nrf24l01p_open_pipe>:

void nrf24l01p_open_pipe(nrf24l01p_address_t pipe_num, bool auto_ack)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	460a      	mov	r2, r1
 8000e5e:	71fb      	strb	r3, [r7, #7]
 8000e60:	4613      	mov	r3, r2
 8000e62:	71bb      	strb	r3, [r7, #6]
  switch(pipe_num)
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	2b05      	cmp	r3, #5
 8000e68:	dc02      	bgt.n	8000e70 <nrf24l01p_open_pipe+0x1c>
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	da03      	bge.n	8000e76 <nrf24l01p_open_pipe+0x22>
      else
        nrf24l01p_write_reg(NRF24L01P_EN_AA, 0);
      break;
      
    default:
      break;
 8000e6e:	e044      	b.n	8000efa <nrf24l01p_open_pipe+0xa6>
  switch(pipe_num)
 8000e70:	2bff      	cmp	r3, #255	; 0xff
 8000e72:	d031      	beq.n	8000ed8 <nrf24l01p_open_pipe+0x84>
      break;
 8000e74:	e041      	b.n	8000efa <nrf24l01p_open_pipe+0xa6>
      nrf24l01p_write_reg(NRF24L01P_EN_RXADDR, nrf24l01p_read_reg(NRF24L01P_EN_RXADDR) | BIT(pipe_num));
 8000e76:	2002      	movs	r0, #2
 8000e78:	f000 f99d 	bl	80011b6 <nrf24l01p_read_reg>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	b25a      	sxtb	r2, r3
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	2101      	movs	r1, #1
 8000e84:	fa01 f303 	lsl.w	r3, r1, r3
 8000e88:	b25b      	sxtb	r3, r3
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	b25b      	sxtb	r3, r3
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	4619      	mov	r1, r3
 8000e92:	2002      	movs	r0, #2
 8000e94:	f000 f9a8 	bl	80011e8 <nrf24l01p_write_reg>
      nrf24l01p_write_reg(NRF24L01P_EN_AA, BIT_COND(nrf24l01p_read_reg(NRF24L01P_EN_AA), pipe_num, auto_ack));
 8000e98:	2001      	movs	r0, #1
 8000e9a:	f000 f98c 	bl	80011b6 <nrf24l01p_read_reg>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	b25a      	sxtb	r2, r3
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eaa:	b25b      	sxtb	r3, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	b25b      	sxtb	r3, r3
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	b25a      	sxtb	r2, r3
 8000eb4:	79bb      	ldrb	r3, [r7, #6]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d005      	beq.n	8000ec6 <nrf24l01p_open_pipe+0x72>
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec2:	b25b      	sxtb	r3, r3
 8000ec4:	e000      	b.n	8000ec8 <nrf24l01p_open_pipe+0x74>
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	b25b      	sxtb	r3, r3
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	4619      	mov	r1, r3
 8000ed0:	2001      	movs	r0, #1
 8000ed2:	f000 f989 	bl	80011e8 <nrf24l01p_write_reg>
      break;
 8000ed6:	e010      	b.n	8000efa <nrf24l01p_open_pipe+0xa6>
      nrf24l01p_write_reg(NRF24L01P_EN_RXADDR, (uint8_t)~(BIT(7)|BIT(6)));
 8000ed8:	213f      	movs	r1, #63	; 0x3f
 8000eda:	2002      	movs	r0, #2
 8000edc:	f000 f984 	bl	80011e8 <nrf24l01p_write_reg>
      if(auto_ack)
 8000ee0:	79bb      	ldrb	r3, [r7, #6]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d004      	beq.n	8000ef0 <nrf24l01p_open_pipe+0x9c>
        nrf24l01p_write_reg(NRF24L01P_EN_AA, (uint8_t)~(BIT(7)|BIT(6)));
 8000ee6:	213f      	movs	r1, #63	; 0x3f
 8000ee8:	2001      	movs	r0, #1
 8000eea:	f000 f97d 	bl	80011e8 <nrf24l01p_write_reg>
      break;
 8000eee:	e003      	b.n	8000ef8 <nrf24l01p_open_pipe+0xa4>
        nrf24l01p_write_reg(NRF24L01P_EN_AA, 0);
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	f000 f978 	bl	80011e8 <nrf24l01p_write_reg>
      break;
 8000ef8:	bf00      	nop
  }
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <nrf24l01p_close_pipe>:

void nrf24l01p_close_pipe(nrf24l01p_address_t pipe_num)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	4603      	mov	r3, r0
 8000f0a:	71fb      	strb	r3, [r7, #7]
  switch(pipe_num)
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	2b05      	cmp	r3, #5
 8000f10:	dc02      	bgt.n	8000f18 <nrf24l01p_close_pipe+0x16>
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	da03      	bge.n	8000f1e <nrf24l01p_close_pipe+0x1c>
      nrf24l01p_write_reg(NRF24L01P_EN_RXADDR, 0);
      nrf24l01p_write_reg(NRF24L01P_EN_AA, 0);
      break;
      
    default:
      break;
 8000f16:	e032      	b.n	8000f7e <nrf24l01p_close_pipe+0x7c>
  switch(pipe_num)
 8000f18:	2bff      	cmp	r3, #255	; 0xff
 8000f1a:	d027      	beq.n	8000f6c <nrf24l01p_close_pipe+0x6a>
      break;
 8000f1c:	e02f      	b.n	8000f7e <nrf24l01p_close_pipe+0x7c>
      nrf24l01p_write_reg(NRF24L01P_EN_RXADDR, nrf24l01p_read_reg(NRF24L01P_EN_RXADDR) & ~BIT(pipe_num));
 8000f1e:	2002      	movs	r0, #2
 8000f20:	f000 f949 	bl	80011b6 <nrf24l01p_read_reg>
 8000f24:	4603      	mov	r3, r0
 8000f26:	b25a      	sxtb	r2, r3
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f30:	b25b      	sxtb	r3, r3
 8000f32:	43db      	mvns	r3, r3
 8000f34:	b25b      	sxtb	r3, r3
 8000f36:	4013      	ands	r3, r2
 8000f38:	b25b      	sxtb	r3, r3
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	2002      	movs	r0, #2
 8000f40:	f000 f952 	bl	80011e8 <nrf24l01p_write_reg>
      nrf24l01p_write_reg(NRF24L01P_EN_AA, nrf24l01p_read_reg(NRF24L01P_EN_AA) & ~BIT(pipe_num));
 8000f44:	2001      	movs	r0, #1
 8000f46:	f000 f936 	bl	80011b6 <nrf24l01p_read_reg>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	b25a      	sxtb	r2, r3
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2101      	movs	r1, #1
 8000f52:	fa01 f303 	lsl.w	r3, r1, r3
 8000f56:	b25b      	sxtb	r3, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	b25b      	sxtb	r3, r3
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	b25b      	sxtb	r3, r3
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	4619      	mov	r1, r3
 8000f64:	2001      	movs	r0, #1
 8000f66:	f000 f93f 	bl	80011e8 <nrf24l01p_write_reg>
      break;
 8000f6a:	e008      	b.n	8000f7e <nrf24l01p_close_pipe+0x7c>
      nrf24l01p_write_reg(NRF24L01P_EN_RXADDR, 0);
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	2002      	movs	r0, #2
 8000f70:	f000 f93a 	bl	80011e8 <nrf24l01p_write_reg>
      nrf24l01p_write_reg(NRF24L01P_EN_AA, 0);
 8000f74:	2100      	movs	r1, #0
 8000f76:	2001      	movs	r0, #1
 8000f78:	f000 f936 	bl	80011e8 <nrf24l01p_write_reg>
      break;
 8000f7c:	bf00      	nop
  }
}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <nrf24l01p_set_address>:

void nrf24l01p_set_address(nrf24l01p_address_t address, const uint8_t *addr)
{
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b082      	sub	sp, #8
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	6039      	str	r1, [r7, #0]
 8000f90:	71fb      	strb	r3, [r7, #7]
  switch(address)
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	2b06      	cmp	r3, #6
 8000f96:	d00a      	beq.n	8000fae <nrf24l01p_set_address+0x28>
 8000f98:	2b06      	cmp	r3, #6
 8000f9a:	dc19      	bgt.n	8000fd0 <nrf24l01p_set_address+0x4a>
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	dc02      	bgt.n	8000fa6 <nrf24l01p_set_address+0x20>
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	da04      	bge.n	8000fae <nrf24l01p_set_address+0x28>
    case NRF24L01P_PIPE5:
      nrf24l01p_write_reg(NRF24L01P_RX_ADDR_P0 + (uint8_t)address, *addr);
      break;

    default:
      break;
 8000fa4:	e014      	b.n	8000fd0 <nrf24l01p_set_address+0x4a>
 8000fa6:	3b02      	subs	r3, #2
  switch(address)
 8000fa8:	2b03      	cmp	r3, #3
 8000faa:	d811      	bhi.n	8000fd0 <nrf24l01p_set_address+0x4a>
 8000fac:	e006      	b.n	8000fbc <nrf24l01p_set_address+0x36>
      nrf24l01p_write_multibyte_reg((uint8_t) address, addr, 0);
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	6839      	ldr	r1, [r7, #0]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f000 f9b4 	bl	8001322 <nrf24l01p_write_multibyte_reg>
      break;
 8000fba:	e00a      	b.n	8000fd2 <nrf24l01p_set_address+0x4c>
      nrf24l01p_write_reg(NRF24L01P_RX_ADDR_P0 + (uint8_t)address, *addr);
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	330a      	adds	r3, #10
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4610      	mov	r0, r2
 8000fca:	f000 f90d 	bl	80011e8 <nrf24l01p_write_reg>
      break;
 8000fce:	e000      	b.n	8000fd2 <nrf24l01p_set_address+0x4c>
      break;
 8000fd0:	bf00      	nop
  }
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <nrf24l01p_set_auto_retr>:

void nrf24l01p_set_auto_retr(uint8_t retr, uint16_t delay)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	460a      	mov	r2, r1
 8000fe6:	71fb      	strb	r3, [r7, #7]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	80bb      	strh	r3, [r7, #4]
  nrf24l01p_write_reg(NRF24L01P_SETUP_RETR, (((delay/250)-1)<<4) | retr);
 8000fec:	88bb      	ldrh	r3, [r7, #4]
 8000fee:	4a0a      	ldr	r2, [pc, #40]	; (8001018 <nrf24l01p_set_auto_retr+0x3c>)
 8000ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff4:	091b      	lsrs	r3, r3, #4
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	011b      	lsls	r3, r3, #4
 8000ffc:	b25a      	sxtb	r2, r3
 8000ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001002:	4313      	orrs	r3, r2
 8001004:	b25b      	sxtb	r3, r3
 8001006:	b2db      	uxtb	r3, r3
 8001008:	4619      	mov	r1, r3
 800100a:	2004      	movs	r0, #4
 800100c:	f000 f8ec 	bl	80011e8 <nrf24l01p_write_reg>
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	10624dd3 	.word	0x10624dd3

0800101c <nrf24l01p_set_address_width>:

void nrf24l01p_set_address_width(nrf24l01p_address_width_t address_width)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_SETUP_AW, (uint8_t)address_width - 2);
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	3b02      	subs	r3, #2
 800102a:	b2db      	uxtb	r3, r3
 800102c:	4619      	mov	r1, r3
 800102e:	2003      	movs	r0, #3
 8001030:	f000 f8da 	bl	80011e8 <nrf24l01p_write_reg>
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <nrf24l01p_set_rx_payload_width>:

void nrf24l01p_set_rx_payload_width(uint8_t pipe_num, uint8_t payload_width)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	460a      	mov	r2, r1
 8001046:	71fb      	strb	r3, [r7, #7]
 8001048:	4613      	mov	r3, r2
 800104a:	71bb      	strb	r3, [r7, #6]
  nrf24l01p_write_reg(NRF24L01P_RX_PW_P0 + pipe_num, payload_width);
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	3311      	adds	r3, #17
 8001050:	b2db      	uxtb	r3, r3
 8001052:	79ba      	ldrb	r2, [r7, #6]
 8001054:	4611      	mov	r1, r2
 8001056:	4618      	mov	r0, r3
 8001058:	f000 f8c6 	bl	80011e8 <nrf24l01p_write_reg>
}
 800105c:	bf00      	nop
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <nrf24l01p_get_address_width>:
{
  return (nrf24l01p_read_reg(NRF24L01P_OBSERVE_TX) & (BIT(7)|BIT(6)|BIT(5)|BIT(4))) >> 4;
}

uint8_t nrf24l01p_get_address_width(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  return (nrf24l01p_read_reg(NRF24L01P_SETUP_AW) + 2);
 8001068:	2003      	movs	r0, #3
 800106a:	f000 f8a4 	bl	80011b6 <nrf24l01p_read_reg>
 800106e:	4603      	mov	r3, r0
 8001070:	3302      	adds	r3, #2
 8001072:	b2db      	uxtb	r3, r3
}
 8001074:	4618      	mov	r0, r3
 8001076:	bd80      	pop	{r7, pc}

08001078 <nrf24l01p_set_operation_mode>:
{
  return nrf24l01p_read_reg(NRF24L01P_RX_PW_P0 + pipe_num);
}

void nrf24l01p_set_operation_mode(nrf24l01p_operation_mode_t op_mode)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_CONFIG, BIT_COND(nrf24l01p_read_reg(NRF24L01P_CONFIG), NRF24L01P_CONFIG_PRIM_RX, op_mode == NRF24L01P_PRX));
 8001082:	2000      	movs	r0, #0
 8001084:	f000 f897 	bl	80011b6 <nrf24l01p_read_reg>
 8001088:	4603      	mov	r3, r0
 800108a:	b25b      	sxtb	r3, r3
 800108c:	f023 0301 	bic.w	r3, r3, #1
 8001090:	b25a      	sxtb	r2, r3
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	2b01      	cmp	r3, #1
 8001096:	bf0c      	ite	eq
 8001098:	2301      	moveq	r3, #1
 800109a:	2300      	movne	r3, #0
 800109c:	b2db      	uxtb	r3, r3
 800109e:	b25b      	sxtb	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b25b      	sxtb	r3, r3
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	4619      	mov	r1, r3
 80010a8:	2000      	movs	r0, #0
 80010aa:	f000 f89d 	bl	80011e8 <nrf24l01p_write_reg>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <nrf24l01p_set_power_mode>:

void nrf24l01p_set_power_mode(nrf24l01p_pwr_mode_t pwr_mode)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	4603      	mov	r3, r0
 80010be:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_CONFIG, BIT_COND(nrf24l01p_read_reg(NRF24L01P_CONFIG), NRF24L01P_CONFIG_PWR_UP, pwr_mode == NRF24L01P_PWR_UP));
 80010c0:	2000      	movs	r0, #0
 80010c2:	f000 f878 	bl	80011b6 <nrf24l01p_read_reg>
 80010c6:	4603      	mov	r3, r0
 80010c8:	b25b      	sxtb	r3, r3
 80010ca:	f023 0302 	bic.w	r3, r3, #2
 80010ce:	b25b      	sxtb	r3, r3
 80010d0:	79fa      	ldrb	r2, [r7, #7]
 80010d2:	2a01      	cmp	r2, #1
 80010d4:	d101      	bne.n	80010da <nrf24l01p_set_power_mode+0x24>
 80010d6:	2202      	movs	r2, #2
 80010d8:	e000      	b.n	80010dc <nrf24l01p_set_power_mode+0x26>
 80010da:	2200      	movs	r2, #0
 80010dc:	4313      	orrs	r3, r2
 80010de:	b25b      	sxtb	r3, r3
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	4619      	mov	r1, r3
 80010e4:	2000      	movs	r0, #0
 80010e6:	f000 f87f 	bl	80011e8 <nrf24l01p_write_reg>
}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <nrf24l01p_set_rf_channel>:

void nrf24l01p_set_rf_channel(uint8_t channel)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	4603      	mov	r3, r0
 80010fa:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_write_reg(NRF24L01P_RF_CH, channel);
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	4619      	mov	r1, r3
 8001100:	2005      	movs	r0, #5
 8001102:	f000 f871 	bl	80011e8 <nrf24l01p_write_reg>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <nrf24l01p_rx_fifo_empty>:
{
  return (nrf24l01p_read_reg(NRF24L01P_RF_SETUP) & (1<<NRF24L01P_RF_SETUP_RF_DR)) >> NRF24L01P_RF_SETUP_RF_DR;
}

bool nrf24l01p_rx_fifo_empty(void)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	af00      	add	r7, sp, #0
  return nrf24l01p_get_rx_data_source() == 7;
 8001112:	f000 f82e 	bl	8001172 <nrf24l01p_get_rx_data_source>
 8001116:	4603      	mov	r3, r0
 8001118:	2b07      	cmp	r3, #7
 800111a:	bf0c      	ite	eq
 800111c:	2301      	moveq	r3, #1
 800111e:	2300      	movne	r3, #0
 8001120:	b2db      	uxtb	r3, r3
}
 8001122:	4618      	mov	r0, r3
 8001124:	bd80      	pop	{r7, pc}

08001126 <nrf24l01p_write_tx_payload>:
{
  return nrf24l01p_read_reg(NRF24L01P_CD) & 1;
}

void nrf24l01p_write_tx_payload(const uint8_t *tx_payload, uint8_t length)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	460b      	mov	r3, r1
 8001130:	70fb      	strb	r3, [r7, #3]
  nrf24l01p_write_multibyte_reg(NRF24L01P_TX_PAYLOAD, tx_payload, length);
 8001132:	78fb      	ldrb	r3, [r7, #3]
 8001134:	461a      	mov	r2, r3
 8001136:	6879      	ldr	r1, [r7, #4]
 8001138:	2007      	movs	r0, #7
 800113a:	f000 f8f2 	bl	8001322 <nrf24l01p_write_multibyte_reg>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <nrf24l01p_read_rx_fifo_payload_width>:

  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
}

uint8_t nrf24l01p_read_rx_fifo_payload_width()
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
  uint8_t temp;
  
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 800114c:	2000      	movs	r0, #0
 800114e:	f7fe fffd 	bl	800014c <nrf24l01p_spi_ss>

  nrf24l01p_spi_rw(NRF24L01P_RD_RX_PAYLOAD_WIDTH);
 8001152:	2060      	movs	r0, #96	; 0x60
 8001154:	f7ff f824 	bl	80001a0 <nrf24l01p_spi_rw>
  temp = nrf24l01p_spi_rw(0);
 8001158:	2000      	movs	r0, #0
 800115a:	f7ff f821 	bl	80001a0 <nrf24l01p_spi_rw>
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 8001162:	2001      	movs	r0, #1
 8001164:	f7fe fff2 	bl	800014c <nrf24l01p_spi_ss>

  return temp;
 8001168:	79fb      	ldrb	r3, [r7, #7]
}
 800116a:	4618      	mov	r0, r3
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <nrf24l01p_get_rx_data_source>:

  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
}

uint8_t nrf24l01p_get_rx_data_source(void)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	af00      	add	r7, sp, #0
  return ((nrf24l01p_nop() & (BIT(3)|BIT(2)|BIT(1))) >> 1);
 8001176:	f000 f815 	bl	80011a4 <nrf24l01p_nop>
 800117a:	4603      	mov	r3, r0
 800117c:	105b      	asrs	r3, r3, #1
 800117e:	b2db      	uxtb	r3, r3
 8001180:	f003 0307 	and.w	r3, r3, #7
 8001184:	b2db      	uxtb	r3, r3
}
 8001186:	4618      	mov	r0, r3
 8001188:	bd80      	pop	{r7, pc}

0800118a <nrf24l01p_read_rx_payload>:

// Fixed: returns length==0 and pipe==7 means FIFO empty

uint16_t nrf24l01p_read_rx_payload(uint8_t *rx_payload)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
  return nrf24l01p_read_multibyte_reg(NRF24L01P_RX_PAYLOAD, rx_payload);
 8001192:	6879      	ldr	r1, [r7, #4]
 8001194:	2008      	movs	r0, #8
 8001196:	f000 f867 	bl	8001268 <nrf24l01p_read_multibyte_reg>
 800119a:	4603      	mov	r3, r0
}
 800119c:	4618      	mov	r0, r3
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <nrf24l01p_nop>:
{
  nrf24l01p_write_reg(NRF24L01P_FLUSH_TX, 0);
}

uint8_t nrf24l01p_nop(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  return nrf24l01p_write_reg(NRF24L01P_NOP,0);
 80011a8:	2100      	movs	r1, #0
 80011aa:	20ff      	movs	r0, #255	; 0xff
 80011ac:	f000 f81c 	bl	80011e8 <nrf24l01p_write_reg>
 80011b0:	4603      	mov	r3, r0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <nrf24l01p_read_reg>:
{
  return (nrf24l01p_lna_mode_t) ( (nrf24l01p_read_reg(NRF24L01P_RF_SETUP) & (1<<NRF24L01P_LNA_HCURR)) >> NRF24L01P_LNA_HCURR );
}

uint8_t nrf24l01p_read_reg(uint8_t reg)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b084      	sub	sp, #16
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	4603      	mov	r3, r0
 80011be:	71fb      	strb	r3, [r7, #7]
uint8_t temp;
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 80011c0:	2000      	movs	r0, #0
 80011c2:	f7fe ffc3 	bl	800014c <nrf24l01p_spi_ss>
  nrf24l01p_spi_rw(reg);
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7fe ffe9 	bl	80001a0 <nrf24l01p_spi_rw>
  temp = nrf24l01p_spi_rw(0);
 80011ce:	2000      	movs	r0, #0
 80011d0:	f7fe ffe6 	bl	80001a0 <nrf24l01p_spi_rw>
 80011d4:	4603      	mov	r3, r0
 80011d6:	73fb      	strb	r3, [r7, #15]
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 80011d8:	2001      	movs	r0, #1
 80011da:	f7fe ffb7 	bl	800014c <nrf24l01p_spi_ss>

  return temp;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3710      	adds	r7, #16
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <nrf24l01p_write_reg>:

uint8_t nrf24l01p_write_reg(uint8_t reg, uint8_t value)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	460a      	mov	r2, r1
 80011f2:	71fb      	strb	r3, [r7, #7]
 80011f4:	4613      	mov	r3, r2
 80011f6:	71bb      	strb	r3, [r7, #6]
  uint8_t retval;
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 80011f8:	2000      	movs	r0, #0
 80011fa:	f7fe ffa7 	bl	800014c <nrf24l01p_spi_ss>
  if(reg < NRF24L01P_NRF_WRITE_REG)   // i.e. this is a register access
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	2b1f      	cmp	r3, #31
 8001202:	d80c      	bhi.n	800121e <nrf24l01p_write_reg+0x36>
  {
    retval = nrf24l01p_spi_rw(NRF24L01P_NRF_WRITE_REG + reg);
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	3320      	adds	r3, #32
 8001208:	b2db      	uxtb	r3, r3
 800120a:	4618      	mov	r0, r3
 800120c:	f7fe ffc8 	bl	80001a0 <nrf24l01p_spi_rw>
 8001210:	4603      	mov	r3, r0
 8001212:	73fb      	strb	r3, [r7, #15]
    nrf24l01p_spi_rw(value);
 8001214:	79bb      	ldrb	r3, [r7, #6]
 8001216:	4618      	mov	r0, r3
 8001218:	f7fe ffc2 	bl	80001a0 <nrf24l01p_spi_rw>
 800121c:	e01c      	b.n	8001258 <nrf24l01p_write_reg+0x70>
  }
  else            // single byte cmd OR future command/register access
  {
    if(!(reg == NRF24L01P_FLUSH_TX) && !(reg == NRF24L01P_FLUSH_RX) && !(reg == NRF24L01P_REUSE_TX_PL) && !(reg == NRF24L01P_NOP))
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2be1      	cmp	r3, #225	; 0xe1
 8001222:	d013      	beq.n	800124c <nrf24l01p_write_reg+0x64>
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	2be2      	cmp	r3, #226	; 0xe2
 8001228:	d010      	beq.n	800124c <nrf24l01p_write_reg+0x64>
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	2be3      	cmp	r3, #227	; 0xe3
 800122e:	d00d      	beq.n	800124c <nrf24l01p_write_reg+0x64>
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	2bff      	cmp	r3, #255	; 0xff
 8001234:	d00a      	beq.n	800124c <nrf24l01p_write_reg+0x64>
    {
      retval = nrf24l01p_spi_rw(reg);
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	4618      	mov	r0, r3
 800123a:	f7fe ffb1 	bl	80001a0 <nrf24l01p_spi_rw>
 800123e:	4603      	mov	r3, r0
 8001240:	73fb      	strb	r3, [r7, #15]
      nrf24l01p_spi_rw(value);
 8001242:	79bb      	ldrb	r3, [r7, #6]
 8001244:	4618      	mov	r0, r3
 8001246:	f7fe ffab 	bl	80001a0 <nrf24l01p_spi_rw>
 800124a:	e005      	b.n	8001258 <nrf24l01p_write_reg+0x70>
    }
    else          // single byte L01 command
    {
      retval = nrf24l01p_spi_rw(reg);
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	4618      	mov	r0, r3
 8001250:	f7fe ffa6 	bl	80001a0 <nrf24l01p_spi_rw>
 8001254:	4603      	mov	r3, r0
 8001256:	73fb      	strb	r3, [r7, #15]
    }
  }
  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 8001258:	2001      	movs	r0, #1
 800125a:	f7fe ff77 	bl	800014c <nrf24l01p_spi_ss>

  return retval;
 800125e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001260:	4618      	mov	r0, r3
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <nrf24l01p_read_multibyte_reg>:

uint16_t nrf24l01p_read_multibyte_reg(uint8_t reg, uint8_t *pbuf)
{
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	6039      	str	r1, [r7, #0]
 8001272:	71fb      	strb	r3, [r7, #7]
uint8_t ctr, length;
  switch(reg)
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	2b08      	cmp	r3, #8
 8001278:	d018      	beq.n	80012ac <nrf24l01p_read_multibyte_reg+0x44>
 800127a:	2b08      	cmp	r3, #8
 800127c:	dc2f      	bgt.n	80012de <nrf24l01p_read_multibyte_reg+0x76>
 800127e:	2b01      	cmp	r3, #1
 8001280:	dc02      	bgt.n	8001288 <nrf24l01p_read_multibyte_reg+0x20>
 8001282:	2b00      	cmp	r3, #0
 8001284:	da02      	bge.n	800128c <nrf24l01p_read_multibyte_reg+0x24>
 8001286:	e02a      	b.n	80012de <nrf24l01p_read_multibyte_reg+0x76>
 8001288:	2b06      	cmp	r3, #6
 800128a:	d128      	bne.n	80012de <nrf24l01p_read_multibyte_reg+0x76>
  {
    case NRF24L01P_PIPE0:
    case NRF24L01P_PIPE1:
    case NRF24L01P_TX:
      length = ctr = nrf24l01p_get_address_width();
 800128c:	f7ff feea 	bl	8001064 <nrf24l01p_get_address_width>
 8001290:	4603      	mov	r3, r0
 8001292:	73fb      	strb	r3, [r7, #15]
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	73bb      	strb	r3, [r7, #14]
      nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 8001298:	2000      	movs	r0, #0
 800129a:	f7fe ff57 	bl	800014c <nrf24l01p_spi_ss>
      nrf24l01p_spi_rw(NRF24L01P_RX_ADDR_P0 + reg);
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	330a      	adds	r3, #10
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7fe ff7b 	bl	80001a0 <nrf24l01p_spi_rw>
      break;
 80012aa:	e01d      	b.n	80012e8 <nrf24l01p_read_multibyte_reg+0x80>
      
    case NRF24L01P_RX_PAYLOAD:
      if( (reg = nrf24l01p_get_rx_data_source()) < 7)
 80012ac:	f7ff ff61 	bl	8001172 <nrf24l01p_get_rx_data_source>
 80012b0:	4603      	mov	r3, r0
 80012b2:	71fb      	strb	r3, [r7, #7]
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	2b06      	cmp	r3, #6
 80012b8:	d80c      	bhi.n	80012d4 <nrf24l01p_read_multibyte_reg+0x6c>
      {
        length = ctr = nrf24l01p_read_rx_fifo_payload_width();
 80012ba:	f7ff ff44 	bl	8001146 <nrf24l01p_read_rx_fifo_payload_width>
 80012be:	4603      	mov	r3, r0
 80012c0:	73fb      	strb	r3, [r7, #15]
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
 80012c4:	73bb      	strb	r3, [r7, #14]

        nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 80012c6:	2000      	movs	r0, #0
 80012c8:	f7fe ff40 	bl	800014c <nrf24l01p_spi_ss>
        nrf24l01p_spi_rw(NRF24L01P_RD_RX_PAYLOAD);
 80012cc:	2061      	movs	r0, #97	; 0x61
 80012ce:	f7fe ff67 	bl	80001a0 <nrf24l01p_spi_rw>
      }
      else
      {
       ctr = length = 0;
      }
      break;
 80012d2:	e009      	b.n	80012e8 <nrf24l01p_read_multibyte_reg+0x80>
       ctr = length = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73bb      	strb	r3, [r7, #14]
 80012d8:	7bbb      	ldrb	r3, [r7, #14]
 80012da:	73fb      	strb	r3, [r7, #15]
      break;
 80012dc:	e004      	b.n	80012e8 <nrf24l01p_read_multibyte_reg+0x80>

    default:
      ctr = length = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	73bb      	strb	r3, [r7, #14]
 80012e2:	7bbb      	ldrb	r3, [r7, #14]
 80012e4:	73fb      	strb	r3, [r7, #15]
      break;
 80012e6:	bf00      	nop
  }

  while(ctr--)
 80012e8:	e007      	b.n	80012fa <nrf24l01p_read_multibyte_reg+0x92>
  {
    *pbuf++ = nrf24l01p_spi_rw(0);
 80012ea:	683c      	ldr	r4, [r7, #0]
 80012ec:	1c63      	adds	r3, r4, #1
 80012ee:	603b      	str	r3, [r7, #0]
 80012f0:	2000      	movs	r0, #0
 80012f2:	f7fe ff55 	bl	80001a0 <nrf24l01p_spi_rw>
 80012f6:	4603      	mov	r3, r0
 80012f8:	7023      	strb	r3, [r4, #0]
  while(ctr--)
 80012fa:	7bfb      	ldrb	r3, [r7, #15]
 80012fc:	1e5a      	subs	r2, r3, #1
 80012fe:	73fa      	strb	r2, [r7, #15]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1f2      	bne.n	80012ea <nrf24l01p_read_multibyte_reg+0x82>
  }

  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 8001304:	2001      	movs	r0, #1
 8001306:	f7fe ff21 	bl	800014c <nrf24l01p_spi_ss>

  return (((uint16_t) reg << 8) | length);
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	021b      	lsls	r3, r3, #8
 800130e:	b21a      	sxth	r2, r3
 8001310:	7bbb      	ldrb	r3, [r7, #14]
 8001312:	b21b      	sxth	r3, r3
 8001314:	4313      	orrs	r3, r2
 8001316:	b21b      	sxth	r3, r3
 8001318:	b29b      	uxth	r3, r3
}
 800131a:	4618      	mov	r0, r3
 800131c:	3714      	adds	r7, #20
 800131e:	46bd      	mov	sp, r7
 8001320:	bd90      	pop	{r4, r7, pc}

08001322 <nrf24l01p_write_multibyte_reg>:

void nrf24l01p_write_multibyte_reg(uint8_t reg, const uint8_t *pbuf, uint8_t length)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b082      	sub	sp, #8
 8001326:	af00      	add	r7, sp, #0
 8001328:	4603      	mov	r3, r0
 800132a:	6039      	str	r1, [r7, #0]
 800132c:	71fb      	strb	r3, [r7, #7]
 800132e:	4613      	mov	r3, r2
 8001330:	71bb      	strb	r3, [r7, #6]
  switch(reg)
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	2b07      	cmp	r3, #7
 8001336:	d016      	beq.n	8001366 <nrf24l01p_write_multibyte_reg+0x44>
 8001338:	2b07      	cmp	r3, #7
 800133a:	dc1b      	bgt.n	8001374 <nrf24l01p_write_multibyte_reg+0x52>
 800133c:	2b01      	cmp	r3, #1
 800133e:	dc02      	bgt.n	8001346 <nrf24l01p_write_multibyte_reg+0x24>
 8001340:	2b00      	cmp	r3, #0
 8001342:	da02      	bge.n	800134a <nrf24l01p_write_multibyte_reg+0x28>
    case NRF24L01P_TX_PAYLOAD:
      nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
      nrf24l01p_spi_rw(NRF24L01P_WR_TX_PAYLOAD);
      break;      
    default:
      break;
 8001344:	e016      	b.n	8001374 <nrf24l01p_write_multibyte_reg+0x52>
  switch(reg)
 8001346:	2b06      	cmp	r3, #6
 8001348:	d114      	bne.n	8001374 <nrf24l01p_write_multibyte_reg+0x52>
      length = nrf24l01p_get_address_width();
 800134a:	f7ff fe8b 	bl	8001064 <nrf24l01p_get_address_width>
 800134e:	4603      	mov	r3, r0
 8001350:	71bb      	strb	r3, [r7, #6]
      nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 8001352:	2000      	movs	r0, #0
 8001354:	f7fe fefa 	bl	800014c <nrf24l01p_spi_ss>
      nrf24l01p_spi_rw(NRF24L01P_NRF_WRITE_REG + NRF24L01P_RX_ADDR_P0 + reg);
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	332a      	adds	r3, #42	; 0x2a
 800135c:	b2db      	uxtb	r3, r3
 800135e:	4618      	mov	r0, r3
 8001360:	f7fe ff1e 	bl	80001a0 <nrf24l01p_spi_rw>
      break;
 8001364:	e007      	b.n	8001376 <nrf24l01p_write_multibyte_reg+0x54>
      nrf24l01p_spi_ss(NRF24L01P_SPI_SS_LOW);
 8001366:	2000      	movs	r0, #0
 8001368:	f7fe fef0 	bl	800014c <nrf24l01p_spi_ss>
      nrf24l01p_spi_rw(NRF24L01P_WR_TX_PAYLOAD);
 800136c:	20a0      	movs	r0, #160	; 0xa0
 800136e:	f7fe ff17 	bl	80001a0 <nrf24l01p_spi_rw>
      break;      
 8001372:	e000      	b.n	8001376 <nrf24l01p_write_multibyte_reg+0x54>
      break;
 8001374:	bf00      	nop
  }

  while(length--)
 8001376:	e006      	b.n	8001386 <nrf24l01p_write_multibyte_reg+0x64>
    nrf24l01p_spi_rw(*pbuf++);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	1c5a      	adds	r2, r3, #1
 800137c:	603a      	str	r2, [r7, #0]
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	4618      	mov	r0, r3
 8001382:	f7fe ff0d 	bl	80001a0 <nrf24l01p_spi_rw>
  while(length--)
 8001386:	79bb      	ldrb	r3, [r7, #6]
 8001388:	1e5a      	subs	r2, r3, #1
 800138a:	71ba      	strb	r2, [r7, #6]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d1f3      	bne.n	8001378 <nrf24l01p_write_multibyte_reg+0x56>

  nrf24l01p_spi_ss(NRF24L01P_SPI_SS_HIGH);
 8001390:	2001      	movs	r0, #1
 8001392:	f7fe fedb 	bl	800014c <nrf24l01p_spi_ss>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013a6:	4b15      	ldr	r3, [pc, #84]	; (80013fc <HAL_MspInit+0x5c>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	4a14      	ldr	r2, [pc, #80]	; (80013fc <HAL_MspInit+0x5c>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	6193      	str	r3, [r2, #24]
 80013b2:	4b12      	ldr	r3, [pc, #72]	; (80013fc <HAL_MspInit+0x5c>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	60bb      	str	r3, [r7, #8]
 80013bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013be:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <HAL_MspInit+0x5c>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	4a0e      	ldr	r2, [pc, #56]	; (80013fc <HAL_MspInit+0x5c>)
 80013c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c8:	61d3      	str	r3, [r2, #28]
 80013ca:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <HAL_MspInit+0x5c>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013d6:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <HAL_MspInit+0x60>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	60fb      	str	r3, [r7, #12]
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	4a04      	ldr	r2, [pc, #16]	; (8001400 <HAL_MspInit+0x60>)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f2:	bf00      	nop
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr
 80013fc:	40021000 	.word	0x40021000
 8001400:	40010000 	.word	0x40010000

08001404 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b088      	sub	sp, #32
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a15      	ldr	r2, [pc, #84]	; (8001474 <HAL_I2C_MspInit+0x70>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d123      	bne.n	800146c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001424:	4b14      	ldr	r3, [pc, #80]	; (8001478 <HAL_I2C_MspInit+0x74>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	4a13      	ldr	r2, [pc, #76]	; (8001478 <HAL_I2C_MspInit+0x74>)
 800142a:	f043 0308 	orr.w	r3, r3, #8
 800142e:	6193      	str	r3, [r2, #24]
 8001430:	4b11      	ldr	r3, [pc, #68]	; (8001478 <HAL_I2C_MspInit+0x74>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	f003 0308 	and.w	r3, r3, #8
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800143c:	23c0      	movs	r3, #192	; 0xc0
 800143e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001440:	2312      	movs	r3, #18
 8001442:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001444:	2303      	movs	r3, #3
 8001446:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001448:	f107 0310 	add.w	r3, r7, #16
 800144c:	4619      	mov	r1, r3
 800144e:	480b      	ldr	r0, [pc, #44]	; (800147c <HAL_I2C_MspInit+0x78>)
 8001450:	f000 fc6a 	bl	8001d28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001454:	4b08      	ldr	r3, [pc, #32]	; (8001478 <HAL_I2C_MspInit+0x74>)
 8001456:	69db      	ldr	r3, [r3, #28]
 8001458:	4a07      	ldr	r2, [pc, #28]	; (8001478 <HAL_I2C_MspInit+0x74>)
 800145a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800145e:	61d3      	str	r3, [r2, #28]
 8001460:	4b05      	ldr	r3, [pc, #20]	; (8001478 <HAL_I2C_MspInit+0x74>)
 8001462:	69db      	ldr	r3, [r3, #28]
 8001464:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001468:	60bb      	str	r3, [r7, #8]
 800146a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800146c:	bf00      	nop
 800146e:	3720      	adds	r7, #32
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40005400 	.word	0x40005400
 8001478:	40021000 	.word	0x40021000
 800147c:	40010c00 	.word	0x40010c00

08001480 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b088      	sub	sp, #32
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001488:	f107 0310 	add.w	r3, r7, #16
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a1c      	ldr	r2, [pc, #112]	; (800150c <HAL_SPI_MspInit+0x8c>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d131      	bne.n	8001504 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014a0:	4b1b      	ldr	r3, [pc, #108]	; (8001510 <HAL_SPI_MspInit+0x90>)
 80014a2:	69db      	ldr	r3, [r3, #28]
 80014a4:	4a1a      	ldr	r2, [pc, #104]	; (8001510 <HAL_SPI_MspInit+0x90>)
 80014a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014aa:	61d3      	str	r3, [r2, #28]
 80014ac:	4b18      	ldr	r3, [pc, #96]	; (8001510 <HAL_SPI_MspInit+0x90>)
 80014ae:	69db      	ldr	r3, [r3, #28]
 80014b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b8:	4b15      	ldr	r3, [pc, #84]	; (8001510 <HAL_SPI_MspInit+0x90>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	4a14      	ldr	r2, [pc, #80]	; (8001510 <HAL_SPI_MspInit+0x90>)
 80014be:	f043 0308 	orr.w	r3, r3, #8
 80014c2:	6193      	str	r3, [r2, #24]
 80014c4:	4b12      	ldr	r3, [pc, #72]	; (8001510 <HAL_SPI_MspInit+0x90>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	f003 0308 	and.w	r3, r3, #8
 80014cc:	60bb      	str	r3, [r7, #8]
 80014ce:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80014d0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80014d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d6:	2302      	movs	r3, #2
 80014d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014da:	2303      	movs	r3, #3
 80014dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014de:	f107 0310 	add.w	r3, r7, #16
 80014e2:	4619      	mov	r1, r3
 80014e4:	480b      	ldr	r0, [pc, #44]	; (8001514 <HAL_SPI_MspInit+0x94>)
 80014e6:	f000 fc1f 	bl	8001d28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80014ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f8:	f107 0310 	add.w	r3, r7, #16
 80014fc:	4619      	mov	r1, r3
 80014fe:	4805      	ldr	r0, [pc, #20]	; (8001514 <HAL_SPI_MspInit+0x94>)
 8001500:	f000 fc12 	bl	8001d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001504:	bf00      	nop
 8001506:	3720      	adds	r7, #32
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40003800 	.word	0x40003800
 8001510:	40021000 	.word	0x40021000
 8001514:	40010c00 	.word	0x40010c00

08001518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800151c:	e7fe      	b.n	800151c <NMI_Handler+0x4>

0800151e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001522:	e7fe      	b.n	8001522 <HardFault_Handler+0x4>

08001524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001528:	e7fe      	b.n	8001528 <MemManage_Handler+0x4>

0800152a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152e:	e7fe      	b.n	800152e <BusFault_Handler+0x4>

08001530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001534:	e7fe      	b.n	8001534 <UsageFault_Handler+0x4>

08001536 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	bc80      	pop	{r7}
 8001540:	4770      	bx	lr

08001542 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001542:	b480      	push	{r7}
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	46bd      	mov	sp, r7
 800154a:	bc80      	pop	{r7}
 800154c:	4770      	bx	lr

0800154e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	4770      	bx	lr

0800155a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800155e:	f000 fabf 	bl	8001ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}

08001566 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001566:	b480      	push	{r7}
 8001568:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800156a:	bf00      	nop
 800156c:	46bd      	mov	sp, r7
 800156e:	bc80      	pop	{r7}
 8001570:	4770      	bx	lr
	...

08001574 <_vfd_get_char_code>:

/**
 * Returns code for display from character code
 */
uint16_t _vfd_get_char_code(char code)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
	if ('0' <= code && code <= '9')
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	2b2f      	cmp	r3, #47	; 0x2f
 8001582:	d908      	bls.n	8001596 <_vfd_get_char_code+0x22>
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	2b39      	cmp	r3, #57	; 0x39
 8001588:	d805      	bhi.n	8001596 <_vfd_get_char_code+0x22>
		return _VFD_MAP_DIGITS[code - '0'];
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	3b30      	subs	r3, #48	; 0x30
 800158e:	4a2b      	ldr	r2, [pc, #172]	; (800163c <_vfd_get_char_code+0xc8>)
 8001590:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001594:	e04c      	b.n	8001630 <_vfd_get_char_code+0xbc>
	if (0 <= code && code <= 9)
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	2b09      	cmp	r3, #9
 800159a:	d804      	bhi.n	80015a6 <_vfd_get_char_code+0x32>
		return _VFD_MAP_DIGITS[(uint8_t)code];
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	4a27      	ldr	r2, [pc, #156]	; (800163c <_vfd_get_char_code+0xc8>)
 80015a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015a4:	e044      	b.n	8001630 <_vfd_get_char_code+0xbc>
	for (int i = 0; i < _VFD_SIZE_SPECIAL; i++)
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	e00e      	b.n	80015ca <_vfd_get_char_code+0x56>
		if (_VFD_MAP_SPECIAL_CHAR[i] == code)
 80015ac:	4a24      	ldr	r2, [pc, #144]	; (8001640 <_vfd_get_char_code+0xcc>)
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	4413      	add	r3, r2
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	79fa      	ldrb	r2, [r7, #7]
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d104      	bne.n	80015c4 <_vfd_get_char_code+0x50>
			return _VFD_MAP_SPECIAL[i];
 80015ba:	4a22      	ldr	r2, [pc, #136]	; (8001644 <_vfd_get_char_code+0xd0>)
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015c2:	e035      	b.n	8001630 <_vfd_get_char_code+0xbc>
	for (int i = 0; i < _VFD_SIZE_SPECIAL; i++)
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	3301      	adds	r3, #1
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	231a      	movs	r3, #26
 80015cc:	461a      	mov	r2, r3
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	4293      	cmp	r3, r2
 80015d2:	dbeb      	blt.n	80015ac <_vfd_get_char_code+0x38>
	if ('a' <= code && code <= 'z')
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	2b60      	cmp	r3, #96	; 0x60
 80015d8:	d908      	bls.n	80015ec <_vfd_get_char_code+0x78>
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	2b7a      	cmp	r3, #122	; 0x7a
 80015de:	d805      	bhi.n	80015ec <_vfd_get_char_code+0x78>
		return _VFD_MAP_ALPHA[code - 'a'];
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	3b61      	subs	r3, #97	; 0x61
 80015e4:	4a18      	ldr	r2, [pc, #96]	; (8001648 <_vfd_get_char_code+0xd4>)
 80015e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015ea:	e021      	b.n	8001630 <_vfd_get_char_code+0xbc>
	if ('A' <= code && code <= 'Z')
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	2b40      	cmp	r3, #64	; 0x40
 80015f0:	d908      	bls.n	8001604 <_vfd_get_char_code+0x90>
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	2b5a      	cmp	r3, #90	; 0x5a
 80015f6:	d805      	bhi.n	8001604 <_vfd_get_char_code+0x90>
		return _VFD_MAP_ALPHA[code - 'A'];
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	3b41      	subs	r3, #65	; 0x41
 80015fc:	4a12      	ldr	r2, [pc, #72]	; (8001648 <_vfd_get_char_code+0xd4>)
 80015fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001602:	e015      	b.n	8001630 <_vfd_get_char_code+0xbc>
	if (192 <= code && code <= 223) // russian upper letters
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	2bbf      	cmp	r3, #191	; 0xbf
 8001608:	d908      	bls.n	800161c <_vfd_get_char_code+0xa8>
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	2bdf      	cmp	r3, #223	; 0xdf
 800160e:	d805      	bhi.n	800161c <_vfd_get_char_code+0xa8>
		return _VFD_MAP_ALPHA_RU[code - 192];
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	3bc0      	subs	r3, #192	; 0xc0
 8001614:	4a0d      	ldr	r2, [pc, #52]	; (800164c <_vfd_get_char_code+0xd8>)
 8001616:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800161a:	e009      	b.n	8001630 <_vfd_get_char_code+0xbc>
	if (224 <= code && code <= 255) // russian lower letters
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	2bdf      	cmp	r3, #223	; 0xdf
 8001620:	d905      	bls.n	800162e <_vfd_get_char_code+0xba>
		return _VFD_MAP_ALPHA_RU[code - 224];
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	3be0      	subs	r3, #224	; 0xe0
 8001626:	4a09      	ldr	r2, [pc, #36]	; (800164c <_vfd_get_char_code+0xd8>)
 8001628:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800162c:	e000      	b.n	8001630 <_vfd_get_char_code+0xbc>
	return 0;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	bc80      	pop	{r7}
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	0800422c 	.word	0x0800422c
 8001640:	080042e8 	.word	0x080042e8
 8001644:	080042b4 	.word	0x080042b4
 8001648:	08004240 	.word	0x08004240
 800164c:	08004274 	.word	0x08004274

08001650 <vfd_put_string>:

/**
 * put string in buffer
 */
void vfd_put_string(char * str)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
	uint16_t buf;
	// erase letters only
	for (int i = 10; i > 0; i --)
 8001658:	230a      	movs	r3, #10
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	e028      	b.n	80016b0 <vfd_put_string+0x60>
	{
		 vfd.arr2[i][0] &= 1<<0;
 800165e:	493e      	ldr	r1, [pc, #248]	; (8001758 <vfd_put_string+0x108>)
 8001660:	68fa      	ldr	r2, [r7, #12]
 8001662:	4613      	mov	r3, r2
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	4413      	add	r3, r2
 8001668:	440b      	add	r3, r1
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	b2d8      	uxtb	r0, r3
 8001672:	4939      	ldr	r1, [pc, #228]	; (8001758 <vfd_put_string+0x108>)
 8001674:	68fa      	ldr	r2, [r7, #12]
 8001676:	4613      	mov	r3, r2
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	4413      	add	r3, r2
 800167c:	440b      	add	r3, r1
 800167e:	4602      	mov	r2, r0
 8001680:	701a      	strb	r2, [r3, #0]
		 vfd.arr2[i][1] &= 1<<7;
 8001682:	4935      	ldr	r1, [pc, #212]	; (8001758 <vfd_put_string+0x108>)
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	4613      	mov	r3, r2
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	4413      	add	r3, r2
 800168c:	440b      	add	r3, r1
 800168e:	3301      	adds	r3, #1
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001696:	b2d8      	uxtb	r0, r3
 8001698:	492f      	ldr	r1, [pc, #188]	; (8001758 <vfd_put_string+0x108>)
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	4613      	mov	r3, r2
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	4413      	add	r3, r2
 80016a2:	440b      	add	r3, r1
 80016a4:	3301      	adds	r3, #1
 80016a6:	4602      	mov	r2, r0
 80016a8:	701a      	strb	r2, [r3, #0]
	for (int i = 10; i > 0; i --)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	3b01      	subs	r3, #1
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	dcd3      	bgt.n	800165e <vfd_put_string+0xe>
	}
	uint8_t i = 10;
 80016b6:	230a      	movs	r3, #10
 80016b8:	72fb      	strb	r3, [r7, #11]
	while (*str)
 80016ba:	e042      	b.n	8001742 <vfd_put_string+0xf2>
	{
		 buf = _vfd_get_char_code(*(str++));
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	1c5a      	adds	r2, r3, #1
 80016c0:	607a      	str	r2, [r7, #4]
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff ff55 	bl	8001574 <_vfd_get_char_code>
 80016ca:	4603      	mov	r3, r0
 80016cc:	813b      	strh	r3, [r7, #8]
		 vfd.arr2[i][0] |= buf & (~(1<<0));
 80016ce:	7afa      	ldrb	r2, [r7, #11]
 80016d0:	4921      	ldr	r1, [pc, #132]	; (8001758 <vfd_put_string+0x108>)
 80016d2:	4613      	mov	r3, r2
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	4413      	add	r3, r2
 80016d8:	440b      	add	r3, r1
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	b25a      	sxtb	r2, r3
 80016de:	893b      	ldrh	r3, [r7, #8]
 80016e0:	b25b      	sxtb	r3, r3
 80016e2:	f023 0301 	bic.w	r3, r3, #1
 80016e6:	b25b      	sxtb	r3, r3
 80016e8:	4313      	orrs	r3, r2
 80016ea:	b25b      	sxtb	r3, r3
 80016ec:	7afa      	ldrb	r2, [r7, #11]
 80016ee:	b2d8      	uxtb	r0, r3
 80016f0:	4919      	ldr	r1, [pc, #100]	; (8001758 <vfd_put_string+0x108>)
 80016f2:	4613      	mov	r3, r2
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	4413      	add	r3, r2
 80016f8:	440b      	add	r3, r1
 80016fa:	4602      	mov	r2, r0
 80016fc:	701a      	strb	r2, [r3, #0]
		 vfd.arr2[i][1] |= (buf>>8)&(~(1<<7));
 80016fe:	7afa      	ldrb	r2, [r7, #11]
 8001700:	4915      	ldr	r1, [pc, #84]	; (8001758 <vfd_put_string+0x108>)
 8001702:	4613      	mov	r3, r2
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	4413      	add	r3, r2
 8001708:	440b      	add	r3, r1
 800170a:	3301      	adds	r3, #1
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	b25a      	sxtb	r2, r3
 8001710:	893b      	ldrh	r3, [r7, #8]
 8001712:	0a1b      	lsrs	r3, r3, #8
 8001714:	b29b      	uxth	r3, r3
 8001716:	b25b      	sxtb	r3, r3
 8001718:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800171c:	b25b      	sxtb	r3, r3
 800171e:	4313      	orrs	r3, r2
 8001720:	b25b      	sxtb	r3, r3
 8001722:	7afa      	ldrb	r2, [r7, #11]
 8001724:	b2d8      	uxtb	r0, r3
 8001726:	490c      	ldr	r1, [pc, #48]	; (8001758 <vfd_put_string+0x108>)
 8001728:	4613      	mov	r3, r2
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	4413      	add	r3, r2
 800172e:	440b      	add	r3, r1
 8001730:	3301      	adds	r3, #1
 8001732:	4602      	mov	r2, r0
 8001734:	701a      	strb	r2, [r3, #0]
		 if (!--i)
 8001736:	7afb      	ldrb	r3, [r7, #11]
 8001738:	3b01      	subs	r3, #1
 800173a:	72fb      	strb	r3, [r7, #11]
 800173c:	7afb      	ldrb	r3, [r7, #11]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d004      	beq.n	800174c <vfd_put_string+0xfc>
	while (*str)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1b8      	bne.n	80016bc <vfd_put_string+0x6c>
			 break;
	}
}
 800174a:	e000      	b.n	800174e <vfd_put_string+0xfe>
			 break;
 800174c:	bf00      	nop
}
 800174e:	bf00      	nop
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200000f8 	.word	0x200000f8

0800175c <vfd_set_symbols>:

/**
 * set symbols mask in buffer
 */
void vfd_set_symbols(uint32_t symbols)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < _VFD_SIZE_SYMBOLS; i++)
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	e041      	b.n	80017ee <vfd_set_symbols+0x92>
	{
		if (symbols & (1<<i))
 800176a:	2201      	movs	r2, #1
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	fa02 f303 	lsl.w	r3, r2, r3
 8001772:	461a      	mov	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4013      	ands	r3, r2
 8001778:	2b00      	cmp	r3, #0
 800177a:	d035      	beq.n	80017e8 <vfd_set_symbols+0x8c>
		{
			// set symbol
			for (int b = 0; b < 3; b++)
 800177c:	2300      	movs	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
 8001780:	e02f      	b.n	80017e2 <vfd_set_symbols+0x86>
			  vfd.arr2[_VFD_MAP_SYMBOLS[i][0]][b] |= ((1<<_VFD_MAP_SYMBOLS[i][1])>>(b<<3))&0xFF;
 8001782:	4a20      	ldr	r2, [pc, #128]	; (8001804 <vfd_set_symbols+0xa8>)
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800178a:	4619      	mov	r1, r3
 800178c:	4a1e      	ldr	r2, [pc, #120]	; (8001808 <vfd_set_symbols+0xac>)
 800178e:	460b      	mov	r3, r1
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	440b      	add	r3, r1
 8001794:	441a      	add	r2, r3
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	4413      	add	r3, r2
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	b25a      	sxtb	r2, r3
 800179e:	4919      	ldr	r1, [pc, #100]	; (8001804 <vfd_set_symbols+0xa8>)
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	440b      	add	r3, r1
 80017a6:	785b      	ldrb	r3, [r3, #1]
 80017a8:	4619      	mov	r1, r3
 80017aa:	2301      	movs	r3, #1
 80017ac:	fa03 f101 	lsl.w	r1, r3, r1
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	fa41 f303 	asr.w	r3, r1, r3
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	4313      	orrs	r3, r2
 80017bc:	b258      	sxtb	r0, r3
 80017be:	4a11      	ldr	r2, [pc, #68]	; (8001804 <vfd_set_symbols+0xa8>)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80017c6:	4619      	mov	r1, r3
 80017c8:	b2c0      	uxtb	r0, r0
 80017ca:	4a0f      	ldr	r2, [pc, #60]	; (8001808 <vfd_set_symbols+0xac>)
 80017cc:	460b      	mov	r3, r1
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	440b      	add	r3, r1
 80017d2:	441a      	add	r2, r3
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	4413      	add	r3, r2
 80017d8:	4602      	mov	r2, r0
 80017da:	701a      	strb	r2, [r3, #0]
			for (int b = 0; b < 3; b++)
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	3301      	adds	r3, #1
 80017e0:	60bb      	str	r3, [r7, #8]
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	ddcc      	ble.n	8001782 <vfd_set_symbols+0x26>
	for (int i = 0; i < _VFD_SIZE_SYMBOLS; i++)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	3301      	adds	r3, #1
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	2319      	movs	r3, #25
 80017f0:	461a      	mov	r2, r3
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	4293      	cmp	r3, r2
 80017f6:	dbb8      	blt.n	800176a <vfd_set_symbols+0xe>
		}
	}
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	3714      	adds	r7, #20
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr
 8001804:	08004304 	.word	0x08004304
 8001808:	200000f8 	.word	0x200000f8

0800180c <vfd_clr_symbols>:

/**
 * put symbols mask in buffer
 */
void vfd_clr_symbols(uint32_t symbols)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < _VFD_SIZE_SYMBOLS; i++)
 8001814:	2300      	movs	r3, #0
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	e043      	b.n	80018a2 <vfd_clr_symbols+0x96>
	{
		if (symbols & (1<<i))
 800181a:	2201      	movs	r2, #1
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	461a      	mov	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4013      	ands	r3, r2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d037      	beq.n	800189c <vfd_clr_symbols+0x90>
		{
			// reset symbol
			for (int b = 0; b < 3; b++)
 800182c:	2300      	movs	r3, #0
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	e031      	b.n	8001896 <vfd_clr_symbols+0x8a>
			  vfd.arr2[_VFD_MAP_SYMBOLS[i][0]][b] &= ~(((1<<_VFD_MAP_SYMBOLS[i][1])>>(b<<3))&0xFF);
 8001832:	4a21      	ldr	r2, [pc, #132]	; (80018b8 <vfd_clr_symbols+0xac>)
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800183a:	4619      	mov	r1, r3
 800183c:	4a1f      	ldr	r2, [pc, #124]	; (80018bc <vfd_clr_symbols+0xb0>)
 800183e:	460b      	mov	r3, r1
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	440b      	add	r3, r1
 8001844:	441a      	add	r2, r3
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	4413      	add	r3, r2
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	b25a      	sxtb	r2, r3
 800184e:	491a      	ldr	r1, [pc, #104]	; (80018b8 <vfd_clr_symbols+0xac>)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	440b      	add	r3, r1
 8001856:	785b      	ldrb	r3, [r3, #1]
 8001858:	4619      	mov	r1, r3
 800185a:	2301      	movs	r3, #1
 800185c:	fa03 f101 	lsl.w	r1, r3, r1
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	fa41 f303 	asr.w	r3, r1, r3
 8001868:	b25b      	sxtb	r3, r3
 800186a:	43db      	mvns	r3, r3
 800186c:	b25b      	sxtb	r3, r3
 800186e:	4013      	ands	r3, r2
 8001870:	b258      	sxtb	r0, r3
 8001872:	4a11      	ldr	r2, [pc, #68]	; (80018b8 <vfd_clr_symbols+0xac>)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800187a:	4619      	mov	r1, r3
 800187c:	b2c0      	uxtb	r0, r0
 800187e:	4a0f      	ldr	r2, [pc, #60]	; (80018bc <vfd_clr_symbols+0xb0>)
 8001880:	460b      	mov	r3, r1
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	440b      	add	r3, r1
 8001886:	441a      	add	r2, r3
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	4413      	add	r3, r2
 800188c:	4602      	mov	r2, r0
 800188e:	701a      	strb	r2, [r3, #0]
			for (int b = 0; b < 3; b++)
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	3301      	adds	r3, #1
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	2b02      	cmp	r3, #2
 800189a:	ddca      	ble.n	8001832 <vfd_clr_symbols+0x26>
	for (int i = 0; i < _VFD_SIZE_SYMBOLS; i++)
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	3301      	adds	r3, #1
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	2319      	movs	r3, #25
 80018a4:	461a      	mov	r2, r3
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	4293      	cmp	r3, r2
 80018aa:	dbb6      	blt.n	800181a <vfd_clr_symbols+0xe>
		}
	}
}
 80018ac:	bf00      	nop
 80018ae:	bf00      	nop
 80018b0:	3714      	adds	r7, #20
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	08004304 	.word	0x08004304
 80018bc:	200000f8 	.word	0x200000f8

080018c0 <vfd_clear_buf>:

/**
 * clear buffer
 */
void vfd_clear_buf(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
	for (int a = 0; a < sizeof(vfd.arr1); a++)
 80018c6:	2300      	movs	r3, #0
 80018c8:	607b      	str	r3, [r7, #4]
 80018ca:	e007      	b.n	80018dc <vfd_clear_buf+0x1c>
		  vfd.arr1[a] = 0;
 80018cc:	4a08      	ldr	r2, [pc, #32]	; (80018f0 <vfd_clear_buf+0x30>)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4413      	add	r3, r2
 80018d2:	2200      	movs	r2, #0
 80018d4:	701a      	strb	r2, [r3, #0]
	for (int a = 0; a < sizeof(vfd.arr1); a++)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	3301      	adds	r3, #1
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2b20      	cmp	r3, #32
 80018e0:	d9f4      	bls.n	80018cc <vfd_clear_buf+0xc>
}
 80018e2:	bf00      	nop
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bc80      	pop	{r7}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	200000f8 	.word	0x200000f8

080018f4 <vfd_update>:
}

/**
 * update data on VFD display
 */
void vfd_update(void) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
	uint8_t data;

	vfd_spi_cs(VFD_CS_LOW);
 80018fa:	2000      	movs	r0, #0
 80018fc:	f7fe fc66 	bl	80001cc <vfd_spi_cs>
	data = VFD_COM_DATA_SETTING|VFD_DS_WRITE_DISP; // command 2, write display
 8001900:	2340      	movs	r3, #64	; 0x40
 8001902:	71fb      	strb	r3, [r7, #7]
	vfd_spi_tx(&data, 1);
 8001904:	1dfb      	adds	r3, r7, #7
 8001906:	2101      	movs	r1, #1
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fc71 	bl	80001f0 <vfd_spi_tx>
	vfd_spi_cs(VFD_CS_HIGH);
 800190e:	2001      	movs	r0, #1
 8001910:	f7fe fc5c 	bl	80001cc <vfd_spi_cs>

	vfd_spi_cs(VFD_CS_LOW);
 8001914:	2000      	movs	r0, #0
 8001916:	f7fe fc59 	bl	80001cc <vfd_spi_cs>
	data = VFD_COM_ADDRESS_SETTING; // command 3, set address to 0
 800191a:	23c0      	movs	r3, #192	; 0xc0
 800191c:	71fb      	strb	r3, [r7, #7]
	vfd_spi_tx(&data, 1);
 800191e:	1dfb      	adds	r3, r7, #7
 8001920:	2101      	movs	r1, #1
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fc64 	bl	80001f0 <vfd_spi_tx>
	vfd_spi_tx(vfd.arr1, sizeof(vfd.arr1)); // transmit data
 8001928:	2121      	movs	r1, #33	; 0x21
 800192a:	4805      	ldr	r0, [pc, #20]	; (8001940 <vfd_update+0x4c>)
 800192c:	f7fe fc60 	bl	80001f0 <vfd_spi_tx>
	vfd_spi_cs(VFD_CS_HIGH);
 8001930:	2001      	movs	r0, #1
 8001932:	f7fe fc4b 	bl	80001cc <vfd_spi_cs>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	200000f8 	.word	0x200000f8

08001944 <vfd_leds>:

/**
 * enable disable leds mask (4 leds available)
 */
void vfd_leds(uint8_t leds)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	71fb      	strb	r3, [r7, #7]
	uint8_t data = VFD_COM_DATA_SETTING|VFD_DS_WRITE_LED; // command 2, write to LED port
 800194e:	2341      	movs	r3, #65	; 0x41
 8001950:	73fb      	strb	r3, [r7, #15]
	vfd_spi_cs(VFD_CS_LOW);
 8001952:	2000      	movs	r0, #0
 8001954:	f7fe fc3a 	bl	80001cc <vfd_spi_cs>
	vfd_spi_tx(&data, 1);
 8001958:	f107 030f 	add.w	r3, r7, #15
 800195c:	2101      	movs	r1, #1
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fc46 	bl	80001f0 <vfd_spi_tx>
	data = (~leds)&0b1111;
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	43db      	mvns	r3, r3
 8001968:	b2db      	uxtb	r3, r3
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	b2db      	uxtb	r3, r3
 8001970:	73fb      	strb	r3, [r7, #15]
	vfd_spi_tx(&data, 1);
 8001972:	f107 030f 	add.w	r3, r7, #15
 8001976:	2101      	movs	r1, #1
 8001978:	4618      	mov	r0, r3
 800197a:	f7fe fc39 	bl	80001f0 <vfd_spi_tx>
	vfd_spi_cs(VFD_CS_HIGH);
 800197e:	2001      	movs	r0, #1
 8001980:	f7fe fc24 	bl	80001cc <vfd_spi_cs>
}
 8001984:	bf00      	nop
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <vfd_init>:

/**
 * sets correct grid & segments count
 */
void vfd_init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
	uint8_t data;

	vfd_spi_cs(VFD_CS_LOW);
 8001992:	2000      	movs	r0, #0
 8001994:	f7fe fc1a 	bl	80001cc <vfd_spi_cs>
	data = VFD_COM_DISPLAY_MODE_SETTING|VFD_DMS_11dig_17seg; // command 2, write display
 8001998:	2307      	movs	r3, #7
 800199a:	71fb      	strb	r3, [r7, #7]
	vfd_spi_tx(&data, 1);
 800199c:	1dfb      	adds	r3, r7, #7
 800199e:	2101      	movs	r1, #1
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7fe fc25 	bl	80001f0 <vfd_spi_tx>
	vfd_spi_cs(VFD_CS_HIGH);
 80019a6:	2001      	movs	r0, #1
 80019a8:	f7fe fc10 	bl	80001cc <vfd_spi_cs>

}
 80019ac:	bf00      	nop
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <vfd_control>:

/**
 * enable/disable display and set dimming (0..7)
 */
void vfd_control(bool enable, uint8_t dimm)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	460a      	mov	r2, r1
 80019be:	71fb      	strb	r3, [r7, #7]
 80019c0:	4613      	mov	r3, r2
 80019c2:	71bb      	strb	r3, [r7, #6]
	uint8_t data;

	vfd_spi_cs(VFD_CS_LOW);
 80019c4:	2000      	movs	r0, #0
 80019c6:	f7fe fc01 	bl	80001cc <vfd_spi_cs>
	data = VFD_COM_DISPLAY_CONTROL|(enable?VFD_DC_DISP_ON:0)|(dimm&0b111); // command 4
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d002      	beq.n	80019d6 <vfd_control+0x22>
 80019d0:	f06f 0277 	mvn.w	r2, #119	; 0x77
 80019d4:	e001      	b.n	80019da <vfd_control+0x26>
 80019d6:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 80019da:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80019de:	f003 0307 	and.w	r3, r3, #7
 80019e2:	b25b      	sxtb	r3, r3
 80019e4:	4313      	orrs	r3, r2
 80019e6:	b25b      	sxtb	r3, r3
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	73fb      	strb	r3, [r7, #15]
	vfd_spi_tx(&data, 1);
 80019ec:	f107 030f 	add.w	r3, r7, #15
 80019f0:	2101      	movs	r1, #1
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fbfc 	bl	80001f0 <vfd_spi_tx>
	vfd_spi_cs(VFD_CS_HIGH);
 80019f8:	2001      	movs	r0, #1
 80019fa:	f7fe fbe7 	bl	80001cc <vfd_spi_cs>
}
 80019fe:	bf00      	nop
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
	...

08001a08 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a08:	480c      	ldr	r0, [pc, #48]	; (8001a3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a0a:	490d      	ldr	r1, [pc, #52]	; (8001a40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a0c:	4a0d      	ldr	r2, [pc, #52]	; (8001a44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a10:	e002      	b.n	8001a18 <LoopCopyDataInit>

08001a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a16:	3304      	adds	r3, #4

08001a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a1c:	d3f9      	bcc.n	8001a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a1e:	4a0a      	ldr	r2, [pc, #40]	; (8001a48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a20:	4c0a      	ldr	r4, [pc, #40]	; (8001a4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a24:	e001      	b.n	8001a2a <LoopFillZerobss>

08001a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a28:	3204      	adds	r2, #4

08001a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a2c:	d3fb      	bcc.n	8001a26 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a2e:	f7ff fd9a 	bl	8001566 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a32:	f002 fb55 	bl	80040e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a36:	f7fe feab 	bl	8000790 <main>
  bx lr
 8001a3a:	4770      	bx	lr
  ldr r0, =_sdata
 8001a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a40:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001a44:	08004340 	.word	0x08004340
  ldr r2, =_sbss
 8001a48:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001a4c:	20000120 	.word	0x20000120

08001a50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a50:	e7fe      	b.n	8001a50 <ADC1_2_IRQHandler>
	...

08001a54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a58:	4b08      	ldr	r3, [pc, #32]	; (8001a7c <HAL_Init+0x28>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a07      	ldr	r2, [pc, #28]	; (8001a7c <HAL_Init+0x28>)
 8001a5e:	f043 0310 	orr.w	r3, r3, #16
 8001a62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a64:	2003      	movs	r0, #3
 8001a66:	f000 f92b 	bl	8001cc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a6a:	200f      	movs	r0, #15
 8001a6c:	f000 f808 	bl	8001a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a70:	f7ff fc96 	bl	80013a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40022000 	.word	0x40022000

08001a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_InitTick+0x54>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b12      	ldr	r3, [pc, #72]	; (8001ad8 <HAL_InitTick+0x58>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 f935 	bl	8001d0e <HAL_SYSTICK_Config>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e00e      	b.n	8001acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b0f      	cmp	r3, #15
 8001ab2:	d80a      	bhi.n	8001aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8001abc:	f000 f90b 	bl	8001cd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ac0:	4a06      	ldr	r2, [pc, #24]	; (8001adc <HAL_InitTick+0x5c>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	e000      	b.n	8001acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000008 	.word	0x20000008
 8001ad8:	20000010 	.word	0x20000010
 8001adc:	2000000c 	.word	0x2000000c

08001ae0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ae4:	4b05      	ldr	r3, [pc, #20]	; (8001afc <HAL_IncTick+0x1c>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <HAL_IncTick+0x20>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4413      	add	r3, r2
 8001af0:	4a03      	ldr	r2, [pc, #12]	; (8001b00 <HAL_IncTick+0x20>)
 8001af2:	6013      	str	r3, [r2, #0]
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr
 8001afc:	20000010 	.word	0x20000010
 8001b00:	2000011c 	.word	0x2000011c

08001b04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return uwTick;
 8001b08:	4b02      	ldr	r3, [pc, #8]	; (8001b14 <HAL_GetTick+0x10>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr
 8001b14:	2000011c 	.word	0x2000011c

08001b18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b20:	f7ff fff0 	bl	8001b04 <HAL_GetTick>
 8001b24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b30:	d005      	beq.n	8001b3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b32:	4b0a      	ldr	r3, [pc, #40]	; (8001b5c <HAL_Delay+0x44>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	461a      	mov	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b3e:	bf00      	nop
 8001b40:	f7ff ffe0 	bl	8001b04 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d8f7      	bhi.n	8001b40 <HAL_Delay+0x28>
  {
  }
}
 8001b50:	bf00      	nop
 8001b52:	bf00      	nop
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000010 	.word	0x20000010

08001b60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f003 0307 	and.w	r3, r3, #7
 8001b6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b70:	4b0c      	ldr	r3, [pc, #48]	; (8001ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b76:	68ba      	ldr	r2, [r7, #8]
 8001b78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b92:	4a04      	ldr	r2, [pc, #16]	; (8001ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	60d3      	str	r3, [r2, #12]
}
 8001b98:	bf00      	nop
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bac:	4b04      	ldr	r3, [pc, #16]	; (8001bc0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	0a1b      	lsrs	r3, r3, #8
 8001bb2:	f003 0307 	and.w	r3, r3, #7
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bc80      	pop	{r7}
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	6039      	str	r1, [r7, #0]
 8001bce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	db0a      	blt.n	8001bee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	490c      	ldr	r1, [pc, #48]	; (8001c10 <__NVIC_SetPriority+0x4c>)
 8001bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be2:	0112      	lsls	r2, r2, #4
 8001be4:	b2d2      	uxtb	r2, r2
 8001be6:	440b      	add	r3, r1
 8001be8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bec:	e00a      	b.n	8001c04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	b2da      	uxtb	r2, r3
 8001bf2:	4908      	ldr	r1, [pc, #32]	; (8001c14 <__NVIC_SetPriority+0x50>)
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	f003 030f 	and.w	r3, r3, #15
 8001bfa:	3b04      	subs	r3, #4
 8001bfc:	0112      	lsls	r2, r2, #4
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	440b      	add	r3, r1
 8001c02:	761a      	strb	r2, [r3, #24]
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000e100 	.word	0xe000e100
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b089      	sub	sp, #36	; 0x24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f003 0307 	and.w	r3, r3, #7
 8001c2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	f1c3 0307 	rsb	r3, r3, #7
 8001c32:	2b04      	cmp	r3, #4
 8001c34:	bf28      	it	cs
 8001c36:	2304      	movcs	r3, #4
 8001c38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	2b06      	cmp	r3, #6
 8001c40:	d902      	bls.n	8001c48 <NVIC_EncodePriority+0x30>
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	3b03      	subs	r3, #3
 8001c46:	e000      	b.n	8001c4a <NVIC_EncodePriority+0x32>
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	43da      	mvns	r2, r3
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	401a      	ands	r2, r3
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c60:	f04f 31ff 	mov.w	r1, #4294967295
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6a:	43d9      	mvns	r1, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c70:	4313      	orrs	r3, r2
         );
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3724      	adds	r7, #36	; 0x24
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr

08001c7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3b01      	subs	r3, #1
 8001c88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c8c:	d301      	bcc.n	8001c92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e00f      	b.n	8001cb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c92:	4a0a      	ldr	r2, [pc, #40]	; (8001cbc <SysTick_Config+0x40>)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3b01      	subs	r3, #1
 8001c98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c9a:	210f      	movs	r1, #15
 8001c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca0:	f7ff ff90 	bl	8001bc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ca4:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <SysTick_Config+0x40>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001caa:	4b04      	ldr	r3, [pc, #16]	; (8001cbc <SysTick_Config+0x40>)
 8001cac:	2207      	movs	r2, #7
 8001cae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	e000e010 	.word	0xe000e010

08001cc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7ff ff49 	bl	8001b60 <__NVIC_SetPriorityGrouping>
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b086      	sub	sp, #24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	4603      	mov	r3, r0
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
 8001ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ce8:	f7ff ff5e 	bl	8001ba8 <__NVIC_GetPriorityGrouping>
 8001cec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	68b9      	ldr	r1, [r7, #8]
 8001cf2:	6978      	ldr	r0, [r7, #20]
 8001cf4:	f7ff ff90 	bl	8001c18 <NVIC_EncodePriority>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cfe:	4611      	mov	r1, r2
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ff5f 	bl	8001bc4 <__NVIC_SetPriority>
}
 8001d06:	bf00      	nop
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b082      	sub	sp, #8
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7ff ffb0 	bl	8001c7c <SysTick_Config>
 8001d1c:	4603      	mov	r3, r0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
	...

08001d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b08b      	sub	sp, #44	; 0x2c
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d32:	2300      	movs	r3, #0
 8001d34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d36:	2300      	movs	r3, #0
 8001d38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d3a:	e169      	b.n	8002010 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	69fa      	ldr	r2, [r7, #28]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	f040 8158 	bne.w	800200a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	4a9a      	ldr	r2, [pc, #616]	; (8001fc8 <HAL_GPIO_Init+0x2a0>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d05e      	beq.n	8001e22 <HAL_GPIO_Init+0xfa>
 8001d64:	4a98      	ldr	r2, [pc, #608]	; (8001fc8 <HAL_GPIO_Init+0x2a0>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d875      	bhi.n	8001e56 <HAL_GPIO_Init+0x12e>
 8001d6a:	4a98      	ldr	r2, [pc, #608]	; (8001fcc <HAL_GPIO_Init+0x2a4>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d058      	beq.n	8001e22 <HAL_GPIO_Init+0xfa>
 8001d70:	4a96      	ldr	r2, [pc, #600]	; (8001fcc <HAL_GPIO_Init+0x2a4>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d86f      	bhi.n	8001e56 <HAL_GPIO_Init+0x12e>
 8001d76:	4a96      	ldr	r2, [pc, #600]	; (8001fd0 <HAL_GPIO_Init+0x2a8>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d052      	beq.n	8001e22 <HAL_GPIO_Init+0xfa>
 8001d7c:	4a94      	ldr	r2, [pc, #592]	; (8001fd0 <HAL_GPIO_Init+0x2a8>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d869      	bhi.n	8001e56 <HAL_GPIO_Init+0x12e>
 8001d82:	4a94      	ldr	r2, [pc, #592]	; (8001fd4 <HAL_GPIO_Init+0x2ac>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d04c      	beq.n	8001e22 <HAL_GPIO_Init+0xfa>
 8001d88:	4a92      	ldr	r2, [pc, #584]	; (8001fd4 <HAL_GPIO_Init+0x2ac>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d863      	bhi.n	8001e56 <HAL_GPIO_Init+0x12e>
 8001d8e:	4a92      	ldr	r2, [pc, #584]	; (8001fd8 <HAL_GPIO_Init+0x2b0>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d046      	beq.n	8001e22 <HAL_GPIO_Init+0xfa>
 8001d94:	4a90      	ldr	r2, [pc, #576]	; (8001fd8 <HAL_GPIO_Init+0x2b0>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d85d      	bhi.n	8001e56 <HAL_GPIO_Init+0x12e>
 8001d9a:	2b12      	cmp	r3, #18
 8001d9c:	d82a      	bhi.n	8001df4 <HAL_GPIO_Init+0xcc>
 8001d9e:	2b12      	cmp	r3, #18
 8001da0:	d859      	bhi.n	8001e56 <HAL_GPIO_Init+0x12e>
 8001da2:	a201      	add	r2, pc, #4	; (adr r2, 8001da8 <HAL_GPIO_Init+0x80>)
 8001da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001da8:	08001e23 	.word	0x08001e23
 8001dac:	08001dfd 	.word	0x08001dfd
 8001db0:	08001e0f 	.word	0x08001e0f
 8001db4:	08001e51 	.word	0x08001e51
 8001db8:	08001e57 	.word	0x08001e57
 8001dbc:	08001e57 	.word	0x08001e57
 8001dc0:	08001e57 	.word	0x08001e57
 8001dc4:	08001e57 	.word	0x08001e57
 8001dc8:	08001e57 	.word	0x08001e57
 8001dcc:	08001e57 	.word	0x08001e57
 8001dd0:	08001e57 	.word	0x08001e57
 8001dd4:	08001e57 	.word	0x08001e57
 8001dd8:	08001e57 	.word	0x08001e57
 8001ddc:	08001e57 	.word	0x08001e57
 8001de0:	08001e57 	.word	0x08001e57
 8001de4:	08001e57 	.word	0x08001e57
 8001de8:	08001e57 	.word	0x08001e57
 8001dec:	08001e05 	.word	0x08001e05
 8001df0:	08001e19 	.word	0x08001e19
 8001df4:	4a79      	ldr	r2, [pc, #484]	; (8001fdc <HAL_GPIO_Init+0x2b4>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d013      	beq.n	8001e22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dfa:	e02c      	b.n	8001e56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	623b      	str	r3, [r7, #32]
          break;
 8001e02:	e029      	b.n	8001e58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	3304      	adds	r3, #4
 8001e0a:	623b      	str	r3, [r7, #32]
          break;
 8001e0c:	e024      	b.n	8001e58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	3308      	adds	r3, #8
 8001e14:	623b      	str	r3, [r7, #32]
          break;
 8001e16:	e01f      	b.n	8001e58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	330c      	adds	r3, #12
 8001e1e:	623b      	str	r3, [r7, #32]
          break;
 8001e20:	e01a      	b.n	8001e58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d102      	bne.n	8001e30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e2a:	2304      	movs	r3, #4
 8001e2c:	623b      	str	r3, [r7, #32]
          break;
 8001e2e:	e013      	b.n	8001e58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d105      	bne.n	8001e44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e38:	2308      	movs	r3, #8
 8001e3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	69fa      	ldr	r2, [r7, #28]
 8001e40:	611a      	str	r2, [r3, #16]
          break;
 8001e42:	e009      	b.n	8001e58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e44:	2308      	movs	r3, #8
 8001e46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69fa      	ldr	r2, [r7, #28]
 8001e4c:	615a      	str	r2, [r3, #20]
          break;
 8001e4e:	e003      	b.n	8001e58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e50:	2300      	movs	r3, #0
 8001e52:	623b      	str	r3, [r7, #32]
          break;
 8001e54:	e000      	b.n	8001e58 <HAL_GPIO_Init+0x130>
          break;
 8001e56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	2bff      	cmp	r3, #255	; 0xff
 8001e5c:	d801      	bhi.n	8001e62 <HAL_GPIO_Init+0x13a>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	e001      	b.n	8001e66 <HAL_GPIO_Init+0x13e>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	3304      	adds	r3, #4
 8001e66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	2bff      	cmp	r3, #255	; 0xff
 8001e6c:	d802      	bhi.n	8001e74 <HAL_GPIO_Init+0x14c>
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	e002      	b.n	8001e7a <HAL_GPIO_Init+0x152>
 8001e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e76:	3b08      	subs	r3, #8
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	210f      	movs	r1, #15
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	fa01 f303 	lsl.w	r3, r1, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	401a      	ands	r2, r3
 8001e8c:	6a39      	ldr	r1, [r7, #32]
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	fa01 f303 	lsl.w	r3, r1, r3
 8001e94:	431a      	orrs	r2, r3
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f000 80b1 	beq.w	800200a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ea8:	4b4d      	ldr	r3, [pc, #308]	; (8001fe0 <HAL_GPIO_Init+0x2b8>)
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	4a4c      	ldr	r2, [pc, #304]	; (8001fe0 <HAL_GPIO_Init+0x2b8>)
 8001eae:	f043 0301 	orr.w	r3, r3, #1
 8001eb2:	6193      	str	r3, [r2, #24]
 8001eb4:	4b4a      	ldr	r3, [pc, #296]	; (8001fe0 <HAL_GPIO_Init+0x2b8>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	f003 0301 	and.w	r3, r3, #1
 8001ebc:	60bb      	str	r3, [r7, #8]
 8001ebe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ec0:	4a48      	ldr	r2, [pc, #288]	; (8001fe4 <HAL_GPIO_Init+0x2bc>)
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec4:	089b      	lsrs	r3, r3, #2
 8001ec6:	3302      	adds	r3, #2
 8001ec8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ecc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	f003 0303 	and.w	r3, r3, #3
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	220f      	movs	r2, #15
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4a40      	ldr	r2, [pc, #256]	; (8001fe8 <HAL_GPIO_Init+0x2c0>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d013      	beq.n	8001f14 <HAL_GPIO_Init+0x1ec>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a3f      	ldr	r2, [pc, #252]	; (8001fec <HAL_GPIO_Init+0x2c4>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d00d      	beq.n	8001f10 <HAL_GPIO_Init+0x1e8>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	4a3e      	ldr	r2, [pc, #248]	; (8001ff0 <HAL_GPIO_Init+0x2c8>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d007      	beq.n	8001f0c <HAL_GPIO_Init+0x1e4>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a3d      	ldr	r2, [pc, #244]	; (8001ff4 <HAL_GPIO_Init+0x2cc>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d101      	bne.n	8001f08 <HAL_GPIO_Init+0x1e0>
 8001f04:	2303      	movs	r3, #3
 8001f06:	e006      	b.n	8001f16 <HAL_GPIO_Init+0x1ee>
 8001f08:	2304      	movs	r3, #4
 8001f0a:	e004      	b.n	8001f16 <HAL_GPIO_Init+0x1ee>
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	e002      	b.n	8001f16 <HAL_GPIO_Init+0x1ee>
 8001f10:	2301      	movs	r3, #1
 8001f12:	e000      	b.n	8001f16 <HAL_GPIO_Init+0x1ee>
 8001f14:	2300      	movs	r3, #0
 8001f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f18:	f002 0203 	and.w	r2, r2, #3
 8001f1c:	0092      	lsls	r2, r2, #2
 8001f1e:	4093      	lsls	r3, r2
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f26:	492f      	ldr	r1, [pc, #188]	; (8001fe4 <HAL_GPIO_Init+0x2bc>)
 8001f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2a:	089b      	lsrs	r3, r3, #2
 8001f2c:	3302      	adds	r3, #2
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d006      	beq.n	8001f4e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f40:	4b2d      	ldr	r3, [pc, #180]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	492c      	ldr	r1, [pc, #176]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	600b      	str	r3, [r1, #0]
 8001f4c:	e006      	b.n	8001f5c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f4e:	4b2a      	ldr	r3, [pc, #168]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	43db      	mvns	r3, r3
 8001f56:	4928      	ldr	r1, [pc, #160]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001f58:	4013      	ands	r3, r2
 8001f5a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d006      	beq.n	8001f76 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f68:	4b23      	ldr	r3, [pc, #140]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	4922      	ldr	r1, [pc, #136]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	604b      	str	r3, [r1, #4]
 8001f74:	e006      	b.n	8001f84 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f76:	4b20      	ldr	r3, [pc, #128]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	491e      	ldr	r1, [pc, #120]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d006      	beq.n	8001f9e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f90:	4b19      	ldr	r3, [pc, #100]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	4918      	ldr	r1, [pc, #96]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	608b      	str	r3, [r1, #8]
 8001f9c:	e006      	b.n	8001fac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f9e:	4b16      	ldr	r3, [pc, #88]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001fa0:	689a      	ldr	r2, [r3, #8]
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	4914      	ldr	r1, [pc, #80]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001fa8:	4013      	ands	r3, r2
 8001faa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d021      	beq.n	8001ffc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001fba:	68da      	ldr	r2, [r3, #12]
 8001fbc:	490e      	ldr	r1, [pc, #56]	; (8001ff8 <HAL_GPIO_Init+0x2d0>)
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	60cb      	str	r3, [r1, #12]
 8001fc4:	e021      	b.n	800200a <HAL_GPIO_Init+0x2e2>
 8001fc6:	bf00      	nop
 8001fc8:	10320000 	.word	0x10320000
 8001fcc:	10310000 	.word	0x10310000
 8001fd0:	10220000 	.word	0x10220000
 8001fd4:	10210000 	.word	0x10210000
 8001fd8:	10120000 	.word	0x10120000
 8001fdc:	10110000 	.word	0x10110000
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	40010000 	.word	0x40010000
 8001fe8:	40010800 	.word	0x40010800
 8001fec:	40010c00 	.word	0x40010c00
 8001ff0:	40011000 	.word	0x40011000
 8001ff4:	40011400 	.word	0x40011400
 8001ff8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	; (800202c <HAL_GPIO_Init+0x304>)
 8001ffe:	68da      	ldr	r2, [r3, #12]
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	43db      	mvns	r3, r3
 8002004:	4909      	ldr	r1, [pc, #36]	; (800202c <HAL_GPIO_Init+0x304>)
 8002006:	4013      	ands	r3, r2
 8002008:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800200a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200c:	3301      	adds	r3, #1
 800200e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002016:	fa22 f303 	lsr.w	r3, r2, r3
 800201a:	2b00      	cmp	r3, #0
 800201c:	f47f ae8e 	bne.w	8001d3c <HAL_GPIO_Init+0x14>
  }
}
 8002020:	bf00      	nop
 8002022:	bf00      	nop
 8002024:	372c      	adds	r7, #44	; 0x2c
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr
 800202c:	40010400 	.word	0x40010400

08002030 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	460b      	mov	r3, r1
 800203a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	887b      	ldrh	r3, [r7, #2]
 8002042:	4013      	ands	r3, r2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d002      	beq.n	800204e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002048:	2301      	movs	r3, #1
 800204a:	73fb      	strb	r3, [r7, #15]
 800204c:	e001      	b.n	8002052 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800204e:	2300      	movs	r3, #0
 8002050:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002052:	7bfb      	ldrb	r3, [r7, #15]
}
 8002054:	4618      	mov	r0, r3
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	bc80      	pop	{r7}
 800205c:	4770      	bx	lr

0800205e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	460b      	mov	r3, r1
 8002068:	807b      	strh	r3, [r7, #2]
 800206a:	4613      	mov	r3, r2
 800206c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800206e:	787b      	ldrb	r3, [r7, #1]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d003      	beq.n	800207c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002074:	887a      	ldrh	r2, [r7, #2]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800207a:	e003      	b.n	8002084 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800207c:	887b      	ldrh	r3, [r7, #2]
 800207e:	041a      	lsls	r2, r3, #16
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	611a      	str	r2, [r3, #16]
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr

0800208e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800208e:	b480      	push	{r7}
 8002090:	b085      	sub	sp, #20
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
 8002096:	460b      	mov	r3, r1
 8002098:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020a0:	887a      	ldrh	r2, [r7, #2]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	4013      	ands	r3, r2
 80020a6:	041a      	lsls	r2, r3, #16
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	43d9      	mvns	r1, r3
 80020ac:	887b      	ldrh	r3, [r7, #2]
 80020ae:	400b      	ands	r3, r1
 80020b0:	431a      	orrs	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	611a      	str	r2, [r3, #16]
}
 80020b6:	bf00      	nop
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr

080020c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e12b      	b.n	800232a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d106      	bne.n	80020ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff f98c 	bl	8001404 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2224      	movs	r2, #36	; 0x24
 80020f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f022 0201 	bic.w	r2, r2, #1
 8002102:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002112:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002122:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002124:	f001 fba2 	bl	800386c <HAL_RCC_GetPCLK1Freq>
 8002128:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	4a81      	ldr	r2, [pc, #516]	; (8002334 <HAL_I2C_Init+0x274>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d807      	bhi.n	8002144 <HAL_I2C_Init+0x84>
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	4a80      	ldr	r2, [pc, #512]	; (8002338 <HAL_I2C_Init+0x278>)
 8002138:	4293      	cmp	r3, r2
 800213a:	bf94      	ite	ls
 800213c:	2301      	movls	r3, #1
 800213e:	2300      	movhi	r3, #0
 8002140:	b2db      	uxtb	r3, r3
 8002142:	e006      	b.n	8002152 <HAL_I2C_Init+0x92>
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	4a7d      	ldr	r2, [pc, #500]	; (800233c <HAL_I2C_Init+0x27c>)
 8002148:	4293      	cmp	r3, r2
 800214a:	bf94      	ite	ls
 800214c:	2301      	movls	r3, #1
 800214e:	2300      	movhi	r3, #0
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e0e7      	b.n	800232a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	4a78      	ldr	r2, [pc, #480]	; (8002340 <HAL_I2C_Init+0x280>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	0c9b      	lsrs	r3, r3, #18
 8002164:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68ba      	ldr	r2, [r7, #8]
 8002176:	430a      	orrs	r2, r1
 8002178:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	4a6a      	ldr	r2, [pc, #424]	; (8002334 <HAL_I2C_Init+0x274>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d802      	bhi.n	8002194 <HAL_I2C_Init+0xd4>
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	3301      	adds	r3, #1
 8002192:	e009      	b.n	80021a8 <HAL_I2C_Init+0xe8>
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800219a:	fb02 f303 	mul.w	r3, r2, r3
 800219e:	4a69      	ldr	r2, [pc, #420]	; (8002344 <HAL_I2C_Init+0x284>)
 80021a0:	fba2 2303 	umull	r2, r3, r2, r3
 80021a4:	099b      	lsrs	r3, r3, #6
 80021a6:	3301      	adds	r3, #1
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	6812      	ldr	r2, [r2, #0]
 80021ac:	430b      	orrs	r3, r1
 80021ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80021ba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	495c      	ldr	r1, [pc, #368]	; (8002334 <HAL_I2C_Init+0x274>)
 80021c4:	428b      	cmp	r3, r1
 80021c6:	d819      	bhi.n	80021fc <HAL_I2C_Init+0x13c>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	1e59      	subs	r1, r3, #1
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80021d6:	1c59      	adds	r1, r3, #1
 80021d8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80021dc:	400b      	ands	r3, r1
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d00a      	beq.n	80021f8 <HAL_I2C_Init+0x138>
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	1e59      	subs	r1, r3, #1
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80021f0:	3301      	adds	r3, #1
 80021f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021f6:	e051      	b.n	800229c <HAL_I2C_Init+0x1dc>
 80021f8:	2304      	movs	r3, #4
 80021fa:	e04f      	b.n	800229c <HAL_I2C_Init+0x1dc>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d111      	bne.n	8002228 <HAL_I2C_Init+0x168>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	1e58      	subs	r0, r3, #1
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6859      	ldr	r1, [r3, #4]
 800220c:	460b      	mov	r3, r1
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	440b      	add	r3, r1
 8002212:	fbb0 f3f3 	udiv	r3, r0, r3
 8002216:	3301      	adds	r3, #1
 8002218:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800221c:	2b00      	cmp	r3, #0
 800221e:	bf0c      	ite	eq
 8002220:	2301      	moveq	r3, #1
 8002222:	2300      	movne	r3, #0
 8002224:	b2db      	uxtb	r3, r3
 8002226:	e012      	b.n	800224e <HAL_I2C_Init+0x18e>
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	1e58      	subs	r0, r3, #1
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6859      	ldr	r1, [r3, #4]
 8002230:	460b      	mov	r3, r1
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	440b      	add	r3, r1
 8002236:	0099      	lsls	r1, r3, #2
 8002238:	440b      	add	r3, r1
 800223a:	fbb0 f3f3 	udiv	r3, r0, r3
 800223e:	3301      	adds	r3, #1
 8002240:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002244:	2b00      	cmp	r3, #0
 8002246:	bf0c      	ite	eq
 8002248:	2301      	moveq	r3, #1
 800224a:	2300      	movne	r3, #0
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <HAL_I2C_Init+0x196>
 8002252:	2301      	movs	r3, #1
 8002254:	e022      	b.n	800229c <HAL_I2C_Init+0x1dc>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d10e      	bne.n	800227c <HAL_I2C_Init+0x1bc>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	1e58      	subs	r0, r3, #1
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6859      	ldr	r1, [r3, #4]
 8002266:	460b      	mov	r3, r1
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	440b      	add	r3, r1
 800226c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002270:	3301      	adds	r3, #1
 8002272:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002276:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800227a:	e00f      	b.n	800229c <HAL_I2C_Init+0x1dc>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	1e58      	subs	r0, r3, #1
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6859      	ldr	r1, [r3, #4]
 8002284:	460b      	mov	r3, r1
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	440b      	add	r3, r1
 800228a:	0099      	lsls	r1, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002292:	3301      	adds	r3, #1
 8002294:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002298:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	6809      	ldr	r1, [r1, #0]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	69da      	ldr	r2, [r3, #28]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a1b      	ldr	r3, [r3, #32]
 80022b6:	431a      	orrs	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80022ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	6911      	ldr	r1, [r2, #16]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	68d2      	ldr	r2, [r2, #12]
 80022d6:	4311      	orrs	r1, r2
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	6812      	ldr	r2, [r2, #0]
 80022dc:	430b      	orrs	r3, r1
 80022de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	695a      	ldr	r2, [r3, #20]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	431a      	orrs	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f042 0201 	orr.w	r2, r2, #1
 800230a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2220      	movs	r2, #32
 8002316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	000186a0 	.word	0x000186a0
 8002338:	001e847f 	.word	0x001e847f
 800233c:	003d08ff 	.word	0x003d08ff
 8002340:	431bde83 	.word	0x431bde83
 8002344:	10624dd3 	.word	0x10624dd3

08002348 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b088      	sub	sp, #32
 800234c:	af02      	add	r7, sp, #8
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	4608      	mov	r0, r1
 8002352:	4611      	mov	r1, r2
 8002354:	461a      	mov	r2, r3
 8002356:	4603      	mov	r3, r0
 8002358:	817b      	strh	r3, [r7, #10]
 800235a:	460b      	mov	r3, r1
 800235c:	813b      	strh	r3, [r7, #8]
 800235e:	4613      	mov	r3, r2
 8002360:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002362:	f7ff fbcf 	bl	8001b04 <HAL_GetTick>
 8002366:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2b20      	cmp	r3, #32
 8002372:	f040 80d9 	bne.w	8002528 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2319      	movs	r3, #25
 800237c:	2201      	movs	r2, #1
 800237e:	496d      	ldr	r1, [pc, #436]	; (8002534 <HAL_I2C_Mem_Write+0x1ec>)
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 fcc1 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800238c:	2302      	movs	r3, #2
 800238e:	e0cc      	b.n	800252a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002396:	2b01      	cmp	r3, #1
 8002398:	d101      	bne.n	800239e <HAL_I2C_Mem_Write+0x56>
 800239a:	2302      	movs	r3, #2
 800239c:	e0c5      	b.n	800252a <HAL_I2C_Mem_Write+0x1e2>
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d007      	beq.n	80023c4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0201 	orr.w	r2, r2, #1
 80023c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2221      	movs	r2, #33	; 0x21
 80023d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2240      	movs	r2, #64	; 0x40
 80023e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2200      	movs	r2, #0
 80023e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6a3a      	ldr	r2, [r7, #32]
 80023ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80023f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	4a4d      	ldr	r2, [pc, #308]	; (8002538 <HAL_I2C_Mem_Write+0x1f0>)
 8002404:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002406:	88f8      	ldrh	r0, [r7, #6]
 8002408:	893a      	ldrh	r2, [r7, #8]
 800240a:	8979      	ldrh	r1, [r7, #10]
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	9301      	str	r3, [sp, #4]
 8002410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	4603      	mov	r3, r0
 8002416:	68f8      	ldr	r0, [r7, #12]
 8002418:	f000 faf8 	bl	8002a0c <I2C_RequestMemoryWrite>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d052      	beq.n	80024c8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e081      	b.n	800252a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f000 fd42 	bl	8002eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d00d      	beq.n	8002452 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	2b04      	cmp	r3, #4
 800243c:	d107      	bne.n	800244e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800244c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e06b      	b.n	800252a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002456:	781a      	ldrb	r2, [r3, #0]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002462:	1c5a      	adds	r2, r3, #1
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800246c:	3b01      	subs	r3, #1
 800246e:	b29a      	uxth	r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002478:	b29b      	uxth	r3, r3
 800247a:	3b01      	subs	r3, #1
 800247c:	b29a      	uxth	r2, r3
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	695b      	ldr	r3, [r3, #20]
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b04      	cmp	r3, #4
 800248e:	d11b      	bne.n	80024c8 <HAL_I2C_Mem_Write+0x180>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002494:	2b00      	cmp	r3, #0
 8002496:	d017      	beq.n	80024c8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249c:	781a      	ldrb	r2, [r3, #0]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a8:	1c5a      	adds	r2, r3, #1
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b2:	3b01      	subs	r3, #1
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024be:	b29b      	uxth	r3, r3
 80024c0:	3b01      	subs	r3, #1
 80024c2:	b29a      	uxth	r2, r3
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1aa      	bne.n	8002426 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024d4:	68f8      	ldr	r0, [r7, #12]
 80024d6:	f000 fd2e 	bl	8002f36 <I2C_WaitOnBTFFlagUntilTimeout>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00d      	beq.n	80024fc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e4:	2b04      	cmp	r3, #4
 80024e6:	d107      	bne.n	80024f8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024f6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e016      	b.n	800252a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800250a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002524:	2300      	movs	r3, #0
 8002526:	e000      	b.n	800252a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002528:	2302      	movs	r3, #2
  }
}
 800252a:	4618      	mov	r0, r3
 800252c:	3718      	adds	r7, #24
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	00100002 	.word	0x00100002
 8002538:	ffff0000 	.word	0xffff0000

0800253c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08c      	sub	sp, #48	; 0x30
 8002540:	af02      	add	r7, sp, #8
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	4608      	mov	r0, r1
 8002546:	4611      	mov	r1, r2
 8002548:	461a      	mov	r2, r3
 800254a:	4603      	mov	r3, r0
 800254c:	817b      	strh	r3, [r7, #10]
 800254e:	460b      	mov	r3, r1
 8002550:	813b      	strh	r3, [r7, #8]
 8002552:	4613      	mov	r3, r2
 8002554:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800255a:	f7ff fad3 	bl	8001b04 <HAL_GetTick>
 800255e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b20      	cmp	r3, #32
 800256a:	f040 8244 	bne.w	80029f6 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800256e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	2319      	movs	r3, #25
 8002574:	2201      	movs	r2, #1
 8002576:	4982      	ldr	r1, [pc, #520]	; (8002780 <HAL_I2C_Mem_Read+0x244>)
 8002578:	68f8      	ldr	r0, [r7, #12]
 800257a:	f000 fbc5 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002584:	2302      	movs	r3, #2
 8002586:	e237      	b.n	80029f8 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800258e:	2b01      	cmp	r3, #1
 8002590:	d101      	bne.n	8002596 <HAL_I2C_Mem_Read+0x5a>
 8002592:	2302      	movs	r3, #2
 8002594:	e230      	b.n	80029f8 <HAL_I2C_Mem_Read+0x4bc>
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2201      	movs	r2, #1
 800259a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d007      	beq.n	80025bc <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 0201 	orr.w	r2, r2, #1
 80025ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2222      	movs	r2, #34	; 0x22
 80025d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2240      	movs	r2, #64	; 0x40
 80025d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2200      	movs	r2, #0
 80025e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80025ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4a62      	ldr	r2, [pc, #392]	; (8002784 <HAL_I2C_Mem_Read+0x248>)
 80025fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025fe:	88f8      	ldrh	r0, [r7, #6]
 8002600:	893a      	ldrh	r2, [r7, #8]
 8002602:	8979      	ldrh	r1, [r7, #10]
 8002604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002606:	9301      	str	r3, [sp, #4]
 8002608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	4603      	mov	r3, r0
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 fa92 	bl	8002b38 <I2C_RequestMemoryRead>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e1ec      	b.n	80029f8 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002622:	2b00      	cmp	r3, #0
 8002624:	d113      	bne.n	800264e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002626:	2300      	movs	r3, #0
 8002628:	61fb      	str	r3, [r7, #28]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	61fb      	str	r3, [r7, #28]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	61fb      	str	r3, [r7, #28]
 800263a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	e1c0      	b.n	80029d0 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002652:	2b01      	cmp	r3, #1
 8002654:	d11e      	bne.n	8002694 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002664:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002666:	b672      	cpsid	i
}
 8002668:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800266a:	2300      	movs	r3, #0
 800266c:	61bb      	str	r3, [r7, #24]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	695b      	ldr	r3, [r3, #20]
 8002674:	61bb      	str	r3, [r7, #24]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	61bb      	str	r3, [r7, #24]
 800267e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800268e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002690:	b662      	cpsie	i
}
 8002692:	e035      	b.n	8002700 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002698:	2b02      	cmp	r3, #2
 800269a:	d11e      	bne.n	80026da <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026aa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80026ac:	b672      	cpsid	i
}
 80026ae:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026b0:	2300      	movs	r3, #0
 80026b2:	617b      	str	r3, [r7, #20]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	617b      	str	r3, [r7, #20]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80026d6:	b662      	cpsie	i
}
 80026d8:	e012      	b.n	8002700 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80026e8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	695b      	ldr	r3, [r3, #20]
 80026f4:	613b      	str	r3, [r7, #16]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	613b      	str	r3, [r7, #16]
 80026fe:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002700:	e166      	b.n	80029d0 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002706:	2b03      	cmp	r3, #3
 8002708:	f200 811f 	bhi.w	800294a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002710:	2b01      	cmp	r3, #1
 8002712:	d123      	bne.n	800275c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002714:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002716:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f000 fc4d 	bl	8002fb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e167      	b.n	80029f8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	691a      	ldr	r2, [r3, #16]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273a:	1c5a      	adds	r2, r3, #1
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002744:	3b01      	subs	r3, #1
 8002746:	b29a      	uxth	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002750:	b29b      	uxth	r3, r3
 8002752:	3b01      	subs	r3, #1
 8002754:	b29a      	uxth	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	855a      	strh	r2, [r3, #42]	; 0x2a
 800275a:	e139      	b.n	80029d0 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002760:	2b02      	cmp	r3, #2
 8002762:	d152      	bne.n	800280a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800276a:	2200      	movs	r2, #0
 800276c:	4906      	ldr	r1, [pc, #24]	; (8002788 <HAL_I2C_Mem_Read+0x24c>)
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f000 faca 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d008      	beq.n	800278c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e13c      	b.n	80029f8 <HAL_I2C_Mem_Read+0x4bc>
 800277e:	bf00      	nop
 8002780:	00100002 	.word	0x00100002
 8002784:	ffff0000 	.word	0xffff0000
 8002788:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800278c:	b672      	cpsid	i
}
 800278e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800279e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	691a      	ldr	r2, [r3, #16]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027aa:	b2d2      	uxtb	r2, r2
 80027ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b2:	1c5a      	adds	r2, r3, #1
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027bc:	3b01      	subs	r3, #1
 80027be:	b29a      	uxth	r2, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	3b01      	subs	r3, #1
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80027d2:	b662      	cpsie	i
}
 80027d4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	691a      	ldr	r2, [r3, #16]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e0:	b2d2      	uxtb	r2, r2
 80027e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e8:	1c5a      	adds	r2, r3, #1
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027f2:	3b01      	subs	r3, #1
 80027f4:	b29a      	uxth	r2, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027fe:	b29b      	uxth	r3, r3
 8002800:	3b01      	subs	r3, #1
 8002802:	b29a      	uxth	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002808:	e0e2      	b.n	80029d0 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800280a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002810:	2200      	movs	r2, #0
 8002812:	497b      	ldr	r1, [pc, #492]	; (8002a00 <HAL_I2C_Mem_Read+0x4c4>)
 8002814:	68f8      	ldr	r0, [r7, #12]
 8002816:	f000 fa77 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e0e9      	b.n	80029f8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002832:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002834:	b672      	cpsid	i
}
 8002836:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	691a      	ldr	r2, [r3, #16]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284a:	1c5a      	adds	r2, r3, #1
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002854:	3b01      	subs	r3, #1
 8002856:	b29a      	uxth	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002860:	b29b      	uxth	r3, r3
 8002862:	3b01      	subs	r3, #1
 8002864:	b29a      	uxth	r2, r3
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800286a:	4b66      	ldr	r3, [pc, #408]	; (8002a04 <HAL_I2C_Mem_Read+0x4c8>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	08db      	lsrs	r3, r3, #3
 8002870:	4a65      	ldr	r2, [pc, #404]	; (8002a08 <HAL_I2C_Mem_Read+0x4cc>)
 8002872:	fba2 2303 	umull	r2, r3, r2, r3
 8002876:	0a1a      	lsrs	r2, r3, #8
 8002878:	4613      	mov	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4413      	add	r3, r2
 800287e:	00da      	lsls	r2, r3, #3
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002884:	6a3b      	ldr	r3, [r7, #32]
 8002886:	3b01      	subs	r3, #1
 8002888:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800288a:	6a3b      	ldr	r3, [r7, #32]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d118      	bne.n	80028c2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2220      	movs	r2, #32
 800289a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	f043 0220 	orr.w	r2, r3, #32
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80028b2:	b662      	cpsie	i
}
 80028b4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e09a      	b.n	80029f8 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	695b      	ldr	r3, [r3, #20]
 80028c8:	f003 0304 	and.w	r3, r3, #4
 80028cc:	2b04      	cmp	r3, #4
 80028ce:	d1d9      	bne.n	8002884 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	691a      	ldr	r2, [r3, #16]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ea:	b2d2      	uxtb	r2, r2
 80028ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f2:	1c5a      	adds	r2, r3, #1
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028fc:	3b01      	subs	r3, #1
 80028fe:	b29a      	uxth	r2, r3
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002908:	b29b      	uxth	r3, r3
 800290a:	3b01      	subs	r3, #1
 800290c:	b29a      	uxth	r2, r3
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002912:	b662      	cpsie	i
}
 8002914:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	691a      	ldr	r2, [r3, #16]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002920:	b2d2      	uxtb	r2, r2
 8002922:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002928:	1c5a      	adds	r2, r3, #1
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002932:	3b01      	subs	r3, #1
 8002934:	b29a      	uxth	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293e:	b29b      	uxth	r3, r3
 8002940:	3b01      	subs	r3, #1
 8002942:	b29a      	uxth	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002948:	e042      	b.n	80029d0 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800294a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800294c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800294e:	68f8      	ldr	r0, [r7, #12]
 8002950:	f000 fb32 	bl	8002fb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e04c      	b.n	80029f8 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	691a      	ldr	r2, [r3, #16]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002968:	b2d2      	uxtb	r2, r2
 800296a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002970:	1c5a      	adds	r2, r3, #1
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800297a:	3b01      	subs	r3, #1
 800297c:	b29a      	uxth	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002986:	b29b      	uxth	r3, r3
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	695b      	ldr	r3, [r3, #20]
 8002996:	f003 0304 	and.w	r3, r3, #4
 800299a:	2b04      	cmp	r3, #4
 800299c:	d118      	bne.n	80029d0 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	691a      	ldr	r2, [r3, #16]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a8:	b2d2      	uxtb	r2, r2
 80029aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b0:	1c5a      	adds	r2, r3, #1
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ba:	3b01      	subs	r3, #1
 80029bc:	b29a      	uxth	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	3b01      	subs	r3, #1
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f47f ae94 	bne.w	8002702 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2220      	movs	r2, #32
 80029de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80029f6:	2302      	movs	r3, #2
  }
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3728      	adds	r7, #40	; 0x28
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	00010004 	.word	0x00010004
 8002a04:	20000008 	.word	0x20000008
 8002a08:	14f8b589 	.word	0x14f8b589

08002a0c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b088      	sub	sp, #32
 8002a10:	af02      	add	r7, sp, #8
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	4608      	mov	r0, r1
 8002a16:	4611      	mov	r1, r2
 8002a18:	461a      	mov	r2, r3
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	817b      	strh	r3, [r7, #10]
 8002a1e:	460b      	mov	r3, r1
 8002a20:	813b      	strh	r3, [r7, #8]
 8002a22:	4613      	mov	r3, r2
 8002a24:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	9300      	str	r3, [sp, #0]
 8002a3a:	6a3b      	ldr	r3, [r7, #32]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 f960 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d00d      	beq.n	8002a6a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a5c:	d103      	bne.n	8002a66 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a64:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e05f      	b.n	8002b2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a6a:	897b      	ldrh	r3, [r7, #10]
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	461a      	mov	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002a78:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7c:	6a3a      	ldr	r2, [r7, #32]
 8002a7e:	492d      	ldr	r1, [pc, #180]	; (8002b34 <I2C_RequestMemoryWrite+0x128>)
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f000 f998 	bl	8002db6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e04c      	b.n	8002b2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a90:	2300      	movs	r3, #0
 8002a92:	617b      	str	r3, [r7, #20]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	617b      	str	r3, [r7, #20]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	617b      	str	r3, [r7, #20]
 8002aa4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aa8:	6a39      	ldr	r1, [r7, #32]
 8002aaa:	68f8      	ldr	r0, [r7, #12]
 8002aac:	f000 fa02 	bl	8002eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00d      	beq.n	8002ad2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	2b04      	cmp	r3, #4
 8002abc:	d107      	bne.n	8002ace <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002acc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e02b      	b.n	8002b2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ad2:	88fb      	ldrh	r3, [r7, #6]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d105      	bne.n	8002ae4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ad8:	893b      	ldrh	r3, [r7, #8]
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	611a      	str	r2, [r3, #16]
 8002ae2:	e021      	b.n	8002b28 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002ae4:	893b      	ldrh	r3, [r7, #8]
 8002ae6:	0a1b      	lsrs	r3, r3, #8
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	b2da      	uxtb	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002af2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002af4:	6a39      	ldr	r1, [r7, #32]
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 f9dc 	bl	8002eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00d      	beq.n	8002b1e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d107      	bne.n	8002b1a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b18:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e005      	b.n	8002b2a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b1e:	893b      	ldrh	r3, [r7, #8]
 8002b20:	b2da      	uxtb	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3718      	adds	r7, #24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	00010002 	.word	0x00010002

08002b38 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b088      	sub	sp, #32
 8002b3c:	af02      	add	r7, sp, #8
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	4608      	mov	r0, r1
 8002b42:	4611      	mov	r1, r2
 8002b44:	461a      	mov	r2, r3
 8002b46:	4603      	mov	r3, r0
 8002b48:	817b      	strh	r3, [r7, #10]
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	813b      	strh	r3, [r7, #8]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b60:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b74:	9300      	str	r3, [sp, #0]
 8002b76:	6a3b      	ldr	r3, [r7, #32]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f000 f8c2 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00d      	beq.n	8002ba6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b98:	d103      	bne.n	8002ba2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ba0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e0aa      	b.n	8002cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ba6:	897b      	ldrh	r3, [r7, #10]
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	461a      	mov	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002bb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb8:	6a3a      	ldr	r2, [r7, #32]
 8002bba:	4952      	ldr	r1, [pc, #328]	; (8002d04 <I2C_RequestMemoryRead+0x1cc>)
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f000 f8fa 	bl	8002db6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e097      	b.n	8002cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	617b      	str	r3, [r7, #20]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	617b      	str	r3, [r7, #20]
 8002be0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002be4:	6a39      	ldr	r1, [r7, #32]
 8002be6:	68f8      	ldr	r0, [r7, #12]
 8002be8:	f000 f964 	bl	8002eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00d      	beq.n	8002c0e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	d107      	bne.n	8002c0a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e076      	b.n	8002cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c0e:	88fb      	ldrh	r3, [r7, #6]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d105      	bne.n	8002c20 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c14:	893b      	ldrh	r3, [r7, #8]
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	611a      	str	r2, [r3, #16]
 8002c1e:	e021      	b.n	8002c64 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002c20:	893b      	ldrh	r3, [r7, #8]
 8002c22:	0a1b      	lsrs	r3, r3, #8
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	b2da      	uxtb	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c30:	6a39      	ldr	r1, [r7, #32]
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 f93e 	bl	8002eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00d      	beq.n	8002c5a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d107      	bne.n	8002c56 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e050      	b.n	8002cfc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c5a:	893b      	ldrh	r3, [r7, #8]
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c66:	6a39      	ldr	r1, [r7, #32]
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 f923 	bl	8002eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d00d      	beq.n	8002c90 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c78:	2b04      	cmp	r3, #4
 8002c7a:	d107      	bne.n	8002c8c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c8a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e035      	b.n	8002cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c9e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca2:	9300      	str	r3, [sp, #0]
 8002ca4:	6a3b      	ldr	r3, [r7, #32]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f000 f82b 	bl	8002d08 <I2C_WaitOnFlagUntilTimeout>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00d      	beq.n	8002cd4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cc6:	d103      	bne.n	8002cd0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e013      	b.n	8002cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002cd4:	897b      	ldrh	r3, [r7, #10]
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	b2da      	uxtb	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	6a3a      	ldr	r2, [r7, #32]
 8002ce8:	4906      	ldr	r1, [pc, #24]	; (8002d04 <I2C_RequestMemoryRead+0x1cc>)
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 f863 	bl	8002db6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	00010002 	.word	0x00010002

08002d08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	603b      	str	r3, [r7, #0]
 8002d14:	4613      	mov	r3, r2
 8002d16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d18:	e025      	b.n	8002d66 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d20:	d021      	beq.n	8002d66 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d22:	f7fe feef 	bl	8001b04 <HAL_GetTick>
 8002d26:	4602      	mov	r2, r0
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d302      	bcc.n	8002d38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d116      	bne.n	8002d66 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2220      	movs	r2, #32
 8002d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	f043 0220 	orr.w	r2, r3, #32
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e023      	b.n	8002dae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	0c1b      	lsrs	r3, r3, #16
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d10d      	bne.n	8002d8c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	43da      	mvns	r2, r3
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	bf0c      	ite	eq
 8002d82:	2301      	moveq	r3, #1
 8002d84:	2300      	movne	r3, #0
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	461a      	mov	r2, r3
 8002d8a:	e00c      	b.n	8002da6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	43da      	mvns	r2, r3
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	4013      	ands	r3, r2
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	bf0c      	ite	eq
 8002d9e:	2301      	moveq	r3, #1
 8002da0:	2300      	movne	r3, #0
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	461a      	mov	r2, r3
 8002da6:	79fb      	ldrb	r3, [r7, #7]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d0b6      	beq.n	8002d1a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3710      	adds	r7, #16
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002db6:	b580      	push	{r7, lr}
 8002db8:	b084      	sub	sp, #16
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	60f8      	str	r0, [r7, #12]
 8002dbe:	60b9      	str	r1, [r7, #8]
 8002dc0:	607a      	str	r2, [r7, #4]
 8002dc2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dc4:	e051      	b.n	8002e6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dd4:	d123      	bne.n	8002e1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002de4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002dee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2220      	movs	r2, #32
 8002dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0a:	f043 0204 	orr.w	r2, r3, #4
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e046      	b.n	8002eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e24:	d021      	beq.n	8002e6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e26:	f7fe fe6d 	bl	8001b04 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d302      	bcc.n	8002e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d116      	bne.n	8002e6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2220      	movs	r2, #32
 8002e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e56:	f043 0220 	orr.w	r2, r3, #32
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e020      	b.n	8002eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	0c1b      	lsrs	r3, r3, #16
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d10c      	bne.n	8002e8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	43da      	mvns	r2, r3
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	bf14      	ite	ne
 8002e86:	2301      	movne	r3, #1
 8002e88:	2300      	moveq	r3, #0
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	e00b      	b.n	8002ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	43da      	mvns	r2, r3
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	bf14      	ite	ne
 8002ea0:	2301      	movne	r3, #1
 8002ea2:	2300      	moveq	r3, #0
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d18d      	bne.n	8002dc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ec0:	e02d      	b.n	8002f1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 f8ce 	bl	8003064 <I2C_IsAcknowledgeFailed>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e02d      	b.n	8002f2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed8:	d021      	beq.n	8002f1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eda:	f7fe fe13 	bl	8001b04 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d302      	bcc.n	8002ef0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d116      	bne.n	8002f1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2220      	movs	r2, #32
 8002efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	f043 0220 	orr.w	r2, r3, #32
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e007      	b.n	8002f2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f28:	2b80      	cmp	r3, #128	; 0x80
 8002f2a:	d1ca      	bne.n	8002ec2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b084      	sub	sp, #16
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	60f8      	str	r0, [r7, #12]
 8002f3e:	60b9      	str	r1, [r7, #8]
 8002f40:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f42:	e02d      	b.n	8002fa0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f000 f88d 	bl	8003064 <I2C_IsAcknowledgeFailed>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e02d      	b.n	8002fb0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f5a:	d021      	beq.n	8002fa0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f5c:	f7fe fdd2 	bl	8001b04 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	68ba      	ldr	r2, [r7, #8]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d302      	bcc.n	8002f72 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d116      	bne.n	8002fa0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2220      	movs	r2, #32
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8c:	f043 0220 	orr.w	r2, r3, #32
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e007      	b.n	8002fb0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	f003 0304 	and.w	r3, r3, #4
 8002faa:	2b04      	cmp	r3, #4
 8002fac:	d1ca      	bne.n	8002f44 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002fc4:	e042      	b.n	800304c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	f003 0310 	and.w	r3, r3, #16
 8002fd0:	2b10      	cmp	r3, #16
 8002fd2:	d119      	bne.n	8003008 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f06f 0210 	mvn.w	r2, #16
 8002fdc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e029      	b.n	800305c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003008:	f7fe fd7c 	bl	8001b04 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	429a      	cmp	r2, r3
 8003016:	d302      	bcc.n	800301e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d116      	bne.n	800304c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2220      	movs	r2, #32
 8003028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003038:	f043 0220 	orr.w	r2, r3, #32
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e007      	b.n	800305c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003056:	2b40      	cmp	r3, #64	; 0x40
 8003058:	d1b5      	bne.n	8002fc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	3710      	adds	r7, #16
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003076:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800307a:	d11b      	bne.n	80030b4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003084:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a0:	f043 0204 	orr.w	r2, r3, #4
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e000      	b.n	80030b6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr

080030c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e26c      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f000 8087 	beq.w	80031ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030e0:	4b92      	ldr	r3, [pc, #584]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f003 030c 	and.w	r3, r3, #12
 80030e8:	2b04      	cmp	r3, #4
 80030ea:	d00c      	beq.n	8003106 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030ec:	4b8f      	ldr	r3, [pc, #572]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f003 030c 	and.w	r3, r3, #12
 80030f4:	2b08      	cmp	r3, #8
 80030f6:	d112      	bne.n	800311e <HAL_RCC_OscConfig+0x5e>
 80030f8:	4b8c      	ldr	r3, [pc, #560]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003100:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003104:	d10b      	bne.n	800311e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003106:	4b89      	ldr	r3, [pc, #548]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d06c      	beq.n	80031ec <HAL_RCC_OscConfig+0x12c>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d168      	bne.n	80031ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e246      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003126:	d106      	bne.n	8003136 <HAL_RCC_OscConfig+0x76>
 8003128:	4b80      	ldr	r3, [pc, #512]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a7f      	ldr	r2, [pc, #508]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 800312e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003132:	6013      	str	r3, [r2, #0]
 8003134:	e02e      	b.n	8003194 <HAL_RCC_OscConfig+0xd4>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10c      	bne.n	8003158 <HAL_RCC_OscConfig+0x98>
 800313e:	4b7b      	ldr	r3, [pc, #492]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a7a      	ldr	r2, [pc, #488]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003144:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003148:	6013      	str	r3, [r2, #0]
 800314a:	4b78      	ldr	r3, [pc, #480]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a77      	ldr	r2, [pc, #476]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003150:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	e01d      	b.n	8003194 <HAL_RCC_OscConfig+0xd4>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003160:	d10c      	bne.n	800317c <HAL_RCC_OscConfig+0xbc>
 8003162:	4b72      	ldr	r3, [pc, #456]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a71      	ldr	r2, [pc, #452]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	4b6f      	ldr	r3, [pc, #444]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a6e      	ldr	r2, [pc, #440]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	e00b      	b.n	8003194 <HAL_RCC_OscConfig+0xd4>
 800317c:	4b6b      	ldr	r3, [pc, #428]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a6a      	ldr	r2, [pc, #424]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003182:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003186:	6013      	str	r3, [r2, #0]
 8003188:	4b68      	ldr	r3, [pc, #416]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a67      	ldr	r2, [pc, #412]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 800318e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003192:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d013      	beq.n	80031c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319c:	f7fe fcb2 	bl	8001b04 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a4:	f7fe fcae 	bl	8001b04 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b64      	cmp	r3, #100	; 0x64
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e1fa      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b6:	4b5d      	ldr	r3, [pc, #372]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0xe4>
 80031c2:	e014      	b.n	80031ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c4:	f7fe fc9e 	bl	8001b04 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031cc:	f7fe fc9a 	bl	8001b04 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b64      	cmp	r3, #100	; 0x64
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e1e6      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031de:	4b53      	ldr	r3, [pc, #332]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1f0      	bne.n	80031cc <HAL_RCC_OscConfig+0x10c>
 80031ea:	e000      	b.n	80031ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d063      	beq.n	80032c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031fa:	4b4c      	ldr	r3, [pc, #304]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f003 030c 	and.w	r3, r3, #12
 8003202:	2b00      	cmp	r3, #0
 8003204:	d00b      	beq.n	800321e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003206:	4b49      	ldr	r3, [pc, #292]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f003 030c 	and.w	r3, r3, #12
 800320e:	2b08      	cmp	r3, #8
 8003210:	d11c      	bne.n	800324c <HAL_RCC_OscConfig+0x18c>
 8003212:	4b46      	ldr	r3, [pc, #280]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d116      	bne.n	800324c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800321e:	4b43      	ldr	r3, [pc, #268]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d005      	beq.n	8003236 <HAL_RCC_OscConfig+0x176>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d001      	beq.n	8003236 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e1ba      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003236:	4b3d      	ldr	r3, [pc, #244]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	00db      	lsls	r3, r3, #3
 8003244:	4939      	ldr	r1, [pc, #228]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003246:	4313      	orrs	r3, r2
 8003248:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800324a:	e03a      	b.n	80032c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d020      	beq.n	8003296 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003254:	4b36      	ldr	r3, [pc, #216]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003256:	2201      	movs	r2, #1
 8003258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325a:	f7fe fc53 	bl	8001b04 <HAL_GetTick>
 800325e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003260:	e008      	b.n	8003274 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003262:	f7fe fc4f 	bl	8001b04 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d901      	bls.n	8003274 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e19b      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003274:	4b2d      	ldr	r3, [pc, #180]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d0f0      	beq.n	8003262 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003280:	4b2a      	ldr	r3, [pc, #168]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	695b      	ldr	r3, [r3, #20]
 800328c:	00db      	lsls	r3, r3, #3
 800328e:	4927      	ldr	r1, [pc, #156]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 8003290:	4313      	orrs	r3, r2
 8003292:	600b      	str	r3, [r1, #0]
 8003294:	e015      	b.n	80032c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003296:	4b26      	ldr	r3, [pc, #152]	; (8003330 <HAL_RCC_OscConfig+0x270>)
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329c:	f7fe fc32 	bl	8001b04 <HAL_GetTick>
 80032a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032a4:	f7fe fc2e 	bl	8001b04 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e17a      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032b6:	4b1d      	ldr	r3, [pc, #116]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1f0      	bne.n	80032a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0308 	and.w	r3, r3, #8
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d03a      	beq.n	8003344 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d019      	beq.n	800330a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d6:	4b17      	ldr	r3, [pc, #92]	; (8003334 <HAL_RCC_OscConfig+0x274>)
 80032d8:	2201      	movs	r2, #1
 80032da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032dc:	f7fe fc12 	bl	8001b04 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e4:	f7fe fc0e 	bl	8001b04 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e15a      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f6:	4b0d      	ldr	r3, [pc, #52]	; (800332c <HAL_RCC_OscConfig+0x26c>)
 80032f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d0f0      	beq.n	80032e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003302:	2001      	movs	r0, #1
 8003304:	f000 fac6 	bl	8003894 <RCC_Delay>
 8003308:	e01c      	b.n	8003344 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800330a:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <HAL_RCC_OscConfig+0x274>)
 800330c:	2200      	movs	r2, #0
 800330e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003310:	f7fe fbf8 	bl	8001b04 <HAL_GetTick>
 8003314:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003316:	e00f      	b.n	8003338 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003318:	f7fe fbf4 	bl	8001b04 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d908      	bls.n	8003338 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e140      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
 800332a:	bf00      	nop
 800332c:	40021000 	.word	0x40021000
 8003330:	42420000 	.word	0x42420000
 8003334:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003338:	4b9e      	ldr	r3, [pc, #632]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 800333a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1e9      	bne.n	8003318 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0304 	and.w	r3, r3, #4
 800334c:	2b00      	cmp	r3, #0
 800334e:	f000 80a6 	beq.w	800349e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003352:	2300      	movs	r3, #0
 8003354:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003356:	4b97      	ldr	r3, [pc, #604]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003358:	69db      	ldr	r3, [r3, #28]
 800335a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10d      	bne.n	800337e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003362:	4b94      	ldr	r3, [pc, #592]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	4a93      	ldr	r2, [pc, #588]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800336c:	61d3      	str	r3, [r2, #28]
 800336e:	4b91      	ldr	r3, [pc, #580]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003370:	69db      	ldr	r3, [r3, #28]
 8003372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003376:	60bb      	str	r3, [r7, #8]
 8003378:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800337a:	2301      	movs	r3, #1
 800337c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800337e:	4b8e      	ldr	r3, [pc, #568]	; (80035b8 <HAL_RCC_OscConfig+0x4f8>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003386:	2b00      	cmp	r3, #0
 8003388:	d118      	bne.n	80033bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800338a:	4b8b      	ldr	r3, [pc, #556]	; (80035b8 <HAL_RCC_OscConfig+0x4f8>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a8a      	ldr	r2, [pc, #552]	; (80035b8 <HAL_RCC_OscConfig+0x4f8>)
 8003390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003394:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003396:	f7fe fbb5 	bl	8001b04 <HAL_GetTick>
 800339a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800339c:	e008      	b.n	80033b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800339e:	f7fe fbb1 	bl	8001b04 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	2b64      	cmp	r3, #100	; 0x64
 80033aa:	d901      	bls.n	80033b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e0fd      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b0:	4b81      	ldr	r3, [pc, #516]	; (80035b8 <HAL_RCC_OscConfig+0x4f8>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d0f0      	beq.n	800339e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d106      	bne.n	80033d2 <HAL_RCC_OscConfig+0x312>
 80033c4:	4b7b      	ldr	r3, [pc, #492]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	4a7a      	ldr	r2, [pc, #488]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 80033ca:	f043 0301 	orr.w	r3, r3, #1
 80033ce:	6213      	str	r3, [r2, #32]
 80033d0:	e02d      	b.n	800342e <HAL_RCC_OscConfig+0x36e>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10c      	bne.n	80033f4 <HAL_RCC_OscConfig+0x334>
 80033da:	4b76      	ldr	r3, [pc, #472]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 80033dc:	6a1b      	ldr	r3, [r3, #32]
 80033de:	4a75      	ldr	r2, [pc, #468]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 80033e0:	f023 0301 	bic.w	r3, r3, #1
 80033e4:	6213      	str	r3, [r2, #32]
 80033e6:	4b73      	ldr	r3, [pc, #460]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 80033e8:	6a1b      	ldr	r3, [r3, #32]
 80033ea:	4a72      	ldr	r2, [pc, #456]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 80033ec:	f023 0304 	bic.w	r3, r3, #4
 80033f0:	6213      	str	r3, [r2, #32]
 80033f2:	e01c      	b.n	800342e <HAL_RCC_OscConfig+0x36e>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	2b05      	cmp	r3, #5
 80033fa:	d10c      	bne.n	8003416 <HAL_RCC_OscConfig+0x356>
 80033fc:	4b6d      	ldr	r3, [pc, #436]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	4a6c      	ldr	r2, [pc, #432]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003402:	f043 0304 	orr.w	r3, r3, #4
 8003406:	6213      	str	r3, [r2, #32]
 8003408:	4b6a      	ldr	r3, [pc, #424]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	4a69      	ldr	r2, [pc, #420]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 800340e:	f043 0301 	orr.w	r3, r3, #1
 8003412:	6213      	str	r3, [r2, #32]
 8003414:	e00b      	b.n	800342e <HAL_RCC_OscConfig+0x36e>
 8003416:	4b67      	ldr	r3, [pc, #412]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	4a66      	ldr	r2, [pc, #408]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 800341c:	f023 0301 	bic.w	r3, r3, #1
 8003420:	6213      	str	r3, [r2, #32]
 8003422:	4b64      	ldr	r3, [pc, #400]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003424:	6a1b      	ldr	r3, [r3, #32]
 8003426:	4a63      	ldr	r2, [pc, #396]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003428:	f023 0304 	bic.w	r3, r3, #4
 800342c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d015      	beq.n	8003462 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003436:	f7fe fb65 	bl	8001b04 <HAL_GetTick>
 800343a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800343c:	e00a      	b.n	8003454 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800343e:	f7fe fb61 	bl	8001b04 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	f241 3288 	movw	r2, #5000	; 0x1388
 800344c:	4293      	cmp	r3, r2
 800344e:	d901      	bls.n	8003454 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003450:	2303      	movs	r3, #3
 8003452:	e0ab      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003454:	4b57      	ldr	r3, [pc, #348]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003456:	6a1b      	ldr	r3, [r3, #32]
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d0ee      	beq.n	800343e <HAL_RCC_OscConfig+0x37e>
 8003460:	e014      	b.n	800348c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003462:	f7fe fb4f 	bl	8001b04 <HAL_GetTick>
 8003466:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003468:	e00a      	b.n	8003480 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800346a:	f7fe fb4b 	bl	8001b04 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	f241 3288 	movw	r2, #5000	; 0x1388
 8003478:	4293      	cmp	r3, r2
 800347a:	d901      	bls.n	8003480 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e095      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003480:	4b4c      	ldr	r3, [pc, #304]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003482:	6a1b      	ldr	r3, [r3, #32]
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1ee      	bne.n	800346a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800348c:	7dfb      	ldrb	r3, [r7, #23]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d105      	bne.n	800349e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003492:	4b48      	ldr	r3, [pc, #288]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003494:	69db      	ldr	r3, [r3, #28]
 8003496:	4a47      	ldr	r2, [pc, #284]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003498:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800349c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 8081 	beq.w	80035aa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034a8:	4b42      	ldr	r3, [pc, #264]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f003 030c 	and.w	r3, r3, #12
 80034b0:	2b08      	cmp	r3, #8
 80034b2:	d061      	beq.n	8003578 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d146      	bne.n	800354a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034bc:	4b3f      	ldr	r3, [pc, #252]	; (80035bc <HAL_RCC_OscConfig+0x4fc>)
 80034be:	2200      	movs	r2, #0
 80034c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c2:	f7fe fb1f 	bl	8001b04 <HAL_GetTick>
 80034c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034c8:	e008      	b.n	80034dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ca:	f7fe fb1b 	bl	8001b04 <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e067      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034dc:	4b35      	ldr	r3, [pc, #212]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d1f0      	bne.n	80034ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a1b      	ldr	r3, [r3, #32]
 80034ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034f0:	d108      	bne.n	8003504 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034f2:	4b30      	ldr	r3, [pc, #192]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	492d      	ldr	r1, [pc, #180]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003500:	4313      	orrs	r3, r2
 8003502:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003504:	4b2b      	ldr	r3, [pc, #172]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a19      	ldr	r1, [r3, #32]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003514:	430b      	orrs	r3, r1
 8003516:	4927      	ldr	r1, [pc, #156]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003518:	4313      	orrs	r3, r2
 800351a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800351c:	4b27      	ldr	r3, [pc, #156]	; (80035bc <HAL_RCC_OscConfig+0x4fc>)
 800351e:	2201      	movs	r2, #1
 8003520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003522:	f7fe faef 	bl	8001b04 <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003528:	e008      	b.n	800353c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800352a:	f7fe faeb 	bl	8001b04 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d901      	bls.n	800353c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e037      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800353c:	4b1d      	ldr	r3, [pc, #116]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d0f0      	beq.n	800352a <HAL_RCC_OscConfig+0x46a>
 8003548:	e02f      	b.n	80035aa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800354a:	4b1c      	ldr	r3, [pc, #112]	; (80035bc <HAL_RCC_OscConfig+0x4fc>)
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003550:	f7fe fad8 	bl	8001b04 <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003558:	f7fe fad4 	bl	8001b04 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e020      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800356a:	4b12      	ldr	r3, [pc, #72]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d1f0      	bne.n	8003558 <HAL_RCC_OscConfig+0x498>
 8003576:	e018      	b.n	80035aa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	69db      	ldr	r3, [r3, #28]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d101      	bne.n	8003584 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e013      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003584:	4b0b      	ldr	r3, [pc, #44]	; (80035b4 <HAL_RCC_OscConfig+0x4f4>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a1b      	ldr	r3, [r3, #32]
 8003594:	429a      	cmp	r2, r3
 8003596:	d106      	bne.n	80035a6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d001      	beq.n	80035aa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e000      	b.n	80035ac <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3718      	adds	r7, #24
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	40021000 	.word	0x40021000
 80035b8:	40007000 	.word	0x40007000
 80035bc:	42420060 	.word	0x42420060

080035c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0d0      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035d4:	4b6a      	ldr	r3, [pc, #424]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d910      	bls.n	8003604 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e2:	4b67      	ldr	r3, [pc, #412]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f023 0207 	bic.w	r2, r3, #7
 80035ea:	4965      	ldr	r1, [pc, #404]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f2:	4b63      	ldr	r3, [pc, #396]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0307 	and.w	r3, r3, #7
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d001      	beq.n	8003604 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e0b8      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d020      	beq.n	8003652 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0304 	and.w	r3, r3, #4
 8003618:	2b00      	cmp	r3, #0
 800361a:	d005      	beq.n	8003628 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800361c:	4b59      	ldr	r3, [pc, #356]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	4a58      	ldr	r2, [pc, #352]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003622:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003626:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0308 	and.w	r3, r3, #8
 8003630:	2b00      	cmp	r3, #0
 8003632:	d005      	beq.n	8003640 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003634:	4b53      	ldr	r3, [pc, #332]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	4a52      	ldr	r2, [pc, #328]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800363a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800363e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003640:	4b50      	ldr	r3, [pc, #320]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	494d      	ldr	r1, [pc, #308]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800364e:	4313      	orrs	r3, r2
 8003650:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b00      	cmp	r3, #0
 800365c:	d040      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d107      	bne.n	8003676 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003666:	4b47      	ldr	r3, [pc, #284]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d115      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e07f      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	2b02      	cmp	r3, #2
 800367c:	d107      	bne.n	800368e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367e:	4b41      	ldr	r3, [pc, #260]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d109      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e073      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368e:	4b3d      	ldr	r3, [pc, #244]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e06b      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369e:	4b39      	ldr	r3, [pc, #228]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f023 0203 	bic.w	r2, r3, #3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	4936      	ldr	r1, [pc, #216]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036b0:	f7fe fa28 	bl	8001b04 <HAL_GetTick>
 80036b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b6:	e00a      	b.n	80036ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b8:	f7fe fa24 	bl	8001b04 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e053      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ce:	4b2d      	ldr	r3, [pc, #180]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f003 020c 	and.w	r2, r3, #12
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	429a      	cmp	r2, r3
 80036de:	d1eb      	bne.n	80036b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036e0:	4b27      	ldr	r3, [pc, #156]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0307 	and.w	r3, r3, #7
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d210      	bcs.n	8003710 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ee:	4b24      	ldr	r3, [pc, #144]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f023 0207 	bic.w	r2, r3, #7
 80036f6:	4922      	ldr	r1, [pc, #136]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036fe:	4b20      	ldr	r3, [pc, #128]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	429a      	cmp	r2, r3
 800370a:	d001      	beq.n	8003710 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e032      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	2b00      	cmp	r3, #0
 800371a:	d008      	beq.n	800372e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800371c:	4b19      	ldr	r3, [pc, #100]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	4916      	ldr	r1, [pc, #88]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800372a:	4313      	orrs	r3, r2
 800372c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0308 	and.w	r3, r3, #8
 8003736:	2b00      	cmp	r3, #0
 8003738:	d009      	beq.n	800374e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800373a:	4b12      	ldr	r3, [pc, #72]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	691b      	ldr	r3, [r3, #16]
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	490e      	ldr	r1, [pc, #56]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800374a:	4313      	orrs	r3, r2
 800374c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800374e:	f000 f821 	bl	8003794 <HAL_RCC_GetSysClockFreq>
 8003752:	4602      	mov	r2, r0
 8003754:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	091b      	lsrs	r3, r3, #4
 800375a:	f003 030f 	and.w	r3, r3, #15
 800375e:	490a      	ldr	r1, [pc, #40]	; (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003760:	5ccb      	ldrb	r3, [r1, r3]
 8003762:	fa22 f303 	lsr.w	r3, r2, r3
 8003766:	4a09      	ldr	r2, [pc, #36]	; (800378c <HAL_RCC_ClockConfig+0x1cc>)
 8003768:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800376a:	4b09      	ldr	r3, [pc, #36]	; (8003790 <HAL_RCC_ClockConfig+0x1d0>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7fe f986 	bl	8001a80 <HAL_InitTick>

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	40022000 	.word	0x40022000
 8003784:	40021000 	.word	0x40021000
 8003788:	08004214 	.word	0x08004214
 800378c:	20000008 	.word	0x20000008
 8003790:	2000000c 	.word	0x2000000c

08003794 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003794:	b490      	push	{r4, r7}
 8003796:	b08a      	sub	sp, #40	; 0x28
 8003798:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800379a:	4b2a      	ldr	r3, [pc, #168]	; (8003844 <HAL_RCC_GetSysClockFreq+0xb0>)
 800379c:	1d3c      	adds	r4, r7, #4
 800379e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80037a4:	f240 2301 	movw	r3, #513	; 0x201
 80037a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	61fb      	str	r3, [r7, #28]
 80037ae:	2300      	movs	r3, #0
 80037b0:	61bb      	str	r3, [r7, #24]
 80037b2:	2300      	movs	r3, #0
 80037b4:	627b      	str	r3, [r7, #36]	; 0x24
 80037b6:	2300      	movs	r3, #0
 80037b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037be:	4b22      	ldr	r3, [pc, #136]	; (8003848 <HAL_RCC_GetSysClockFreq+0xb4>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f003 030c 	and.w	r3, r3, #12
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	d002      	beq.n	80037d4 <HAL_RCC_GetSysClockFreq+0x40>
 80037ce:	2b08      	cmp	r3, #8
 80037d0:	d003      	beq.n	80037da <HAL_RCC_GetSysClockFreq+0x46>
 80037d2:	e02d      	b.n	8003830 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037d4:	4b1d      	ldr	r3, [pc, #116]	; (800384c <HAL_RCC_GetSysClockFreq+0xb8>)
 80037d6:	623b      	str	r3, [r7, #32]
      break;
 80037d8:	e02d      	b.n	8003836 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	0c9b      	lsrs	r3, r3, #18
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80037e6:	4413      	add	r3, r2
 80037e8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80037ec:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d013      	beq.n	8003820 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037f8:	4b13      	ldr	r3, [pc, #76]	; (8003848 <HAL_RCC_GetSysClockFreq+0xb4>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	0c5b      	lsrs	r3, r3, #17
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003806:	4413      	add	r3, r2
 8003808:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800380c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	4a0e      	ldr	r2, [pc, #56]	; (800384c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003812:	fb02 f203 	mul.w	r2, r2, r3
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	fbb2 f3f3 	udiv	r3, r2, r3
 800381c:	627b      	str	r3, [r7, #36]	; 0x24
 800381e:	e004      	b.n	800382a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	4a0b      	ldr	r2, [pc, #44]	; (8003850 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003824:	fb02 f303 	mul.w	r3, r2, r3
 8003828:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800382a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382c:	623b      	str	r3, [r7, #32]
      break;
 800382e:	e002      	b.n	8003836 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003830:	4b08      	ldr	r3, [pc, #32]	; (8003854 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003832:	623b      	str	r3, [r7, #32]
      break;
 8003834:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003836:	6a3b      	ldr	r3, [r7, #32]
}
 8003838:	4618      	mov	r0, r3
 800383a:	3728      	adds	r7, #40	; 0x28
 800383c:	46bd      	mov	sp, r7
 800383e:	bc90      	pop	{r4, r7}
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	08004204 	.word	0x08004204
 8003848:	40021000 	.word	0x40021000
 800384c:	00f42400 	.word	0x00f42400
 8003850:	003d0900 	.word	0x003d0900
 8003854:	007a1200 	.word	0x007a1200

08003858 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800385c:	4b02      	ldr	r3, [pc, #8]	; (8003868 <HAL_RCC_GetHCLKFreq+0x10>)
 800385e:	681b      	ldr	r3, [r3, #0]
}
 8003860:	4618      	mov	r0, r3
 8003862:	46bd      	mov	sp, r7
 8003864:	bc80      	pop	{r7}
 8003866:	4770      	bx	lr
 8003868:	20000008 	.word	0x20000008

0800386c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003870:	f7ff fff2 	bl	8003858 <HAL_RCC_GetHCLKFreq>
 8003874:	4602      	mov	r2, r0
 8003876:	4b05      	ldr	r3, [pc, #20]	; (800388c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	0a1b      	lsrs	r3, r3, #8
 800387c:	f003 0307 	and.w	r3, r3, #7
 8003880:	4903      	ldr	r1, [pc, #12]	; (8003890 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003882:	5ccb      	ldrb	r3, [r1, r3]
 8003884:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003888:	4618      	mov	r0, r3
 800388a:	bd80      	pop	{r7, pc}
 800388c:	40021000 	.word	0x40021000
 8003890:	08004224 	.word	0x08004224

08003894 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800389c:	4b0a      	ldr	r3, [pc, #40]	; (80038c8 <RCC_Delay+0x34>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a0a      	ldr	r2, [pc, #40]	; (80038cc <RCC_Delay+0x38>)
 80038a2:	fba2 2303 	umull	r2, r3, r2, r3
 80038a6:	0a5b      	lsrs	r3, r3, #9
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	fb02 f303 	mul.w	r3, r2, r3
 80038ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038b0:	bf00      	nop
  }
  while (Delay --);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	1e5a      	subs	r2, r3, #1
 80038b6:	60fa      	str	r2, [r7, #12]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1f9      	bne.n	80038b0 <RCC_Delay+0x1c>
}
 80038bc:	bf00      	nop
 80038be:	bf00      	nop
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bc80      	pop	{r7}
 80038c6:	4770      	bx	lr
 80038c8:	20000008 	.word	0x20000008
 80038cc:	10624dd3 	.word	0x10624dd3

080038d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e076      	b.n	80039d0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d108      	bne.n	80038fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038f2:	d009      	beq.n	8003908 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	61da      	str	r2, [r3, #28]
 80038fa:	e005      	b.n	8003908 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d106      	bne.n	8003928 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7fd fdac 	bl	8001480 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2202      	movs	r2, #2
 800392c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800393e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003950:	431a      	orrs	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800395a:	431a      	orrs	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	691b      	ldr	r3, [r3, #16]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	431a      	orrs	r2, r3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003978:	431a      	orrs	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	69db      	ldr	r3, [r3, #28]
 800397e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a1b      	ldr	r3, [r3, #32]
 8003988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800398c:	ea42 0103 	orr.w	r1, r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003994:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	430a      	orrs	r2, r1
 800399e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	699b      	ldr	r3, [r3, #24]
 80039a4:	0c1a      	lsrs	r2, r3, #16
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f002 0204 	and.w	r2, r2, #4
 80039ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	69da      	ldr	r2, [r3, #28]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80039ce:	2300      	movs	r3, #0
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3708      	adds	r7, #8
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b088      	sub	sp, #32
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	603b      	str	r3, [r7, #0]
 80039e4:	4613      	mov	r3, r2
 80039e6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80039e8:	2300      	movs	r3, #0
 80039ea:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d101      	bne.n	80039fa <HAL_SPI_Transmit+0x22>
 80039f6:	2302      	movs	r3, #2
 80039f8:	e126      	b.n	8003c48 <HAL_SPI_Transmit+0x270>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a02:	f7fe f87f 	bl	8001b04 <HAL_GetTick>
 8003a06:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003a08:	88fb      	ldrh	r3, [r7, #6]
 8003a0a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d002      	beq.n	8003a1e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003a18:	2302      	movs	r3, #2
 8003a1a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a1c:	e10b      	b.n	8003c36 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d002      	beq.n	8003a2a <HAL_SPI_Transmit+0x52>
 8003a24:	88fb      	ldrh	r3, [r7, #6]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d102      	bne.n	8003a30 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a2e:	e102      	b.n	8003c36 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2203      	movs	r2, #3
 8003a34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	88fa      	ldrh	r2, [r7, #6]
 8003a48:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	88fa      	ldrh	r2, [r7, #6]
 8003a4e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2200      	movs	r2, #0
 8003a66:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a76:	d10f      	bne.n	8003a98 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a86:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a96:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aa2:	2b40      	cmp	r3, #64	; 0x40
 8003aa4:	d007      	beq.n	8003ab6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ab4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003abe:	d14b      	bne.n	8003b58 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d002      	beq.n	8003ace <HAL_SPI_Transmit+0xf6>
 8003ac8:	8afb      	ldrh	r3, [r7, #22]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d13e      	bne.n	8003b4c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad2:	881a      	ldrh	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	1c9a      	adds	r2, r3, #2
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	3b01      	subs	r3, #1
 8003aec:	b29a      	uxth	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003af2:	e02b      	b.n	8003b4c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d112      	bne.n	8003b28 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b06:	881a      	ldrh	r2, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b12:	1c9a      	adds	r2, r3, #2
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	86da      	strh	r2, [r3, #54]	; 0x36
 8003b26:	e011      	b.n	8003b4c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b28:	f7fd ffec 	bl	8001b04 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d803      	bhi.n	8003b40 <HAL_SPI_Transmit+0x168>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b3e:	d102      	bne.n	8003b46 <HAL_SPI_Transmit+0x16e>
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d102      	bne.n	8003b4c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003b4a:	e074      	b.n	8003c36 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1ce      	bne.n	8003af4 <HAL_SPI_Transmit+0x11c>
 8003b56:	e04c      	b.n	8003bf2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d002      	beq.n	8003b66 <HAL_SPI_Transmit+0x18e>
 8003b60:	8afb      	ldrh	r3, [r7, #22]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d140      	bne.n	8003be8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	330c      	adds	r3, #12
 8003b70:	7812      	ldrb	r2, [r2, #0]
 8003b72:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b78:	1c5a      	adds	r2, r3, #1
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	3b01      	subs	r3, #1
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003b8c:	e02c      	b.n	8003be8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f003 0302 	and.w	r3, r3, #2
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d113      	bne.n	8003bc4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	330c      	adds	r3, #12
 8003ba6:	7812      	ldrb	r2, [r2, #0]
 8003ba8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	86da      	strh	r2, [r3, #54]	; 0x36
 8003bc2:	e011      	b.n	8003be8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bc4:	f7fd ff9e 	bl	8001b04 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	683a      	ldr	r2, [r7, #0]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d803      	bhi.n	8003bdc <HAL_SPI_Transmit+0x204>
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bda:	d102      	bne.n	8003be2 <HAL_SPI_Transmit+0x20a>
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d102      	bne.n	8003be8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003be6:	e026      	b.n	8003c36 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1cd      	bne.n	8003b8e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	6839      	ldr	r1, [r7, #0]
 8003bf6:	68f8      	ldr	r0, [r7, #12]
 8003bf8:	f000 fa54 	bl	80040a4 <SPI_EndRxTxTransaction>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d002      	beq.n	8003c08 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2220      	movs	r2, #32
 8003c06:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d10a      	bne.n	8003c26 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c10:	2300      	movs	r3, #0
 8003c12:	613b      	str	r3, [r7, #16]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	613b      	str	r3, [r7, #16]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	613b      	str	r3, [r7, #16]
 8003c24:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d002      	beq.n	8003c34 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	77fb      	strb	r3, [r7, #31]
 8003c32:	e000      	b.n	8003c36 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003c34:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003c46:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3720      	adds	r7, #32
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b08c      	sub	sp, #48	; 0x30
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
 8003c5c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c62:	2300      	movs	r3, #0
 8003c64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d101      	bne.n	8003c76 <HAL_SPI_TransmitReceive+0x26>
 8003c72:	2302      	movs	r3, #2
 8003c74:	e18a      	b.n	8003f8c <HAL_SPI_TransmitReceive+0x33c>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c7e:	f7fd ff41 	bl	8001b04 <HAL_GetTick>
 8003c82:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003c94:	887b      	ldrh	r3, [r7, #2]
 8003c96:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c98:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d00f      	beq.n	8003cc0 <HAL_SPI_TransmitReceive+0x70>
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ca6:	d107      	bne.n	8003cb8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d103      	bne.n	8003cb8 <HAL_SPI_TransmitReceive+0x68>
 8003cb0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003cb4:	2b04      	cmp	r3, #4
 8003cb6:	d003      	beq.n	8003cc0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003cb8:	2302      	movs	r3, #2
 8003cba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003cbe:	e15b      	b.n	8003f78 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d005      	beq.n	8003cd2 <HAL_SPI_TransmitReceive+0x82>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d002      	beq.n	8003cd2 <HAL_SPI_TransmitReceive+0x82>
 8003ccc:	887b      	ldrh	r3, [r7, #2]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d103      	bne.n	8003cda <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003cd8:	e14e      	b.n	8003f78 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b04      	cmp	r3, #4
 8003ce4:	d003      	beq.n	8003cee <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2205      	movs	r2, #5
 8003cea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	887a      	ldrh	r2, [r7, #2]
 8003cfe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	887a      	ldrh	r2, [r7, #2]
 8003d04:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	887a      	ldrh	r2, [r7, #2]
 8003d10:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	887a      	ldrh	r2, [r7, #2]
 8003d16:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d2e:	2b40      	cmp	r3, #64	; 0x40
 8003d30:	d007      	beq.n	8003d42 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d4a:	d178      	bne.n	8003e3e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d002      	beq.n	8003d5a <HAL_SPI_TransmitReceive+0x10a>
 8003d54:	8b7b      	ldrh	r3, [r7, #26]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d166      	bne.n	8003e28 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5e:	881a      	ldrh	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d6a:	1c9a      	adds	r2, r3, #2
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	3b01      	subs	r3, #1
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d7e:	e053      	b.n	8003e28 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d11b      	bne.n	8003dc6 <HAL_SPI_TransmitReceive+0x176>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d016      	beq.n	8003dc6 <HAL_SPI_TransmitReceive+0x176>
 8003d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d113      	bne.n	8003dc6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da2:	881a      	ldrh	r2, [r3, #0]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dae:	1c9a      	adds	r2, r3, #2
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d119      	bne.n	8003e08 <HAL_SPI_TransmitReceive+0x1b8>
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d014      	beq.n	8003e08 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68da      	ldr	r2, [r3, #12]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de8:	b292      	uxth	r2, r2
 8003dea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df0:	1c9a      	adds	r2, r3, #2
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	3b01      	subs	r3, #1
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e04:	2301      	movs	r3, #1
 8003e06:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e08:	f7fd fe7c 	bl	8001b04 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d807      	bhi.n	8003e28 <HAL_SPI_TransmitReceive+0x1d8>
 8003e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1e:	d003      	beq.n	8003e28 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003e26:	e0a7      	b.n	8003f78 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1a6      	bne.n	8003d80 <HAL_SPI_TransmitReceive+0x130>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d1a1      	bne.n	8003d80 <HAL_SPI_TransmitReceive+0x130>
 8003e3c:	e07c      	b.n	8003f38 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d002      	beq.n	8003e4c <HAL_SPI_TransmitReceive+0x1fc>
 8003e46:	8b7b      	ldrh	r3, [r7, #26]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d16b      	bne.n	8003f24 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	330c      	adds	r3, #12
 8003e56:	7812      	ldrb	r2, [r2, #0]
 8003e58:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5e:	1c5a      	adds	r2, r3, #1
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	b29a      	uxth	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e72:	e057      	b.n	8003f24 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d11c      	bne.n	8003ebc <HAL_SPI_TransmitReceive+0x26c>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d017      	beq.n	8003ebc <HAL_SPI_TransmitReceive+0x26c>
 8003e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d114      	bne.n	8003ebc <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	330c      	adds	r3, #12
 8003e9c:	7812      	ldrb	r2, [r2, #0]
 8003e9e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea4:	1c5a      	adds	r2, r3, #1
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d119      	bne.n	8003efe <HAL_SPI_TransmitReceive+0x2ae>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d014      	beq.n	8003efe <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee6:	1c5a      	adds	r2, r3, #1
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003efa:	2301      	movs	r3, #1
 8003efc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003efe:	f7fd fe01 	bl	8001b04 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d803      	bhi.n	8003f16 <HAL_SPI_TransmitReceive+0x2c6>
 8003f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f14:	d102      	bne.n	8003f1c <HAL_SPI_TransmitReceive+0x2cc>
 8003f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d103      	bne.n	8003f24 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003f22:	e029      	b.n	8003f78 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1a2      	bne.n	8003e74 <HAL_SPI_TransmitReceive+0x224>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d19d      	bne.n	8003e74 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f000 f8b1 	bl	80040a4 <SPI_EndRxTxTransaction>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d006      	beq.n	8003f56 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2220      	movs	r2, #32
 8003f52:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003f54:	e010      	b.n	8003f78 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10b      	bne.n	8003f76 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f5e:	2300      	movs	r3, #0
 8003f60:	617b      	str	r3, [r7, #20]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	617b      	str	r3, [r7, #20]
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	e000      	b.n	8003f78 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003f76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003f88:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3730      	adds	r7, #48	; 0x30
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	603b      	str	r3, [r7, #0]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003fa4:	f7fd fdae 	bl	8001b04 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	683a      	ldr	r2, [r7, #0]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003fb4:	f7fd fda6 	bl	8001b04 <HAL_GetTick>
 8003fb8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003fba:	4b39      	ldr	r3, [pc, #228]	; (80040a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	015b      	lsls	r3, r3, #5
 8003fc0:	0d1b      	lsrs	r3, r3, #20
 8003fc2:	69fa      	ldr	r2, [r7, #28]
 8003fc4:	fb02 f303 	mul.w	r3, r2, r3
 8003fc8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fca:	e054      	b.n	8004076 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd2:	d050      	beq.n	8004076 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fd4:	f7fd fd96 	bl	8001b04 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	69fa      	ldr	r2, [r7, #28]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d902      	bls.n	8003fea <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d13d      	bne.n	8004066 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003ff8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004002:	d111      	bne.n	8004028 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800400c:	d004      	beq.n	8004018 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004016:	d107      	bne.n	8004028 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004026:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800402c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004030:	d10f      	bne.n	8004052 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004040:	601a      	str	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004050:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e017      	b.n	8004096 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d101      	bne.n	8004070 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800406c:	2300      	movs	r3, #0
 800406e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	3b01      	subs	r3, #1
 8004074:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	689a      	ldr	r2, [r3, #8]
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	4013      	ands	r3, r2
 8004080:	68ba      	ldr	r2, [r7, #8]
 8004082:	429a      	cmp	r2, r3
 8004084:	bf0c      	ite	eq
 8004086:	2301      	moveq	r3, #1
 8004088:	2300      	movne	r3, #0
 800408a:	b2db      	uxtb	r3, r3
 800408c:	461a      	mov	r2, r3
 800408e:	79fb      	ldrb	r3, [r7, #7]
 8004090:	429a      	cmp	r2, r3
 8004092:	d19b      	bne.n	8003fcc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3720      	adds	r7, #32
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	20000008 	.word	0x20000008

080040a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b086      	sub	sp, #24
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	9300      	str	r3, [sp, #0]
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	2200      	movs	r2, #0
 80040b8:	2180      	movs	r1, #128	; 0x80
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f7ff ff6a 	bl	8003f94 <SPI_WaitFlagStateUntilTimeout>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d007      	beq.n	80040d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ca:	f043 0220 	orr.w	r2, r3, #32
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e000      	b.n	80040d8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3710      	adds	r7, #16
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}

080040e0 <__libc_init_array>:
 80040e0:	b570      	push	{r4, r5, r6, lr}
 80040e2:	2600      	movs	r6, #0
 80040e4:	4d0c      	ldr	r5, [pc, #48]	; (8004118 <__libc_init_array+0x38>)
 80040e6:	4c0d      	ldr	r4, [pc, #52]	; (800411c <__libc_init_array+0x3c>)
 80040e8:	1b64      	subs	r4, r4, r5
 80040ea:	10a4      	asrs	r4, r4, #2
 80040ec:	42a6      	cmp	r6, r4
 80040ee:	d109      	bne.n	8004104 <__libc_init_array+0x24>
 80040f0:	f000 f822 	bl	8004138 <_init>
 80040f4:	2600      	movs	r6, #0
 80040f6:	4d0a      	ldr	r5, [pc, #40]	; (8004120 <__libc_init_array+0x40>)
 80040f8:	4c0a      	ldr	r4, [pc, #40]	; (8004124 <__libc_init_array+0x44>)
 80040fa:	1b64      	subs	r4, r4, r5
 80040fc:	10a4      	asrs	r4, r4, #2
 80040fe:	42a6      	cmp	r6, r4
 8004100:	d105      	bne.n	800410e <__libc_init_array+0x2e>
 8004102:	bd70      	pop	{r4, r5, r6, pc}
 8004104:	f855 3b04 	ldr.w	r3, [r5], #4
 8004108:	4798      	blx	r3
 800410a:	3601      	adds	r6, #1
 800410c:	e7ee      	b.n	80040ec <__libc_init_array+0xc>
 800410e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004112:	4798      	blx	r3
 8004114:	3601      	adds	r6, #1
 8004116:	e7f2      	b.n	80040fe <__libc_init_array+0x1e>
 8004118:	08004338 	.word	0x08004338
 800411c:	08004338 	.word	0x08004338
 8004120:	08004338 	.word	0x08004338
 8004124:	0800433c 	.word	0x0800433c

08004128 <memset>:
 8004128:	4603      	mov	r3, r0
 800412a:	4402      	add	r2, r0
 800412c:	4293      	cmp	r3, r2
 800412e:	d100      	bne.n	8004132 <memset+0xa>
 8004130:	4770      	bx	lr
 8004132:	f803 1b01 	strb.w	r1, [r3], #1
 8004136:	e7f9      	b.n	800412c <memset+0x4>

08004138 <_init>:
 8004138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800413a:	bf00      	nop
 800413c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800413e:	bc08      	pop	{r3}
 8004140:	469e      	mov	lr, r3
 8004142:	4770      	bx	lr

08004144 <_fini>:
 8004144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004146:	bf00      	nop
 8004148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800414a:	bc08      	pop	{r3}
 800414c:	469e      	mov	lr, r3
 800414e:	4770      	bx	lr
