# Makefile variables
CC = gcc
SRC = main.c school.c
OBJ = $(SRC:%.c = %.o)
NAME= school

# Target variable
all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

