# Day 8: 4-bit ALU Design and Verification

## Objective
Design and verify a 4-bit ALU supporting Addition, Subtraction, AND, OR, and XOR.

## Tools
- Icarus Verilog
- GTKWave

## Files
- `alu_4bit.v` - RTL Design
- `tb_alu_4bit.v` - Testbench
- `run.sh` - Compilation and Simulation script

## Output
- Generates `output.vcd` for waveform analysis in GTKWave.
