0.6
2017.4
Dec 15 2017
21:07:18
D:/vivado_project/project_demo/project_demo.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/cla_test.v,1575030682,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/cla_top.v,,cla_test,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_add32.v,1574998385,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/n_bits.v,,test_add32,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_alu.v,1575079438,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/alu_ctr.v,,test_alu,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_alu_ctr.v,1575076904,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/alu_top.v,,test_alu_ctr,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_reg_file.v,1575097201,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/data_rom.v,,test_reg_file,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_top_alu.v,1575092283,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/reg_file.v,,test_top_alu,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/add_32.v,1574997793,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_add32.v,,add_32,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/alu.v,1575093630,verilog,,,,alu,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/alu_ctr.v,1575076750,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_alu_ctr.v,,alu_ctr,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/alu_top.v,1575090409,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_top_alu.v,,alu_top,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/bit_slice.v,1575004287,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/cla.v,,bit_slice,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/cla.v,1575004024,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/cla_32.v,,cla,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/cla_32.v,1575016250,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/pg.v,,cla_32,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/cla_adder.v,1575029142,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_alu.v,,cla_adder,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/cla_top.v,1575014590,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/bit_slice.v,,cla_top,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/data_rom.v,1575100503,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/mem_file.v,,data_rom,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/full_adder.v,1575025178,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/cla_adder.v,,full_adder,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/ie.v,1575098699,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/alu.v,,ie,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/inst_mem.v,1575117597,verilog,,,,inst_mem,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/mem_file.v,1575101519,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/next_pc.v,,mem_file,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/n_bits.v,1575002935,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/full_adder.v,,,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/next_pc.v,1575108852,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/pc.v,,next_pc,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/pc.v,1575116181,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/inst_mem.v,,pc,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/pg.v,1575003561,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/sum.v,,pg,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/reg_file.v,1575097757,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/imports/new/test_reg_file.v,,reg_file,,,,,,,,
D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/sum.v,1575003564,verilog,,D:/vivado_project/project_demo/project_demo.srcs/sources_1/new/add_32.v,,sum,,,,,,,,
