verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ipshared/ec67/hdl" --include "../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ipshared/aed8/hdl" --include "../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/clk_wiz_0" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_processing_system7_0_0/sim/OscopeWithZynq_processing_system7_0_0.v" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_xbar_0/sim/OscopeWithZynq_xbar_0.v" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/hdmi_tx_0/hdl/encode.v" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/hdmi_tx_0/hdl/srldelay.v" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/clk_wiz_0/clk_wiz_0.v" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_auto_pc_0/sim/OscopeWithZynq_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
