
ADC_TIM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028a4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08002a2c  08002a2c  00012a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a7c  08002a7c  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  08002a7c  08002a7c  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a7c  08002a7c  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a7c  08002a7c  00012a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a80  08002a80  00012a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08002a84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000044  20000008  08002a8c  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000004c  08002a8c  0002004c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   000082cc  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b52  00000000  00000000  00028304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c0  00000000  00000000  00029e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000808  00000000  00000000  0002a718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000174ab  00000000  00000000  0002af20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006c4b  00000000  00000000  000423cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000815b4  00000000  00000000  00049016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ca5ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023c4  00000000  00000000  000ca620  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002a14 	.word	0x08002a14

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	08002a14 	.word	0x08002a14

080001c8 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001d6:	f023 020f 	bic.w	r2, r3, #15
 80001da:	683b      	ldr	r3, [r7, #0]
 80001dc:	431a      	orrs	r2, r3
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80001e2:	bf00      	nop
 80001e4:	370c      	adds	r7, #12
 80001e6:	46bd      	mov	sp, r7
 80001e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ec:	4770      	bx	lr

080001ee <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80001ee:	b480      	push	{r7}
 80001f0:	b083      	sub	sp, #12
 80001f2:	af00      	add	r7, sp, #0
 80001f4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	689b      	ldr	r3, [r3, #8]
 80001fa:	f003 0301 	and.w	r3, r3, #1
 80001fe:	2b01      	cmp	r3, #1
 8000200:	bf0c      	ite	eq
 8000202:	2301      	moveq	r3, #1
 8000204:	2300      	movne	r3, #0
 8000206:	b2db      	uxtb	r3, r3
}
 8000208:	4618      	mov	r0, r3
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr

08000214 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8000214:	b590      	push	{r4, r7, lr}
 8000216:	b085      	sub	sp, #20
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
 800021c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800021e:	2300      	movs	r3, #0
 8000220:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 8000222:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000226:	f7ff ffe2 	bl	80001ee <LL_ADC_IsEnabled>
 800022a:	4604      	mov	r4, r0
 800022c:	4817      	ldr	r0, [pc, #92]	; (800028c <LL_ADC_CommonInit+0x78>)
 800022e:	f7ff ffde 	bl	80001ee <LL_ADC_IsEnabled>
 8000232:	4603      	mov	r3, r0
 8000234:	4323      	orrs	r3, r4
 8000236:	2b00      	cmp	r3, #0
 8000238:	d120      	bne.n	800027c <LL_ADC_CommonInit+0x68>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	685b      	ldr	r3, [r3, #4]
 800023e:	2b00      	cmp	r3, #0
 8000240:	d012      	beq.n	8000268 <LL_ADC_CommonInit+0x54>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	689a      	ldr	r2, [r3, #8]
 8000246:	4b12      	ldr	r3, [pc, #72]	; (8000290 <LL_ADC_CommonInit+0x7c>)
 8000248:	4013      	ands	r3, r2
 800024a:	683a      	ldr	r2, [r7, #0]
 800024c:	6811      	ldr	r1, [r2, #0]
 800024e:	683a      	ldr	r2, [r7, #0]
 8000250:	6852      	ldr	r2, [r2, #4]
 8000252:	4311      	orrs	r1, r2
 8000254:	683a      	ldr	r2, [r7, #0]
 8000256:	6892      	ldr	r2, [r2, #8]
 8000258:	4311      	orrs	r1, r2
 800025a:	683a      	ldr	r2, [r7, #0]
 800025c:	68d2      	ldr	r2, [r2, #12]
 800025e:	430a      	orrs	r2, r1
 8000260:	431a      	orrs	r2, r3
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	609a      	str	r2, [r3, #8]
 8000266:	e00b      	b.n	8000280 <LL_ADC_CommonInit+0x6c>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	689a      	ldr	r2, [r3, #8]
 800026c:	4b08      	ldr	r3, [pc, #32]	; (8000290 <LL_ADC_CommonInit+0x7c>)
 800026e:	4013      	ands	r3, r2
 8000270:	683a      	ldr	r2, [r7, #0]
 8000272:	6812      	ldr	r2, [r2, #0]
 8000274:	431a      	orrs	r2, r3
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	e001      	b.n	8000280 <LL_ADC_CommonInit+0x6c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800027c:	2301      	movs	r3, #1
 800027e:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8000280:	7bfb      	ldrb	r3, [r7, #15]
}
 8000282:	4618      	mov	r0, r3
 8000284:	3714      	adds	r7, #20
 8000286:	46bd      	mov	sp, r7
 8000288:	bd90      	pop	{r4, r7, pc}
 800028a:	bf00      	nop
 800028c:	50000100 	.word	0x50000100
 8000290:	fffc30e0 	.word	0xfffc30e0

08000294 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
 800029c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800029e:	2300      	movs	r3, #0
 80002a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 80002a2:	6878      	ldr	r0, [r7, #4]
 80002a4:	f7ff ffa3 	bl	80001ee <LL_ADC_IsEnabled>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d111      	bne.n	80002d2 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	68db      	ldr	r3, [r3, #12]
 80002b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80002b6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80002ba:	683a      	ldr	r2, [r7, #0]
 80002bc:	6811      	ldr	r1, [r2, #0]
 80002be:	683a      	ldr	r2, [r7, #0]
 80002c0:	6852      	ldr	r2, [r2, #4]
 80002c2:	4311      	orrs	r1, r2
 80002c4:	683a      	ldr	r2, [r7, #0]
 80002c6:	6892      	ldr	r2, [r2, #8]
 80002c8:	430a      	orrs	r2, r1
 80002ca:	431a      	orrs	r2, r3
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	60da      	str	r2, [r3, #12]
 80002d0:	e001      	b.n	80002d6 <LL_ADC_Init+0x42>
    
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80002d2:	2301      	movs	r3, #1
 80002d4:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80002d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80002d8:	4618      	mov	r0, r3
 80002da:	3710      	adds	r7, #16
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}

080002e0 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b084      	sub	sp, #16
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
 80002e8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80002ea:	2300      	movs	r3, #0
 80002ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 80002ee:	6878      	ldr	r0, [r7, #4]
 80002f0:	f7ff ff7d 	bl	80001ee <LL_ADC_IsEnabled>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d132      	bne.n	8000360 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80002fa:	683b      	ldr	r3, [r7, #0]
 80002fc:	685b      	ldr	r3, [r3, #4]
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d015      	beq.n	800032e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	68da      	ldr	r2, [r3, #12]
 8000306:	4b1a      	ldr	r3, [pc, #104]	; (8000370 <LL_ADC_REG_Init+0x90>)
 8000308:	4013      	ands	r3, r2
 800030a:	683a      	ldr	r2, [r7, #0]
 800030c:	6811      	ldr	r1, [r2, #0]
 800030e:	683a      	ldr	r2, [r7, #0]
 8000310:	6892      	ldr	r2, [r2, #8]
 8000312:	4311      	orrs	r1, r2
 8000314:	683a      	ldr	r2, [r7, #0]
 8000316:	68d2      	ldr	r2, [r2, #12]
 8000318:	4311      	orrs	r1, r2
 800031a:	683a      	ldr	r2, [r7, #0]
 800031c:	6912      	ldr	r2, [r2, #16]
 800031e:	4311      	orrs	r1, r2
 8000320:	683a      	ldr	r2, [r7, #0]
 8000322:	6952      	ldr	r2, [r2, #20]
 8000324:	430a      	orrs	r2, r1
 8000326:	431a      	orrs	r2, r3
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	60da      	str	r2, [r3, #12]
 800032c:	e011      	b.n	8000352 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	68da      	ldr	r2, [r3, #12]
 8000332:	4b0f      	ldr	r3, [pc, #60]	; (8000370 <LL_ADC_REG_Init+0x90>)
 8000334:	4013      	ands	r3, r2
 8000336:	683a      	ldr	r2, [r7, #0]
 8000338:	6811      	ldr	r1, [r2, #0]
 800033a:	683a      	ldr	r2, [r7, #0]
 800033c:	68d2      	ldr	r2, [r2, #12]
 800033e:	4311      	orrs	r1, r2
 8000340:	683a      	ldr	r2, [r7, #0]
 8000342:	6912      	ldr	r2, [r2, #16]
 8000344:	4311      	orrs	r1, r2
 8000346:	683a      	ldr	r2, [r7, #0]
 8000348:	6952      	ldr	r2, [r2, #20]
 800034a:	430a      	orrs	r2, r1
 800034c:	431a      	orrs	r2, r3
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }
    
    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8000352:	683b      	ldr	r3, [r7, #0]
 8000354:	685b      	ldr	r3, [r3, #4]
 8000356:	4619      	mov	r1, r3
 8000358:	6878      	ldr	r0, [r7, #4]
 800035a:	f7ff ff35 	bl	80001c8 <LL_ADC_REG_SetSequencerLength>
 800035e:	e001      	b.n	8000364 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8000360:	2301      	movs	r3, #1
 8000362:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8000364:	7bfb      	ldrb	r3, [r7, #15]
}
 8000366:	4618      	mov	r0, r3
 8000368:	3710      	adds	r7, #16
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	fff0c03c 	.word	0xfff0c03c

08000374 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000374:	b480      	push	{r7}
 8000376:	b089      	sub	sp, #36	; 0x24
 8000378:	af00      	add	r7, sp, #0
 800037a:	60f8      	str	r0, [r7, #12]
 800037c:	60b9      	str	r1, [r7, #8]
 800037e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	681a      	ldr	r2, [r3, #0]
 8000384:	68bb      	ldr	r3, [r7, #8]
 8000386:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000388:	697b      	ldr	r3, [r7, #20]
 800038a:	fa93 f3a3 	rbit	r3, r3
 800038e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000390:	693b      	ldr	r3, [r7, #16]
 8000392:	fab3 f383 	clz	r3, r3
 8000396:	005b      	lsls	r3, r3, #1
 8000398:	2103      	movs	r1, #3
 800039a:	fa01 f303 	lsl.w	r3, r1, r3
 800039e:	43db      	mvns	r3, r3
 80003a0:	401a      	ands	r2, r3
 80003a2:	68bb      	ldr	r3, [r7, #8]
 80003a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003a6:	69fb      	ldr	r3, [r7, #28]
 80003a8:	fa93 f3a3 	rbit	r3, r3
 80003ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80003ae:	69bb      	ldr	r3, [r7, #24]
 80003b0:	fab3 f383 	clz	r3, r3
 80003b4:	005b      	lsls	r3, r3, #1
 80003b6:	6879      	ldr	r1, [r7, #4]
 80003b8:	fa01 f303 	lsl.w	r3, r1, r3
 80003bc:	431a      	orrs	r2, r3
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	601a      	str	r2, [r3, #0]
}
 80003c2:	bf00      	nop
 80003c4:	3724      	adds	r7, #36	; 0x24
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr

080003ce <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80003ce:	b480      	push	{r7}
 80003d0:	b085      	sub	sp, #20
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	60f8      	str	r0, [r7, #12]
 80003d6:	60b9      	str	r1, [r7, #8]
 80003d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	685a      	ldr	r2, [r3, #4]
 80003de:	68bb      	ldr	r3, [r7, #8]
 80003e0:	43db      	mvns	r3, r3
 80003e2:	401a      	ands	r2, r3
 80003e4:	68bb      	ldr	r3, [r7, #8]
 80003e6:	6879      	ldr	r1, [r7, #4]
 80003e8:	fb01 f303 	mul.w	r3, r1, r3
 80003ec:	431a      	orrs	r2, r3
 80003ee:	68fb      	ldr	r3, [r7, #12]
 80003f0:	605a      	str	r2, [r3, #4]
}
 80003f2:	bf00      	nop
 80003f4:	3714      	adds	r7, #20
 80003f6:	46bd      	mov	sp, r7
 80003f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fc:	4770      	bx	lr

080003fe <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80003fe:	b480      	push	{r7}
 8000400:	b089      	sub	sp, #36	; 0x24
 8000402:	af00      	add	r7, sp, #0
 8000404:	60f8      	str	r0, [r7, #12]
 8000406:	60b9      	str	r1, [r7, #8]
 8000408:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	689a      	ldr	r2, [r3, #8]
 800040e:	68bb      	ldr	r3, [r7, #8]
 8000410:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000412:	697b      	ldr	r3, [r7, #20]
 8000414:	fa93 f3a3 	rbit	r3, r3
 8000418:	613b      	str	r3, [r7, #16]
  return(result);
 800041a:	693b      	ldr	r3, [r7, #16]
 800041c:	fab3 f383 	clz	r3, r3
 8000420:	005b      	lsls	r3, r3, #1
 8000422:	2103      	movs	r1, #3
 8000424:	fa01 f303 	lsl.w	r3, r1, r3
 8000428:	43db      	mvns	r3, r3
 800042a:	401a      	ands	r2, r3
 800042c:	68bb      	ldr	r3, [r7, #8]
 800042e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000430:	69fb      	ldr	r3, [r7, #28]
 8000432:	fa93 f3a3 	rbit	r3, r3
 8000436:	61bb      	str	r3, [r7, #24]
  return(result);
 8000438:	69bb      	ldr	r3, [r7, #24]
 800043a:	fab3 f383 	clz	r3, r3
 800043e:	005b      	lsls	r3, r3, #1
 8000440:	6879      	ldr	r1, [r7, #4]
 8000442:	fa01 f303 	lsl.w	r3, r1, r3
 8000446:	431a      	orrs	r2, r3
 8000448:	68fb      	ldr	r3, [r7, #12]
 800044a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800044c:	bf00      	nop
 800044e:	3724      	adds	r7, #36	; 0x24
 8000450:	46bd      	mov	sp, r7
 8000452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000456:	4770      	bx	lr

08000458 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000458:	b480      	push	{r7}
 800045a:	b089      	sub	sp, #36	; 0x24
 800045c:	af00      	add	r7, sp, #0
 800045e:	60f8      	str	r0, [r7, #12]
 8000460:	60b9      	str	r1, [r7, #8]
 8000462:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	68da      	ldr	r2, [r3, #12]
 8000468:	68bb      	ldr	r3, [r7, #8]
 800046a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800046c:	697b      	ldr	r3, [r7, #20]
 800046e:	fa93 f3a3 	rbit	r3, r3
 8000472:	613b      	str	r3, [r7, #16]
  return(result);
 8000474:	693b      	ldr	r3, [r7, #16]
 8000476:	fab3 f383 	clz	r3, r3
 800047a:	005b      	lsls	r3, r3, #1
 800047c:	2103      	movs	r1, #3
 800047e:	fa01 f303 	lsl.w	r3, r1, r3
 8000482:	43db      	mvns	r3, r3
 8000484:	401a      	ands	r2, r3
 8000486:	68bb      	ldr	r3, [r7, #8]
 8000488:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800048a:	69fb      	ldr	r3, [r7, #28]
 800048c:	fa93 f3a3 	rbit	r3, r3
 8000490:	61bb      	str	r3, [r7, #24]
  return(result);
 8000492:	69bb      	ldr	r3, [r7, #24]
 8000494:	fab3 f383 	clz	r3, r3
 8000498:	005b      	lsls	r3, r3, #1
 800049a:	6879      	ldr	r1, [r7, #4]
 800049c:	fa01 f303 	lsl.w	r3, r1, r3
 80004a0:	431a      	orrs	r2, r3
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	60da      	str	r2, [r3, #12]
}
 80004a6:	bf00      	nop
 80004a8:	3724      	adds	r7, #36	; 0x24
 80004aa:	46bd      	mov	sp, r7
 80004ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b0:	4770      	bx	lr

080004b2 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80004b2:	b480      	push	{r7}
 80004b4:	b089      	sub	sp, #36	; 0x24
 80004b6:	af00      	add	r7, sp, #0
 80004b8:	60f8      	str	r0, [r7, #12]
 80004ba:	60b9      	str	r1, [r7, #8]
 80004bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	6a1a      	ldr	r2, [r3, #32]
 80004c2:	68bb      	ldr	r3, [r7, #8]
 80004c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004c6:	697b      	ldr	r3, [r7, #20]
 80004c8:	fa93 f3a3 	rbit	r3, r3
 80004cc:	613b      	str	r3, [r7, #16]
  return(result);
 80004ce:	693b      	ldr	r3, [r7, #16]
 80004d0:	fab3 f383 	clz	r3, r3
 80004d4:	009b      	lsls	r3, r3, #2
 80004d6:	210f      	movs	r1, #15
 80004d8:	fa01 f303 	lsl.w	r3, r1, r3
 80004dc:	43db      	mvns	r3, r3
 80004de:	401a      	ands	r2, r3
 80004e0:	68bb      	ldr	r3, [r7, #8]
 80004e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004e4:	69fb      	ldr	r3, [r7, #28]
 80004e6:	fa93 f3a3 	rbit	r3, r3
 80004ea:	61bb      	str	r3, [r7, #24]
  return(result);
 80004ec:	69bb      	ldr	r3, [r7, #24]
 80004ee:	fab3 f383 	clz	r3, r3
 80004f2:	009b      	lsls	r3, r3, #2
 80004f4:	6879      	ldr	r1, [r7, #4]
 80004f6:	fa01 f303 	lsl.w	r3, r1, r3
 80004fa:	431a      	orrs	r2, r3
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000500:	bf00      	nop
 8000502:	3724      	adds	r7, #36	; 0x24
 8000504:	46bd      	mov	sp, r7
 8000506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050a:	4770      	bx	lr

0800050c <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800050c:	b480      	push	{r7}
 800050e:	b089      	sub	sp, #36	; 0x24
 8000510:	af00      	add	r7, sp, #0
 8000512:	60f8      	str	r0, [r7, #12]
 8000514:	60b9      	str	r1, [r7, #8]
 8000516:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	0a1b      	lsrs	r3, r3, #8
 8000520:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000522:	697b      	ldr	r3, [r7, #20]
 8000524:	fa93 f3a3 	rbit	r3, r3
 8000528:	613b      	str	r3, [r7, #16]
  return(result);
 800052a:	693b      	ldr	r3, [r7, #16]
 800052c:	fab3 f383 	clz	r3, r3
 8000530:	009b      	lsls	r3, r3, #2
 8000532:	210f      	movs	r1, #15
 8000534:	fa01 f303 	lsl.w	r3, r1, r3
 8000538:	43db      	mvns	r3, r3
 800053a:	401a      	ands	r2, r3
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	0a1b      	lsrs	r3, r3, #8
 8000540:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000542:	69fb      	ldr	r3, [r7, #28]
 8000544:	fa93 f3a3 	rbit	r3, r3
 8000548:	61bb      	str	r3, [r7, #24]
  return(result);
 800054a:	69bb      	ldr	r3, [r7, #24]
 800054c:	fab3 f383 	clz	r3, r3
 8000550:	009b      	lsls	r3, r3, #2
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	fa01 f303 	lsl.w	r3, r1, r3
 8000558:	431a      	orrs	r2, r3
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800055e:	bf00      	nop
 8000560:	3724      	adds	r7, #36	; 0x24
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr

0800056a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800056a:	b580      	push	{r7, lr}
 800056c:	b088      	sub	sp, #32
 800056e:	af00      	add	r7, sp, #0
 8000570:	6078      	str	r0, [r7, #4]
 8000572:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000574:	2300      	movs	r3, #0
 8000576:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000578:	2300      	movs	r3, #0
 800057a:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	fa93 f3a3 	rbit	r3, r3
 8000588:	613b      	str	r3, [r7, #16]
  return(result);
 800058a:	693b      	ldr	r3, [r7, #16]
 800058c:	fab3 f383 	clz	r3, r3
 8000590:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000592:	e048      	b.n	8000626 <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	2101      	movs	r1, #1
 800059a:	69fb      	ldr	r3, [r7, #28]
 800059c:	fa01 f303 	lsl.w	r3, r1, r3
 80005a0:	4013      	ands	r3, r2
 80005a2:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80005a4:	69bb      	ldr	r3, [r7, #24]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d03a      	beq.n	8000620 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	685b      	ldr	r3, [r3, #4]
 80005ae:	461a      	mov	r2, r3
 80005b0:	69b9      	ldr	r1, [r7, #24]
 80005b2:	6878      	ldr	r0, [r7, #4]
 80005b4:	f7ff fede 	bl	8000374 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80005b8:	683b      	ldr	r3, [r7, #0]
 80005ba:	685b      	ldr	r3, [r3, #4]
 80005bc:	2b01      	cmp	r3, #1
 80005be:	d003      	beq.n	80005c8 <LL_GPIO_Init+0x5e>
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	2b02      	cmp	r3, #2
 80005c6:	d106      	bne.n	80005d6 <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	689b      	ldr	r3, [r3, #8]
 80005cc:	461a      	mov	r2, r3
 80005ce:	69b9      	ldr	r1, [r7, #24]
 80005d0:	6878      	ldr	r0, [r7, #4]
 80005d2:	f7ff ff14 	bl	80003fe <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	691b      	ldr	r3, [r3, #16]
 80005da:	461a      	mov	r2, r3
 80005dc:	69b9      	ldr	r1, [r7, #24]
 80005de:	6878      	ldr	r0, [r7, #4]
 80005e0:	f7ff ff3a 	bl	8000458 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	2b02      	cmp	r3, #2
 80005ea:	d119      	bne.n	8000620 <LL_GPIO_Init+0xb6>
 80005ec:	69bb      	ldr	r3, [r7, #24]
 80005ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	fa93 f3a3 	rbit	r3, r3
 80005f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80005f8:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80005fa:	fab3 f383 	clz	r3, r3
 80005fe:	2b07      	cmp	r3, #7
 8000600:	d807      	bhi.n	8000612 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	461a      	mov	r2, r3
 8000608:	69b9      	ldr	r1, [r7, #24]
 800060a:	6878      	ldr	r0, [r7, #4]
 800060c:	f7ff ff51 	bl	80004b2 <LL_GPIO_SetAFPin_0_7>
 8000610:	e006      	b.n	8000620 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	695b      	ldr	r3, [r3, #20]
 8000616:	461a      	mov	r2, r3
 8000618:	69b9      	ldr	r1, [r7, #24]
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f7ff ff76 	bl	800050c <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000620:	69fb      	ldr	r3, [r7, #28]
 8000622:	3301      	adds	r3, #1
 8000624:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	681a      	ldr	r2, [r3, #0]
 800062a:	69fb      	ldr	r3, [r7, #28]
 800062c:	fa22 f303 	lsr.w	r3, r2, r3
 8000630:	2b00      	cmp	r3, #0
 8000632:	d1af      	bne.n	8000594 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	2b01      	cmp	r3, #1
 800063a:	d003      	beq.n	8000644 <LL_GPIO_Init+0xda>
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	2b02      	cmp	r3, #2
 8000642:	d107      	bne.n	8000654 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	6819      	ldr	r1, [r3, #0]
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	461a      	mov	r2, r3
 800064e:	6878      	ldr	r0, [r7, #4]
 8000650:	f7ff febd 	bl	80003ce <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8000654:	2300      	movs	r3, #0
}
 8000656:	4618      	mov	r0, r3
 8000658:	3720      	adds	r7, #32
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
	...

08000660 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <LL_RCC_HSI_IsReady+0x20>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f003 0302 	and.w	r3, r3, #2
 800066c:	2b02      	cmp	r3, #2
 800066e:	bf0c      	ite	eq
 8000670:	2301      	moveq	r3, #1
 8000672:	2300      	movne	r3, #0
 8000674:	b2db      	uxtb	r3, r3
}
 8000676:	4618      	mov	r0, r3
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	40021000 	.word	0x40021000

08000684 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000688:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <LL_RCC_LSE_IsReady+0x20>)
 800068a:	6a1b      	ldr	r3, [r3, #32]
 800068c:	f003 0302 	and.w	r3, r3, #2
 8000690:	2b02      	cmp	r3, #2
 8000692:	bf0c      	ite	eq
 8000694:	2301      	moveq	r3, #1
 8000696:	2300      	movne	r3, #0
 8000698:	b2db      	uxtb	r3, r3
}
 800069a:	4618      	mov	r0, r3
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	40021000 	.word	0x40021000

080006a8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80006ac:	4b04      	ldr	r3, [pc, #16]	; (80006c0 <LL_RCC_GetSysClkSource+0x18>)
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	f003 030c 	and.w	r3, r3, #12
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	40021000 	.word	0x40021000

080006c4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80006c8:	4b04      	ldr	r3, [pc, #16]	; (80006dc <LL_RCC_GetAHBPrescaler+0x18>)
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40021000 	.word	0x40021000

080006e0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <LL_RCC_GetAPB1Prescaler+0x18>)
 80006e6:	685b      	ldr	r3, [r3, #4]
 80006e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	40021000 	.word	0x40021000

080006fc <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000700:	4b04      	ldr	r3, [pc, #16]	; (8000714 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000708:	4618      	mov	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	40021000 	.word	0x40021000

08000718 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000720:	4b07      	ldr	r3, [pc, #28]	; (8000740 <LL_RCC_GetUSARTClockSource+0x28>)
 8000722:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000724:	2103      	movs	r1, #3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	fa01 f303 	lsl.w	r3, r1, r3
 800072c:	401a      	ands	r2, r3
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	061b      	lsls	r3, r3, #24
 8000732:	4313      	orrs	r3, r2
}
 8000734:	4618      	mov	r0, r3
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr
 8000740:	40021000 	.word	0x40021000

08000744 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000748:	4b04      	ldr	r3, [pc, #16]	; (800075c <LL_RCC_PLL_GetMainSource+0x18>)
 800074a:	685b      	ldr	r3, [r3, #4]
 800074c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8000750:	4618      	mov	r0, r3
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	40021000 	.word	0x40021000

08000760 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8000764:	4b04      	ldr	r3, [pc, #16]	; (8000778 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 800076c:	4618      	mov	r0, r3
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	40021000 	.word	0x40021000

0800077c <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8000780:	4b04      	ldr	r3, [pc, #16]	; (8000794 <LL_RCC_PLL_GetPrediv+0x18>)
 8000782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000784:	f003 030f 	and.w	r3, r3, #15
}
 8000788:	4618      	mov	r0, r3
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	40021000 	.word	0x40021000

08000798 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80007a0:	f000 f864 	bl	800086c <RCC_GetSystemClockFreq>
 80007a4:	4602      	mov	r2, r0
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4618      	mov	r0, r3
 80007b0:	f000 f882 	bl	80008b8 <RCC_GetHCLKClockFreq>
 80007b4:	4602      	mov	r2, r0
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	685b      	ldr	r3, [r3, #4]
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 f890 	bl	80008e4 <RCC_GetPCLK1ClockFreq>
 80007c4:	4602      	mov	r2, r0
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 f89c 	bl	800090c <RCC_GetPCLK2ClockFreq>
 80007d4:	4602      	mov	r2, r0
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	60da      	str	r2, [r3, #12]
}
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d12d      	bne.n	8000852 <LL_RCC_GetUSARTClockFreq+0x6e>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80007f6:	6878      	ldr	r0, [r7, #4]
 80007f8:	f7ff ff8e 	bl	8000718 <LL_RCC_GetUSARTClockSource>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b03      	cmp	r3, #3
 8000800:	d00a      	beq.n	8000818 <LL_RCC_GetUSARTClockFreq+0x34>
 8000802:	2b03      	cmp	r3, #3
 8000804:	d819      	bhi.n	800083a <LL_RCC_GetUSARTClockFreq+0x56>
 8000806:	2b01      	cmp	r3, #1
 8000808:	d002      	beq.n	8000810 <LL_RCC_GetUSARTClockFreq+0x2c>
 800080a:	2b02      	cmp	r3, #2
 800080c:	d00c      	beq.n	8000828 <LL_RCC_GetUSARTClockFreq+0x44>
 800080e:	e014      	b.n	800083a <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000810:	f000 f82c 	bl	800086c <RCC_GetSystemClockFreq>
 8000814:	60f8      	str	r0, [r7, #12]
        break;
 8000816:	e021      	b.n	800085c <LL_RCC_GetUSARTClockFreq+0x78>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000818:	f7ff ff22 	bl	8000660 <LL_RCC_HSI_IsReady>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d019      	beq.n	8000856 <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = HSI_VALUE;
 8000822:	4b11      	ldr	r3, [pc, #68]	; (8000868 <LL_RCC_GetUSARTClockFreq+0x84>)
 8000824:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000826:	e016      	b.n	8000856 <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000828:	f7ff ff2c 	bl	8000684 <LL_RCC_LSE_IsReady>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d013      	beq.n	800085a <LL_RCC_GetUSARTClockFreq+0x76>
        {
          usart_frequency = LSE_VALUE;
 8000832:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000836:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000838:	e00f      	b.n	800085a <LL_RCC_GetUSARTClockFreq+0x76>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800083a:	f000 f817 	bl	800086c <RCC_GetSystemClockFreq>
 800083e:	4603      	mov	r3, r0
 8000840:	4618      	mov	r0, r3
 8000842:	f000 f839 	bl	80008b8 <RCC_GetHCLKClockFreq>
 8000846:	4603      	mov	r3, r0
 8000848:	4618      	mov	r0, r3
 800084a:	f000 f84b 	bl	80008e4 <RCC_GetPCLK1ClockFreq>
 800084e:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8000850:	e004      	b.n	800085c <LL_RCC_GetUSARTClockFreq+0x78>
    }
  }
 8000852:	bf00      	nop
 8000854:	e002      	b.n	800085c <LL_RCC_GetUSARTClockFreq+0x78>
        break;
 8000856:	bf00      	nop
 8000858:	e000      	b.n	800085c <LL_RCC_GetUSARTClockFreq+0x78>
        break;
 800085a:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 800085c:	68fb      	ldr	r3, [r7, #12]
}
 800085e:	4618      	mov	r0, r3
 8000860:	3710      	adds	r7, #16
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	007a1200 	.word	0x007a1200

0800086c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8000872:	2300      	movs	r3, #0
 8000874:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8000876:	f7ff ff17 	bl	80006a8 <LL_RCC_GetSysClkSource>
 800087a:	4603      	mov	r3, r0
 800087c:	2b08      	cmp	r3, #8
 800087e:	d00c      	beq.n	800089a <RCC_GetSystemClockFreq+0x2e>
 8000880:	2b08      	cmp	r3, #8
 8000882:	d80e      	bhi.n	80008a2 <RCC_GetSystemClockFreq+0x36>
 8000884:	2b00      	cmp	r3, #0
 8000886:	d002      	beq.n	800088e <RCC_GetSystemClockFreq+0x22>
 8000888:	2b04      	cmp	r3, #4
 800088a:	d003      	beq.n	8000894 <RCC_GetSystemClockFreq+0x28>
 800088c:	e009      	b.n	80008a2 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800088e:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <RCC_GetSystemClockFreq+0x48>)
 8000890:	607b      	str	r3, [r7, #4]
      break;
 8000892:	e009      	b.n	80008a8 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8000894:	4b07      	ldr	r3, [pc, #28]	; (80008b4 <RCC_GetSystemClockFreq+0x48>)
 8000896:	607b      	str	r3, [r7, #4]
      break;
 8000898:	e006      	b.n	80008a8 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800089a:	f000 f84b 	bl	8000934 <RCC_PLL_GetFreqDomain_SYS>
 800089e:	6078      	str	r0, [r7, #4]
      break;
 80008a0:	e002      	b.n	80008a8 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 80008a2:	4b04      	ldr	r3, [pc, #16]	; (80008b4 <RCC_GetSystemClockFreq+0x48>)
 80008a4:	607b      	str	r3, [r7, #4]
      break;
 80008a6:	bf00      	nop
  }

  return frequency;
 80008a8:	687b      	ldr	r3, [r7, #4]
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	007a1200 	.word	0x007a1200

080008b8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80008c0:	f7ff ff00 	bl	80006c4 <LL_RCC_GetAHBPrescaler>
 80008c4:	4603      	mov	r3, r0
 80008c6:	091b      	lsrs	r3, r3, #4
 80008c8:	f003 030f 	and.w	r3, r3, #15
 80008cc:	4a04      	ldr	r2, [pc, #16]	; (80008e0 <RCC_GetHCLKClockFreq+0x28>)
 80008ce:	5cd3      	ldrb	r3, [r2, r3]
 80008d0:	461a      	mov	r2, r3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	40d3      	lsrs	r3, r2
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	08002a44 	.word	0x08002a44

080008e4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80008ec:	f7ff fef8 	bl	80006e0 <LL_RCC_GetAPB1Prescaler>
 80008f0:	4603      	mov	r3, r0
 80008f2:	0a1b      	lsrs	r3, r3, #8
 80008f4:	4a04      	ldr	r2, [pc, #16]	; (8000908 <RCC_GetPCLK1ClockFreq+0x24>)
 80008f6:	5cd3      	ldrb	r3, [r2, r3]
 80008f8:	461a      	mov	r2, r3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	40d3      	lsrs	r3, r2
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	08002a54 	.word	0x08002a54

0800090c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8000914:	f7ff fef2 	bl	80006fc <LL_RCC_GetAPB2Prescaler>
 8000918:	4603      	mov	r3, r0
 800091a:	0adb      	lsrs	r3, r3, #11
 800091c:	4a04      	ldr	r2, [pc, #16]	; (8000930 <RCC_GetPCLK2ClockFreq+0x24>)
 800091e:	5cd3      	ldrb	r3, [r2, r3]
 8000920:	461a      	mov	r2, r3
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	40d3      	lsrs	r3, r2
}
 8000926:	4618      	mov	r0, r3
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	08002a54 	.word	0x08002a54

08000934 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8000934:	b590      	push	{r4, r7, lr}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8000942:	f7ff feff 	bl	8000744 <LL_RCC_PLL_GetMainSource>
 8000946:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d004      	beq.n	8000958 <RCC_PLL_GetFreqDomain_SYS+0x24>
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000954:	d003      	beq.n	800095e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8000956:	e005      	b.n	8000964 <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8000958:	4b13      	ldr	r3, [pc, #76]	; (80009a8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800095a:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800095c:	e005      	b.n	800096a <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800095e:	4b13      	ldr	r3, [pc, #76]	; (80009ac <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8000960:	60fb      	str	r3, [r7, #12]
      break;
 8000962:	e002      	b.n	800096a <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8000964:	4b10      	ldr	r3, [pc, #64]	; (80009a8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8000966:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8000968:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 800096a:	f7ff ff07 	bl	800077c <LL_RCC_PLL_GetPrediv>
 800096e:	4603      	mov	r3, r0
 8000970:	3301      	adds	r3, #1
 8000972:	68fa      	ldr	r2, [r7, #12]
 8000974:	fbb2 f4f3 	udiv	r4, r2, r3
 8000978:	f7ff fef2 	bl	8000760 <LL_RCC_PLL_GetMultiplicator>
 800097c:	4603      	mov	r3, r0
 800097e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000982:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000986:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000988:	687a      	ldr	r2, [r7, #4]
 800098a:	fa92 f2a2 	rbit	r2, r2
 800098e:	603a      	str	r2, [r7, #0]
  return(result);
 8000990:	683a      	ldr	r2, [r7, #0]
 8000992:	fab2 f282 	clz	r2, r2
 8000996:	40d3      	lsrs	r3, r2
 8000998:	3302      	adds	r3, #2
 800099a:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3714      	adds	r7, #20
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd90      	pop	{r4, r7, pc}
 80009a6:	bf00      	nop
 80009a8:	003d0900 	.word	0x003d0900
 80009ac:	007a1200 	.word	0x007a1200

080009b0 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f003 0301 	and.w	r3, r3, #1
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	bf0c      	ite	eq
 80009c4:	2301      	moveq	r3, #1
 80009c6:	2300      	movne	r3, #0
 80009c8:	b2db      	uxtb	r3, r3
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	370c      	adds	r7, #12
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr

080009d6 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80009d6:	b480      	push	{r7}
 80009d8:	b083      	sub	sp, #12
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
 80009de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	431a      	orrs	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	605a      	str	r2, [r3, #4]
}
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	689b      	ldr	r3, [r3, #8]
 8000a0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	431a      	orrs	r2, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	609a      	str	r2, [r3, #8]
}
 8000a16:	bf00      	nop
 8000a18:	370c      	adds	r7, #12
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr

08000a22 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8000a22:	b4b0      	push	{r4, r5, r7}
 8000a24:	b085      	sub	sp, #20
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	60f8      	str	r0, [r7, #12]
 8000a2a:	60b9      	str	r1, [r7, #8]
 8000a2c:	607a      	str	r2, [r7, #4]
 8000a2e:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8000a30:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8000a32:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000a3a:	d114      	bne.n	8000a66 <LL_USART_SetBaudRate+0x44>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	005a      	lsls	r2, r3, #1
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	085b      	lsrs	r3, r3, #1
 8000a44:	441a      	add	r2, r3
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 8000a50:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8000a54:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000a56:	086b      	lsrs	r3, r5, #1
 8000a58:	b29b      	uxth	r3, r3
 8000a5a:	f003 0307 	and.w	r3, r3, #7
 8000a5e:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8000a64:	e00a      	b.n	8000a7c <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	085a      	lsrs	r2, r3, #1
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	441a      	add	r2, r3
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a74:	b29b      	uxth	r3, r3
 8000a76:	461a      	mov	r2, r3
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	60da      	str	r2, [r3, #12]
}
 8000a7c:	bf00      	nop
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bcb0      	pop	{r4, r5, r7}
 8000a84:	4770      	bx	lr
	...

08000a88 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b088      	sub	sp, #32
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8000a92:	2301      	movs	r3, #1
 8000a94:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8000a96:	2300      	movs	r3, #0
 8000a98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f7ff ff88 	bl	80009b0 <LL_USART_IsEnabled>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d14e      	bne.n	8000b44 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	4b29      	ldr	r3, [pc, #164]	; (8000b50 <LL_USART_Init+0xc8>)
 8000aac:	4013      	ands	r3, r2
 8000aae:	683a      	ldr	r2, [r7, #0]
 8000ab0:	6851      	ldr	r1, [r2, #4]
 8000ab2:	683a      	ldr	r2, [r7, #0]
 8000ab4:	68d2      	ldr	r2, [r2, #12]
 8000ab6:	4311      	orrs	r1, r2
 8000ab8:	683a      	ldr	r2, [r7, #0]
 8000aba:	6912      	ldr	r2, [r2, #16]
 8000abc:	4311      	orrs	r1, r2
 8000abe:	683a      	ldr	r2, [r7, #0]
 8000ac0:	6992      	ldr	r2, [r2, #24]
 8000ac2:	430a      	orrs	r2, r1
 8000ac4:	431a      	orrs	r2, r3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	689b      	ldr	r3, [r3, #8]
 8000ace:	4619      	mov	r1, r3
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	f7ff ff80 	bl	80009d6 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	695b      	ldr	r3, [r3, #20]
 8000ada:	4619      	mov	r1, r3
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f7ff ff8d 	bl	80009fc <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4a1b      	ldr	r2, [pc, #108]	; (8000b54 <LL_USART_Init+0xcc>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d104      	bne.n	8000af4 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8000aea:	2000      	movs	r0, #0
 8000aec:	f7ff fe7a 	bl	80007e4 <LL_RCC_GetUSARTClockFreq>
 8000af0:	61b8      	str	r0, [r7, #24]
 8000af2:	e016      	b.n	8000b22 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4a18      	ldr	r2, [pc, #96]	; (8000b58 <LL_USART_Init+0xd0>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d107      	bne.n	8000b0c <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8000afc:	f107 0308 	add.w	r3, r7, #8
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff fe49 	bl	8000798 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	61bb      	str	r3, [r7, #24]
 8000b0a:	e00a      	b.n	8000b22 <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4a13      	ldr	r2, [pc, #76]	; (8000b5c <LL_USART_Init+0xd4>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d106      	bne.n	8000b22 <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8000b14:	f107 0308 	add.w	r3, r7, #8
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff fe3d 	bl	8000798 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8000b22:	69bb      	ldr	r3, [r7, #24]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d00d      	beq.n	8000b44 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d009      	beq.n	8000b44 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8000b30:	2300      	movs	r3, #0
 8000b32:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	699a      	ldr	r2, [r3, #24]
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	69b9      	ldr	r1, [r7, #24]
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f7ff ff6f 	bl	8000a22 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8000b44:	7ffb      	ldrb	r3, [r7, #31]
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3720      	adds	r7, #32
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	efff69f3 	.word	0xefff69f3
 8000b54:	40013800 	.word	0x40013800
 8000b58:	40004400 	.word	0x40004400
 8000b5c:	40004800 	.word	0x40004800

08000b60 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000b6a:	687a      	ldr	r2, [r7, #4]
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b72:	4a07      	ldr	r2, [pc, #28]	; (8000b90 <LL_InitTick+0x30>)
 8000b74:	3b01      	subs	r3, #1
 8000b76:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000b78:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <LL_InitTick+0x30>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b7e:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <LL_InitTick+0x30>)
 8000b80:	2205      	movs	r2, #5
 8000b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8000b84:	bf00      	nop
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	e000e010 	.word	0xe000e010

08000b94 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8000b9c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f7ff ffdd 	bl	8000b60 <LL_InitTick>
}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
	...

08000bb0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <LL_mDelay+0x48>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8000bbe:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bc6:	d00c      	beq.n	8000be2 <LL_mDelay+0x32>
  {
    Delay++;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8000bce:	e008      	b.n	8000be2 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8000bd0:	4b09      	ldr	r3, [pc, #36]	; (8000bf8 <LL_mDelay+0x48>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d002      	beq.n	8000be2 <LL_mDelay+0x32>
    {
      Delay--;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	3b01      	subs	r3, #1
 8000be0:	607b      	str	r3, [r7, #4]
  while (Delay)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d1f3      	bne.n	8000bd0 <LL_mDelay+0x20>
    }
  }
}
 8000be8:	bf00      	nop
 8000bea:	bf00      	nop
 8000bec:	3714      	adds	r7, #20
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	e000e010 	.word	0xe000e010

08000bfc <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000c04:	4a04      	ldr	r2, [pc, #16]	; (8000c18 <LL_SetSystemCoreClock+0x1c>)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6013      	str	r3, [r2, #0]
}
 8000c0a:	bf00      	nop
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	20000000 	.word	0x20000000

08000c1c <LL_ADC_REG_SetSequencerRanks>:
{
 8000c1c:	b490      	push	{r4, r7}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	3330      	adds	r3, #48	; 0x30
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	68bb      	ldr	r3, [r7, #8]
 8000c30:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8000c34:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	fa93 f3a3 	rbit	r3, r3
 8000c40:	613b      	str	r3, [r7, #16]
  return(result);
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	fab3 f383 	clz	r3, r3
 8000c48:	fa22 f303 	lsr.w	r3, r2, r3
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	440b      	add	r3, r1
 8000c50:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8000c52:	6822      	ldr	r2, [r4, #0]
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	f003 031f 	and.w	r3, r3, #31
 8000c5a:	211f      	movs	r1, #31
 8000c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c60:	43db      	mvns	r3, r3
 8000c62:	401a      	ands	r2, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	f003 031f 	and.w	r3, r3, #31
 8000c70:	f1c3 031a 	rsb	r3, r3, #26
 8000c74:	fa21 f303 	lsr.w	r3, r1, r3
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	6023      	str	r3, [r4, #0]
}
 8000c7c:	bf00      	nop
 8000c7e:	3718      	adds	r7, #24
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bc90      	pop	{r4, r7}
 8000c84:	4770      	bx	lr

08000c86 <LL_ADC_SetChannelSamplingTime>:
{
 8000c86:	b490      	push	{r4, r7}
 8000c88:	b08a      	sub	sp, #40	; 0x28
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	60f8      	str	r0, [r7, #12]
 8000c8e:	60b9      	str	r1, [r7, #8]
 8000c90:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	3314      	adds	r3, #20
 8000c96:	4619      	mov	r1, r3
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8000c9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ca2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	fa93 f3a3 	rbit	r3, r3
 8000caa:	613b      	str	r3, [r7, #16]
  return(result);
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	fab3 f383 	clz	r3, r3
 8000cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	440b      	add	r3, r1
 8000cba:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8000cbc:	6822      	ldr	r2, [r4, #0]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 8000cc4:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8000cc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	fa93 f3a3 	rbit	r3, r3
 8000cd0:	61bb      	str	r3, [r7, #24]
  return(result);
 8000cd2:	69bb      	ldr	r3, [r7, #24]
 8000cd4:	fab3 f383 	clz	r3, r3
 8000cd8:	fa21 f303 	lsr.w	r3, r1, r3
 8000cdc:	2107      	movs	r1, #7
 8000cde:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce2:	43db      	mvns	r3, r3
 8000ce4:	401a      	ands	r2, r3
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 8000cec:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8000cf0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf4:	fa93 f3a3 	rbit	r3, r3
 8000cf8:	623b      	str	r3, [r7, #32]
  return(result);
 8000cfa:	6a3b      	ldr	r3, [r7, #32]
 8000cfc:	fab3 f383 	clz	r3, r3
 8000d00:	fa21 f303 	lsr.w	r3, r1, r3
 8000d04:	6879      	ldr	r1, [r7, #4]
 8000d06:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	6023      	str	r3, [r4, #0]
}
 8000d0e:	bf00      	nop
 8000d10:	3728      	adds	r7, #40	; 0x28
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc90      	pop	{r4, r7}
 8000d16:	4770      	bx	lr

08000d18 <LL_ADC_SetChannelSingleDiff>:
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000d30:	43db      	mvns	r3, r3
 8000d32:	401a      	ands	r2, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f003 0320 	and.w	r3, r3, #32
 8000d3a:	4908      	ldr	r1, [pc, #32]	; (8000d5c <LL_ADC_SetChannelSingleDiff+0x44>)
 8000d3c:	4099      	lsls	r1, r3
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	400b      	ands	r3, r1
 8000d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000d46:	431a      	orrs	r2, r3
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8000d4e:	bf00      	nop
 8000d50:	3714      	adds	r7, #20
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	0007ffff 	.word	0x0007ffff

08000d60 <LL_ADC_Enable>:
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	689b      	ldr	r3, [r3, #8]
 8000d6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000d70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000d74:	f043 0201 	orr.w	r2, r3, #1
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
}
 8000d7c:	bf00      	nop
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <LL_ADC_EnableIT_EOC>:
  * @rmtoll IER      EOCIE          LL_ADC_EnableIT_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f043 0204 	orr.w	r2, r3, #4
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	605a      	str	r2, [r3, #4]
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <LL_ADC_DisableIT_EOS>:
  * @rmtoll IER      EOSIE          LL_ADC_DisableIT_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f023 0208 	bic.w	r2, r3, #8
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	605a      	str	r2, [r3, #4]
}
 8000dbc:	bf00      	nop
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr

08000dc8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000dd0:	4b08      	ldr	r3, [pc, #32]	; (8000df4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000dd2:	695a      	ldr	r2, [r3, #20]
 8000dd4:	4907      	ldr	r1, [pc, #28]	; (8000df4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000ddc:	4b05      	ldr	r3, [pc, #20]	; (8000df4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000dde:	695a      	ldr	r2, [r3, #20]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4013      	ands	r3, r2
 8000de4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000de6:	68fb      	ldr	r3, [r7, #12]
}
 8000de8:	bf00      	nop
 8000dea:	3714      	adds	r7, #20
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	40021000 	.word	0x40021000

08000df8 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b094      	sub	sp, #80	; 0x50
 8000dfc:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000dfe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000e0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	605a      	str	r2, [r3, #4]
 8000e14:	609a      	str	r2, [r3, #8]
 8000e16:	60da      	str	r2, [r3, #12]
 8000e18:	611a      	str	r2, [r3, #16]
 8000e1a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000e1c:	f107 031c 	add.w	r3, r7, #28
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
 8000e26:	609a      	str	r2, [r3, #8]
 8000e28:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2a:	1d3b      	adds	r3, r7, #4
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
 8000e38:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 8000e3a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000e3e:	f7ff ffc3 	bl	8000dc8 <LL_AHB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000e42:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000e46:	f7ff ffbf 	bl	8000dc8 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration  
  PA0   ------> ADC1_IN1 
  */
  // pin na ktorom sa meria napatie - analogovy rezim - nie je pripojeny k rezistore
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e52:	2300      	movs	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e56:	1d3b      	adds	r3, r7, #4
 8000e58:	4619      	mov	r1, r3
 8000e5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e5e:	f7ff fb84 	bl	800056a <LL_GPIO_Init>

  /** Common config 
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8000e62:	2300      	movs	r3, #0
 8000e64:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000e66:	2300      	movs	r3, #0
 8000e68:	64bb      	str	r3, [r7, #72]	; 0x48
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8000e6e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000e72:	4619      	mov	r1, r3
 8000e74:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000e78:	f7ff fa0c 	bl	8000294 <LL_ADC_Init>

  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000e80:	2300      	movs	r3, #0
 8000e82:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8000e90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e94:	643b      	str	r3, [r7, #64]	; 0x40
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000e96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000ea0:	f7ff fa1e 	bl	80002e0 <LL_ADC_REG_Init>
  LL_ADC_EnableIT_EOC(ADC1);
 8000ea4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000ea8:	f7ff ff6e 	bl	8000d88 <LL_ADC_EnableIT_EOC>
  LL_ADC_DisableIT_EOS(ADC1);
 8000eac:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000eb0:	f7ff ff7a 	bl	8000da8 <LL_ADC_DisableIT_EOS>

  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV1;
 8000eb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000eb8:	61fb      	str	r3, [r7, #28]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	623b      	str	r3, [r7, #32]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8000ebe:	f107 031c 	add.w	r3, r7, #28
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	480e      	ldr	r0, [pc, #56]	; (8000f00 <MX_ADC1_Init+0x108>)
 8000ec6:	f7ff f9a5 	bl	8000214 <LL_ADC_CommonInit>
  /** Configure Regular Channel 
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8000eca:	4a0e      	ldr	r2, [pc, #56]	; (8000f04 <MX_ADC1_Init+0x10c>)
 8000ecc:	2106      	movs	r1, #6
 8000ece:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000ed2:	f7ff fea3 	bl	8000c1c <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	490a      	ldr	r1, [pc, #40]	; (8000f04 <MX_ADC1_Init+0x10c>)
 8000eda:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000ede:	f7ff fed2 	bl	8000c86 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8000ee2:	227f      	movs	r2, #127	; 0x7f
 8000ee4:	4907      	ldr	r1, [pc, #28]	; (8000f04 <MX_ADC1_Init+0x10c>)
 8000ee6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000eea:	f7ff ff15 	bl	8000d18 <LL_ADC_SetChannelSingleDiff>

  LL_ADC_Enable(ADC1);
 8000eee:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000ef2:	f7ff ff35 	bl	8000d60 <LL_ADC_Enable>
}
 8000ef6:	bf00      	nop
 8000ef8:	3750      	adds	r7, #80	; 0x50
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	50000300 	.word	0x50000300
 8000f04:	04300002 	.word	0x04300002

08000f08 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	f003 021f 	and.w	r2, r3, #31
 8000f18:	4907      	ldr	r1, [pc, #28]	; (8000f38 <NVIC_EnableIRQ+0x30>)
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	095b      	lsrs	r3, r3, #5
 8000f20:	2001      	movs	r0, #1
 8000f22:	fa00 f202 	lsl.w	r2, r0, r2
 8000f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	e000e100 	.word	0xe000e100

08000f3c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	6039      	str	r1, [r7, #0]
 8000f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	da0b      	bge.n	8000f68 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	490c      	ldr	r1, [pc, #48]	; (8000f88 <NVIC_SetPriority+0x4c>)
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	f003 030f 	and.w	r3, r3, #15
 8000f5c:	3b04      	subs	r3, #4
 8000f5e:	0112      	lsls	r2, r2, #4
 8000f60:	b2d2      	uxtb	r2, r2
 8000f62:	440b      	add	r3, r1
 8000f64:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f66:	e009      	b.n	8000f7c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	4907      	ldr	r1, [pc, #28]	; (8000f8c <NVIC_SetPriority+0x50>)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	0112      	lsls	r2, r2, #4
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	440b      	add	r3, r1
 8000f78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000ed00 	.word	0xe000ed00
 8000f8c:	e000e100 	.word	0xe000e100

08000f90 <LL_AHB1_GRP1_EnableClock>:
{
 8000f90:	b480      	push	{r7}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000f98:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f9a:	695a      	ldr	r2, [r3, #20]
 8000f9c:	4907      	ldr	r1, [pc, #28]	; (8000fbc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000fa4:	4b05      	ldr	r3, [pc, #20]	; (8000fbc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fa6:	695a      	ldr	r2, [r3, #20]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4013      	ands	r3, r2
 8000fac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fae:	68fb      	ldr	r3, [r7, #12]
}
 8000fb0:	bf00      	nop
 8000fb2:	3714      	adds	r7, #20
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	40021000 	.word	0x40021000

08000fc0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f7ff ffe3 	bl	8000f90 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2010      	movs	r0, #16
 8000fce:	f7ff ffb5 	bl	8000f3c <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000fd2:	2010      	movs	r0, #16
 8000fd4:	f7ff ff98 	bl	8000f08 <NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 8000fd8:	2100      	movs	r1, #0
 8000fda:	2011      	movs	r0, #17
 8000fdc:	f7ff ffae 	bl	8000f3c <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000fe0:	2011      	movs	r0, #17
 8000fe2:	f7ff ff91 	bl	8000f08 <NVIC_EnableIRQ>

}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
	...

08000fec <LL_AHB1_GRP1_EnableClock>:
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000ff4:	4b08      	ldr	r3, [pc, #32]	; (8001018 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ff6:	695a      	ldr	r2, [r3, #20]
 8000ff8:	4907      	ldr	r1, [pc, #28]	; (8001018 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001000:	4b05      	ldr	r3, [pc, #20]	; (8001018 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001002:	695a      	ldr	r2, [r3, #20]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4013      	ands	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800100a:	68fb      	ldr	r3, [r7, #12]
}
 800100c:	bf00      	nop
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	40021000 	.word	0x40021000

0800101c <LL_GPIO_SetPinMode>:
{
 800101c:	b480      	push	{r7}
 800101e:	b089      	sub	sp, #36	; 0x24
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	fa93 f3a3 	rbit	r3, r3
 8001036:	613b      	str	r3, [r7, #16]
  return(result);
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	fab3 f383 	clz	r3, r3
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	2103      	movs	r1, #3
 8001042:	fa01 f303 	lsl.w	r3, r1, r3
 8001046:	43db      	mvns	r3, r3
 8001048:	401a      	ands	r2, r3
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	fa93 f3a3 	rbit	r3, r3
 8001054:	61bb      	str	r3, [r7, #24]
  return(result);
 8001056:	69bb      	ldr	r3, [r7, #24]
 8001058:	fab3 f383 	clz	r3, r3
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	6879      	ldr	r1, [r7, #4]
 8001060:	fa01 f303 	lsl.w	r3, r1, r3
 8001064:	431a      	orrs	r2, r3
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	601a      	str	r2, [r3, #0]
}
 800106a:	bf00      	nop
 800106c:	3724      	adds	r7, #36	; 0x24
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <LL_GPIO_SetPinSpeed>:
{
 8001076:	b480      	push	{r7}
 8001078:	b089      	sub	sp, #36	; 0x24
 800107a:	af00      	add	r7, sp, #0
 800107c:	60f8      	str	r0, [r7, #12]
 800107e:	60b9      	str	r1, [r7, #8]
 8001080:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	689a      	ldr	r2, [r3, #8]
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	fa93 f3a3 	rbit	r3, r3
 8001090:	613b      	str	r3, [r7, #16]
  return(result);
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	fab3 f383 	clz	r3, r3
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	2103      	movs	r1, #3
 800109c:	fa01 f303 	lsl.w	r3, r1, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	401a      	ands	r2, r3
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	fa93 f3a3 	rbit	r3, r3
 80010ae:	61bb      	str	r3, [r7, #24]
  return(result);
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	fab3 f383 	clz	r3, r3
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	6879      	ldr	r1, [r7, #4]
 80010ba:	fa01 f303 	lsl.w	r3, r1, r3
 80010be:	431a      	orrs	r2, r3
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	609a      	str	r2, [r3, #8]
}
 80010c4:	bf00      	nop
 80010c6:	3724      	adds	r7, #36	; 0x24
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <LL_GPIO_SetPinPull>:
{
 80010d0:	b480      	push	{r7}
 80010d2:	b089      	sub	sp, #36	; 0x24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	68da      	ldr	r2, [r3, #12]
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	fa93 f3a3 	rbit	r3, r3
 80010ea:	613b      	str	r3, [r7, #16]
  return(result);
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	fab3 f383 	clz	r3, r3
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	2103      	movs	r1, #3
 80010f6:	fa01 f303 	lsl.w	r3, r1, r3
 80010fa:	43db      	mvns	r3, r3
 80010fc:	401a      	ands	r2, r3
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	fa93 f3a3 	rbit	r3, r3
 8001108:	61bb      	str	r3, [r7, #24]
  return(result);
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	fab3 f383 	clz	r3, r3
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	6879      	ldr	r1, [r7, #4]
 8001114:	fa01 f303 	lsl.w	r3, r1, r3
 8001118:	431a      	orrs	r2, r3
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	60da      	str	r2, [r3, #12]
}
 800111e:	bf00      	nop
 8001120:	3724      	adds	r7, #36	; 0x24
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr

0800112a <LL_GPIO_SetAFPin_0_7>:
{
 800112a:	b480      	push	{r7}
 800112c:	b089      	sub	sp, #36	; 0x24
 800112e:	af00      	add	r7, sp, #0
 8001130:	60f8      	str	r0, [r7, #12]
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	6a1a      	ldr	r2, [r3, #32]
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	fa93 f3a3 	rbit	r3, r3
 8001144:	613b      	str	r3, [r7, #16]
  return(result);
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	fab3 f383 	clz	r3, r3
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	210f      	movs	r1, #15
 8001150:	fa01 f303 	lsl.w	r3, r1, r3
 8001154:	43db      	mvns	r3, r3
 8001156:	401a      	ands	r2, r3
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	fa93 f3a3 	rbit	r3, r3
 8001162:	61bb      	str	r3, [r7, #24]
  return(result);
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	fab3 f383 	clz	r3, r3
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	6879      	ldr	r1, [r7, #4]
 800116e:	fa01 f303 	lsl.w	r3, r1, r3
 8001172:	431a      	orrs	r2, r3
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	621a      	str	r2, [r3, #32]
}
 8001178:	bf00      	nop
 800117a:	3724      	adds	r7, #36	; 0x24
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	683a      	ldr	r2, [r7, #0]
 8001192:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a6:	463b      	mov	r3, r7
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]
 80011b4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80011b6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80011ba:	f7ff ff17 	bl	8000fec <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80011be:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80011c2:	f7ff ff13 	bl	8000fec <LL_AHB1_GRP1_EnableClock>

  //GPIO PIN 5 AS OUTPUT - LED TIM2_CH1
  LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_5, LL_GPIO_MODE_ALTERNATE);
 80011c6:	2202      	movs	r2, #2
 80011c8:	2120      	movs	r1, #32
 80011ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ce:	f7ff ff25 	bl	800101c <LL_GPIO_SetPinMode>
  LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_5, LL_GPIO_PULL_DOWN);
 80011d2:	2202      	movs	r2, #2
 80011d4:	2120      	movs	r1, #32
 80011d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011da:	f7ff ff79 	bl	80010d0 <LL_GPIO_SetPinPull>
  LL_GPIO_SetPinSpeed(GPIOA, LL_GPIO_PIN_5, LL_GPIO_SPEED_FREQ_HIGH);
 80011de:	2203      	movs	r2, #3
 80011e0:	2120      	movs	r1, #32
 80011e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e6:	f7ff ff46 	bl	8001076 <LL_GPIO_SetPinSpeed>
  LL_GPIO_SetAFPin_0_7(GPIOA, LL_GPIO_PIN_5, LL_GPIO_AF_1);
 80011ea:	2201      	movs	r2, #1
 80011ec:	2120      	movs	r1, #32
 80011ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f2:	f7ff ff9a 	bl	800112a <LL_GPIO_SetAFPin_0_7>
  //SET INITIAL STATE - RESET
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_5);
 80011f6:	2120      	movs	r1, #32
 80011f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011fc:	f7ff ffc2 	bl	8001184 <LL_GPIO_ResetOutputPin>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001200:	2308      	movs	r3, #8
 8001202:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001204:	2301      	movs	r3, #1
 8001206:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001208:	2300      	movs	r3, #0
 800120a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001210:	2300      	movs	r3, #0
 8001212:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001214:	463b      	mov	r3, r7
 8001216:	4619      	mov	r1, r3
 8001218:	4803      	ldr	r0, [pc, #12]	; (8001228 <MX_GPIO_Init+0x88>)
 800121a:	f7ff f9a6 	bl	800056a <LL_GPIO_Init>

}
 800121e:	bf00      	nop
 8001220:	3718      	adds	r7, #24
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	48000400 	.word	0x48000400

0800122c <NVIC_SetPriorityGrouping>:
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f003 0307 	and.w	r3, r3, #7
 800123a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800123c:	4b0c      	ldr	r3, [pc, #48]	; (8001270 <NVIC_SetPriorityGrouping+0x44>)
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001242:	68ba      	ldr	r2, [r7, #8]
 8001244:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001248:	4013      	ands	r3, r2
 800124a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001254:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001258:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800125c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800125e:	4a04      	ldr	r2, [pc, #16]	; (8001270 <NVIC_SetPriorityGrouping+0x44>)
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	60d3      	str	r3, [r2, #12]
}
 8001264:	bf00      	nop
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <LL_RCC_HSI_Enable>:
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001278:	4b05      	ldr	r3, [pc, #20]	; (8001290 <LL_RCC_HSI_Enable+0x1c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a04      	ldr	r2, [pc, #16]	; (8001290 <LL_RCC_HSI_Enable+0x1c>)
 800127e:	f043 0301 	orr.w	r3, r3, #1
 8001282:	6013      	str	r3, [r2, #0]
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	40021000 	.word	0x40021000

08001294 <LL_RCC_HSI_IsReady>:
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001298:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <LL_RCC_HSI_IsReady+0x20>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	bf0c      	ite	eq
 80012a4:	2301      	moveq	r3, #1
 80012a6:	2300      	movne	r3, #0
 80012a8:	b2db      	uxtb	r3, r3
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	40021000 	.word	0x40021000

080012b8 <LL_RCC_HSI_SetCalibTrimming>:
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80012c0:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	00db      	lsls	r3, r3, #3
 80012cc:	4904      	ldr	r1, [pc, #16]	; (80012e0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80012ce:	4313      	orrs	r3, r2
 80012d0:	600b      	str	r3, [r1, #0]
}
 80012d2:	bf00      	nop
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	40021000 	.word	0x40021000

080012e4 <LL_RCC_SetSysClkSource>:
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80012ec:	4b06      	ldr	r3, [pc, #24]	; (8001308 <LL_RCC_SetSysClkSource+0x24>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f023 0203 	bic.w	r2, r3, #3
 80012f4:	4904      	ldr	r1, [pc, #16]	; (8001308 <LL_RCC_SetSysClkSource+0x24>)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	604b      	str	r3, [r1, #4]
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	40021000 	.word	0x40021000

0800130c <LL_RCC_GetSysClkSource>:
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001310:	4b04      	ldr	r3, [pc, #16]	; (8001324 <LL_RCC_GetSysClkSource+0x18>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f003 030c 	and.w	r3, r3, #12
}
 8001318:	4618      	mov	r0, r3
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	40021000 	.word	0x40021000

08001328 <LL_RCC_SetAHBPrescaler>:
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <LL_RCC_SetAHBPrescaler+0x24>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001338:	4904      	ldr	r1, [pc, #16]	; (800134c <LL_RCC_SetAHBPrescaler+0x24>)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4313      	orrs	r3, r2
 800133e:	604b      	str	r3, [r1, #4]
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	40021000 	.word	0x40021000

08001350 <LL_RCC_SetAPB1Prescaler>:
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <LL_RCC_SetAPB1Prescaler+0x24>)
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001360:	4904      	ldr	r1, [pc, #16]	; (8001374 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4313      	orrs	r3, r2
 8001366:	604b      	str	r3, [r1, #4]
}
 8001368:	bf00      	nop
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	40021000 	.word	0x40021000

08001378 <LL_RCC_SetAPB2Prescaler>:
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001380:	4b06      	ldr	r3, [pc, #24]	; (800139c <LL_RCC_SetAPB2Prescaler+0x24>)
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001388:	4904      	ldr	r1, [pc, #16]	; (800139c <LL_RCC_SetAPB2Prescaler+0x24>)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4313      	orrs	r3, r2
 800138e:	604b      	str	r3, [r1, #4]
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	40021000 	.word	0x40021000

080013a0 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80013a8:	4b08      	ldr	r3, [pc, #32]	; (80013cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80013aa:	69da      	ldr	r2, [r3, #28]
 80013ac:	4907      	ldr	r1, [pc, #28]	; (80013cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80013b6:	69da      	ldr	r2, [r3, #28]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4013      	ands	r3, r2
 80013bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013be:	68fb      	ldr	r3, [r7, #12]
}
 80013c0:	bf00      	nop
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	40021000 	.word	0x40021000

080013d0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80013da:	699a      	ldr	r2, [r3, #24]
 80013dc:	4907      	ldr	r1, [pc, #28]	; (80013fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80013e6:	699a      	ldr	r2, [r3, #24]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4013      	ands	r3, r2
 80013ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013ee:	68fb      	ldr	r3, [r7, #12]
}
 80013f0:	bf00      	nop
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	40021000 	.word	0x40021000

08001400 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <LL_FLASH_SetLatency+0x24>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f023 0207 	bic.w	r2, r3, #7
 8001410:	4904      	ldr	r1, [pc, #16]	; (8001424 <LL_FLASH_SetLatency+0x24>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4313      	orrs	r3, r2
 8001416:	600b      	str	r3, [r1, #0]
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	40022000 	.word	0x40022000

08001428 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800142c:	4b04      	ldr	r3, [pc, #16]	; (8001440 <LL_FLASH_GetLatency+0x18>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0307 	and.w	r3, r3, #7
}
 8001434:	4618      	mov	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40022000 	.word	0x40022000

08001444 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b04      	cmp	r3, #4
 8001450:	d106      	bne.n	8001460 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <LL_SYSTICK_SetClkSource+0x34>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a08      	ldr	r2, [pc, #32]	; (8001478 <LL_SYSTICK_SetClkSource+0x34>)
 8001458:	f043 0304 	orr.w	r3, r3, #4
 800145c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 800145e:	e005      	b.n	800146c <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001460:	4b05      	ldr	r3, [pc, #20]	; (8001478 <LL_SYSTICK_SetClkSource+0x34>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a04      	ldr	r2, [pc, #16]	; (8001478 <LL_SYSTICK_SetClkSource+0x34>)
 8001466:	f023 0304 	bic.w	r3, r3, #4
 800146a:	6013      	str	r3, [r2, #0]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	e000e010 	.word	0xe000e010

0800147c <LL_TIM_GetCounter>:
  * @rmtoll CNT          CNT           LL_TIM_GetCounter
  * @param  TIMx Timer instance
  * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
  */
__STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CNT));
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001488:	4618      	mov	r0, r3
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <LL_TIM_GetAutoReload>:
  *       whether or not a timer instance supports a 32 bits counter.
  * @param  TIMx Timer instance
  * @retval Auto-reload value
  */
__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->ARR));
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	683a      	ldr	r2, [r7, #0]
 80014ba:	635a      	str	r2, [r3, #52]	; 0x34
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <LL_TIM_OC_GetCompareCH1>:
  * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
  * @param  TIMx Timer instance
  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
  */
__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80014e6:	2001      	movs	r0, #1
 80014e8:	f7ff ff72 	bl	80013d0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80014ec:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80014f0:	f7ff ff56 	bl	80013a0 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014f4:	2003      	movs	r0, #3
 80014f6:	f7ff fe99 	bl	800122c <NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014fa:	f000 f83b 	bl	8001574 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014fe:	f7ff fe4f 	bl	80011a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001502:	f7ff fd5d 	bl	8000fc0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001506:	f001 f8f5 	bl	80026f4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800150a:	f7ff fc75 	bl	8000df8 <MX_ADC1_Init>
  MX_TIM2_Init();
 800150e:	f000 fd43 	bl	8001f98 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // vyberanie funkcii
  USART2_RegisterCallback(processDmaData);
 8001512:	4816      	ldr	r0, [pc, #88]	; (800156c <main+0x8c>)
 8001514:	f001 f8d6 	bl	80026c4 <USART2_RegisterCallback>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int deley_count = 0,turning_on = 1;
 8001518:	2300      	movs	r3, #0
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	2301      	movs	r3, #1
 800151e:	603b      	str	r3, [r7, #0]
#if POLLING
	//Polling for new data, no interrupts
	USART2_CheckDmaReception();
	LL_mDelay(10);
#else
	USART2_RegisterCallback(processDmaData);
 8001520:	4812      	ldr	r0, [pc, #72]	; (800156c <main+0x8c>)
 8001522:	f001 f8cf 	bl	80026c4 <USART2_RegisterCallback>
	if(rezim == 0)
 8001526:	4b12      	ldr	r3, [pc, #72]	; (8001570 <main+0x90>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d119      	bne.n	8001562 <main+0x82>
	{
		if(turning_on)
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00b      	beq.n	800154c <main+0x6c>
		{
			if(deley_count > 98)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b62      	cmp	r3, #98	; 0x62
 8001538:	dd01      	ble.n	800153e <main+0x5e>
			{
				turning_on = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	603b      	str	r3, [r7, #0]
			}
			deley_count++;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	3301      	adds	r3, #1
 8001542:	607b      	str	r3, [r7, #4]
			setDutyCycle(deley_count);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f000 f84b 	bl	80015e0 <setDutyCycle>
 800154a:	e00a      	b.n	8001562 <main+0x82>
		}else
		{
			if(deley_count <2)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2b01      	cmp	r3, #1
 8001550:	dc01      	bgt.n	8001556 <main+0x76>
			{
				turning_on = 1;
 8001552:	2301      	movs	r3, #1
 8001554:	603b      	str	r3, [r7, #0]
			}
			deley_count--;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	3b01      	subs	r3, #1
 800155a:	607b      	str	r3, [r7, #4]
			setDutyCycle(deley_count);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f000 f83f 	bl	80015e0 <setDutyCycle>
		}
	}
	LL_mDelay(10);
 8001562:	200a      	movs	r0, #10
 8001564:	f7ff fb24 	bl	8000bb0 <LL_mDelay>
	USART2_RegisterCallback(processDmaData);
 8001568:	e7da      	b.n	8001520 <main+0x40>
 800156a:	bf00      	nop
 800156c:	08001621 	.word	0x08001621
 8001570:	2000002c 	.word	0x2000002c

08001574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8001578:	2000      	movs	r0, #0
 800157a:	f7ff ff41 	bl	8001400 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 800157e:	f7ff ff53 	bl	8001428 <LL_FLASH_GetLatency>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <SystemClock_Config+0x18>
  {
  Error_Handler();  
 8001588:	f000 f976 	bl	8001878 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 800158c:	f7ff fe72 	bl	8001274 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001590:	bf00      	nop
 8001592:	f7ff fe7f 	bl	8001294 <LL_RCC_HSI_IsReady>
 8001596:	4603      	mov	r3, r0
 8001598:	2b01      	cmp	r3, #1
 800159a:	d1fa      	bne.n	8001592 <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800159c:	2010      	movs	r0, #16
 800159e:	f7ff fe8b 	bl	80012b8 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80015a2:	2000      	movs	r0, #0
 80015a4:	f7ff fec0 	bl	8001328 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80015a8:	2000      	movs	r0, #0
 80015aa:	f7ff fed1 	bl	8001350 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 80015ae:	2000      	movs	r0, #0
 80015b0:	f7ff fee2 	bl	8001378 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80015b4:	2000      	movs	r0, #0
 80015b6:	f7ff fe95 	bl	80012e4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80015ba:	bf00      	nop
 80015bc:	f7ff fea6 	bl	800130c <LL_RCC_GetSysClkSource>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1fa      	bne.n	80015bc <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000); // 8 MHz
 80015c6:	4805      	ldr	r0, [pc, #20]	; (80015dc <SystemClock_Config+0x68>)
 80015c8:	f7ff fae4 	bl	8000b94 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 80015cc:	2004      	movs	r0, #4
 80015ce:	f7ff ff39 	bl	8001444 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 80015d2:	4802      	ldr	r0, [pc, #8]	; (80015dc <SystemClock_Config+0x68>)
 80015d4:	f7ff fb12 	bl	8000bfc <LL_SetSystemCoreClock>
}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	007a1200 	.word	0x007a1200

080015e0 <setDutyCycle>:
    }
}


void setDutyCycle(uint8_t D)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
	uint32_t P; // dlzka pulzu
	uint32_t T = LL_TIM_GetAutoReload(TIM2) + 1; // dlzka periody
 80015ea:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80015ee:	f7ff ff51 	bl	8001494 <LL_TIM_GetAutoReload>
 80015f2:	4603      	mov	r3, r0
 80015f4:	3301      	adds	r3, #1
 80015f6:	60fb      	str	r3, [r7, #12]

	P = (D*T)/100;
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	fb02 f303 	mul.w	r3, r2, r3
 8001600:	4a06      	ldr	r2, [pc, #24]	; (800161c <setDutyCycle+0x3c>)
 8001602:	fba2 2303 	umull	r2, r3, r2, r3
 8001606:	095b      	lsrs	r3, r3, #5
 8001608:	60bb      	str	r3, [r7, #8]
	LL_TIM_OC_SetCompareCH1(TIM2,P);
 800160a:	68b9      	ldr	r1, [r7, #8]
 800160c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001610:	f7ff ff4c 	bl	80014ac <LL_TIM_OC_SetCompareCH1>
}
 8001614:	bf00      	nop
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	51eb851f 	.word	0x51eb851f

08001620 <processDmaData>:

void processDmaData(const uint8_t* data, uint16_t len)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b090      	sub	sp, #64	; 0x40
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	460b      	mov	r3, r1
 800162a:	807b      	strh	r3, [r7, #2]
	char manual[6] = "manual";
 800162c:	4a65      	ldr	r2, [pc, #404]	; (80017c4 <processDmaData+0x1a4>)
 800162e:	f107 0320 	add.w	r3, r7, #32
 8001632:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001636:	6018      	str	r0, [r3, #0]
 8001638:	3304      	adds	r3, #4
 800163a:	8019      	strh	r1, [r3, #0]
	char automat[4] = "auto";
 800163c:	4b62      	ldr	r3, [pc, #392]	; (80017c8 <processDmaData+0x1a8>)
 800163e:	61fb      	str	r3, [r7, #28]
	char pwm[5] = "PWM  ";
 8001640:	4a62      	ldr	r2, [pc, #392]	; (80017cc <processDmaData+0x1ac>)
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	e892 0003 	ldmia.w	r2, {r0, r1}
 800164a:	6018      	str	r0, [r3, #0]
 800164c:	3304      	adds	r3, #4
 800164e:	7019      	strb	r1, [r3, #0]
	char aux[6] = "";
 8001650:	2300      	movs	r3, #0
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	2300      	movs	r3, #0
 8001656:	823b      	strh	r3, [r7, #16]
	uint8_t xx;

	if(*(data) == '$')
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b24      	cmp	r3, #36	; 0x24
 800165e:	f040 80ad 	bne.w	80017bc <processDmaData+0x19c>
	{
		for(uint8_t i = 0; (i <= sizeof(data)); i++)
 8001662:	2300      	movs	r3, #0
 8001664:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001668:	e016      	b.n	8001698 <processDmaData+0x78>
		{
			if(*(data+i) == '$')
 800166a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	4413      	add	r3, r2
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b24      	cmp	r3, #36	; 0x24
 8001676:	d103      	bne.n	8001680 <processDmaData+0x60>
			{
				listen = 1;
 8001678:	4b55      	ldr	r3, [pc, #340]	; (80017d0 <processDmaData+0x1b0>)
 800167a:	2201      	movs	r2, #1
 800167c:	701a      	strb	r2, [r3, #0]
				//len = i - 1; // ulozi na akej pozicii bol najdeny druhy $
				break;
 800167e:	e00f      	b.n	80016a0 <processDmaData+0x80>
			}
			if(i == 7) // najdlhsi mozny signal ma 7 znakov aj s ukoncovacim $
 8001680:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001684:	2b07      	cmp	r3, #7
 8001686:	d102      	bne.n	800168e <processDmaData+0x6e>
			{
				listen = 0;
 8001688:	4b51      	ldr	r3, [pc, #324]	; (80017d0 <processDmaData+0x1b0>)
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; (i <= sizeof(data)); i++)
 800168e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001692:	3301      	adds	r3, #1
 8001694:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001698:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800169c:	2b04      	cmp	r3, #4
 800169e:	d9e4      	bls.n	800166a <processDmaData+0x4a>
			}
		}

		if(listen) // pocuva iba ak prijalo prikaz zacinajuci a konciaci $
 80016a0:	4b4b      	ldr	r3, [pc, #300]	; (80017d0 <processDmaData+0x1b0>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	f000 8089 	beq.w	80017bc <processDmaData+0x19c>
		{
			int lenData = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int i = 0; data + i ; i++)
 80016ae:	2300      	movs	r3, #0
 80016b0:	637b      	str	r3, [r7, #52]	; 0x34
 80016b2:	e01a      	b.n	80016ea <processDmaData+0xca>
			{
				if(*(data + lenData + 1) != '$' && lenData < 6)
 80016b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016b6:	3301      	adds	r3, #1
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	4413      	add	r3, r2
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b24      	cmp	r3, #36	; 0x24
 80016c0:	d010      	beq.n	80016e4 <processDmaData+0xc4>
 80016c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016c4:	2b05      	cmp	r3, #5
 80016c6:	dc0d      	bgt.n	80016e4 <processDmaData+0xc4>
				{
					aux[lenData] = *(data  +lenData+1);
 80016c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016ca:	3301      	adds	r3, #1
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	4413      	add	r3, r2
 80016d0:	7819      	ldrb	r1, [r3, #0]
 80016d2:	f107 020c 	add.w	r2, r7, #12
 80016d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016d8:	4413      	add	r3, r2
 80016da:	460a      	mov	r2, r1
 80016dc:	701a      	strb	r2, [r3, #0]
					lenData++;
 80016de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016e0:	3301      	adds	r3, #1
 80016e2:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int i = 0; data + i ; i++)
 80016e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016e6:	3301      	adds	r3, #1
 80016e8:	637b      	str	r3, [r7, #52]	; 0x34
 80016ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	4413      	add	r3, r2
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1df      	bne.n	80016b4 <processDmaData+0x94>
				}
			}

			if(lenData == 6) // porovnava s "manual"
 80016f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016f6:	2b06      	cmp	r3, #6
 80016f8:	d10f      	bne.n	800171a <processDmaData+0xfa>
			{
				int x = compareTwoStrings(aux,manual);
 80016fa:	f107 0220 	add.w	r2, r7, #32
 80016fe:	f107 030c 	add.w	r3, r7, #12
 8001702:	4611      	mov	r1, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f000 f867 	bl	80017d8 <compareTwoStrings>
 800170a:	62b8      	str	r0, [r7, #40]	; 0x28
				if(x == 0) {
 800170c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800170e:	2b00      	cmp	r3, #0
 8001710:	d154      	bne.n	80017bc <processDmaData+0x19c>
					rezim = 1; // nastavi rezim
 8001712:	4b30      	ldr	r3, [pc, #192]	; (80017d4 <processDmaData+0x1b4>)
 8001714:	2201      	movs	r2, #1
 8001716:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
}
 8001718:	e050      	b.n	80017bc <processDmaData+0x19c>
			else if(lenData == 4) // porovnava s "auto"
 800171a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800171c:	2b04      	cmp	r3, #4
 800171e:	d10e      	bne.n	800173e <processDmaData+0x11e>
				if(compareTwoStrings(aux, automat) == 0) {
 8001720:	f107 021c 	add.w	r2, r7, #28
 8001724:	f107 030c 	add.w	r3, r7, #12
 8001728:	4611      	mov	r1, r2
 800172a:	4618      	mov	r0, r3
 800172c:	f000 f854 	bl	80017d8 <compareTwoStrings>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d142      	bne.n	80017bc <processDmaData+0x19c>
					rezim = 0;	// nastavi rezim
 8001736:	4b27      	ldr	r3, [pc, #156]	; (80017d4 <processDmaData+0x1b4>)
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
}
 800173c:	e03e      	b.n	80017bc <processDmaData+0x19c>
			else if((lenData == 5) && (rezim == 1))
 800173e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001740:	2b05      	cmp	r3, #5
 8001742:	d13b      	bne.n	80017bc <processDmaData+0x19c>
 8001744:	4b23      	ldr	r3, [pc, #140]	; (80017d4 <processDmaData+0x1b4>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d137      	bne.n	80017bc <processDmaData+0x19c>
				if((aux[3] >= '0' && aux[3] <= '9') && (aux[4] >= '0' && aux[4] <= '9')) // skontroluje ci ide o cisla
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	2b2f      	cmp	r3, #47	; 0x2f
 8001750:	d934      	bls.n	80017bc <processDmaData+0x19c>
 8001752:	7bfb      	ldrb	r3, [r7, #15]
 8001754:	2b39      	cmp	r3, #57	; 0x39
 8001756:	d831      	bhi.n	80017bc <processDmaData+0x19c>
 8001758:	7c3b      	ldrb	r3, [r7, #16]
 800175a:	2b2f      	cmp	r3, #47	; 0x2f
 800175c:	d92e      	bls.n	80017bc <processDmaData+0x19c>
 800175e:	7c3b      	ldrb	r3, [r7, #16]
 8001760:	2b39      	cmp	r3, #57	; 0x39
 8001762:	d82b      	bhi.n	80017bc <processDmaData+0x19c>
					xx = 10*(aux[3] - '0') + (aux[4] - '0'); // do premennej ulozi cislo z prikazu
 8001764:	7bfb      	ldrb	r3, [r7, #15]
 8001766:	3b30      	subs	r3, #48	; 0x30
 8001768:	b2db      	uxtb	r3, r3
 800176a:	461a      	mov	r2, r3
 800176c:	0092      	lsls	r2, r2, #2
 800176e:	4413      	add	r3, r2
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	b2da      	uxtb	r2, r3
 8001774:	7c3b      	ldrb	r3, [r7, #16]
 8001776:	4413      	add	r3, r2
 8001778:	b2db      	uxtb	r3, r3
 800177a:	3b30      	subs	r3, #48	; 0x30
 800177c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
					aux[3] = ' '; // na miesto cisel vlozi medzery pre porovnanie ci sedi prikaz
 8001780:	2320      	movs	r3, #32
 8001782:	73fb      	strb	r3, [r7, #15]
					aux[4] = ' ';
 8001784:	2320      	movs	r3, #32
 8001786:	743b      	strb	r3, [r7, #16]
					float x = compareTwoStrings(aux, pwm);
 8001788:	f107 0214 	add.w	r2, r7, #20
 800178c:	f107 030c 	add.w	r3, r7, #12
 8001790:	4611      	mov	r1, r2
 8001792:	4618      	mov	r0, r3
 8001794:	f000 f820 	bl	80017d8 <compareTwoStrings>
 8001798:	ee07 0a90 	vmov	s15, r0
 800179c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017a0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
					if(x == 0) {
 80017a4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80017a8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b0:	d104      	bne.n	80017bc <processDmaData+0x19c>
						setDutyCycle(xx);
 80017b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff ff12 	bl	80015e0 <setDutyCycle>
}
 80017bc:	bf00      	nop
 80017be:	3740      	adds	r7, #64	; 0x40
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	08002a2c 	.word	0x08002a2c
 80017c8:	6f747561 	.word	0x6f747561
 80017cc:	08002a34 	.word	0x08002a34
 80017d0:	20000024 	.word	0x20000024
 80017d4:	2000002c 	.word	0x2000002c

080017d8 <compareTwoStrings>:

int compareTwoStrings(char str1[],char str2[])
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < sizeof(str1);i++)
 80017e2:	2300      	movs	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
 80017e6:	e013      	b.n	8001810 <compareTwoStrings+0x38>
	{
		if(i > sizeof(str2)) return 1;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	2b04      	cmp	r3, #4
 80017ec:	d901      	bls.n	80017f2 <compareTwoStrings+0x1a>
 80017ee:	2301      	movs	r3, #1
 80017f0:	e012      	b.n	8001818 <compareTwoStrings+0x40>
		if(str1[i] != str2[i]) return 1;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	4413      	add	r3, r2
 80017f8:	781a      	ldrb	r2, [r3, #0]
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6839      	ldr	r1, [r7, #0]
 80017fe:	440b      	add	r3, r1
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	429a      	cmp	r2, r3
 8001804:	d001      	beq.n	800180a <compareTwoStrings+0x32>
 8001806:	2301      	movs	r3, #1
 8001808:	e006      	b.n	8001818 <compareTwoStrings+0x40>
	for(int i = 0; i < sizeof(str1);i++)
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	3301      	adds	r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2b03      	cmp	r3, #3
 8001814:	d9e8      	bls.n	80017e8 <compareTwoStrings+0x10>
	}
	return 0;
 8001816:	2300      	movs	r3, #0
}
 8001818:	4618      	mov	r0, r3
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <TimerCaptureCompare_Callback>:
void TimerCaptureCompare_Callback(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
	uint32_t CNT = LL_TIM_GetCounter(TIM2);
 800182a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800182e:	f7ff fe25 	bl	800147c <LL_TIM_GetCounter>
 8001832:	6078      	str	r0, [r7, #4]
	uint32_t ARR = LL_TIM_GetAutoReload(TIM2);
 8001834:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001838:	f7ff fe2c 	bl	8001494 <LL_TIM_GetAutoReload>
 800183c:	6038      	str	r0, [r7, #0]

	if (LL_TIM_OC_GetCompareCH1(TIM2) > ARR)
 800183e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001842:	f7ff fe41 	bl	80014c8 <LL_TIM_OC_GetCompareCH1>
 8001846:	4602      	mov	r2, r0
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	4293      	cmp	r3, r2
 800184c:	d204      	bcs.n	8001858 <TimerCaptureCompare_Callback+0x34>
	{
		// osetrenie pretecenia pocitadla
		CNT = CNT + ARR + 1;
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	4413      	add	r3, r2
 8001854:	3301      	adds	r3, #1
 8001856:	607b      	str	r3, [r7, #4]
	}
	uwMeasuredDutyCycle = (CNT * 100)/(ARR + 1);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2264      	movs	r2, #100	; 0x64
 800185c:	fb02 f203 	mul.w	r2, r2, r3
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	3301      	adds	r3, #1
 8001864:	fbb2 f3f3 	udiv	r3, r2, r3
 8001868:	4a02      	ldr	r2, [pc, #8]	; (8001874 <TimerCaptureCompare_Callback+0x50>)
 800186a:	6013      	str	r3, [r2, #0]
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20000028 	.word	0x20000028

08001878 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	3b01      	subs	r3, #1
 8001896:	4a0b      	ldr	r2, [pc, #44]	; (80018c4 <LL_DMA_DisableChannel+0x3c>)
 8001898:	5cd3      	ldrb	r3, [r2, r3]
 800189a:	461a      	mov	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4413      	add	r3, r2
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	3a01      	subs	r2, #1
 80018a6:	4907      	ldr	r1, [pc, #28]	; (80018c4 <LL_DMA_DisableChannel+0x3c>)
 80018a8:	5c8a      	ldrb	r2, [r1, r2]
 80018aa:	4611      	mov	r1, r2
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	440a      	add	r2, r1
 80018b0:	f023 0301 	bic.w	r3, r3, #1
 80018b4:	6013      	str	r3, [r2, #0]
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	08002a3c 	.word	0x08002a3c

080018c8 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80018dc:	bf0c      	ite	eq
 80018de:	2301      	moveq	r3, #1
 80018e0:	2300      	movne	r3, #0
 80018e2:	b2db      	uxtb	r3, r3
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001900:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001904:	bf0c      	ite	eq
 8001906:	2301      	moveq	r3, #1
 8001908:	2300      	movne	r3, #0
 800190a:	b2db      	uxtb	r3, r3
}
 800190c:	4618      	mov	r0, r3
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001928:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800192c:	bf0c      	ite	eq
 800192e:	2301      	moveq	r3, #1
 8001930:	2300      	movne	r3, #0
 8001932:	b2db      	uxtb	r3, r3
}
 8001934:	4618      	mov	r0, r3
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800194e:	605a      	str	r2, [r3, #4]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800196a:	605a      	str	r2, [r3, #4]
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001986:	605a      	str	r2, [r3, #4]
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f06f 0202 	mvn.w	r2, #2
 80019a2:	611a      	str	r2, [r3, #16]
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF));
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	bf0c      	ite	eq
 80019c4:	2301      	moveq	r3, #1
 80019c6:	2300      	movne	r3, #0
 80019c8:	b2db      	uxtb	r3, r3
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69db      	ldr	r3, [r3, #28]
 80019e2:	f003 0310 	and.w	r3, r3, #16
 80019e6:	2b10      	cmp	r3, #16
 80019e8:	bf0c      	ite	eq
 80019ea:	2301      	moveq	r3, #1
 80019ec:	2300      	movne	r3, #0
 80019ee:	b2db      	uxtb	r3, r3
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	69db      	ldr	r3, [r3, #28]
 8001a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a0c:	2b40      	cmp	r3, #64	; 0x40
 8001a0e:	bf0c      	ite	eq
 8001a10:	2301      	moveq	r3, #1
 8001a12:	2300      	movne	r3, #0
 8001a14:	b2db      	uxtb	r3, r3
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b083      	sub	sp, #12
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2210      	movs	r2, #16
 8001a2e:	621a      	str	r2, [r3, #32]
}
 8001a30:	bf00      	nop
 8001a32:	370c      	adds	r7, #12
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a4e:	e7fe      	b.n	8001a4e <HardFault_Handler+0x4>

08001a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a54:	e7fe      	b.n	8001a54 <MemManage_Handler+0x4>

08001a56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a56:	b480      	push	{r7}
 8001a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a5a:	e7fe      	b.n	8001a5a <BusFault_Handler+0x4>

08001a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a60:	e7fe      	b.n	8001a60 <UsageFault_Handler+0x4>

08001a62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a62:	b480      	push	{r7}
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	af00      	add	r7, sp, #0
	if(LL_TIM_IsActiveFlag_CC1(TIM2))
 8001a9e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001aa2:	f7ff ff85 	bl	80019b0 <LL_TIM_IsActiveFlag_CC1>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d005      	beq.n	8001ab8 <TIM2_IRQHandler+0x1e>
	{
		LL_TIM_ClearFlag_CC1(TIM2);
 8001aac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ab0:	f7ff ff70 	bl	8001994 <LL_TIM_ClearFlag_CC1>

		// funkcia ktora spracuva interupt TIM2
		TimerCaptureCompare_Callback();
 8001ab4:	f7ff feb6 	bl	8001824 <TimerCaptureCompare_Callback>
	}
}
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}

08001abc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001ac0:	480c      	ldr	r0, [pc, #48]	; (8001af4 <DMA1_Channel6_IRQHandler+0x38>)
 8001ac2:	f7ff ff01 	bl	80018c8 <LL_DMA_IsActiveFlag_TC6>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d105      	bne.n	8001ad8 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8001acc:	f000 fef4 	bl	80028b8 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001ad0:	4808      	ldr	r0, [pc, #32]	; (8001af4 <DMA1_Channel6_IRQHandler+0x38>)
 8001ad2:	f7ff ff35 	bl	8001940 <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 8001ad6:	e00a      	b.n	8001aee <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001ad8:	4806      	ldr	r0, [pc, #24]	; (8001af4 <DMA1_Channel6_IRQHandler+0x38>)
 8001ada:	f7ff ff1d 	bl	8001918 <LL_DMA_IsActiveFlag_HT6>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d104      	bne.n	8001aee <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8001ae4:	f000 fee8 	bl	80028b8 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8001ae8:	4802      	ldr	r0, [pc, #8]	; (8001af4 <DMA1_Channel6_IRQHandler+0x38>)
 8001aea:	f7ff ff45 	bl	8001978 <LL_DMA_ClearFlag_HT6>
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40020000 	.word	0x40020000

08001af8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001afc:	480a      	ldr	r0, [pc, #40]	; (8001b28 <DMA1_Channel7_IRQHandler+0x30>)
 8001afe:	f7ff fef7 	bl	80018f0 <LL_DMA_IsActiveFlag_TC7>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d10d      	bne.n	8001b24 <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8001b08:	4807      	ldr	r0, [pc, #28]	; (8001b28 <DMA1_Channel7_IRQHandler+0x30>)
 8001b0a:	f7ff ff27 	bl	800195c <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001b0e:	bf00      	nop
 8001b10:	4806      	ldr	r0, [pc, #24]	; (8001b2c <DMA1_Channel7_IRQHandler+0x34>)
 8001b12:	f7ff ff73 	bl	80019fc <LL_USART_IsActiveFlag_TC>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d0f9      	beq.n	8001b10 <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001b1c:	2107      	movs	r1, #7
 8001b1e:	4802      	ldr	r0, [pc, #8]	; (8001b28 <DMA1_Channel7_IRQHandler+0x30>)
 8001b20:	f7ff feb2 	bl	8001888 <LL_DMA_DisableChannel>
	}
}
 8001b24:	bf00      	nop
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40020000 	.word	0x40020000
 8001b2c:	40004400 	.word	0x40004400

08001b30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8001b34:	4806      	ldr	r0, [pc, #24]	; (8001b50 <USART2_IRQHandler+0x20>)
 8001b36:	f7ff ff4e 	bl	80019d6 <LL_USART_IsActiveFlag_IDLE>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d004      	beq.n	8001b4a <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 8001b40:	f000 feba 	bl	80028b8 <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8001b44:	4802      	ldr	r0, [pc, #8]	; (8001b50 <USART2_IRQHandler+0x20>)
 8001b46:	f7ff ff6c 	bl	8001a22 <LL_USART_ClearFlag_IDLE>
	}
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40004400 	.word	0x40004400

08001b54 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b58:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <SystemInit+0x84>)
 8001b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b5e:	4a1e      	ldr	r2, [pc, #120]	; (8001bd8 <SystemInit+0x84>)
 8001b60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001b68:	4b1c      	ldr	r3, [pc, #112]	; (8001bdc <SystemInit+0x88>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a1b      	ldr	r2, [pc, #108]	; (8001bdc <SystemInit+0x88>)
 8001b6e:	f043 0301 	orr.w	r3, r3, #1
 8001b72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001b74:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <SystemInit+0x88>)
 8001b76:	685a      	ldr	r2, [r3, #4]
 8001b78:	4918      	ldr	r1, [pc, #96]	; (8001bdc <SystemInit+0x88>)
 8001b7a:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <SystemInit+0x8c>)
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001b80:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <SystemInit+0x88>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a15      	ldr	r2, [pc, #84]	; (8001bdc <SystemInit+0x88>)
 8001b86:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001b8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b8e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b90:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <SystemInit+0x88>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a11      	ldr	r2, [pc, #68]	; (8001bdc <SystemInit+0x88>)
 8001b96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b9a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001b9c:	4b0f      	ldr	r3, [pc, #60]	; (8001bdc <SystemInit+0x88>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	4a0e      	ldr	r2, [pc, #56]	; (8001bdc <SystemInit+0x88>)
 8001ba2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001ba6:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <SystemInit+0x88>)
 8001baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bac:	4a0b      	ldr	r2, [pc, #44]	; (8001bdc <SystemInit+0x88>)
 8001bae:	f023 030f 	bic.w	r3, r3, #15
 8001bb2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001bb4:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <SystemInit+0x88>)
 8001bb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bb8:	4908      	ldr	r1, [pc, #32]	; (8001bdc <SystemInit+0x88>)
 8001bba:	4b0a      	ldr	r3, [pc, #40]	; (8001be4 <SystemInit+0x90>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <SystemInit+0x88>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001bc6:	4b04      	ldr	r3, [pc, #16]	; (8001bd8 <SystemInit+0x84>)
 8001bc8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bcc:	609a      	str	r2, [r3, #8]
#endif
}
 8001bce:	bf00      	nop
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	e000ed00 	.word	0xe000ed00
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	f87fc00c 	.word	0xf87fc00c
 8001be4:	ff00fccc 	.word	0xff00fccc

08001be8 <NVIC_GetPriorityGrouping>:
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bec:	4b04      	ldr	r3, [pc, #16]	; (8001c00 <NVIC_GetPriorityGrouping+0x18>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	0a1b      	lsrs	r3, r3, #8
 8001bf2:	f003 0307 	and.w	r3, r3, #7
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <NVIC_EnableIRQ>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	f003 021f 	and.w	r2, r3, #31
 8001c14:	4907      	ldr	r1, [pc, #28]	; (8001c34 <NVIC_EnableIRQ+0x30>)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	095b      	lsrs	r3, r3, #5
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000e100 	.word	0xe000e100

08001c38 <NVIC_SetPriority>:
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	6039      	str	r1, [r7, #0]
 8001c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	da0b      	bge.n	8001c64 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	b2da      	uxtb	r2, r3
 8001c50:	490c      	ldr	r1, [pc, #48]	; (8001c84 <NVIC_SetPriority+0x4c>)
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	f003 030f 	and.w	r3, r3, #15
 8001c58:	3b04      	subs	r3, #4
 8001c5a:	0112      	lsls	r2, r2, #4
 8001c5c:	b2d2      	uxtb	r2, r2
 8001c5e:	440b      	add	r3, r1
 8001c60:	761a      	strb	r2, [r3, #24]
}
 8001c62:	e009      	b.n	8001c78 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	4907      	ldr	r1, [pc, #28]	; (8001c88 <NVIC_SetPriority+0x50>)
 8001c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6e:	0112      	lsls	r2, r2, #4
 8001c70:	b2d2      	uxtb	r2, r2
 8001c72:	440b      	add	r3, r1
 8001c74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	e000ed00 	.word	0xe000ed00
 8001c88:	e000e100 	.word	0xe000e100

08001c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b089      	sub	sp, #36	; 0x24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f1c3 0307 	rsb	r3, r3, #7
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	bf28      	it	cs
 8001caa:	2304      	movcs	r3, #4
 8001cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	2b06      	cmp	r3, #6
 8001cb4:	d902      	bls.n	8001cbc <NVIC_EncodePriority+0x30>
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3b03      	subs	r3, #3
 8001cba:	e000      	b.n	8001cbe <NVIC_EncodePriority+0x32>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43da      	mvns	r2, r3
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	401a      	ands	r2, r3
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	fa01 f303 	lsl.w	r3, r1, r3
 8001cde:	43d9      	mvns	r1, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce4:	4313      	orrs	r3, r2
         );
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3724      	adds	r7, #36	; 0x24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <LL_APB1_GRP1_EnableClock>:
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001cfc:	4b08      	ldr	r3, [pc, #32]	; (8001d20 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001cfe:	69da      	ldr	r2, [r3, #28]
 8001d00:	4907      	ldr	r1, [pc, #28]	; (8001d20 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001d08:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d0a:	69da      	ldr	r2, [r3, #28]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d12:	68fb      	ldr	r3, [r7, #12]
}
 8001d14:	bf00      	nop
 8001d16:	3714      	adds	r7, #20
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	40021000 	.word	0x40021000

08001d24 <LL_TIM_EnableCounter>:
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f043 0201 	orr.w	r2, r3, #1
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	601a      	str	r2, [r3, #0]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <LL_TIM_EnableARRPreload>:
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	601a      	str	r2, [r3, #0]
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <LL_TIM_SetPrescaler>:
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <LL_TIM_GetPrescaler>:
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <LL_TIM_SetAutoReload>:
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <LL_TIM_GetAutoReload>:
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->ARR));
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <LL_TIM_CC_EnableChannel>:
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a1a      	ldr	r2, [r3, #32]
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	431a      	orrs	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	621a      	str	r2, [r3, #32]
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
	...

08001df0 <LL_TIM_OC_SetMode>:
{
 8001df0:	b4b0      	push	{r4, r5, r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d028      	beq.n	8001e54 <LL_TIM_OC_SetMode+0x64>
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d023      	beq.n	8001e50 <LL_TIM_OC_SetMode+0x60>
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	2b10      	cmp	r3, #16
 8001e0c:	d01e      	beq.n	8001e4c <LL_TIM_OC_SetMode+0x5c>
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	2b40      	cmp	r3, #64	; 0x40
 8001e12:	d019      	beq.n	8001e48 <LL_TIM_OC_SetMode+0x58>
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e1a:	d013      	beq.n	8001e44 <LL_TIM_OC_SetMode+0x54>
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e22:	d00d      	beq.n	8001e40 <LL_TIM_OC_SetMode+0x50>
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e2a:	d007      	beq.n	8001e3c <LL_TIM_OC_SetMode+0x4c>
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e32:	d101      	bne.n	8001e38 <LL_TIM_OC_SetMode+0x48>
 8001e34:	2307      	movs	r3, #7
 8001e36:	e00e      	b.n	8001e56 <LL_TIM_OC_SetMode+0x66>
 8001e38:	2308      	movs	r3, #8
 8001e3a:	e00c      	b.n	8001e56 <LL_TIM_OC_SetMode+0x66>
 8001e3c:	2306      	movs	r3, #6
 8001e3e:	e00a      	b.n	8001e56 <LL_TIM_OC_SetMode+0x66>
 8001e40:	2305      	movs	r3, #5
 8001e42:	e008      	b.n	8001e56 <LL_TIM_OC_SetMode+0x66>
 8001e44:	2304      	movs	r3, #4
 8001e46:	e006      	b.n	8001e56 <LL_TIM_OC_SetMode+0x66>
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e004      	b.n	8001e56 <LL_TIM_OC_SetMode+0x66>
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	e002      	b.n	8001e56 <LL_TIM_OC_SetMode+0x66>
 8001e50:	2301      	movs	r3, #1
 8001e52:	e000      	b.n	8001e56 <LL_TIM_OC_SetMode+0x66>
 8001e54:	2300      	movs	r3, #0
 8001e56:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	3318      	adds	r3, #24
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4629      	mov	r1, r5
 8001e60:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <LL_TIM_OC_SetMode+0xa4>)
 8001e62:	5c5b      	ldrb	r3, [r3, r1]
 8001e64:	4413      	add	r3, r2
 8001e66:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8001e68:	6822      	ldr	r2, [r4, #0]
 8001e6a:	4629      	mov	r1, r5
 8001e6c:	4b0a      	ldr	r3, [pc, #40]	; (8001e98 <LL_TIM_OC_SetMode+0xa8>)
 8001e6e:	5c5b      	ldrb	r3, [r3, r1]
 8001e70:	4619      	mov	r1, r3
 8001e72:	4b0a      	ldr	r3, [pc, #40]	; (8001e9c <LL_TIM_OC_SetMode+0xac>)
 8001e74:	408b      	lsls	r3, r1
 8001e76:	43db      	mvns	r3, r3
 8001e78:	401a      	ands	r2, r3
 8001e7a:	4629      	mov	r1, r5
 8001e7c:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <LL_TIM_OC_SetMode+0xa8>)
 8001e7e:	5c5b      	ldrb	r3, [r3, r1]
 8001e80:	4619      	mov	r1, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	408b      	lsls	r3, r1
 8001e86:	4313      	orrs	r3, r2
 8001e88:	6023      	str	r3, [r4, #0]
}
 8001e8a:	bf00      	nop
 8001e8c:	3714      	adds	r7, #20
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bcb0      	pop	{r4, r5, r7}
 8001e92:	4770      	bx	lr
 8001e94:	08002a5c 	.word	0x08002a5c
 8001e98:	08002a68 	.word	0x08002a68
 8001e9c:	00010073 	.word	0x00010073

08001ea0 <LL_TIM_OC_EnablePreload>:
{
 8001ea0:	b4b0      	push	{r4, r5, r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d028      	beq.n	8001f02 <LL_TIM_OC_EnablePreload+0x62>
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	d023      	beq.n	8001efe <LL_TIM_OC_EnablePreload+0x5e>
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	2b10      	cmp	r3, #16
 8001eba:	d01e      	beq.n	8001efa <LL_TIM_OC_EnablePreload+0x5a>
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	2b40      	cmp	r3, #64	; 0x40
 8001ec0:	d019      	beq.n	8001ef6 <LL_TIM_OC_EnablePreload+0x56>
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ec8:	d013      	beq.n	8001ef2 <LL_TIM_OC_EnablePreload+0x52>
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ed0:	d00d      	beq.n	8001eee <LL_TIM_OC_EnablePreload+0x4e>
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ed8:	d007      	beq.n	8001eea <LL_TIM_OC_EnablePreload+0x4a>
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ee0:	d101      	bne.n	8001ee6 <LL_TIM_OC_EnablePreload+0x46>
 8001ee2:	2307      	movs	r3, #7
 8001ee4:	e00e      	b.n	8001f04 <LL_TIM_OC_EnablePreload+0x64>
 8001ee6:	2308      	movs	r3, #8
 8001ee8:	e00c      	b.n	8001f04 <LL_TIM_OC_EnablePreload+0x64>
 8001eea:	2306      	movs	r3, #6
 8001eec:	e00a      	b.n	8001f04 <LL_TIM_OC_EnablePreload+0x64>
 8001eee:	2305      	movs	r3, #5
 8001ef0:	e008      	b.n	8001f04 <LL_TIM_OC_EnablePreload+0x64>
 8001ef2:	2304      	movs	r3, #4
 8001ef4:	e006      	b.n	8001f04 <LL_TIM_OC_EnablePreload+0x64>
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e004      	b.n	8001f04 <LL_TIM_OC_EnablePreload+0x64>
 8001efa:	2302      	movs	r3, #2
 8001efc:	e002      	b.n	8001f04 <LL_TIM_OC_EnablePreload+0x64>
 8001efe:	2301      	movs	r3, #1
 8001f00:	e000      	b.n	8001f04 <LL_TIM_OC_EnablePreload+0x64>
 8001f02:	2300      	movs	r3, #0
 8001f04:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3318      	adds	r3, #24
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	4629      	mov	r1, r5
 8001f0e:	4b09      	ldr	r3, [pc, #36]	; (8001f34 <LL_TIM_OC_EnablePreload+0x94>)
 8001f10:	5c5b      	ldrb	r3, [r3, r1]
 8001f12:	4413      	add	r3, r2
 8001f14:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001f16:	6822      	ldr	r2, [r4, #0]
 8001f18:	4629      	mov	r1, r5
 8001f1a:	4b07      	ldr	r3, [pc, #28]	; (8001f38 <LL_TIM_OC_EnablePreload+0x98>)
 8001f1c:	5c5b      	ldrb	r3, [r3, r1]
 8001f1e:	4619      	mov	r1, r3
 8001f20:	2308      	movs	r3, #8
 8001f22:	408b      	lsls	r3, r1
 8001f24:	4313      	orrs	r3, r2
 8001f26:	6023      	str	r3, [r4, #0]
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bcb0      	pop	{r4, r5, r7}
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	08002a5c 	.word	0x08002a5c
 8001f38:	08002a68 	.word	0x08002a68

08001f3c <LL_TIM_OC_SetCompareCH1>:
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <LL_TIM_EnableIT_CC1>:
  * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	f043 0202 	orr.w	r2, r3, #2
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	60da      	str	r2, [r3, #12]
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	695b      	ldr	r3, [r3, #20]
 8001f84:	f043 0201 	orr.w	r2, r3, #1
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	615a      	str	r2, [r3, #20]
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <MX_TIM2_Init>:
static uint32_t TimOutClock = 1;
/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f98:	b598      	push	{r3, r4, r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  // LL_TIM_InitTypeDef TIM_InitStruct = {0};
  // LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	f7ff fea9 	bl	8001cf4 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001fa2:	f7ff fe21 	bl	8001be8 <NVIC_GetPriorityGrouping>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2200      	movs	r2, #0
 8001faa:	2100      	movs	r1, #0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff fe6d 	bl	8001c8c <NVIC_EncodePriority>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	201c      	movs	r0, #28
 8001fb8:	f7ff fe3e 	bl	8001c38 <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8001fbc:	201c      	movs	r0, #28
 8001fbe:	f7ff fe21 	bl	8001c04 <NVIC_EnableIRQ>

  //TIM2 clock = 8MHz

  LL_TIM_SetPrescaler(TIM2,__LL_TIM_CALC_PSC(SystemCoreClock, 8000));
 8001fc2:	4b33      	ldr	r3, [pc, #204]	; (8002090 <MX_TIM2_Init+0xf8>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001fca:	d307      	bcc.n	8001fdc <MX_TIM2_Init+0x44>
 8001fcc:	4b30      	ldr	r3, [pc, #192]	; (8002090 <MX_TIM2_Init+0xf8>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a30      	ldr	r2, [pc, #192]	; (8002094 <MX_TIM2_Init+0xfc>)
 8001fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd6:	0a5b      	lsrs	r3, r3, #9
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	e000      	b.n	8001fde <MX_TIM2_Init+0x46>
 8001fdc:	2300      	movs	r3, #0
 8001fde:	4619      	mov	r1, r3
 8001fe0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001fe4:	f7ff febe 	bl	8001d64 <LL_TIM_SetPrescaler>
  LL_TIM_EnableARRPreload(TIM2);
 8001fe8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001fec:	f7ff feaa 	bl	8001d44 <LL_TIM_EnableARRPreload>
  TimOutClock = SystemCoreClock/1;
 8001ff0:	4b27      	ldr	r3, [pc, #156]	; (8002090 <MX_TIM2_Init+0xf8>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a28      	ldr	r2, [pc, #160]	; (8002098 <MX_TIM2_Init+0x100>)
 8001ff6:	6013      	str	r3, [r2, #0]
  LL_TIM_SetAutoReload(TIM2,__LL_TIM_CALC_ARR(TimOutClock, LL_TIM_GetPrescaler(TIM2), 50));
 8001ff8:	4b27      	ldr	r3, [pc, #156]	; (8002098 <MX_TIM2_Init+0x100>)
 8001ffa:	681c      	ldr	r4, [r3, #0]
 8001ffc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002000:	f7ff febe 	bl	8001d80 <LL_TIM_GetPrescaler>
 8002004:	4603      	mov	r3, r0
 8002006:	3301      	adds	r3, #1
 8002008:	fbb4 f3f3 	udiv	r3, r4, r3
 800200c:	2b31      	cmp	r3, #49	; 0x31
 800200e:	d90e      	bls.n	800202e <MX_TIM2_Init+0x96>
 8002010:	4b21      	ldr	r3, [pc, #132]	; (8002098 <MX_TIM2_Init+0x100>)
 8002012:	681c      	ldr	r4, [r3, #0]
 8002014:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002018:	f7ff feb2 	bl	8001d80 <LL_TIM_GetPrescaler>
 800201c:	4603      	mov	r3, r0
 800201e:	3301      	adds	r3, #1
 8002020:	2232      	movs	r2, #50	; 0x32
 8002022:	fb02 f303 	mul.w	r3, r2, r3
 8002026:	fbb4 f3f3 	udiv	r3, r4, r3
 800202a:	3b01      	subs	r3, #1
 800202c:	e000      	b.n	8002030 <MX_TIM2_Init+0x98>
 800202e:	2300      	movs	r3, #0
 8002030:	4619      	mov	r1, r3
 8002032:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002036:	f7ff feaf 	bl	8001d98 <LL_TIM_SetAutoReload>
  LL_TIM_OC_SetMode(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_OCMODE_PWM1);
 800203a:	2260      	movs	r2, #96	; 0x60
 800203c:	2101      	movs	r1, #1
 800203e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002042:	f7ff fed5 	bl	8001df0 <LL_TIM_OC_SetMode>
  LL_TIM_OC_SetCompareCH1(TIM2,((LL_TIM_GetAutoReload(TIM2) + 1)/2));
 8002046:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800204a:	f7ff feb3 	bl	8001db4 <LL_TIM_GetAutoReload>
 800204e:	4603      	mov	r3, r0
 8002050:	3301      	adds	r3, #1
 8002052:	085b      	lsrs	r3, r3, #1
 8002054:	4619      	mov	r1, r3
 8002056:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800205a:	f7ff ff6f 	bl	8001f3c <LL_TIM_OC_SetCompareCH1>
  LL_TIM_OC_EnablePreload(TIM2,LL_TIM_CHANNEL_CH1);
 800205e:	2101      	movs	r1, #1
 8002060:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002064:	f7ff ff1c 	bl	8001ea0 <LL_TIM_OC_EnablePreload>
  LL_TIM_EnableIT_CC1(TIM2);
 8002068:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800206c:	f7ff ff74 	bl	8001f58 <LL_TIM_EnableIT_CC1>
  LL_TIM_CC_EnableChannel(TIM2,LL_TIM_CHANNEL_CH1);
 8002070:	2101      	movs	r1, #1
 8002072:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002076:	f7ff fea9 	bl	8001dcc <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM2);
 800207a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800207e:	f7ff fe51 	bl	8001d24 <LL_TIM_EnableCounter>
  LL_TIM_GenerateEvent_UPDATE(TIM2);
 8002082:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002086:	f7ff ff77 	bl	8001f78 <LL_TIM_GenerateEvent_UPDATE>

  LL_TIM_EnableIT_UPDATE(TIM2);
  LL_TIM_EnableCounter(TIM2);
  */

}
 800208a:	bf00      	nop
 800208c:	bd98      	pop	{r3, r4, r7, pc}
 800208e:	bf00      	nop
 8002090:	20000000 	.word	0x20000000
 8002094:	10624dd3 	.word	0x10624dd3
 8002098:	20000004 	.word	0x20000004

0800209c <NVIC_EnableIRQ>:
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	f003 021f 	and.w	r2, r3, #31
 80020ac:	4907      	ldr	r1, [pc, #28]	; (80020cc <NVIC_EnableIRQ+0x30>)
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	095b      	lsrs	r3, r3, #5
 80020b4:	2001      	movs	r0, #1
 80020b6:	fa00 f202 	lsl.w	r2, r0, r2
 80020ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	e000e100 	.word	0xe000e100

080020d0 <NVIC_SetPriority>:
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	4603      	mov	r3, r0
 80020d8:	6039      	str	r1, [r7, #0]
 80020da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80020dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	da0b      	bge.n	80020fc <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	b2da      	uxtb	r2, r3
 80020e8:	490c      	ldr	r1, [pc, #48]	; (800211c <NVIC_SetPriority+0x4c>)
 80020ea:	79fb      	ldrb	r3, [r7, #7]
 80020ec:	f003 030f 	and.w	r3, r3, #15
 80020f0:	3b04      	subs	r3, #4
 80020f2:	0112      	lsls	r2, r2, #4
 80020f4:	b2d2      	uxtb	r2, r2
 80020f6:	440b      	add	r3, r1
 80020f8:	761a      	strb	r2, [r3, #24]
}
 80020fa:	e009      	b.n	8002110 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	4907      	ldr	r1, [pc, #28]	; (8002120 <NVIC_SetPriority+0x50>)
 8002102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002106:	0112      	lsls	r2, r2, #4
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	440b      	add	r3, r1
 800210c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	e000ed00 	.word	0xe000ed00
 8002120:	e000e100 	.word	0xe000e100

08002124 <LL_AHB1_GRP1_EnableClock>:
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800212c:	4b08      	ldr	r3, [pc, #32]	; (8002150 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800212e:	695a      	ldr	r2, [r3, #20]
 8002130:	4907      	ldr	r1, [pc, #28]	; (8002150 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4313      	orrs	r3, r2
 8002136:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002138:	4b05      	ldr	r3, [pc, #20]	; (8002150 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800213a:	695a      	ldr	r2, [r3, #20]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4013      	ands	r3, r2
 8002140:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002142:	68fb      	ldr	r3, [r7, #12]
}
 8002144:	bf00      	nop
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	40021000 	.word	0x40021000

08002154 <LL_APB1_GRP1_EnableClock>:
{
 8002154:	b480      	push	{r7}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800215c:	4b08      	ldr	r3, [pc, #32]	; (8002180 <LL_APB1_GRP1_EnableClock+0x2c>)
 800215e:	69da      	ldr	r2, [r3, #28]
 8002160:	4907      	ldr	r1, [pc, #28]	; (8002180 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4313      	orrs	r3, r2
 8002166:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002168:	4b05      	ldr	r3, [pc, #20]	; (8002180 <LL_APB1_GRP1_EnableClock+0x2c>)
 800216a:	69da      	ldr	r2, [r3, #28]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4013      	ands	r3, r2
 8002170:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002172:	68fb      	ldr	r3, [r7, #12]
}
 8002174:	bf00      	nop
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	40021000 	.word	0x40021000

08002184 <LL_DMA_EnableChannel>:
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	3b01      	subs	r3, #1
 8002192:	4a0b      	ldr	r2, [pc, #44]	; (80021c0 <LL_DMA_EnableChannel+0x3c>)
 8002194:	5cd3      	ldrb	r3, [r2, r3]
 8002196:	461a      	mov	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4413      	add	r3, r2
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	3a01      	subs	r2, #1
 80021a2:	4907      	ldr	r1, [pc, #28]	; (80021c0 <LL_DMA_EnableChannel+0x3c>)
 80021a4:	5c8a      	ldrb	r2, [r1, r2]
 80021a6:	4611      	mov	r1, r2
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	440a      	add	r2, r1
 80021ac:	f043 0301 	orr.w	r3, r3, #1
 80021b0:	6013      	str	r3, [r2, #0]
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	08002a74 	.word	0x08002a74

080021c4 <LL_DMA_SetDataTransferDirection>:
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	4a0d      	ldr	r2, [pc, #52]	; (800220c <LL_DMA_SetDataTransferDirection+0x48>)
 80021d6:	5cd3      	ldrb	r3, [r2, r3]
 80021d8:	461a      	mov	r2, r3
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	4413      	add	r3, r2
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021e4:	f023 0310 	bic.w	r3, r3, #16
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	3a01      	subs	r2, #1
 80021ec:	4907      	ldr	r1, [pc, #28]	; (800220c <LL_DMA_SetDataTransferDirection+0x48>)
 80021ee:	5c8a      	ldrb	r2, [r1, r2]
 80021f0:	4611      	mov	r1, r2
 80021f2:	68fa      	ldr	r2, [r7, #12]
 80021f4:	440a      	add	r2, r1
 80021f6:	4611      	mov	r1, r2
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	600b      	str	r3, [r1, #0]
}
 80021fe:	bf00      	nop
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	08002a74 	.word	0x08002a74

08002210 <LL_DMA_GetDataTransferDirection>:
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	3b01      	subs	r3, #1
 800221e:	4a07      	ldr	r2, [pc, #28]	; (800223c <LL_DMA_GetDataTransferDirection+0x2c>)
 8002220:	5cd3      	ldrb	r3, [r2, r3]
 8002222:	461a      	mov	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4413      	add	r3, r2
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	f244 0310 	movw	r3, #16400	; 0x4010
 800222e:	4013      	ands	r3, r2
}
 8002230:	4618      	mov	r0, r3
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	08002a74 	.word	0x08002a74

08002240 <LL_DMA_SetMode>:
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	3b01      	subs	r3, #1
 8002250:	4a0c      	ldr	r2, [pc, #48]	; (8002284 <LL_DMA_SetMode+0x44>)
 8002252:	5cd3      	ldrb	r3, [r2, r3]
 8002254:	461a      	mov	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	4413      	add	r3, r2
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f023 0220 	bic.w	r2, r3, #32
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	3b01      	subs	r3, #1
 8002264:	4907      	ldr	r1, [pc, #28]	; (8002284 <LL_DMA_SetMode+0x44>)
 8002266:	5ccb      	ldrb	r3, [r1, r3]
 8002268:	4619      	mov	r1, r3
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	440b      	add	r3, r1
 800226e:	4619      	mov	r1, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4313      	orrs	r3, r2
 8002274:	600b      	str	r3, [r1, #0]
}
 8002276:	bf00      	nop
 8002278:	3714      	adds	r7, #20
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	08002a74 	.word	0x08002a74

08002288 <LL_DMA_SetPeriphIncMode>:
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	3b01      	subs	r3, #1
 8002298:	4a0c      	ldr	r2, [pc, #48]	; (80022cc <LL_DMA_SetPeriphIncMode+0x44>)
 800229a:	5cd3      	ldrb	r3, [r2, r3]
 800229c:	461a      	mov	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	4413      	add	r3, r2
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	3b01      	subs	r3, #1
 80022ac:	4907      	ldr	r1, [pc, #28]	; (80022cc <LL_DMA_SetPeriphIncMode+0x44>)
 80022ae:	5ccb      	ldrb	r3, [r1, r3]
 80022b0:	4619      	mov	r1, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	440b      	add	r3, r1
 80022b6:	4619      	mov	r1, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	600b      	str	r3, [r1, #0]
}
 80022be:	bf00      	nop
 80022c0:	3714      	adds	r7, #20
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	08002a74 	.word	0x08002a74

080022d0 <LL_DMA_SetMemoryIncMode>:
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	3b01      	subs	r3, #1
 80022e0:	4a0c      	ldr	r2, [pc, #48]	; (8002314 <LL_DMA_SetMemoryIncMode+0x44>)
 80022e2:	5cd3      	ldrb	r3, [r2, r3]
 80022e4:	461a      	mov	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	4413      	add	r3, r2
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	4907      	ldr	r1, [pc, #28]	; (8002314 <LL_DMA_SetMemoryIncMode+0x44>)
 80022f6:	5ccb      	ldrb	r3, [r1, r3]
 80022f8:	4619      	mov	r1, r3
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	440b      	add	r3, r1
 80022fe:	4619      	mov	r1, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4313      	orrs	r3, r2
 8002304:	600b      	str	r3, [r1, #0]
}
 8002306:	bf00      	nop
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	08002a74 	.word	0x08002a74

08002318 <LL_DMA_SetPeriphSize>:
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	3b01      	subs	r3, #1
 8002328:	4a0c      	ldr	r2, [pc, #48]	; (800235c <LL_DMA_SetPeriphSize+0x44>)
 800232a:	5cd3      	ldrb	r3, [r2, r3]
 800232c:	461a      	mov	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	4413      	add	r3, r2
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	3b01      	subs	r3, #1
 800233c:	4907      	ldr	r1, [pc, #28]	; (800235c <LL_DMA_SetPeriphSize+0x44>)
 800233e:	5ccb      	ldrb	r3, [r1, r3]
 8002340:	4619      	mov	r1, r3
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	440b      	add	r3, r1
 8002346:	4619      	mov	r1, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4313      	orrs	r3, r2
 800234c:	600b      	str	r3, [r1, #0]
}
 800234e:	bf00      	nop
 8002350:	3714      	adds	r7, #20
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	08002a74 	.word	0x08002a74

08002360 <LL_DMA_SetMemorySize>:
{
 8002360:	b480      	push	{r7}
 8002362:	b085      	sub	sp, #20
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	3b01      	subs	r3, #1
 8002370:	4a0c      	ldr	r2, [pc, #48]	; (80023a4 <LL_DMA_SetMemorySize+0x44>)
 8002372:	5cd3      	ldrb	r3, [r2, r3]
 8002374:	461a      	mov	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	4413      	add	r3, r2
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	3b01      	subs	r3, #1
 8002384:	4907      	ldr	r1, [pc, #28]	; (80023a4 <LL_DMA_SetMemorySize+0x44>)
 8002386:	5ccb      	ldrb	r3, [r1, r3]
 8002388:	4619      	mov	r1, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	440b      	add	r3, r1
 800238e:	4619      	mov	r1, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4313      	orrs	r3, r2
 8002394:	600b      	str	r3, [r1, #0]
}
 8002396:	bf00      	nop
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	08002a74 	.word	0x08002a74

080023a8 <LL_DMA_SetChannelPriorityLevel>:
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	4a0c      	ldr	r2, [pc, #48]	; (80023ec <LL_DMA_SetChannelPriorityLevel+0x44>)
 80023ba:	5cd3      	ldrb	r3, [r2, r3]
 80023bc:	461a      	mov	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	4413      	add	r3, r2
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	3b01      	subs	r3, #1
 80023cc:	4907      	ldr	r1, [pc, #28]	; (80023ec <LL_DMA_SetChannelPriorityLevel+0x44>)
 80023ce:	5ccb      	ldrb	r3, [r1, r3]
 80023d0:	4619      	mov	r1, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	440b      	add	r3, r1
 80023d6:	4619      	mov	r1, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4313      	orrs	r3, r2
 80023dc:	600b      	str	r3, [r1, #0]
}
 80023de:	bf00      	nop
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	08002a74 	.word	0x08002a74

080023f0 <LL_DMA_SetDataLength>:
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	3b01      	subs	r3, #1
 8002400:	4a0c      	ldr	r2, [pc, #48]	; (8002434 <LL_DMA_SetDataLength+0x44>)
 8002402:	5cd3      	ldrb	r3, [r2, r3]
 8002404:	461a      	mov	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	4413      	add	r3, r2
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	0c1b      	lsrs	r3, r3, #16
 800240e:	041b      	lsls	r3, r3, #16
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	3a01      	subs	r2, #1
 8002414:	4907      	ldr	r1, [pc, #28]	; (8002434 <LL_DMA_SetDataLength+0x44>)
 8002416:	5c8a      	ldrb	r2, [r1, r2]
 8002418:	4611      	mov	r1, r2
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	440a      	add	r2, r1
 800241e:	4611      	mov	r1, r2
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	4313      	orrs	r3, r2
 8002424:	604b      	str	r3, [r1, #4]
}
 8002426:	bf00      	nop
 8002428:	3714      	adds	r7, #20
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	08002a74 	.word	0x08002a74

08002438 <LL_DMA_GetDataLength>:
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	3b01      	subs	r3, #1
 8002446:	4a06      	ldr	r2, [pc, #24]	; (8002460 <LL_DMA_GetDataLength+0x28>)
 8002448:	5cd3      	ldrb	r3, [r2, r3]
 800244a:	461a      	mov	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4413      	add	r3, r2
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	b29b      	uxth	r3, r3
}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	08002a74 	.word	0x08002a74

08002464 <LL_DMA_ConfigAddresses>:
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
 8002470:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	2b10      	cmp	r3, #16
 8002476:	d114      	bne.n	80024a2 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	3b01      	subs	r3, #1
 800247c:	4a16      	ldr	r2, [pc, #88]	; (80024d8 <LL_DMA_ConfigAddresses+0x74>)
 800247e:	5cd3      	ldrb	r3, [r2, r3]
 8002480:	461a      	mov	r2, r3
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	4413      	add	r3, r2
 8002486:	461a      	mov	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	3b01      	subs	r3, #1
 8002490:	4a11      	ldr	r2, [pc, #68]	; (80024d8 <LL_DMA_ConfigAddresses+0x74>)
 8002492:	5cd3      	ldrb	r3, [r2, r3]
 8002494:	461a      	mov	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	4413      	add	r3, r2
 800249a:	461a      	mov	r2, r3
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	6093      	str	r3, [r2, #8]
}
 80024a0:	e013      	b.n	80024ca <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	3b01      	subs	r3, #1
 80024a6:	4a0c      	ldr	r2, [pc, #48]	; (80024d8 <LL_DMA_ConfigAddresses+0x74>)
 80024a8:	5cd3      	ldrb	r3, [r2, r3]
 80024aa:	461a      	mov	r2, r3
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4413      	add	r3, r2
 80024b0:	461a      	mov	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	3b01      	subs	r3, #1
 80024ba:	4a07      	ldr	r2, [pc, #28]	; (80024d8 <LL_DMA_ConfigAddresses+0x74>)
 80024bc:	5cd3      	ldrb	r3, [r2, r3]
 80024be:	461a      	mov	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4413      	add	r3, r2
 80024c4:	461a      	mov	r2, r3
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	60d3      	str	r3, [r2, #12]
}
 80024ca:	bf00      	nop
 80024cc:	3714      	adds	r7, #20
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	08002a74 	.word	0x08002a74

080024dc <LL_DMA_SetPeriphAddress>:
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	3b01      	subs	r3, #1
 80024ec:	4a06      	ldr	r2, [pc, #24]	; (8002508 <LL_DMA_SetPeriphAddress+0x2c>)
 80024ee:	5cd3      	ldrb	r3, [r2, r3]
 80024f0:	461a      	mov	r2, r3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4413      	add	r3, r2
 80024f6:	461a      	mov	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6093      	str	r3, [r2, #8]
}
 80024fc:	bf00      	nop
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	08002a74 	.word	0x08002a74

0800250c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	3b01      	subs	r3, #1
 800251a:	4a0b      	ldr	r2, [pc, #44]	; (8002548 <LL_DMA_EnableIT_TC+0x3c>)
 800251c:	5cd3      	ldrb	r3, [r2, r3]
 800251e:	461a      	mov	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4413      	add	r3, r2
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	3a01      	subs	r2, #1
 800252a:	4907      	ldr	r1, [pc, #28]	; (8002548 <LL_DMA_EnableIT_TC+0x3c>)
 800252c:	5c8a      	ldrb	r2, [r1, r2]
 800252e:	4611      	mov	r1, r2
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	440a      	add	r2, r1
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	6013      	str	r3, [r2, #0]
}
 800253a:	bf00      	nop
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	08002a74 	.word	0x08002a74

0800254c <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	3b01      	subs	r3, #1
 800255a:	4a0b      	ldr	r2, [pc, #44]	; (8002588 <LL_DMA_EnableIT_HT+0x3c>)
 800255c:	5cd3      	ldrb	r3, [r2, r3]
 800255e:	461a      	mov	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4413      	add	r3, r2
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	3a01      	subs	r2, #1
 800256a:	4907      	ldr	r1, [pc, #28]	; (8002588 <LL_DMA_EnableIT_HT+0x3c>)
 800256c:	5c8a      	ldrb	r2, [r1, r2]
 800256e:	4611      	mov	r1, r2
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	440a      	add	r2, r1
 8002574:	f043 0304 	orr.w	r3, r3, #4
 8002578:	6013      	str	r3, [r2, #0]
}
 800257a:	bf00      	nop
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	08002a74 	.word	0x08002a74

0800258c <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	3b01      	subs	r3, #1
 800259a:	4a0b      	ldr	r2, [pc, #44]	; (80025c8 <LL_DMA_EnableIT_TE+0x3c>)
 800259c:	5cd3      	ldrb	r3, [r2, r3]
 800259e:	461a      	mov	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4413      	add	r3, r2
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	3a01      	subs	r2, #1
 80025aa:	4907      	ldr	r1, [pc, #28]	; (80025c8 <LL_DMA_EnableIT_TE+0x3c>)
 80025ac:	5c8a      	ldrb	r2, [r1, r2]
 80025ae:	4611      	mov	r1, r2
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	440a      	add	r2, r1
 80025b4:	f043 0308 	orr.w	r3, r3, #8
 80025b8:	6013      	str	r3, [r2, #0]
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	08002a74 	.word	0x08002a74

080025cc <LL_USART_Enable>:
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f043 0201 	orr.w	r2, r3, #1
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	601a      	str	r2, [r3, #0]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <LL_USART_ConfigAsyncMode>:
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	609a      	str	r2, [r3, #8]
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f043 0210 	orr.w	r2, r3, #16
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	601a      	str	r2, [r3, #0]
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	609a      	str	r2, [r3, #8]
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	609a      	str	r2, [r3, #8]
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	609a      	str	r2, [r3, #8]
}
 800268c:	bf00      	nop
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 8002698:	b490      	push	{r4, r7}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr = 0U;
 80026a2:	2400      	movs	r4, #0

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d103      	bne.n	80026b2 <LL_USART_DMA_GetRegAddr+0x1a>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	3328      	adds	r3, #40	; 0x28
 80026ae:	461c      	mov	r4, r3
 80026b0:	e002      	b.n	80026b8 <LL_USART_DMA_GetRegAddr+0x20>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	3324      	adds	r3, #36	; 0x24
 80026b6:	461c      	mov	r4, r3
  }

  return data_reg_addr;
 80026b8:	4623      	mov	r3, r4
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc90      	pop	{r4, r7}
 80026c2:	4770      	bx	lr

080026c4 <USART2_RegisterCallback>:
uint8_t bufferUSART2dma[DMA_USART2_BUFFER_SIZE];

static void (* USART2_ProcessData)(const uint8_t* data, uint16_t len) = 0;

void USART2_RegisterCallback(void *callback)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d007      	beq.n	80026e2 <USART2_RegisterCallback+0x1e>
	{
		USART2_ProcessData = callback;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a05      	ldr	r2, [pc, #20]	; (80026ec <USART2_RegisterCallback+0x28>)
 80026d6:	6013      	str	r3, [r2, #0]
		memset(bufferUSART2dma ,'\0',DMA_USART2_BUFFER_SIZE);
 80026d8:	2214      	movs	r2, #20
 80026da:	2100      	movs	r1, #0
 80026dc:	4804      	ldr	r0, [pc, #16]	; (80026f0 <USART2_RegisterCallback+0x2c>)
 80026de:	f000 f991 	bl	8002a04 <memset>

	}
}
 80026e2:	bf00      	nop
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000030 	.word	0x20000030
 80026f0:	20000038 	.word	0x20000038

080026f4 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80026f4:	b5b0      	push	{r4, r5, r7, lr}
 80026f6:	b090      	sub	sp, #64	; 0x40
 80026f8:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80026fa:	f107 031c 	add.w	r3, r7, #28
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	605a      	str	r2, [r3, #4]
 8002704:	609a      	str	r2, [r3, #8]
 8002706:	60da      	str	r2, [r3, #12]
 8002708:	611a      	str	r2, [r3, #16]
 800270a:	615a      	str	r2, [r3, #20]
 800270c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800270e:	1d3b      	adds	r3, r7, #4
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	605a      	str	r2, [r3, #4]
 8002716:	609a      	str	r2, [r3, #8]
 8002718:	60da      	str	r2, [r3, #12]
 800271a:	611a      	str	r2, [r3, #16]
 800271c:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800271e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002722:	f7ff fd17 	bl	8002154 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002726:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800272a:	f7ff fcfb 	bl	8002124 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 800272e:	f248 0304 	movw	r3, #32772	; 0x8004
 8002732:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002734:	2302      	movs	r3, #2
 8002736:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002738:	2303      	movs	r3, #3
 800273a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800273c:	2300      	movs	r3, #0
 800273e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002744:	2307      	movs	r3, #7
 8002746:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002748:	1d3b      	adds	r3, r7, #4
 800274a:	4619      	mov	r1, r3
 800274c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002750:	f7fd ff0b 	bl	800056a <LL_GPIO_Init>

  /* USART2 DMA Init */
  
  /* USART2_RX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002754:	2200      	movs	r2, #0
 8002756:	2106      	movs	r1, #6
 8002758:	4854      	ldr	r0, [pc, #336]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 800275a:	f7ff fd33 	bl	80021c4 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 800275e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002762:	2106      	movs	r1, #6
 8002764:	4851      	ldr	r0, [pc, #324]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 8002766:	f7ff fe1f 	bl	80023a8 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 800276a:	2200      	movs	r2, #0
 800276c:	2106      	movs	r1, #6
 800276e:	484f      	ldr	r0, [pc, #316]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 8002770:	f7ff fd66 	bl	8002240 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8002774:	2200      	movs	r2, #0
 8002776:	2106      	movs	r1, #6
 8002778:	484c      	ldr	r0, [pc, #304]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 800277a:	f7ff fd85 	bl	8002288 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 800277e:	2280      	movs	r2, #128	; 0x80
 8002780:	2106      	movs	r1, #6
 8002782:	484a      	ldr	r0, [pc, #296]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 8002784:	f7ff fda4 	bl	80022d0 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8002788:	2200      	movs	r2, #0
 800278a:	2106      	movs	r1, #6
 800278c:	4847      	ldr	r0, [pc, #284]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 800278e:	f7ff fdc3 	bl	8002318 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8002792:	2200      	movs	r2, #0
 8002794:	2106      	movs	r1, #6
 8002796:	4845      	ldr	r0, [pc, #276]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 8002798:	f7ff fde2 	bl	8002360 <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 800279c:	2101      	movs	r1, #1
 800279e:	4844      	ldr	r0, [pc, #272]	; (80028b0 <MX_USART2_UART_Init+0x1bc>)
 80027a0:	f7ff ff7a 	bl	8002698 <LL_USART_DMA_GetRegAddr>
 80027a4:	4604      	mov	r4, r0
 80027a6:	4d43      	ldr	r5, [pc, #268]	; (80028b4 <MX_USART2_UART_Init+0x1c0>)
 80027a8:	2106      	movs	r1, #6
 80027aa:	4840      	ldr	r0, [pc, #256]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 80027ac:	f7ff fd30 	bl	8002210 <LL_DMA_GetDataTransferDirection>
 80027b0:	4603      	mov	r3, r0
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	462b      	mov	r3, r5
 80027b6:	4622      	mov	r2, r4
 80027b8:	2106      	movs	r1, #6
 80027ba:	483c      	ldr	r0, [pc, #240]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 80027bc:	f7ff fe52 	bl	8002464 <LL_DMA_ConfigAddresses>
						 	LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
							(uint32_t)bufferUSART2dma,
							LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 80027c0:	2214      	movs	r2, #20
 80027c2:	2106      	movs	r1, #6
 80027c4:	4839      	ldr	r0, [pc, #228]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 80027c6:	f7ff fe13 	bl	80023f0 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 80027ca:	2106      	movs	r1, #6
 80027cc:	4837      	ldr	r0, [pc, #220]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 80027ce:	f7ff fcd9 	bl	8002184 <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 80027d2:	4837      	ldr	r0, [pc, #220]	; (80028b0 <MX_USART2_UART_Init+0x1bc>)
 80027d4:	f7ff ff40 	bl	8002658 <LL_USART_EnableDMAReq_RX>

#if !POLLING
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 80027d8:	2106      	movs	r1, #6
 80027da:	4834      	ldr	r0, [pc, #208]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 80027dc:	f7ff fe96 	bl	800250c <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 80027e0:	2106      	movs	r1, #6
 80027e2:	4832      	ldr	r0, [pc, #200]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 80027e4:	f7ff feb2 	bl	800254c <LL_DMA_EnableIT_HT>
#endif

  /* USART2_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80027e8:	2210      	movs	r2, #16
 80027ea:	2107      	movs	r1, #7
 80027ec:	482f      	ldr	r0, [pc, #188]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 80027ee:	f7ff fce9 	bl	80021c4 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 80027f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027f6:	2107      	movs	r1, #7
 80027f8:	482c      	ldr	r0, [pc, #176]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 80027fa:	f7ff fdd5 	bl	80023a8 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 80027fe:	2200      	movs	r2, #0
 8002800:	2107      	movs	r1, #7
 8002802:	482a      	ldr	r0, [pc, #168]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 8002804:	f7ff fd1c 	bl	8002240 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 8002808:	2200      	movs	r2, #0
 800280a:	2107      	movs	r1, #7
 800280c:	4827      	ldr	r0, [pc, #156]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 800280e:	f7ff fd3b 	bl	8002288 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8002812:	2280      	movs	r2, #128	; 0x80
 8002814:	2107      	movs	r1, #7
 8002816:	4825      	ldr	r0, [pc, #148]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 8002818:	f7ff fd5a 	bl	80022d0 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 800281c:	2200      	movs	r2, #0
 800281e:	2107      	movs	r1, #7
 8002820:	4822      	ldr	r0, [pc, #136]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 8002822:	f7ff fd79 	bl	8002318 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 8002826:	2200      	movs	r2, #0
 8002828:	2107      	movs	r1, #7
 800282a:	4820      	ldr	r0, [pc, #128]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 800282c:	f7ff fd98 	bl	8002360 <LL_DMA_SetMemorySize>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 8002830:	2100      	movs	r1, #0
 8002832:	481f      	ldr	r0, [pc, #124]	; (80028b0 <MX_USART2_UART_Init+0x1bc>)
 8002834:	f7ff ff30 	bl	8002698 <LL_USART_DMA_GetRegAddr>
 8002838:	4603      	mov	r3, r0
 800283a:	461a      	mov	r2, r3
 800283c:	2107      	movs	r1, #7
 800283e:	481b      	ldr	r0, [pc, #108]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 8002840:	f7ff fe4c 	bl	80024dc <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART2);
 8002844:	481a      	ldr	r0, [pc, #104]	; (80028b0 <MX_USART2_UART_Init+0x1bc>)
 8002846:	f7ff ff17 	bl	8002678 <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 800284a:	2107      	movs	r1, #7
 800284c:	4817      	ldr	r0, [pc, #92]	; (80028ac <MX_USART2_UART_Init+0x1b8>)
 800284e:	f7ff fe9d 	bl	800258c <LL_DMA_EnableIT_TE>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8002852:	2100      	movs	r1, #0
 8002854:	2026      	movs	r0, #38	; 0x26
 8002856:	f7ff fc3b 	bl	80020d0 <NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 800285a:	2026      	movs	r0, #38	; 0x26
 800285c:	f7ff fc1e 	bl	800209c <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8002860:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002864:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002866:	2300      	movs	r3, #0
 8002868:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800286a:	2300      	movs	r3, #0
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800286e:	2300      	movs	r3, #0
 8002870:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002872:	230c      	movs	r3, #12
 8002874:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002876:	2300      	movs	r3, #0
 8002878:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800287a:	2300      	movs	r3, #0
 800287c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800287e:	f107 031c 	add.w	r3, r7, #28
 8002882:	4619      	mov	r1, r3
 8002884:	480a      	ldr	r0, [pc, #40]	; (80028b0 <MX_USART2_UART_Init+0x1bc>)
 8002886:	f7fe f8ff 	bl	8000a88 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 800288a:	4809      	ldr	r0, [pc, #36]	; (80028b0 <MX_USART2_UART_Init+0x1bc>)
 800288c:	f7ff fed4 	bl	8002638 <LL_USART_DisableIT_CTS>
#if !POLLING
  LL_USART_EnableIT_IDLE(USART2);
 8002890:	4807      	ldr	r0, [pc, #28]	; (80028b0 <MX_USART2_UART_Init+0x1bc>)
 8002892:	f7ff fec1 	bl	8002618 <LL_USART_EnableIT_IDLE>
#endif
  LL_USART_ConfigAsyncMode(USART2);
 8002896:	4806      	ldr	r0, [pc, #24]	; (80028b0 <MX_USART2_UART_Init+0x1bc>)
 8002898:	f7ff fea8 	bl	80025ec <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 800289c:	4804      	ldr	r0, [pc, #16]	; (80028b0 <MX_USART2_UART_Init+0x1bc>)
 800289e:	f7ff fe95 	bl	80025cc <LL_USART_Enable>
}
 80028a2:	bf00      	nop
 80028a4:	3738      	adds	r7, #56	; 0x38
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bdb0      	pop	{r4, r5, r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40020000 	.word	0x40020000
 80028b0:	40004400 	.word	0x40004400
 80028b4:	20000038 	.word	0x20000038

080028b8 <USART2_CheckDmaReception>:
	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
}


void USART2_CheckDmaReception(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
	if(USART2_ProcessData == 0) return;
 80028be:	4b26      	ldr	r3, [pc, #152]	; (8002958 <USART2_CheckDmaReception+0xa0>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d043      	beq.n	800294e <USART2_CheckDmaReception+0x96>

	static uint16_t old_pos = 0;

	uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 80028c6:	2106      	movs	r1, #6
 80028c8:	4824      	ldr	r0, [pc, #144]	; (800295c <USART2_CheckDmaReception+0xa4>)
 80028ca:	f7ff fdb5 	bl	8002438 <LL_DMA_GetDataLength>
 80028ce:	4603      	mov	r3, r0
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	f1c3 0314 	rsb	r3, r3, #20
 80028d6:	80fb      	strh	r3, [r7, #6]

	if (pos != old_pos)
 80028d8:	4b21      	ldr	r3, [pc, #132]	; (8002960 <USART2_CheckDmaReception+0xa8>)
 80028da:	881b      	ldrh	r3, [r3, #0]
 80028dc:	88fa      	ldrh	r2, [r7, #6]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d02a      	beq.n	8002938 <USART2_CheckDmaReception+0x80>
	{
		if (pos > old_pos)
 80028e2:	4b1f      	ldr	r3, [pc, #124]	; (8002960 <USART2_CheckDmaReception+0xa8>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	88fa      	ldrh	r2, [r7, #6]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d90e      	bls.n	800290a <USART2_CheckDmaReception+0x52>
		{
			USART2_ProcessData(&bufferUSART2dma[old_pos], pos - old_pos);
 80028ec:	4b1a      	ldr	r3, [pc, #104]	; (8002958 <USART2_CheckDmaReception+0xa0>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a1b      	ldr	r2, [pc, #108]	; (8002960 <USART2_CheckDmaReception+0xa8>)
 80028f2:	8812      	ldrh	r2, [r2, #0]
 80028f4:	4611      	mov	r1, r2
 80028f6:	4a1b      	ldr	r2, [pc, #108]	; (8002964 <USART2_CheckDmaReception+0xac>)
 80028f8:	1888      	adds	r0, r1, r2
 80028fa:	4a19      	ldr	r2, [pc, #100]	; (8002960 <USART2_CheckDmaReception+0xa8>)
 80028fc:	8812      	ldrh	r2, [r2, #0]
 80028fe:	88f9      	ldrh	r1, [r7, #6]
 8002900:	1a8a      	subs	r2, r1, r2
 8002902:	b292      	uxth	r2, r2
 8002904:	4611      	mov	r1, r2
 8002906:	4798      	blx	r3
 8002908:	e016      	b.n	8002938 <USART2_CheckDmaReception+0x80>
		}
		else
		{
			USART2_ProcessData(&bufferUSART2dma[old_pos], DMA_USART2_BUFFER_SIZE - old_pos);
 800290a:	4b13      	ldr	r3, [pc, #76]	; (8002958 <USART2_CheckDmaReception+0xa0>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a14      	ldr	r2, [pc, #80]	; (8002960 <USART2_CheckDmaReception+0xa8>)
 8002910:	8812      	ldrh	r2, [r2, #0]
 8002912:	4611      	mov	r1, r2
 8002914:	4a13      	ldr	r2, [pc, #76]	; (8002964 <USART2_CheckDmaReception+0xac>)
 8002916:	1888      	adds	r0, r1, r2
 8002918:	4a11      	ldr	r2, [pc, #68]	; (8002960 <USART2_CheckDmaReception+0xa8>)
 800291a:	8812      	ldrh	r2, [r2, #0]
 800291c:	f1c2 0214 	rsb	r2, r2, #20
 8002920:	b292      	uxth	r2, r2
 8002922:	4611      	mov	r1, r2
 8002924:	4798      	blx	r3

			if (pos > 0)
 8002926:	88fb      	ldrh	r3, [r7, #6]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d005      	beq.n	8002938 <USART2_CheckDmaReception+0x80>
			{
				USART2_ProcessData(&bufferUSART2dma[0], pos);
 800292c:	4b0a      	ldr	r3, [pc, #40]	; (8002958 <USART2_CheckDmaReception+0xa0>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	88fa      	ldrh	r2, [r7, #6]
 8002932:	4611      	mov	r1, r2
 8002934:	480b      	ldr	r0, [pc, #44]	; (8002964 <USART2_CheckDmaReception+0xac>)
 8002936:	4798      	blx	r3
			}
		}
	}

	old_pos = pos;
 8002938:	4a09      	ldr	r2, [pc, #36]	; (8002960 <USART2_CheckDmaReception+0xa8>)
 800293a:	88fb      	ldrh	r3, [r7, #6]
 800293c:	8013      	strh	r3, [r2, #0]

	if (old_pos == DMA_USART2_BUFFER_SIZE)
 800293e:	4b08      	ldr	r3, [pc, #32]	; (8002960 <USART2_CheckDmaReception+0xa8>)
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	2b14      	cmp	r3, #20
 8002944:	d104      	bne.n	8002950 <USART2_CheckDmaReception+0x98>
	{
		old_pos = 0;
 8002946:	4b06      	ldr	r3, [pc, #24]	; (8002960 <USART2_CheckDmaReception+0xa8>)
 8002948:	2200      	movs	r2, #0
 800294a:	801a      	strh	r2, [r3, #0]
 800294c:	e000      	b.n	8002950 <USART2_CheckDmaReception+0x98>
	if(USART2_ProcessData == 0) return;
 800294e:	bf00      	nop
	}
}
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20000030 	.word	0x20000030
 800295c:	40020000 	.word	0x40020000
 8002960:	20000034 	.word	0x20000034
 8002964:	20000038 	.word	0x20000038

08002968 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002968:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029a0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800296c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800296e:	e003      	b.n	8002978 <LoopCopyDataInit>

08002970 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002970:	4b0c      	ldr	r3, [pc, #48]	; (80029a4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002972:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002974:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002976:	3104      	adds	r1, #4

08002978 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002978:	480b      	ldr	r0, [pc, #44]	; (80029a8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800297a:	4b0c      	ldr	r3, [pc, #48]	; (80029ac <LoopForever+0xe>)
	adds	r2, r0, r1
 800297c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800297e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002980:	d3f6      	bcc.n	8002970 <CopyDataInit>
	ldr	r2, =_sbss
 8002982:	4a0b      	ldr	r2, [pc, #44]	; (80029b0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002984:	e002      	b.n	800298c <LoopFillZerobss>

08002986 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002986:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002988:	f842 3b04 	str.w	r3, [r2], #4

0800298c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800298c:	4b09      	ldr	r3, [pc, #36]	; (80029b4 <LoopForever+0x16>)
	cmp	r2, r3
 800298e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002990:	d3f9      	bcc.n	8002986 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002992:	f7ff f8df 	bl	8001b54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002996:	f000 f811 	bl	80029bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800299a:	f7fe fda1 	bl	80014e0 <main>

0800299e <LoopForever>:

LoopForever:
    b LoopForever
 800299e:	e7fe      	b.n	800299e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80029a0:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80029a4:	08002a84 	.word	0x08002a84
	ldr	r0, =_sdata
 80029a8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80029ac:	20000008 	.word	0x20000008
	ldr	r2, =_sbss
 80029b0:	20000008 	.word	0x20000008
	ldr	r3, = _ebss
 80029b4:	2000004c 	.word	0x2000004c

080029b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80029b8:	e7fe      	b.n	80029b8 <ADC1_2_IRQHandler>
	...

080029bc <__libc_init_array>:
 80029bc:	b570      	push	{r4, r5, r6, lr}
 80029be:	4d0d      	ldr	r5, [pc, #52]	; (80029f4 <__libc_init_array+0x38>)
 80029c0:	4c0d      	ldr	r4, [pc, #52]	; (80029f8 <__libc_init_array+0x3c>)
 80029c2:	1b64      	subs	r4, r4, r5
 80029c4:	10a4      	asrs	r4, r4, #2
 80029c6:	2600      	movs	r6, #0
 80029c8:	42a6      	cmp	r6, r4
 80029ca:	d109      	bne.n	80029e0 <__libc_init_array+0x24>
 80029cc:	4d0b      	ldr	r5, [pc, #44]	; (80029fc <__libc_init_array+0x40>)
 80029ce:	4c0c      	ldr	r4, [pc, #48]	; (8002a00 <__libc_init_array+0x44>)
 80029d0:	f000 f820 	bl	8002a14 <_init>
 80029d4:	1b64      	subs	r4, r4, r5
 80029d6:	10a4      	asrs	r4, r4, #2
 80029d8:	2600      	movs	r6, #0
 80029da:	42a6      	cmp	r6, r4
 80029dc:	d105      	bne.n	80029ea <__libc_init_array+0x2e>
 80029de:	bd70      	pop	{r4, r5, r6, pc}
 80029e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80029e4:	4798      	blx	r3
 80029e6:	3601      	adds	r6, #1
 80029e8:	e7ee      	b.n	80029c8 <__libc_init_array+0xc>
 80029ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80029ee:	4798      	blx	r3
 80029f0:	3601      	adds	r6, #1
 80029f2:	e7f2      	b.n	80029da <__libc_init_array+0x1e>
 80029f4:	08002a7c 	.word	0x08002a7c
 80029f8:	08002a7c 	.word	0x08002a7c
 80029fc:	08002a7c 	.word	0x08002a7c
 8002a00:	08002a80 	.word	0x08002a80

08002a04 <memset>:
 8002a04:	4402      	add	r2, r0
 8002a06:	4603      	mov	r3, r0
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d100      	bne.n	8002a0e <memset+0xa>
 8002a0c:	4770      	bx	lr
 8002a0e:	f803 1b01 	strb.w	r1, [r3], #1
 8002a12:	e7f9      	b.n	8002a08 <memset+0x4>

08002a14 <_init>:
 8002a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a16:	bf00      	nop
 8002a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a1a:	bc08      	pop	{r3}
 8002a1c:	469e      	mov	lr, r3
 8002a1e:	4770      	bx	lr

08002a20 <_fini>:
 8002a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a22:	bf00      	nop
 8002a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a26:	bc08      	pop	{r3}
 8002a28:	469e      	mov	lr, r3
 8002a2a:	4770      	bx	lr
