[[Introduction|Introduction]]
[[Programming languages/Verilog/Modules|Modules]]
[[Syntax|Syntax]]
[[Conditional assignment|Conditional assignment]]
