standard
***Report Model: auto_created_cwc3 Device: PH1A180SFG676***

Design Statistics
#IO                       225   out of    376   59.84%
  #input                  201
  #output                  24
  #inout                    0
#lut                      326
  #lut1                    12
  #lut2                   109
  #lut3                    17
  #lut4                    51
  #lut5                    69
  #lut6                    68
#reg                      515
  #slice reg              515   out of 233600    0.22%
  #pad reg                  0

Utilization Statistics
#slice*                   307   out of 116800    0.26%
  #used ram                16
    #dram lut               0
    #shifter lut           16
  #used logic             291
    #with luts*           225
    #with adder             0
    #reg only*             66
#f7mux                      0   out of  58400    0.00%
#f8mux                      0   out of  29200    0.00%
#eram                       2   out of    646    0.31%
  #eram20k                  2
  #fifo20k                  0
#dsp                        0   out of    600    0.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    0   out of      1    0.00%
#ddr_bank                   0   out of      3    0.00%
#pad                        0   out of    376    0.00%
#pll                        0   out of     16    0.00%
#gclk                       0   out of     32    0.00%
#lclk                       0   out of     40    0.00%
#sclk                       0   out of    120    0.00%
#mlclk                      0   out of     22    0.00%
#ioclk                      0   out of     22    0.00%

* Note! The LUT and Slice count after Optimize-Gate is not the final value, Run Optimize-place for a more realistic count.

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                                   |Module                 |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                        |auto_created_cwc3      |225       |0       |515     |2       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|  wrapper_cwc_top                                          |top_cwc_hub            |225       |0       |515     |2       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|    U_cwc                                                  |anlogic01_cwc          |221       |0       |416     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      TRIG_ONLY_MODE$U_emb_ctrl                            |anlogic04_cwc_emb_ctrl |29        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      U_cwc_bus_top                                        |anlogic02_cwc_bus_top  |128       |0       |198     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[0]$BUS_DETECTOR$U_cwc_bus_det     |anlogic03_cwc_bus_det  |58        |0       |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[1]$BUS_DETECTOR$U_cwc_bus_det     |anlogic03_cwc_bus_det  |58        |0       |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[2]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[3]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_cwc_ram                                              |anlogic05_cwc_ram      |1         |0       |0       |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    status_pipe                                            |anlogic06_pipe         |1         |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    watch_pipe                                             |anlogic06_pipe         |0         |0       |78      |0       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
