I 000052 55 3316          1725385167223 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725385167224 2024.09.03 19:39:27)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 095b590f535f581f0b0a4a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1725385167219)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_implicit)
			(_port
				((ud_aritmetica)(ud_aritmetica))
				((ud_logica)(ud_logica))
				((cod_ope)(cod_ope))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000052 55 3316          1725385176297 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725385176298 2024.09.03 19:39:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 70202571232621667273332b247671762377757671)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_implicit)
			(_port
				((ud_aritmetica)(ud_aritmetica))
				((ud_logica)(ud_logica))
				((cod_ope)(cod_ope))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000052 55 3316          1725385384288 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725385384289 2024.09.03 19:43:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f0f4f8a0a3a6a1e6f2f3b3aba4f6f1f6a3f7f5f6f1)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_implicit)
			(_port
				((ud_aritmetica)(ud_aritmetica))
				((ud_logica)(ud_logica))
				((cod_ope)(cod_ope))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000052 55 3316          1725385388940 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725385388941 2024.09.03 19:43:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 20257224737671362223637b742621267327252621)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_implicit)
			(_port
				((ud_aritmetica)(ud_aritmetica))
				((ud_logica)(ud_logica))
				((cod_ope)(cod_ope))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000049 55 884           1725385468433 Comp_mul
(_unit VHDL(multiplexor 0 6(comp_mul 0 15))
	(_version vf5)
	(_time 1725385468434 2024.09.03 19:44:28)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 9c9dca92cacb9b8b999285c7cd9acf9a999b949aca)
	(_ent
		(_time 1725385468429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 8(_ent(_in))))
		(_port(_int ud_logica 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 10(_ent(_in))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_mul 1 -1)
)
I 000049 55 884           1725385473642 Comp_mul
(_unit VHDL(multiplexor 0 6(comp_mul 0 15))
	(_version vf5)
	(_time 1725385473643 2024.09.03 19:44:33)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code efe1bdbdbcb8e8f8eae1f6b4bee9bce9eae8e7e9b9)
	(_ent
		(_time 1725385468428)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 8(_ent(_in))))
		(_port(_int ud_logica 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 10(_ent(_in))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_mul 1 -1)
)
I 000052 55 3184          1725385476520 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725385476521 2024.09.03 19:44:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3a35393f386c6b2c383979616e3c3b3c693d3f3c3b)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000051 55 1094          1725385596427 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 6(comp_aritm 0 16))
	(_version vf5)
	(_time 1725385596428 2024.09.03 19:46:36)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 9c9d9f939acbc18a9b9b8dc6c999ca9a9d9b9e9a95)
	(_ent
		(_time 1725385074081)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 872           1725385617609 Comp_Log
(_unit VHDL(unidad_logica 0 6(comp_log 0 12))
	(_version vf5)
	(_time 1725385617610 2024.09.03 19:46:57)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 50055c5305070d465504410a055506560356065657)
	(_ent
		(_time 1725385074091)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int salidaUL 0 0 9(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Log 1 -1)
)
I 000049 55 884           1725385624635 Comp_mul
(_unit VHDL(multiplexor 0 6(comp_mul 0 15))
	(_version vf5)
	(_time 1725385624636 2024.09.03 19:47:04)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code c7959793c590c0d0c2c9de9c96c194c1c2c0cfc191)
	(_ent
		(_time 1725385468428)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 8(_ent(_in))))
		(_port(_int ud_logica 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 10(_ent(_in))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1094          1725385624671 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 6(comp_aritm 0 16))
	(_version vf5)
	(_time 1725385624672 2024.09.03 19:47:04)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code e7b4e6b4b5b0baf1e0e0f6bdb2e2b1e1e6e0e5e1ee)
	(_ent
		(_time 1725385074081)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 872           1725385624708 Comp_Log
(_unit VHDL(unidad_logica 0 6(comp_log 0 12))
	(_version vf5)
	(_time 1725385624709 2024.09.03 19:47:04)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 15461512454248031041044f401043134613431312)
	(_ent
		(_time 1725385074091)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int salidaUL 0 0 9(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3184          1725385624728 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725385624729 2024.09.03 19:47:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 25772121737374332726667e712324237622202324)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000049 55 884           1725385825631 Comp_mul
(_unit VHDL(multiplexor 0 6(comp_mul 0 15))
	(_version vf5)
	(_time 1725385825632 2024.09.03 19:50:25)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code efbcbebdbcb8e8f8eae1f6b4bee9bce9eae8e7e9b9)
	(_ent
		(_time 1725385468428)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 8(_ent(_in))))
		(_port(_int ud_logica 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 10(_ent(_in))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1094          1725385825666 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 6(comp_aritm 0 16))
	(_version vf5)
	(_time 1725385825667 2024.09.03 19:50:25)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 0f5d0c090c58521908081e555a0a59090e080d0906)
	(_ent
		(_time 1725385074081)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 872           1725385825713 Comp_Log
(_unit VHDL(unidad_logica 0 6(comp_log 0 12))
	(_version vf5)
	(_time 1725385825714 2024.09.03 19:50:25)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 3d6f3e383c6a602b38692c6768386b3b6e3b6b3b3a)
	(_ent
		(_time 1725385074091)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int salidaUL 0 0 9(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3184          1725385825739 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725385825740 2024.09.03 19:50:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5d0e5a5e5a0b0c4b5f5e1e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000049 55 884           1725386021560 Comp_mul
(_unit VHDL(multiplexor 0 6(comp_mul 0 15))
	(_version vf5)
	(_time 1725386021561 2024.09.03 19:53:41)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 4112164245164656444f581a104712474446494717)
	(_ent
		(_time 1725385468428)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 8(_ent(_in))))
		(_port(_int ud_logica 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 10(_ent(_in))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1094          1725386021595 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 6(comp_aritm 0 16))
	(_version vf5)
	(_time 1725386021596 2024.09.03 19:53:41)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 6032666035373d766767713a356536666167626669)
	(_ent
		(_time 1725385074081)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 872           1725386021634 Comp_Log
(_unit VHDL(unidad_logica 0 6(comp_log 0 12))
	(_version vf5)
	(_time 1725386021635 2024.09.03 19:53:41)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 8fdd89818cd8d2998adb9ed5da8ad989dc89d98988)
	(_ent
		(_time 1725385074091)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int salidaUL 0 0 9(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3184          1725386021654 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725386021655 2024.09.03 19:53:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9fcc9d909ac9ce899d9cdcc4cb999e99cc989a999e)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000043 55 2319          1725386021666 TB
(_unit VHDL(alu_tb 0 6(tb 0 9))
	(_version vf5)
	(_time 1725386021667 2024.09.03 19:53:41)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code affcadf8aaf9febafcaabbf5fca9aea9fca8aaaaf9)
	(_ent
		(_time 1725386021664)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 12(_ent (_in))))
				(_port(_int cod_ope 1 0 13(_ent (_in))))
				(_port(_int CarryIn -1 0 14(_ent (_in))))
				(_port(_int resultado 0 0 15(_ent (_out))))
				(_port(_int CarryOut -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 25(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((resultado)(resultado))
			((CarryOut)(CarryOut))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((cod_ope)(cod_ope))
				((CarryIn)(CarryIn))
				((CarryOut)(CarryOut))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 2 0 20(_arch(_uni))))
		(_sig(_int B 2 0 20(_arch(_uni))))
		(_sig(_int resultado 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int cod_ope 3 0 21(_arch(_uni))))
		(_sig(_int CarryIn -1 0 22(_arch(_uni))))
		(_sig(_int CarryOut -1 0 22(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)(3)(4))(_mon)(_read(2)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33751810)
		(33686018 33751554)
		(1869771333 1852121202 723534112 16928)
		(1869771333 1852121202 1918976800 1968142706 116)
		(50529026)
		(1869771333 1852121202 757088544 16928)
		(33751555 33751555)
		(33686275 33686275)
		(33751555)
		(33686019 33686019)
		(1869771333 1852121202 1092632864 1109410894)
		(50528771)
		(33751811 33751811)
		(1869771333 1852121202 1327513888 4333650)
		(33686019)
		(50463490 50463490)
		(1869771333 1852121202 1414483488 16672)
	)
	(_model . TB 1 -1)
)
I 000049 55 884           1725386293132 Comp_mul
(_unit VHDL(multiplexor 0 6(comp_mul 0 15))
	(_version vf5)
	(_time 1725386293133 2024.09.03 19:58:13)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 1b1d471d4c4c1c0c1e1502404a1d481d1e1c131d4d)
	(_ent
		(_time 1725385468428)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 8(_ent(_in))))
		(_port(_int ud_logica 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 10(_ent(_in))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1094          1725386293173 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 6(comp_aritm 0 16))
	(_version vf5)
	(_time 1725386293174 2024.09.03 19:58:13)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 3b3c363e3c6c662d3c3c2a616e3e6d3d3a3c393d32)
	(_ent
		(_time 1725385074081)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 872           1725386293210 Comp_Log
(_unit VHDL(unidad_logica 0 6(comp_log 0 12))
	(_version vf5)
	(_time 1725386293211 2024.09.03 19:58:13)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 696e6469353e347f6c3d78333c6c3f6f3a6f3f6f6e)
	(_ent
		(_time 1725385074091)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int salidaUL 0 0 9(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3184          1725386293232 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725386293233 2024.09.03 19:58:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 797f7078232f286f7b7a3a222d7f787f2a7e7c7f78)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000043 55 2422          1725386293244 TB
(_unit VHDL(alu_tb 0 6(tb 0 9))
	(_version vf5)
	(_time 1725386293245 2024.09.03 19:58:13)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code 898f8087d3dfd89cda8b9dd3da8f888fda8e8c8cdf)
	(_ent
		(_time 1725386021663)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A_in 0 0 12(_ent (_in))))
				(_port(_int B_in 0 0 13(_ent (_in))))
				(_port(_int cod_ope 1 0 14(_ent (_in))))
				(_port(_int CarryIn_in -1 0 15(_ent (_in))))
				(_port(_int resultado_out 0 0 16(_ent (_out))))
				(_port(_int CarryOut_out -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst uut 0 26(_comp ALU)
		(_port
			((A_in)(A_TB))
			((B_in)(B_TB))
			((cod_ope)(cod_ope_TB))
			((CarryIn_in)(CarryIn_TB))
			((resultado_out)(resultado_TB))
			((CarryOut_out)(CarryOut_TB))
		)
		(_use(_implicit)
			(_port
				((A_in)(A_in))
				((B_in)(B_in))
				((cod_ope)(cod_ope))
				((CarryIn_in)(CarryIn_in))
				((resultado_out)(resultado_out))
				((CarryOut_out)(CarryOut_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_TB 2 0 21(_arch(_uni))))
		(_sig(_int B_TB 2 0 21(_arch(_uni))))
		(_sig(_int resultado_TB 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int cod_ope_TB 3 0 22(_arch(_uni))))
		(_sig(_int CarryIn_TB -1 0 23(_arch(_uni))))
		(_sig(_int CarryOut_TB -1 0 23(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(3)(4))(_mon)(_read(2)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33751810)
		(33686018 33751554)
		(1869771333 1852121202 723534112 16928)
		(1869771333 1852121202 1918976800 1968142706 116)
		(50529026)
		(1869771333 1852121202 757088544 16928)
		(33751555 33751555)
		(33686275 33686275)
		(33751555)
		(33686019 33686019)
		(1869771333 1852121202 1092632864 1109410894)
		(50528771)
		(33751811 33751811)
		(1869771333 1852121202 1327513888 4333650)
		(33686019)
		(50463490 50463490)
		(1869771333 1852121202 1414483488 16672)
	)
	(_model . TB 1 -1)
)
I 000043 55 2398          1725386361076 TB
(_unit VHDL(alu_tb 0 6(tb 0 9))
	(_version vf5)
	(_time 1725386361077 2024.09.03 19:59:21)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code 7d7a7d7c7a2b2c682e7f69272e7b7c7b2e7a78782b)
	(_ent
		(_time 1725386021663)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int cod_ope 1 0 14(_ent (_in))))
				(_port(_int CarryIn_in -1 0 15(_ent (_in))))
				(_port(_int resultado_out 0 0 16(_ent (_out))))
				(_port(_int CarryOut_out -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst uut 0 26(_comp ALU)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((cod_ope)(cod_ope_TB))
			((CarryIn_in)(CarryIn_TB))
			((resultado_out)(resultado_TB))
			((CarryOut_out)(CarryOut_TB))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((cod_ope)(cod_ope))
				((CarryIn_in)(CarryIn_in))
				((resultado_out)(resultado_out))
				((CarryOut_out)(CarryOut_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_TB 2 0 21(_arch(_uni))))
		(_sig(_int B_TB 2 0 21(_arch(_uni))))
		(_sig(_int resultado_TB 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int cod_ope_TB 3 0 22(_arch(_uni))))
		(_sig(_int CarryIn_TB -1 0 23(_arch(_uni))))
		(_sig(_int CarryOut_TB -1 0 23(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(3)(4))(_mon)(_read(2)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33751810)
		(33686018 33751554)
		(1869771333 1852121202 723534112 16928)
		(1869771333 1852121202 1918976800 1968142706 116)
		(50529026)
		(1869771333 1852121202 757088544 16928)
		(33751555 33751555)
		(33686275 33686275)
		(33751555)
		(33686019 33686019)
		(1869771333 1852121202 1092632864 1109410894)
		(50528771)
		(33751811 33751811)
		(1869771333 1852121202 1327513888 4333650)
		(33686019)
		(50463490 50463490)
		(1869771333 1852121202 1414483488 16672)
	)
	(_model . TB 1 -1)
)
I 000049 55 884           1725386362031 Comp_mul
(_unit VHDL(multiplexor 0 6(comp_mul 0 15))
	(_version vf5)
	(_time 1725386362032 2024.09.03 19:59:22)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 363167323561312133382f6d6730653033313e3060)
	(_ent
		(_time 1725385468428)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 8(_ent(_in))))
		(_port(_int ud_logica 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 10(_ent(_in))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1094          1725386362066 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 6(comp_aritm 0 16))
	(_version vf5)
	(_time 1725386362067 2024.09.03 19:59:22)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 65636565353238736262743f30603363646267636c)
	(_ent
		(_time 1725385074081)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 872           1725386362103 Comp_Log
(_unit VHDL(unidad_logica 0 6(comp_log 0 12))
	(_version vf5)
	(_time 1725386362104 2024.09.03 19:59:22)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 8482848ad5d3d99281d095ded181d282d782d28283)
	(_ent
		(_time 1725385074091)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int salidaUL 0 0 9(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3184          1725386362124 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725386362125 2024.09.03 19:59:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9493909bc3c2c5829697d7cfc0929592c793919295)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000043 55 2398          1725386362136 TB
(_unit VHDL(alu_tb 0 6(tb 0 9))
	(_version vf5)
	(_time 1725386362137 2024.09.03 19:59:22)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code a3a4a7f4f3f5f2b6f0a1b7f9f0a5a2a5f0a4a6a6f5)
	(_ent
		(_time 1725386021663)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int cod_ope 1 0 14(_ent (_in))))
				(_port(_int CarryIn_in -1 0 15(_ent (_in))))
				(_port(_int resultado_out 0 0 16(_ent (_out))))
				(_port(_int CarryOut_out -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst uut 0 26(_comp ALU)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((cod_ope)(cod_ope_TB))
			((CarryIn_in)(CarryIn_TB))
			((resultado_out)(resultado_TB))
			((CarryOut_out)(CarryOut_TB))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((cod_ope)(cod_ope))
				((CarryIn_in)(CarryIn_in))
				((resultado_out)(resultado_out))
				((CarryOut_out)(CarryOut_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_TB 2 0 21(_arch(_uni))))
		(_sig(_int B_TB 2 0 21(_arch(_uni))))
		(_sig(_int resultado_TB 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int cod_ope_TB 3 0 22(_arch(_uni))))
		(_sig(_int CarryIn_TB -1 0 23(_arch(_uni))))
		(_sig(_int CarryOut_TB -1 0 23(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(3)(4))(_mon)(_read(2)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33751810)
		(33686018 33751554)
		(1869771333 1852121202 723534112 16928)
		(1869771333 1852121202 1918976800 1968142706 116)
		(50529026)
		(1869771333 1852121202 757088544 16928)
		(33751555 33751555)
		(33686275 33686275)
		(33751555)
		(33686019 33686019)
		(1869771333 1852121202 1092632864 1109410894)
		(50528771)
		(33751811 33751811)
		(1869771333 1852121202 1327513888 4333650)
		(33686019)
		(50463490 50463490)
		(1869771333 1852121202 1414483488 16672)
	)
	(_model . TB 1 -1)
)
I 000049 55 884           1725386379240 Comp_mul
(_unit VHDL(multiplexor 0 6(comp_mul 0 15))
	(_version vf5)
	(_time 1725386379241 2024.09.03 19:59:39)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 797a2579752e7e6e7c776022287f2a7f7c7e717f2f)
	(_ent
		(_time 1725385468428)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 8(_ent(_in))))
		(_port(_int ud_logica 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 10(_ent(_in))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1094          1725386379274 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 6(comp_aritm 0 16))
	(_version vf5)
	(_time 1725386379275 2024.09.03 19:59:39)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 989a9597c5cfc58e9f9f89c2cd9dce9e999f9a9e91)
	(_ent
		(_time 1725385074081)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 872           1725386379310 Comp_Log
(_unit VHDL(unidad_logica 0 6(comp_log 0 12))
	(_version vf5)
	(_time 1725386379311 2024.09.03 19:59:39)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code b7b5bae3e5e0eaa1b2e3a6ede2b2e1b1e4b1e1b1b0)
	(_ent
		(_time 1725385074091)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int salidaUL 0 0 9(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3184          1725386379331 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725386379332 2024.09.03 19:59:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d6d5df84838087c0d4d5958d82d0d7d085d1d3d0d7)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000043 55 2355          1725386379342 TB
(_unit VHDL(alu_tb 0 6(tb 0 9))
	(_version vf5)
	(_time 1725386379343 2024.09.03 19:59:39)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code d6d5df84838087c385d4c28c85d0d7d085d1d3d380)
	(_ent
		(_time 1725386021663)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int cod_ope 1 0 14(_ent (_in))))
				(_port(_int CarryIn -1 0 15(_ent (_in))))
				(_port(_int resultado 0 0 16(_ent (_out))))
				(_port(_int CarryOut -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst uut 0 26(_comp ALU)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((cod_ope)(cod_ope_TB))
			((CarryIn)(CarryIn_TB))
			((resultado)(resultado_TB))
			((CarryOut)(CarryOut_TB))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((cod_ope)(cod_ope))
				((CarryIn)(CarryIn))
				((CarryOut)(CarryOut))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_TB 2 0 21(_arch(_uni))))
		(_sig(_int B_TB 2 0 21(_arch(_uni))))
		(_sig(_int resultado_TB 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int cod_ope_TB 3 0 22(_arch(_uni))))
		(_sig(_int CarryIn_TB -1 0 23(_arch(_uni))))
		(_sig(_int CarryOut_TB -1 0 23(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(3)(4))(_mon)(_read(2)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33751810)
		(33686018 33751554)
		(1869771333 1852121202 723534112 16928)
		(1869771333 1852121202 1918976800 1968142706 116)
		(50529026)
		(1869771333 1852121202 757088544 16928)
		(33751555 33751555)
		(33686275 33686275)
		(33751555)
		(33686019 33686019)
		(1869771333 1852121202 1092632864 1109410894)
		(50528771)
		(33751811 33751811)
		(1869771333 1852121202 1327513888 4333650)
		(33686019)
		(50463490 50463490)
		(1869771333 1852121202 1414483488 16672)
	)
	(_model . TB 1 -1)
)
I 000049 55 884           1725387078179 Comp_mul
(_unit VHDL(multiplexor 0 6(comp_mul 0 15))
	(_version vf5)
	(_time 1725387078180 2024.09.03 20:11:18)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code fcf2afadaaabfbebf9f2e5a7adfaaffaf9fbf4faaa)
	(_ent
		(_time 1725385468428)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 8(_ent(_in))))
		(_port(_int ud_logica 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 10(_ent(_in))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1094          1725387078215 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 6(comp_aritm 0 16))
	(_version vf5)
	(_time 1725387078216 2024.09.03 20:11:18)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 1c13111b1a4b410a1b1b0d4649194a1a1d1b1e1a15)
	(_ent
		(_time 1725385074081)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 19(_prcs 0)))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 872           1725387078258 Comp_Log
(_unit VHDL(unidad_logica 0 6(comp_log 0 12))
	(_version vf5)
	(_time 1725387078259 2024.09.03 20:11:18)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 4b4446494c1c165d4e1f5a111e4e1d4d184d1d4d4c)
	(_ent
		(_time 1725385074091)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int salidaUL 0 0 9(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3184          1725387078280 Estructural
(_unit VHDL(alu 0 6(estructural 0 16))
	(_version vf5)
	(_time 1725387078281 2024.09.03 20:11:18)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5a545359580c0b4c585919010e5c5b5c095d5f5c5b)
	(_ent
		(_time 1725385167218)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 36(_ent (_in))))
				(_port(_int B 6 0 36(_ent (_in))))
				(_port(_int cod_ope 7 0 37(_ent (_in))))
				(_port(_int CarryIn -1 0 38(_ent (_in))))
				(_port(_int salidaUA 6 0 39(_ent (_out))))
				(_port(_int CarryOut -1 0 40(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 28(_ent (_in))))
				(_port(_int B 4 0 28(_ent (_in))))
				(_port(_int cod_ope 5 0 29(_ent (_in))))
				(_port(_int salidaUL 4 0 30(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 19(_ent (_in))))
				(_port(_int ud_logica 2 0 20(_ent (_in))))
				(_port(_int cod_ope 3 0 21(_ent (_in))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst u1 0 48(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 49(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 50(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int CarryIn -1 0 10(_ent(_in))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_port(_int resultado 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 36(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 44(_arch(_uni))))
		(_sig(_int logic 8 0 44(_arch(_uni))))
		(_sig(_int mux 8 0 44(_arch(_uni))))
		(_sig(_int acarreo -1 0 45(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__53(_arch 1 0 53(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Estructural 2 -1)
)
I 000043 55 2355          1725387078294 TB
(_unit VHDL(alu_tb 0 6(tb 0 9))
	(_version vf5)
	(_time 1725387078295 2024.09.03 20:11:18)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code 6a64636a683c3b7f39687e30396c6b6c396d6f6f3c)
	(_ent
		(_time 1725386021663)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int cod_ope 1 0 14(_ent (_in))))
				(_port(_int CarryIn -1 0 15(_ent (_in))))
				(_port(_int resultado 0 0 16(_ent (_out))))
				(_port(_int CarryOut -1 0 17(_ent (_out))))
			)
		)
	)
	(_inst uut 0 26(_comp ALU)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((cod_ope)(cod_ope_TB))
			((CarryIn)(CarryIn_TB))
			((resultado)(resultado_TB))
			((CarryOut)(CarryOut_TB))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((cod_ope)(cod_ope))
				((CarryIn)(CarryIn))
				((CarryOut)(CarryOut))
				((resultado)(resultado))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_TB 2 0 21(_arch(_uni))))
		(_sig(_int B_TB 2 0 21(_arch(_uni))))
		(_sig(_int resultado_TB 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int cod_ope_TB 3 0 22(_arch(_uni))))
		(_sig(_int CarryIn_TB -1 0 23(_arch(_uni))))
		(_sig(_int CarryOut_TB -1 0 23(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(3)(4))(_mon)(_read(2)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33751810)
		(33686018 33751554)
		(1869771333 1852121202 723534112 16928)
		(1869771333 1852121202 1918976800 1968142706 116)
		(50529026)
		(1869771333 1852121202 757088544 16928)
		(33751555 33751555)
		(33686275 33686275)
		(33751555)
		(33686019 33686019)
		(1869771333 1852121202 1092632864 1109410894)
		(50528771)
		(33751811 33751811)
		(1869771333 1852121202 1327513888 4333650)
		(33686019)
		(50463490 50463490)
		(1869771333 1852121202 1414483488 16672)
	)
	(_model . TB 1 -1)
)
I 000049 55 852           1725387704971 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725387704972 2024.09.03 20:21:44)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 696e3568653e6e7e6c687032386f3a6f6c6e616f3f)
	(_ent
		(_time 1725387704969)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
I 000049 55 842           1725387705036 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725387705037 2024.09.03 20:21:45)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code a8aea5fff5fff5beadffb9f2fdadfeaefbaefeaeaf)
	(_ent
		(_time 1725387705033)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3153          1725387705091 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725387705092 2024.09.03 20:21:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d7d0de85838186c1d5d5948c83d1d6d184d0d2d1d6)
	(_ent
		(_time 1725387705089)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
I 000050 55 2127          1725387705110 testbench
(_unit VHDL(alu_tb 0 5(testbench 0 8))
	(_version vf5)
	(_time 1725387705111 2024.09.03 20:21:45)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code e6e1efb5b3b0b7f3b6b4f2bcb5e0e7e0b5e1e3e3b0)
	(_ent
		(_time 1725387705108)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 12(_ent (_in))))
				(_port(_int cod_ope 1 0 13(_ent (_in))))
				(_port(_int CarryIn -1 0 14(_ent (_in))))
				(_port(_int CarryOut -1 0 15(_ent (_out))))
				(_port(_int resultado 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 33(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 2 0 21(_arch(_uni))))
		(_sig(_int tb_B 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 3 0 23(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 24(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 25(_arch(_uni))))
		(_sig(_int tb_resultado 2 0 26(_arch(_uni))))
		(_sig(_int tb_clk -1 0 29(_arch(_uni((i 2))))))
		(_prcs
			(tb_clk_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(6)))))
			(stim_proc(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33751810)
		(33686275 33686275)
		(33751555 33751555)
		(33751555)
		(33686019)
		(33686018 50529027)
		(50463234)
		(50463234 33686018)
		(33751554)
		(50529027 33686018)
		(50528771)
		(50529027)
		(50463490 50463490)
		(33751811)
	)
	(_model . testbench 2 -1)
)
I 000049 55 852           1725387800265 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725387800266 2024.09.03 20:23:20)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 9b959c95cccc9c8c9e9a82c0ca9dc89d9e9c939dcd)
	(_ent
		(_time 1725387704968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
I 000049 55 842           1725387800309 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725387800310 2024.09.03 20:23:20)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code c9c69f9c959e94dfcc9ed8939ccc9fcf9acf9fcfce)
	(_ent
		(_time 1725387705032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3153          1725387800342 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725387800343 2024.09.03 20:23:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e9e7bbbab3bfb8ffebebaab2bdefe8efbaeeecefe8)
	(_ent
		(_time 1725387705088)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
I 000050 55 2127          1725387800353 testbench
(_unit VHDL(alu_tb 0 5(testbench 0 8))
	(_version vf5)
	(_time 1725387800354 2024.09.03 20:23:20)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code f8f6aaa8a3aea9eda8aaeca2abfef9feabfffdfdae)
	(_ent
		(_time 1725387705107)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 12(_ent (_in))))
				(_port(_int cod_ope 1 0 13(_ent (_in))))
				(_port(_int CarryIn -1 0 14(_ent (_in))))
				(_port(_int CarryOut -1 0 15(_ent (_out))))
				(_port(_int resultado 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 33(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 2 0 21(_arch(_uni))))
		(_sig(_int tb_B 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 3 0 23(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 24(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 25(_arch(_uni))))
		(_sig(_int tb_resultado 2 0 26(_arch(_uni))))
		(_sig(_int tb_clk -1 0 29(_arch(_uni((i 2))))))
		(_prcs
			(tb_clk_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(6)))))
			(stim_proc(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33751810)
		(33686275 33686275)
		(33751555 33751555)
		(33751555)
		(33686019)
		(33686018 50529027)
		(50463234)
		(50463234 33686018)
		(33751554)
		(50529027 33686018)
		(50528771)
		(50529027)
		(50463490 50463490)
		(33751811)
	)
	(_model . testbench 2 -1)
)
I 000051 55 1235          1725387977413 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 5(comp_aritm 0 15))
	(_version vf5)
	(_time 1725387977414 2024.09.03 20:26:17)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 9f9c9a909cc8c289989a8ec5ca9ac9999e989d9996)
	(_ent
		(_time 1725387705027)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 18(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 852           1725387980497 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725387980498 2024.09.03 20:26:20)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code a5a7a2f3a5f2a2b2a0a4bcfef4a3f6a3a0a2ada3f3)
	(_ent
		(_time 1725387704968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1235          1725387980533 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 5(comp_aritm 0 15))
	(_version vf5)
	(_time 1725387980534 2024.09.03 20:26:20)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code c4c79291959399d2c3c1d59e91c192c2c5c3c6c2cd)
	(_ent
		(_time 1725387705027)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 18(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 842           1725387980572 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725387980573 2024.09.03 20:26:20)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code f3f0a5a3a5a4aee5f6a4e2a9a6f6a5f5a0f5a5f5f4)
	(_ent
		(_time 1725387705032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3153          1725387980592 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725387980593 2024.09.03 20:26:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 030156055355521501014058570502055004060502)
	(_ent
		(_time 1725387705088)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
V 000050 55 2127          1725387980603 testbench
(_unit VHDL(alu_tb 0 5(testbench 0 8))
	(_version vf5)
	(_time 1725387980604 2024.09.03 20:26:20)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code 121047154344430742400648411413144115171744)
	(_ent
		(_time 1725387705107)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 12(_ent (_in))))
				(_port(_int cod_ope 1 0 13(_ent (_in))))
				(_port(_int CarryIn -1 0 14(_ent (_in))))
				(_port(_int CarryOut -1 0 15(_ent (_out))))
				(_port(_int resultado 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 33(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 2 0 21(_arch(_uni))))
		(_sig(_int tb_B 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 3 0 23(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 24(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 25(_arch(_uni))))
		(_sig(_int tb_resultado 2 0 26(_arch(_uni))))
		(_sig(_int tb_clk -1 0 29(_arch(_uni((i 2))))))
		(_prcs
			(tb_clk_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(6)))))
			(stim_proc(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33751810)
		(33686275 33686275)
		(33751555 33751555)
		(33751555)
		(33686019)
		(33686018 50529027)
		(50463234)
		(50463234 33686018)
		(33751554)
		(50529027 33686018)
		(50528771)
		(50529027)
		(50463490 50463490)
		(33751811)
	)
	(_model . testbench 2 -1)
)
I 000049 55 852           1725388009834 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725388009835 2024.09.03 20:26:49)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 451147464512425240445c1e1443164340424d4313)
	(_ent
		(_time 1725387704968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1235          1725388009869 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 5(comp_aritm 0 15))
	(_version vf5)
	(_time 1725388009870 2024.09.03 20:26:49)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 64313764353339726361753e31613262656366626d)
	(_ent
		(_time 1725387705027)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 18(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 842           1725388009908 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725388009909 2024.09.03 20:26:49)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 83d6d08dd5d4de9586d492d9d686d585d085d58584)
	(_ent
		(_time 1725387705032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3153          1725388009927 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725388009928 2024.09.03 20:26:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a2f6f5f5f3f4f3b4a0a0e1f9f6a4a3a4f1a5a7a4a3)
	(_ent
		(_time 1725387705088)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
V 000043 55 2113          1725388009937 tb
(_unit VHDL(alu_tb 0 5(tb 0 8))
	(_version vf5)
	(_time 1725388009938 2024.09.03 20:26:49)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code a2f6f5f5f3f4f3b7f2f0b6f8f1a4a3a4f1a5a7a7f4)
	(_ent
		(_time 1725387705107)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 12(_ent (_in))))
				(_port(_int cod_ope 1 0 13(_ent (_in))))
				(_port(_int CarryIn -1 0 14(_ent (_in))))
				(_port(_int CarryOut -1 0 15(_ent (_out))))
				(_port(_int resultado 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst uut 0 33(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 2 0 21(_arch(_uni))))
		(_sig(_int tb_B 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 3 0 23(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 24(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 25(_arch(_uni))))
		(_sig(_int tb_resultado 2 0 26(_arch(_uni))))
		(_sig(_int tb_clk -1 0 29(_arch(_uni((i 2))))))
		(_prcs
			(tb_clk_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(6)))))
			(stim_proc(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50463234)
		(33686018 33751554)
		(33751810)
		(33686275 33686275)
		(33751555 33751555)
		(33751555)
		(33686019)
		(33686018 50529027)
		(50463234)
		(50463234 33686018)
		(33751554)
		(50529027 33686018)
		(50528771)
		(50529027)
		(50463490 50463490)
		(33751811)
	)
	(_model . tb 2 -1)
)
I 000049 55 852           1725388192975 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725388192976 2024.09.03 20:29:52)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code a9a7acffa5feaebeaca8b0f2f8affaafacaea1afff)
	(_ent
		(_time 1725387704968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1235          1725388193021 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 5(comp_aritm 0 15))
	(_version vf5)
	(_time 1725388193022 2024.09.03 20:29:53)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code d8d78c8a858f85cedfddc9828ddd8eded9dfdaded1)
	(_ent
		(_time 1725387705027)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 18(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 842           1725388193062 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725388193063 2024.09.03 20:29:53)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code f7f8a3a7a5a0aae1f2a0e6ada2f2a1f1a4f1a1f1f0)
	(_ent
		(_time 1725387705032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3153          1725388193081 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725388193082 2024.09.03 20:29:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 07095401535156110505445c530106015400020106)
	(_ent
		(_time 1725387705088)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
I 000050 55 1840          1725388193092 testbench
(_unit VHDL(tb_alu 0 5(testbench 0 8))
	(_version vf5)
	(_time 1725388193093 2024.09.03 20:29:53)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code 17184110124315011242544c431013111512411116)
	(_ent
		(_time 1725388193090)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int cod_ope 3 0 19(_ent (_in))))
				(_port(_int CarryIn -1 0 20(_ent (_in))))
				(_port(_int CarryOut -1 0 21(_ent (_out))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst uut 0 28(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 0 0 10(_arch(_uni))))
		(_sig(_int tb_B 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 1 0 11(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 12(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 12(_arch(_uni))))
		(_sig(_int tb_resultado 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 19(_array -1((_dto i 3 i 0)))))
		(_prcs
			(stimulus_process(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50528770)
		(33686018 50463490)
		(33751810)
		(33751554)
		(33686019)
		(33751555)
		(33751811)
	)
	(_model . testbench 1 -1)
)
I 000049 55 852           1725388602211 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725388602212 2024.09.03 20:36:42)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 3c6961386a6b3b2b393d25676d3a6f3a393b343a6a)
	(_ent
		(_time 1725387704968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1235          1725388602248 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 5(comp_aritm 0 15))
	(_version vf5)
	(_time 1725388602249 2024.09.03 20:36:42)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 5b0f57585c0c064d5c5e4a010e5e0d5d5a5c595d52)
	(_ent
		(_time 1725387705027)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 18(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 842           1725388602298 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725388602299 2024.09.03 20:36:42)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 8ade86848eddd79c8fdd9bd0df8fdc8cd98cdc8c8d)
	(_ent
		(_time 1725387705032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3153          1725388602322 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725388602323 2024.09.03 20:36:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a9fca1fef3fff8bfababeaf2fdafa8affaaeacafa8)
	(_ent
		(_time 1725387705088)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
I 000050 55 1840          1725388602333 testbench
(_unit VHDL(tb_alu 0 5(testbench 0 8))
	(_version vf5)
	(_time 1725388602334 2024.09.03 20:36:42)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code b9edb4edb2edbbafbcecfae2edbebdbfbbbcefbfb8)
	(_ent
		(_time 1725388193089)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int cod_ope 3 0 19(_ent (_in))))
				(_port(_int CarryIn -1 0 20(_ent (_in))))
				(_port(_int CarryOut -1 0 21(_ent (_out))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst uut 0 28(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 0 0 10(_arch(_uni))))
		(_sig(_int tb_B 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 1 0 11(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 12(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 12(_arch(_uni))))
		(_sig(_int tb_resultado 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 19(_array -1((_dto i 3 i 0)))))
		(_prcs
			(stimulus_process(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50528770)
		(33686018 50463490)
		(33751810)
		(33751554)
		(33686019)
		(33751555)
		(33751811)
	)
	(_model . testbench 1 -1)
)
I 000049 55 852           1725388700971 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725388700972 2024.09.03 20:38:20)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code faf8ffabaeadfdedfffbe3a1abfca9fcfffdf2fcac)
	(_ent
		(_time 1725387704968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1235          1725388701030 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 5(comp_aritm 0 15))
	(_version vf5)
	(_time 1725388701031 2024.09.03 20:38:21)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 383b6f3d656f652e3f3d29626d3d6e3e393f3a3e31)
	(_ent
		(_time 1725387705027)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 18(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 842           1725388701081 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725388701082 2024.09.03 20:38:21)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 6764306735303a716230763d326231613461316160)
	(_ent
		(_time 1725387705032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3153          1725388701101 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725388701102 2024.09.03 20:38:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8684d588d3d0d7908484c5ddd2808780d581838087)
	(_ent
		(_time 1725387705088)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
I 000050 55 1840          1725388701114 testbench
(_unit VHDL(tb_alu 0 5(testbench 0 8))
	(_version vf5)
	(_time 1725388701115 2024.09.03 20:38:21)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code 9695c09992c2948093c3d5cdc29192909493c09097)
	(_ent
		(_time 1725388193089)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int cod_ope 3 0 19(_ent (_in))))
				(_port(_int CarryIn -1 0 20(_ent (_in))))
				(_port(_int CarryOut -1 0 21(_ent (_out))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst uut 0 28(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 0 0 10(_arch(_uni))))
		(_sig(_int tb_B 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 1 0 11(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 12(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 12(_arch(_uni))))
		(_sig(_int tb_resultado 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 19(_array -1((_dto i 3 i 0)))))
		(_prcs
			(stimulus_process(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50528770)
		(33686018 50463490)
		(33751810)
		(33751554)
		(33686019)
		(33751555)
		(33751811)
	)
	(_model . testbench 1 -1)
)
I 000049 55 852           1725388875825 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725388875826 2024.09.03 20:41:15)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 055557020552021200041c5e5403560300020d0353)
	(_ent
		(_time 1725387704968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1235          1725388875867 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 5(comp_aritm 0 15))
	(_version vf5)
	(_time 1725388875868 2024.09.03 20:41:15)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 34653731656369223331256e61316232353336323d)
	(_ent
		(_time 1725387705027)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 18(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 842           1725388875909 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725388875910 2024.09.03 20:41:15)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 5302505005040e4556044209065605550055055554)
	(_ent
		(_time 1725387705032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3153          1725388875930 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725388875931 2024.09.03 20:41:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 722275732324236470703129267473742175777473)
	(_ent
		(_time 1725387705088)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
I 000050 55 1840          1725388875941 testbench
(_unit VHDL(tb_alu 0 5(testbench 0 8))
	(_version vf5)
	(_time 1725388875942 2024.09.03 20:41:15)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code 722370737226706477273129267576747077247473)
	(_ent
		(_time 1725388193089)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int cod_ope 3 0 19(_ent (_in))))
				(_port(_int CarryIn -1 0 20(_ent (_in))))
				(_port(_int CarryOut -1 0 21(_ent (_out))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst uut 0 28(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 0 0 10(_arch(_uni))))
		(_sig(_int tb_B 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 1 0 11(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 12(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 12(_arch(_uni))))
		(_sig(_int tb_resultado 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 19(_array -1((_dto i 3 i 0)))))
		(_prcs
			(stimulus_process(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50463490)
		(33686018 50528770)
		(33751810)
		(33751554)
		(33686019)
		(33751555)
		(33751811)
	)
	(_model . testbench 1 -1)
)
I 000049 55 852           1725388943774 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725388943775 2024.09.03 20:42:23)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 762674767521716173776f2d2770257073717e7020)
	(_ent
		(_time 1725387704968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1235          1725388943809 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 5(comp_aritm 0 15))
	(_version vf5)
	(_time 1725388943810 2024.09.03 20:42:23)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 95c4c69ac5c2c883929084cfc090c393949297939c)
	(_ent
		(_time 1725387705027)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 18(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 842           1725388943849 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725388943850 2024.09.03 20:42:23)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code c4959791959399d2c193d59e91c192c297c292c2c3)
	(_ent
		(_time 1725387705032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3153          1725388943867 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725388943868 2024.09.03 20:42:23)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d4848386838285c2d6d6978f80d2d5d287d3d1d2d5)
	(_ent
		(_time 1725387705088)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
I 000050 55 1840          1725388943878 testbench
(_unit VHDL(tb_alu 0 5(testbench 0 8))
	(_version vf5)
	(_time 1725388943879 2024.09.03 20:42:23)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code d4858686d280d6c2d181978f80d3d0d2d6d182d2d5)
	(_ent
		(_time 1725388193089)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int cod_ope 3 0 19(_ent (_in))))
				(_port(_int CarryIn -1 0 20(_ent (_in))))
				(_port(_int CarryOut -1 0 21(_ent (_out))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst uut 0 28(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 0 0 10(_arch(_uni))))
		(_sig(_int tb_B 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 1 0 11(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 12(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 12(_arch(_uni))))
		(_sig(_int tb_resultado 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 19(_array -1((_dto i 3 i 0)))))
		(_prcs
			(stimulus_process(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50528770)
		(33686018 50463490)
		(33751810)
		(33751554)
		(33686019)
		(33751555)
		(33751811)
	)
	(_model . testbench 1 -1)
)
I 000049 55 852           1725389188349 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725389188350 2024.09.03 20:46:28)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code d88cdd8bd58fdfcfddd9c18389de8bdedddfd0de8e)
	(_ent
		(_time 1725387704968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
I 000051 55 1235          1725389188385 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 5(comp_aritm 0 15))
	(_version vf5)
	(_time 1725389188386 2024.09.03 20:46:28)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code f8adaca8a5afa5eefffde9a2adfdaefef9fffafef1)
	(_ent
		(_time 1725387705027)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 18(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Comp_Aritm 1 -1)
)
I 000049 55 842           1725389188428 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725389188429 2024.09.03 20:46:28)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 2673712275717b302371377c732370207520702021)
	(_ent
		(_time 1725387705032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
I 000052 55 3153          1725389188448 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725389188449 2024.09.03 20:46:28)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 36626533636067203434756d623037306531333037)
	(_ent
		(_time 1725387705088)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
I 000050 55 1854          1725389188458 testbench
(_unit VHDL(tb_alu 0 5(testbench 0 8))
	(_version vf5)
	(_time 1725389188459 2024.09.03 20:46:28)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code 46131044421244504316051d124142404443104047)
	(_ent
		(_time 1725388193089)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int cod_ope 3 0 19(_ent (_in))))
				(_port(_int CarryIn -1 0 20(_ent (_in))))
				(_port(_int CarryOut -1 0 21(_ent (_out))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst uut 0 28(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 0 0 10(_arch(_uni))))
		(_sig(_int tb_B 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 1 0 11(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 12(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 12(_arch(_uni))))
		(_sig(_int tb_resultado 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 19(_array -1((_dto i 3 i 0)))))
		(_prcs
			(stimulus_process(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50528770)
		(33686018 50463490)
		(33751810)
		(50529026)
		(33751554)
		(33686019)
		(33751555)
		(33751811)
	)
	(_model . testbench 1 -1)
)
V 000049 55 852           1725389384278 Comp_mul
(_unit VHDL(multiplexor 0 5(comp_mul 0 14))
	(_version vf5)
	(_time 1725389384279 2024.09.03 20:49:44)
	(_source(\../src/multiplexor.vhd\))
	(_parameters tan)
	(_code 2a7e762f7e7d2d3d2f2b33717b2c792c2f2d222c7c)
	(_ent
		(_time 1725387704968)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int ud_aritmetica 0 0 7(_ent(_in))))
		(_port(_int ud_logica 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 9(_ent(_in))))
		(_port(_int resultado 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_mul 1 -1)
)
V 000051 55 1235          1725389384318 Comp_Aritm
(_unit VHDL(unidad_aritmetica 0 5(comp_aritm 0 15))
	(_version vf5)
	(_time 1725389384319 2024.09.03 20:49:44)
	(_source(\../src/Unidad_Aritmetica.vhd\))
	(_parameters tan)
	(_code 590c545a050e044f5e5c48030c5c0f5f585e5b5f50)
	(_ent
		(_time 1725387705027)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int salidaUA 0 0 10(_ent(_out))))
		(_port(_int CarryOut -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 18(_array -1((_dto i 8 i 0)))))
		(_var(_int acarreo 2 0 18(_prcs 0)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 131586)
	)
	(_model . Comp_Aritm 1 -1)
)
V 000049 55 842           1725389384361 Comp_Log
(_unit VHDL(unidad_logica 0 5(comp_log 0 11))
	(_version vf5)
	(_time 1725389384362 2024.09.03 20:49:44)
	(_source(\../src/Unidad_Logica.vhd\))
	(_parameters tan)
	(_code 782d7579252f256e7d2f69222d7d2e7e2b7e2e7e7f)
	(_ent
		(_time 1725387705032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 7(_ent(_in))))
		(_port(_int salidaUL 0 0 8(_ent(_out))))
		(_prcs
			(calculos_logicos(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Comp_Log 1 -1)
)
V 000052 55 3153          1725389384380 Estructural
(_unit VHDL(alu 0 5(estructural 0 15))
	(_version vf5)
	(_time 1725389384381 2024.09.03 20:49:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 98cc9197c3cec98e9a9adbc3cc9e999ecb9f9d9e99)
	(_ent
		(_time 1725387705088)
	)
	(_comp
		(Unidad_Aritmetica
			(_object
				(_port(_int A 6 0 35(_ent (_in))))
				(_port(_int B 6 0 35(_ent (_in))))
				(_port(_int cod_ope 7 0 36(_ent (_in))))
				(_port(_int CarryIn -1 0 37(_ent (_in))))
				(_port(_int salidaUA 6 0 38(_ent (_out))))
				(_port(_int CarryOut -1 0 39(_ent (_out))))
			)
		)
		(Unidad_Logica
			(_object
				(_port(_int A 4 0 27(_ent (_in))))
				(_port(_int B 4 0 27(_ent (_in))))
				(_port(_int cod_ope 5 0 28(_ent (_in))))
				(_port(_int salidaUL 4 0 29(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_port(_int ud_aritmetica 2 0 18(_ent (_in))))
				(_port(_int ud_logica 2 0 19(_ent (_in))))
				(_port(_int cod_ope 3 0 20(_ent (_in))))
				(_port(_int resultado 2 0 21(_ent (_out))))
			)
		)
	)
	(_inst u1 0 47(_comp Unidad_Aritmetica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((CarryIn)(CarryIn))
			((salidaUA)(arith))
			((CarryOut)(acarreo))
		)
		(_use(_ent . Unidad_Aritmetica)
		)
	)
	(_inst u2 0 48(_comp Unidad_Logica)
		(_port
			((A)(A))
			((B)(B))
			((cod_ope)(cod_ope))
			((salidaUL)(logic))
		)
		(_use(_ent . Unidad_Logica)
		)
	)
	(_inst u3 0 49(_comp multiplexor)
		(_port
			((ud_aritmetica)(arith))
			((ud_logica)(logic))
			((cod_ope)(cod_ope))
			((resultado)(mux))
		)
		(_use(_ent . multiplexor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cod_ope 1 0 8(_ent(_in))))
		(_port(_int CarryIn -1 0 9(_ent(_in))))
		(_port(_int CarryOut -1 0 10(_ent(_out))))
		(_port(_int resultado 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 27(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int arith 8 0 43(_arch(_uni))))
		(_sig(_int logic 8 0 43(_arch(_uni))))
		(_sig(_int mux 8 0 43(_arch(_uni))))
		(_sig(_int acarreo -1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((resultado)(mux)))(_trgt(5))(_sens(8)))))
			(line__52(_arch 1 0 52(_assignment(_alias((CarryOut)(acarreo)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Estructural 2 -1)
)
V 000050 55 1840          1725389384392 testbench
(_unit VHDL(tb_alu 0 5(testbench 0 8))
	(_version vf5)
	(_time 1725389384393 2024.09.03 20:49:44)
	(_source(\../src/ALU_TB.vhd\))
	(_parameters tan)
	(_code 98cd949792cc9a8e9dcddbc3cc9f9c9e9a9dce9e99)
	(_ent
		(_time 1725388193089)
	)
	(_comp
		(ALU
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int cod_ope 3 0 19(_ent (_in))))
				(_port(_int CarryIn -1 0 20(_ent (_in))))
				(_port(_int CarryOut -1 0 21(_ent (_out))))
				(_port(_int resultado 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst uut 0 28(_comp ALU)
		(_port
			((A)(tb_A))
			((B)(tb_B))
			((cod_ope)(tb_cod_ope))
			((CarryIn)(tb_CarryIn))
			((CarryOut)(tb_CarryOut))
			((resultado)(tb_resultado))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_sig(_int tb_A 0 0 10(_arch(_uni))))
		(_sig(_int tb_B 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int tb_cod_ope 1 0 11(_arch(_uni))))
		(_sig(_int tb_CarryIn -1 0 12(_arch(_uni))))
		(_sig(_int tb_CarryOut -1 0 12(_arch(_uni))))
		(_sig(_int tb_resultado 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 19(_array -1((_dto i 3 i 0)))))
		(_prcs
			(stimulus_process(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 50528770)
		(33686018 50463490)
		(33751810)
		(33751554)
		(33686019)
		(33751555)
		(33751811)
	)
	(_model . testbench 1 -1)
)
