Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5eac8fda89ea484fa601914f0e71ed95 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CYBERcobra_behav xil_defaultlib.tb_CYBERcobra xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'carry_o' [C:/Users/pwnies/lab1/lab1.srcs/sources_1/new/fulladder32.sv:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'carry_i' [C:/Users/pwnies/lab2/lab2.srcs/sources_1/new/alu_riscv.sv:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pwnies/Downloads/tb_cybercobra_ii.sv" Line 22. Module tb_CYBERcobra has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pwnies/laba_4/laba_4.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.alu_opcodes_pkg
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.quadadder
Compiling module xil_defaultlib.fulladder32
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.alu_riscv
Compiling module xil_defaultlib.CYBERcobra
Compiling module xil_defaultlib.tb_CYBERcobra
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CYBERcobra_behav
