[Files List]
e:\activehdl\VLIB\STD/src/standard.vhd=S
e:\activehdl\VLIB\IEEE/src/stdlogic.vhd=S
e:\activehdl\VLIB\IEEE/src/arith.vhd=S
e:\activehdl\VLIB\IEEE/src/unsigned.vhd=S
e:\activehdl\VLIB\IEEE/src/numstd.vhd=S
E:\GitHub\Projects\PS2 controller, FPGA project\Prima_varianta\Prima_varianta\Prima_varianta/src/Bist+Reg.vhd=S
