--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml FSM_7_Seg.twx FSM_7_Seg.ncd -o FSM_7_Seg.twr FSM_7_Seg.pcf

Design file:              FSM_7_Seg.ncd
Physical constraint file: FSM_7_Seg.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
est<0>      |    0.911(R)|      FAST  |    0.021(R)|      SLOW  |clk_BUFGP         |   0.000|
est<1>      |    1.157(R)|      FAST  |   -0.068(R)|      SLOW  |clk_BUFGP         |   0.000|
rest        |    0.904(R)|      FAST  |    0.605(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |         6.921(R)|      SLOW  |         3.600(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |         6.885(R)|      SLOW  |         3.550(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |         6.804(R)|      SLOW  |         3.509(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |         6.251(R)|      SLOW  |         2.875(R)|      FAST  |clk_BUFGP         |   0.000|
cat<0>      |         6.744(R)|      SLOW  |         3.469(R)|      FAST  |clk_BUFGP         |   0.000|
cat<1>      |         6.948(R)|      SLOW  |         3.583(R)|      FAST  |clk_BUFGP         |   0.000|
cat<2>      |         6.961(R)|      SLOW  |         3.581(R)|      FAST  |clk_BUFGP         |   0.000|
cat<3>      |         6.961(R)|      SLOW  |         3.581(R)|      FAST  |clk_BUFGP         |   0.000|
cat<4>      |         6.921(R)|      SLOW  |         3.533(R)|      FAST  |clk_BUFGP         |   0.000|
cat<5>      |         6.876(R)|      SLOW  |         3.507(R)|      FAST  |clk_BUFGP         |   0.000|
cat<6>      |         6.930(R)|      SLOW  |         3.565(R)|      FAST  |clk_BUFGP         |   0.000|
cat<7>      |         6.231(R)|      SLOW  |         2.855(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.725|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 05 20:21:11 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



