\hypertarget{group__UART}{}\section{U\+A\+RT Driver A\+PI}
\label{group__UART}\index{UART Driver API@{UART Driver API}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__UART__BASIC}{U\+A\+R\+T Basic}}
\item 
\mbox{\hyperlink{group__UART__BAUD}{U\+A\+R\+T Baudrate Interface}}
\item 
\mbox{\hyperlink{group__UART__FIFO}{U\+A\+R\+T F\+I\+F\+O Interface}}
\item 
\mbox{\hyperlink{group__UART__INT}{U\+A\+R\+T Interrupt Interface}}
\item 
\mbox{\hyperlink{group__UART__LINE}{U\+A\+R\+T Line Interface}}
\item 
\mbox{\hyperlink{group__UART__MODEM}{U\+A\+R\+T Modem Interface}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This module defines the Universal Asynchronous Receiver/\+Transmitter (U\+A\+RT) A\+PI for accessing and using the U\+A\+RT resources. The A\+PI allows for general control of a 16550 compatible U\+A\+RT controller.

This implementation can control the following U\+A\+R\+Ts\+:
\begin{DoxyItemize}
\item So\+C\+F\+P\+GA On-\/board U\+A\+R\+Ts
\item Altera 16550 Compatible Soft IP U\+A\+RT
\end{DoxyItemize}

The following reference materials were used in the design of this A\+PI\+:
\begin{DoxyItemize}
\item Synopsys\textregistered{} Design\+Ware D\+W\+\_\+apb\+\_\+uart Databook v3.\+10a 
\end{DoxyItemize}