# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

dsn_class: aib_ams.design.unit_cell.DriverPullUpDownDesigner
impl_lib: AAA_AIB_OUTPUT_DRIVER
impl_cell: PUPD
root_dir: gen_outputs/aib_out_pupd_driver

dsn_params:
  gen_cell_specs:
    impl_lib: AAA_AIB_OUTPUT_DRIVER
    impl_cell: PUPD
    root_dir: gen_outputs/aib_out_pupd_driver_final
  gen_cell_args:
    gen_lay: True
    gen_sch: True
    gen_model: True
    run_lvs: True
    gen_lef: True
  tile_name: logic
  stack_max: 20
  tile_specs:
    arr_info:
      lch: 36
      top_layer: 5
      tr_widths:
        sup: {2: 2, 3: 2, 4: 2, 5: 2}
        sig_hs: {2: 2, 3: 2, 4: 1, 5: 2}
        padout: {2: 2, 3: 2, 4: 2, 5: 2}
      tr_spaces:
        !!python/tuple ['sig_hs', '']: {2: 1, 3: 1, 4: 1, 5: 1}
        !!python/tuple ['padout', 'sup']: {5: 1}
    place_info:
      logic:
        row_specs:
          - mos_type: nch
            width: 8
            threshold: lvt
            bot_wires:
              data:
                - wires: ['sup', 'sig<0:2>']
                - wires: ['sig<0>', 'padout']
              shared: [sup]
            top_wires: ['sig<0:2>']
            flip: True
          - mos_type: pch
            width: 8
            threshold: lvt
            top_wires:
              data:
                - wires: ['sig<0:2>', 'sup']
                - wires: ['padout', 'sig<2>']
              shared: [sup]
            bot_wires: ['sig<0:2>']
    abut_list: []

  r_targ: 10000
  c_max: 5.0e-12
  freq: 0.8e9
  trf_in: 20.0e-12
  rel_err: 5e-2
  trf_max: 200.0e-12
  is_weak: True
  w_n: 4
  w_p: 4

  res_mm_specs:
    mos_mapping:
      sch:
        pu: XP_XP
        pd: XN_XN
      lay:
        pu: mP/P
        pd: mN/N
    gate_bias:
      pu: full
      pd: full
    drain_bias:
      pu: [vdd/2]
      pd: [vdd/2]
