
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004de8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  08004f78  08004f78  00005f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005100  08005100  000071b4  2**0
                  CONTENTS
  4 .ARM          00000008  08005100  08005100  00006100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005108  08005108  000071b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005108  08005108  00006108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800510c  0800510c  0000610c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001b4  20000000  08005110  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  200001b4  080052c4  000071b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  080052c4  000074bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b76d  00000000  00000000  000071e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002151  00000000  00000000  00012951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f0  00000000  00000000  00014aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000761  00000000  00000000  00015498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002758d  00000000  00000000  00015bf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b84a  00000000  00000000  0003d186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0fc9  00000000  00000000  000489d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00139999  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fbc  00000000  00000000  001399dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  0013c998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001b4 	.word	0x200001b4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004f60 	.word	0x08004f60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001b8 	.word	0x200001b8
 80001cc:	08004f60 	.word	0x08004f60

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ble_init>:
 int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler

 /**
  * Initializes the BLE module with appropriate settings
  */
 void ble_init(){
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af02      	add	r7, sp, #8
	 //fetching the reset event
	 rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 8000276:	2006      	movs	r0, #6
 8000278:	f003 fd48 	bl	8003d0c <malloc>
 800027c:	4603      	mov	r3, r0
 800027e:	461a      	mov	r2, r3
 8000280:	4b70      	ldr	r3, [pc, #448]	@ (8000444 <ble_init+0x1d4>)
 8000282:	601a      	str	r2, [r3, #0]
	 int res;

	 while(!dataAvailable);
 8000284:	bf00      	nop
 8000286:	4b70      	ldr	r3, [pc, #448]	@ (8000448 <ble_init+0x1d8>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	2b00      	cmp	r3, #0
 800028c:	d0fb      	beq.n	8000286 <ble_init+0x16>
	 res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 800028e:	4b6d      	ldr	r3, [pc, #436]	@ (8000444 <ble_init+0x1d4>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	2106      	movs	r1, #6
 8000294:	4618      	mov	r0, r3
 8000296:	f000 f905 	bl	80004a4 <fetchBleEvent>
 800029a:	6078      	str	r0, [r7, #4]

	 if(res==BLE_OK){
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d111      	bne.n	80002c6 <ble_init+0x56>
	 res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80002a2:	4b68      	ldr	r3, [pc, #416]	@ (8000444 <ble_init+0x1d4>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	2206      	movs	r2, #6
 80002a8:	4968      	ldr	r1, [pc, #416]	@ (800044c <ble_init+0x1dc>)
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 f984 	bl	80005b8 <checkEventResp>
 80002b0:	6078      	str	r0, [r7, #4]
	 if(res==BLE_OK){
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d106      	bne.n	80002c6 <ble_init+0x56>
		stackInitCompleteFlag|=0x01;
 80002b8:	4b65      	ldr	r3, [pc, #404]	@ (8000450 <ble_init+0x1e0>)
 80002ba:	881b      	ldrh	r3, [r3, #0]
 80002bc:	f043 0301 	orr.w	r3, r3, #1
 80002c0:	b29a      	uxth	r2, r3
 80002c2:	4b63      	ldr	r3, [pc, #396]	@ (8000450 <ble_init+0x1e0>)
 80002c4:	801a      	strh	r2, [r3, #0]
	 }
	 }
	 HAL_Delay(10);
 80002c6:	200a      	movs	r0, #10
 80002c8:	f001 fde2 	bl	8001e90 <HAL_Delay>
	 free(rxEvent);
 80002cc:	4b5d      	ldr	r3, [pc, #372]	@ (8000444 <ble_init+0x1d4>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4618      	mov	r0, r3
 80002d2:	f003 fd23 	bl	8003d1c <free>

	 //INIT GATT
	 if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 80002d6:	2300      	movs	r3, #0
 80002d8:	9300      	str	r3, [sp, #0]
 80002da:	2307      	movs	r3, #7
 80002dc:	4a5d      	ldr	r2, [pc, #372]	@ (8000454 <ble_init+0x1e4>)
 80002de:	2104      	movs	r1, #4
 80002e0:	485d      	ldr	r0, [pc, #372]	@ (8000458 <ble_init+0x1e8>)
 80002e2:	f000 fa9f 	bl	8000824 <BLE_command>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d106      	bne.n	80002fa <ble_init+0x8a>
		stackInitCompleteFlag|=0x02;
 80002ec:	4b58      	ldr	r3, [pc, #352]	@ (8000450 <ble_init+0x1e0>)
 80002ee:	881b      	ldrh	r3, [r3, #0]
 80002f0:	f043 0302 	orr.w	r3, r3, #2
 80002f4:	b29a      	uxth	r2, r3
 80002f6:	4b56      	ldr	r3, [pc, #344]	@ (8000450 <ble_init+0x1e0>)
 80002f8:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80002fa:	4b52      	ldr	r3, [pc, #328]	@ (8000444 <ble_init+0x1d4>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	4618      	mov	r0, r3
 8000300:	f003 fd0c 	bl	8003d1c <free>

	 //INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	 if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 8000304:	2303      	movs	r3, #3
 8000306:	9300      	str	r3, [sp, #0]
 8000308:	2307      	movs	r3, #7
 800030a:	4a54      	ldr	r2, [pc, #336]	@ (800045c <ble_init+0x1ec>)
 800030c:	2107      	movs	r1, #7
 800030e:	4854      	ldr	r0, [pc, #336]	@ (8000460 <ble_init+0x1f0>)
 8000310:	f000 fa88 	bl	8000824 <BLE_command>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d11b      	bne.n	8000352 <ble_init+0xe2>
		stackInitCompleteFlag|=0x04;
 800031a:	4b4d      	ldr	r3, [pc, #308]	@ (8000450 <ble_init+0x1e0>)
 800031c:	881b      	ldrh	r3, [r3, #0]
 800031e:	f043 0304 	orr.w	r3, r3, #4
 8000322:	b29a      	uxth	r2, r3
 8000324:	4b4a      	ldr	r3, [pc, #296]	@ (8000450 <ble_init+0x1e0>)
 8000326:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000328:	4b46      	ldr	r3, [pc, #280]	@ (8000444 <ble_init+0x1d4>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	3307      	adds	r3, #7
 800032e:	881b      	ldrh	r3, [r3, #0]
 8000330:	b29a      	uxth	r2, r3
 8000332:	4b4c      	ldr	r3, [pc, #304]	@ (8000464 <ble_init+0x1f4>)
 8000334:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 8000336:	4b43      	ldr	r3, [pc, #268]	@ (8000444 <ble_init+0x1d4>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	3309      	adds	r3, #9
 800033c:	881b      	ldrh	r3, [r3, #0]
 800033e:	b29a      	uxth	r2, r3
 8000340:	4b49      	ldr	r3, [pc, #292]	@ (8000468 <ble_init+0x1f8>)
 8000342:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 8000344:	4b3f      	ldr	r3, [pc, #252]	@ (8000444 <ble_init+0x1d4>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	330b      	adds	r3, #11
 800034a:	881b      	ldrh	r3, [r3, #0]
 800034c:	b29a      	uxth	r2, r3
 800034e:	4b47      	ldr	r3, [pc, #284]	@ (800046c <ble_init+0x1fc>)
 8000350:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000352:	4b3c      	ldr	r3, [pc, #240]	@ (8000444 <ble_init+0x1d4>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4618      	mov	r0, r3
 8000358:	f003 fce0 	bl	8003d1c <free>

	 //SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	 updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 800035c:	4b44      	ldr	r3, [pc, #272]	@ (8000470 <ble_init+0x200>)
 800035e:	9300      	str	r3, [sp, #0]
 8000360:	2306      	movs	r3, #6
 8000362:	2200      	movs	r2, #0
 8000364:	4940      	ldr	r1, [pc, #256]	@ (8000468 <ble_init+0x1f8>)
 8000366:	483f      	ldr	r0, [pc, #252]	@ (8000464 <ble_init+0x1f4>)
 8000368:	f000 fb22 	bl	80009b0 <updateCharValue>
	 stackInitCompleteFlag|=0x08;
 800036c:	4b38      	ldr	r3, [pc, #224]	@ (8000450 <ble_init+0x1e0>)
 800036e:	881b      	ldrh	r3, [r3, #0]
 8000370:	f043 0308 	orr.w	r3, r3, #8
 8000374:	b29a      	uxth	r2, r3
 8000376:	4b36      	ldr	r3, [pc, #216]	@ (8000450 <ble_init+0x1e0>)
 8000378:	801a      	strh	r2, [r3, #0]
	 free(rxEvent);
 800037a:	4b32      	ldr	r3, [pc, #200]	@ (8000444 <ble_init+0x1d4>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4618      	mov	r0, r3
 8000380:	f003 fccc 	bl	8003d1c <free>

	 //INIT AUTH
	 if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 8000384:	2300      	movs	r3, #0
 8000386:	9300      	str	r3, [sp, #0]
 8000388:	2307      	movs	r3, #7
 800038a:	4a3a      	ldr	r2, [pc, #232]	@ (8000474 <ble_init+0x204>)
 800038c:	2110      	movs	r1, #16
 800038e:	483a      	ldr	r0, [pc, #232]	@ (8000478 <ble_init+0x208>)
 8000390:	f000 fa48 	bl	8000824 <BLE_command>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d106      	bne.n	80003a8 <ble_init+0x138>
		stackInitCompleteFlag|=0x10;
 800039a:	4b2d      	ldr	r3, [pc, #180]	@ (8000450 <ble_init+0x1e0>)
 800039c:	881b      	ldrh	r3, [r3, #0]
 800039e:	f043 0310 	orr.w	r3, r3, #16
 80003a2:	b29a      	uxth	r2, r3
 80003a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000450 <ble_init+0x1e0>)
 80003a6:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003a8:	4b26      	ldr	r3, [pc, #152]	@ (8000444 <ble_init+0x1d4>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4618      	mov	r0, r3
 80003ae:	f003 fcb5 	bl	8003d1c <free>

	 //SET_TX_LEVEL
	 if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 80003b2:	2300      	movs	r3, #0
 80003b4:	9300      	str	r3, [sp, #0]
 80003b6:	2307      	movs	r3, #7
 80003b8:	4a30      	ldr	r2, [pc, #192]	@ (800047c <ble_init+0x20c>)
 80003ba:	2106      	movs	r1, #6
 80003bc:	4830      	ldr	r0, [pc, #192]	@ (8000480 <ble_init+0x210>)
 80003be:	f000 fa31 	bl	8000824 <BLE_command>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d106      	bne.n	80003d6 <ble_init+0x166>
		stackInitCompleteFlag|=0x20;
 80003c8:	4b21      	ldr	r3, [pc, #132]	@ (8000450 <ble_init+0x1e0>)
 80003ca:	881b      	ldrh	r3, [r3, #0]
 80003cc:	f043 0320 	orr.w	r3, r3, #32
 80003d0:	b29a      	uxth	r2, r3
 80003d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000450 <ble_init+0x1e0>)
 80003d4:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000444 <ble_init+0x1d4>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4618      	mov	r0, r3
 80003dc:	f003 fc9e 	bl	8003d1c <free>

	 //SET SCAN RESPONSE DATA
	 if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 80003e0:	2300      	movs	r3, #0
 80003e2:	9300      	str	r3, [sp, #0]
 80003e4:	2307      	movs	r3, #7
 80003e6:	4a27      	ldr	r2, [pc, #156]	@ (8000484 <ble_init+0x214>)
 80003e8:	2124      	movs	r1, #36	@ 0x24
 80003ea:	4827      	ldr	r0, [pc, #156]	@ (8000488 <ble_init+0x218>)
 80003ec:	f000 fa1a 	bl	8000824 <BLE_command>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d106      	bne.n	8000404 <ble_init+0x194>
		stackInitCompleteFlag|=0x40;
 80003f6:	4b16      	ldr	r3, [pc, #88]	@ (8000450 <ble_init+0x1e0>)
 80003f8:	881b      	ldrh	r3, [r3, #0]
 80003fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003fe:	b29a      	uxth	r2, r3
 8000400:	4b13      	ldr	r3, [pc, #76]	@ (8000450 <ble_init+0x1e0>)
 8000402:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000404:	4b0f      	ldr	r3, [pc, #60]	@ (8000444 <ble_init+0x1d4>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4618      	mov	r0, r3
 800040a:	f003 fc87 	bl	8003d1c <free>

	 //This will start the advertisment,
	 setConnectable();
 800040e:	f000 f98b 	bl	8000728 <setConnectable>

	 //add the nordic UART service
	 addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 8000412:	2207      	movs	r2, #7
 8000414:	491d      	ldr	r1, [pc, #116]	@ (800048c <ble_init+0x21c>)
 8000416:	481e      	ldr	r0, [pc, #120]	@ (8000490 <ble_init+0x220>)
 8000418:	f000 fa50 	bl	80008bc <addService>

	 //add the nordic UART charachteristics
	 addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 800041c:	2310      	movs	r3, #16
 800041e:	9300      	str	r3, [sp, #0]
 8000420:	2314      	movs	r3, #20
 8000422:	4a1a      	ldr	r2, [pc, #104]	@ (800048c <ble_init+0x21c>)
 8000424:	491b      	ldr	r1, [pc, #108]	@ (8000494 <ble_init+0x224>)
 8000426:	481c      	ldr	r0, [pc, #112]	@ (8000498 <ble_init+0x228>)
 8000428:	f000 fa80 	bl	800092c <addCharacteristic>
	 addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 800042c:	2304      	movs	r3, #4
 800042e:	9300      	str	r3, [sp, #0]
 8000430:	2314      	movs	r3, #20
 8000432:	4a16      	ldr	r2, [pc, #88]	@ (800048c <ble_init+0x21c>)
 8000434:	4919      	ldr	r1, [pc, #100]	@ (800049c <ble_init+0x22c>)
 8000436:	481a      	ldr	r0, [pc, #104]	@ (80004a0 <ble_init+0x230>)
 8000438:	f000 fa78 	bl	800092c <addCharacteristic>

	 if(stackInitCompleteFlag==255){
	   //turn on led blue if everything was fine
	 //  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	 }
	 return;
 800043c:	bf00      	nop
 }
 800043e:	3708      	adds	r7, #8
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	200002e8 	.word	0x200002e8
 8000448:	200002ec 	.word	0x200002ec
 800044c:	20000000 	.word	0x20000000
 8000450:	200002e6 	.word	0x200002e6
 8000454:	2000000c 	.word	0x2000000c
 8000458:	20000008 	.word	0x20000008
 800045c:	2000001c 	.word	0x2000001c
 8000460:	20000014 	.word	0x20000014
 8000464:	200001d0 	.word	0x200001d0
 8000468:	200001d4 	.word	0x200001d4
 800046c:	200001d8 	.word	0x200001d8
 8000470:	2000010c 	.word	0x2000010c
 8000474:	20000034 	.word	0x20000034
 8000478:	20000024 	.word	0x20000024
 800047c:	20000044 	.word	0x20000044
 8000480:	2000003c 	.word	0x2000003c
 8000484:	20000070 	.word	0x20000070
 8000488:	2000004c 	.word	0x2000004c
 800048c:	200002dc 	.word	0x200002dc
 8000490:	20000114 	.word	0x20000114
 8000494:	200002e4 	.word	0x200002e4
 8000498:	20000134 	.word	0x20000134
 800049c:	200002e0 	.word	0x200002e0
 80004a0:	20000124 	.word	0x20000124

080004a4 <fetchBleEvent>:
	  if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
	  }
	  free(rxEvent);
 }

 int fetchBleEvent(uint8_t *container, int size){
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b08c      	sub	sp, #48	@ 0x30
 80004a8:	af02      	add	r7, sp, #8
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	6039      	str	r1, [r7, #0]

   uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 80004ae:	4a3d      	ldr	r2, [pc, #244]	@ (80005a4 <fetchBleEvent+0x100>)
 80004b0:	f107 0318 	add.w	r3, r7, #24
 80004b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004b8:	6018      	str	r0, [r3, #0]
 80004ba:	3304      	adds	r3, #4
 80004bc:	7019      	strb	r1, [r3, #0]
   uint8_t slave_header[5];

   //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
   if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80004be:	2140      	movs	r1, #64	@ 0x40
 80004c0:	4839      	ldr	r0, [pc, #228]	@ (80005a8 <fetchBleEvent+0x104>)
 80004c2:	f001 ffe5 	bl	8002490 <HAL_GPIO_ReadPin>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d065      	beq.n	8000598 <fetchBleEvent+0xf4>

   HAL_Delay(5);
 80004cc:	2005      	movs	r0, #5
 80004ce:	f001 fcdf 	bl	8001e90 <HAL_Delay>
   //PIN_CS of SPI2 LOW
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 80004d2:	2200      	movs	r2, #0
 80004d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004d8:	4834      	ldr	r0, [pc, #208]	@ (80005ac <fetchBleEvent+0x108>)
 80004da:	f001 fff1 	bl	80024c0 <HAL_GPIO_WritePin>

   //SPI2 in this case, it could change according to the board
   //we send a byte containing a request of reading followed by 4 dummy bytes
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 80004de:	f107 0210 	add.w	r2, r7, #16
 80004e2:	f107 0118 	add.w	r1, r7, #24
 80004e6:	2301      	movs	r3, #1
 80004e8:	9300      	str	r3, [sp, #0]
 80004ea:	2305      	movs	r3, #5
 80004ec:	4830      	ldr	r0, [pc, #192]	@ (80005b0 <fetchBleEvent+0x10c>)
 80004ee:	f003 f887 	bl	8003600 <HAL_SPI_TransmitReceive>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80004f2:	2201      	movs	r2, #1
 80004f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004f8:	482c      	ldr	r0, [pc, #176]	@ (80005ac <fetchBleEvent+0x108>)
 80004fa:	f001 ffe1 	bl	80024c0 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 80004fe:	2001      	movs	r0, #1
 8000500:	f001 fcc6 	bl	8001e90 <HAL_Delay>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000504:	2200      	movs	r2, #0
 8000506:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800050a:	4828      	ldr	r0, [pc, #160]	@ (80005ac <fetchBleEvent+0x108>)
 800050c:	f001 ffd8 	bl	80024c0 <HAL_GPIO_WritePin>

   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000510:	f107 0210 	add.w	r2, r7, #16
 8000514:	f107 0118 	add.w	r1, r7, #24
 8000518:	2301      	movs	r3, #1
 800051a:	9300      	str	r3, [sp, #0]
 800051c:	2305      	movs	r3, #5
 800051e:	4824      	ldr	r0, [pc, #144]	@ (80005b0 <fetchBleEvent+0x10c>)
 8000520:	f003 f86e 	bl	8003600 <HAL_SPI_TransmitReceive>

   //let's get the size of data available
   int dataSize;
   dataSize=(slave_header[3]|slave_header[4]<<8);
 8000524:	7cfb      	ldrb	r3, [r7, #19]
 8000526:	461a      	mov	r2, r3
 8000528:	7d3b      	ldrb	r3, [r7, #20]
 800052a:	021b      	lsls	r3, r3, #8
 800052c:	4313      	orrs	r3, r2
 800052e:	627b      	str	r3, [r7, #36]	@ 0x24
   int i;
   char dummy=0xff;
 8000530:	23ff      	movs	r3, #255	@ 0xff
 8000532:	73fb      	strb	r3, [r7, #15]

   if(dataSize>size){
 8000534:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	429a      	cmp	r2, r3
 800053a:	dd01      	ble.n	8000540 <fetchBleEvent+0x9c>
	   dataSize=size;
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	627b      	str	r3, [r7, #36]	@ 0x24
   }

   if(dataSize>0){
 8000540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000542:	2b00      	cmp	r3, #0
 8000544:	dd1f      	ble.n	8000586 <fetchBleEvent+0xe2>
		 //let's fill the get the bytes availables and insert them into the container variable
		   for(i=0;i<dataSize;i++){
 8000546:	2300      	movs	r3, #0
 8000548:	623b      	str	r3, [r7, #32]
 800054a:	e00d      	b.n	8000568 <fetchBleEvent+0xc4>
		   HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 800054c:	6a3b      	ldr	r3, [r7, #32]
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	441a      	add	r2, r3
 8000552:	f107 010f 	add.w	r1, r7, #15
 8000556:	2301      	movs	r3, #1
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	2301      	movs	r3, #1
 800055c:	4814      	ldr	r0, [pc, #80]	@ (80005b0 <fetchBleEvent+0x10c>)
 800055e:	f003 f84f 	bl	8003600 <HAL_SPI_TransmitReceive>
		   for(i=0;i<dataSize;i++){
 8000562:	6a3b      	ldr	r3, [r7, #32]
 8000564:	3301      	adds	r3, #1
 8000566:	623b      	str	r3, [r7, #32]
 8000568:	6a3a      	ldr	r2, [r7, #32]
 800056a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800056c:	429a      	cmp	r2, r3
 800056e:	dbed      	blt.n	800054c <fetchBleEvent+0xa8>

		   }
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000570:	2201      	movs	r2, #1
 8000572:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000576:	480d      	ldr	r0, [pc, #52]	@ (80005ac <fetchBleEvent+0x108>)
 8000578:	f001 ffa2 	bl	80024c0 <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
		 return -1;
	   }

   //let's stop the SPI2
   dataAvailable=0;
 800057c:	4b0d      	ldr	r3, [pc, #52]	@ (80005b4 <fetchBleEvent+0x110>)
 800057e:	2200      	movs	r2, #0
 8000580:	601a      	str	r2, [r3, #0]
   return BLE_OK;
 8000582:	2300      	movs	r3, #0
 8000584:	e00a      	b.n	800059c <fetchBleEvent+0xf8>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000586:	2201      	movs	r2, #1
 8000588:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800058c:	4807      	ldr	r0, [pc, #28]	@ (80005ac <fetchBleEvent+0x108>)
 800058e:	f001 ff97 	bl	80024c0 <HAL_GPIO_WritePin>
		 return -1;
 8000592:	f04f 33ff 	mov.w	r3, #4294967295
 8000596:	e001      	b.n	800059c <fetchBleEvent+0xf8>
   }else{
   return -2;
 8000598:	f06f 0301 	mvn.w	r3, #1
   }
 }
 800059c:	4618      	mov	r0, r3
 800059e:	3728      	adds	r7, #40	@ 0x28
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	08004f78 	.word	0x08004f78
 80005a8:	48001000 	.word	0x48001000
 80005ac:	48000c00 	.word	0x48000c00
 80005b0:	200002f0 	.word	0x200002f0
 80005b4:	200002ec 	.word	0x200002ec

080005b8 <checkEventResp>:


 int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 80005b8:	b480      	push	{r7}
 80005ba:	b087      	sub	sp, #28
 80005bc:	af00      	add	r7, sp, #0
 80005be:	60f8      	str	r0, [r7, #12]
 80005c0:	60b9      	str	r1, [r7, #8]
 80005c2:	607a      	str	r2, [r7, #4]
	 int j=0;
 80005c4:	2300      	movs	r3, #0
 80005c6:	617b      	str	r3, [r7, #20]

	 for(j=0;j<size;j++){
 80005c8:	2300      	movs	r3, #0
 80005ca:	617b      	str	r3, [r7, #20]
 80005cc:	e00f      	b.n	80005ee <checkEventResp+0x36>

		 if(event[j]!=reference[j]){
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	68fa      	ldr	r2, [r7, #12]
 80005d2:	4413      	add	r3, r2
 80005d4:	781a      	ldrb	r2, [r3, #0]
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	68b9      	ldr	r1, [r7, #8]
 80005da:	440b      	add	r3, r1
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	429a      	cmp	r2, r3
 80005e0:	d002      	beq.n	80005e8 <checkEventResp+0x30>
			 return -1;
 80005e2:	f04f 33ff 	mov.w	r3, #4294967295
 80005e6:	e007      	b.n	80005f8 <checkEventResp+0x40>
	 for(j=0;j<size;j++){
 80005e8:	697b      	ldr	r3, [r7, #20]
 80005ea:	3301      	adds	r3, #1
 80005ec:	617b      	str	r3, [r7, #20]
 80005ee:	697a      	ldr	r2, [r7, #20]
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	dbeb      	blt.n	80005ce <checkEventResp+0x16>
		 }
	 }

 return BLE_OK;
 80005f6:	2300      	movs	r3, #0
 }
 80005f8:	4618      	mov	r0, r3
 80005fa:	371c      	adds	r7, #28
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr

08000604 <sendCommand>:

 void sendCommand(uint8_t *command,int size){
 8000604:	b580      	push	{r7, lr}
 8000606:	b08a      	sub	sp, #40	@ 0x28
 8000608:	af02      	add	r7, sp, #8
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]

	   uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 800060e:	4a1f      	ldr	r2, [pc, #124]	@ (800068c <sendCommand+0x88>)
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000618:	6018      	str	r0, [r3, #0]
 800061a:	3304      	adds	r3, #4
 800061c:	7019      	strb	r1, [r3, #0]
	   uint8_t slave_header[5];

	   int result;

	 do{
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800061e:	2200      	movs	r2, #0
 8000620:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000624:	481a      	ldr	r0, [pc, #104]	@ (8000690 <sendCommand+0x8c>)
 8000626:	f001 ff4b 	bl	80024c0 <HAL_GPIO_WritePin>

	   //wait until it is possible to write
	   //while(!dataAvailable);
	   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 800062a:	f107 0208 	add.w	r2, r7, #8
 800062e:	f107 0110 	add.w	r1, r7, #16
 8000632:	2301      	movs	r3, #1
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	2305      	movs	r3, #5
 8000638:	4816      	ldr	r0, [pc, #88]	@ (8000694 <sendCommand+0x90>)
 800063a:	f002 ffe1 	bl	8003600 <HAL_SPI_TransmitReceive>
	   int bufferSize=(slave_header[2]<<8|slave_header[1]);
 800063e:	7abb      	ldrb	r3, [r7, #10]
 8000640:	021b      	lsls	r3, r3, #8
 8000642:	7a7a      	ldrb	r2, [r7, #9]
 8000644:	4313      	orrs	r3, r2
 8000646:	61bb      	str	r3, [r7, #24]
	   if(bufferSize>=size){
 8000648:	69ba      	ldr	r2, [r7, #24]
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	429a      	cmp	r2, r3
 800064e:	db09      	blt.n	8000664 <sendCommand+0x60>
		 HAL_SPI_Transmit(&hspi3,command,size,1);
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	b29a      	uxth	r2, r3
 8000654:	2301      	movs	r3, #1
 8000656:	6879      	ldr	r1, [r7, #4]
 8000658:	480e      	ldr	r0, [pc, #56]	@ (8000694 <sendCommand+0x90>)
 800065a:	f002 fe5c 	bl	8003316 <HAL_SPI_Transmit>
		 result=0;
 800065e:	2300      	movs	r3, #0
 8000660:	61fb      	str	r3, [r7, #28]
 8000662:	e002      	b.n	800066a <sendCommand+0x66>
	   }else{
		 result=-1;
 8000664:	f04f 33ff 	mov.w	r3, #4294967295
 8000668:	61fb      	str	r3, [r7, #28]
	   }
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800066a:	2201      	movs	r2, #1
 800066c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000670:	4807      	ldr	r0, [pc, #28]	@ (8000690 <sendCommand+0x8c>)
 8000672:	f001 ff25 	bl	80024c0 <HAL_GPIO_WritePin>
	   dataAvailable=0;
 8000676:	4b08      	ldr	r3, [pc, #32]	@ (8000698 <sendCommand+0x94>)
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
	 }while(result!=0);
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d1cd      	bne.n	800061e <sendCommand+0x1a>

 }
 8000682:	bf00      	nop
 8000684:	bf00      	nop
 8000686:	3720      	adds	r7, #32
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	08004f80 	.word	0x08004f80
 8000690:	48000c00 	.word	0x48000c00
 8000694:	200002f0 	.word	0x200002f0
 8000698:	200002ec 	.word	0x200002ec

0800069c <catchBLE>:

 void catchBLE(uint8_t * byte1, uint8_t * byte2){
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	6039      	str	r1, [r7, #0]
	 int result=fetchBleEvent(buffer,127);
 80006a6:	217f      	movs	r1, #127	@ 0x7f
 80006a8:	481a      	ldr	r0, [pc, #104]	@ (8000714 <catchBLE+0x78>)
 80006aa:	f7ff fefb 	bl	80004a4 <fetchBleEvent>
 80006ae:	60f8      	str	r0, [r7, #12]
	 if(result==BLE_OK){
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d12a      	bne.n	800070c <catchBLE+0x70>
		 if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 80006b6:	2203      	movs	r2, #3
 80006b8:	4917      	ldr	r1, [pc, #92]	@ (8000718 <catchBLE+0x7c>)
 80006ba:	4816      	ldr	r0, [pc, #88]	@ (8000714 <catchBLE+0x78>)
 80006bc:	f7ff ff7c 	bl	80005b8 <checkEventResp>
			 //setConnectable();
		 }
		 if(checkEventResp(buffer, EVENT_CONNECTED, 5)==BLE_OK){
 80006c0:	2205      	movs	r2, #5
 80006c2:	4916      	ldr	r1, [pc, #88]	@ (800071c <catchBLE+0x80>)
 80006c4:	4813      	ldr	r0, [pc, #76]	@ (8000714 <catchBLE+0x78>)
 80006c6:	f7ff ff77 	bl	80005b8 <checkEventResp>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d109      	bne.n	80006e4 <catchBLE+0x48>
			 // Little Endian Format
			 *(connectionHandler) = buffer[5];
 80006d0:	4b10      	ldr	r3, [pc, #64]	@ (8000714 <catchBLE+0x78>)
 80006d2:	795b      	ldrb	r3, [r3, #5]
 80006d4:	b21a      	sxth	r2, r3
 80006d6:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <catchBLE+0x84>)
 80006d8:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 80006da:	4b0e      	ldr	r3, [pc, #56]	@ (8000714 <catchBLE+0x78>)
 80006dc:	799b      	ldrb	r3, [r3, #6]
 80006de:	b21a      	sxth	r2, r3
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <catchBLE+0x84>)
 80006e2:	805a      	strh	r2, [r3, #2]
		 }
		 if (checkEventResp(buffer, EVENT_GATT_CHANGED, 6)){
 80006e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <catchBLE+0x88>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	2206      	movs	r2, #6
 80006ea:	4619      	mov	r1, r3
 80006ec:	4809      	ldr	r0, [pc, #36]	@ (8000714 <catchBLE+0x78>)
 80006ee:	f7ff ff63 	bl	80005b8 <checkEventResp>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d009      	beq.n	800070c <catchBLE+0x70>
			 *(connectionHandler) = buffer[5];
 80006f8:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <catchBLE+0x78>)
 80006fa:	795b      	ldrb	r3, [r3, #5]
 80006fc:	b21a      	sxth	r2, r3
 80006fe:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <catchBLE+0x84>)
 8000700:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 8000702:	4b04      	ldr	r3, [pc, #16]	@ (8000714 <catchBLE+0x78>)
 8000704:	799b      	ldrb	r3, [r3, #6]
 8000706:	b21a      	sxth	r2, r3
 8000708:	4b05      	ldr	r3, [pc, #20]	@ (8000720 <catchBLE+0x84>)
 800070a:	805a      	strh	r2, [r3, #2]
		 }
	 }else{
		 //something bad is happening if I am here
	 }
 }
 800070c:	bf00      	nop
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	200001dc 	.word	0x200001dc
 8000718:	200000ec 	.word	0x200000ec
 800071c:	200000f8 	.word	0x200000f8
 8000720:	20000144 	.word	0x20000144
 8000724:	200000fd 	.word	0x200000fd

08000728 <setConnectable>:

 void setConnectable(){
 8000728:	b590      	push	{r4, r7, lr}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
 		uint8_t* rxEvent;
 		//Start advertising
 		uint8_t *localname;
 		int res;
 		localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 800072e:	200b      	movs	r0, #11
 8000730:	f003 faec 	bl	8003d0c <malloc>
 8000734:	4603      	mov	r3, r0
 8000736:	60fb      	str	r3, [r7, #12]
 		memcpy(localname,deviceName,sizeof(deviceName));
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	4a36      	ldr	r2, [pc, #216]	@ (8000814 <setConnectable+0xec>)
 800073c:	6810      	ldr	r0, [r2, #0]
 800073e:	6018      	str	r0, [r3, #0]
 8000740:	8892      	ldrh	r2, [r2, #4]
 8000742:	809a      	strh	r2, [r3, #4]
 		localname[sizeof(deviceName)+1]=0x00;
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	3307      	adds	r3, #7
 8000748:	2200      	movs	r2, #0
 800074a:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+2]=0x00;
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	3308      	adds	r3, #8
 8000750:	2200      	movs	r2, #0
 8000752:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+3]=0x00;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	3309      	adds	r3, #9
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+4]=0x00;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	330a      	adds	r3, #10
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)]=0x00;
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	3306      	adds	r3, #6
 8000768:	2200      	movs	r2, #0
 800076a:	701a      	strb	r2, [r3, #0]


 		ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 800076c:	4b2a      	ldr	r3, [pc, #168]	@ (8000818 <setConnectable+0xf0>)
 800076e:	2207      	movs	r2, #7
 8000770:	72da      	strb	r2, [r3, #11]
 		ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 8000772:	4b29      	ldr	r3, [pc, #164]	@ (8000818 <setConnectable+0xf0>)
 8000774:	2214      	movs	r2, #20
 8000776:	70da      	strb	r2, [r3, #3]

 		uint8_t *discoverableCommand;
 		discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000778:	2018      	movs	r0, #24
 800077a:	f003 fac7 	bl	8003d0c <malloc>
 800077e:	4603      	mov	r3, r0
 8000780:	60bb      	str	r3, [r7, #8]
 		memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000782:	68bb      	ldr	r3, [r7, #8]
 8000784:	4a24      	ldr	r2, [pc, #144]	@ (8000818 <setConnectable+0xf0>)
 8000786:	461c      	mov	r4, r3
 8000788:	4613      	mov	r3, r2
 800078a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800078c:	6020      	str	r0, [r4, #0]
 800078e:	6061      	str	r1, [r4, #4]
 8000790:	60a2      	str	r2, [r4, #8]
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	7323      	strb	r3, [r4, #12]
 		memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	330d      	adds	r3, #13
 800079a:	220b      	movs	r2, #11
 800079c:	68f9      	ldr	r1, [r7, #12]
 800079e:	4618      	mov	r0, r3
 80007a0:	f003 fddd 	bl	800435e <memcpy>

 		// remove existing buffer content
 		rxEvent=(uint8_t*)malloc(7);
 80007a4:	2007      	movs	r0, #7
 80007a6:	f003 fab1 	bl	8003d0c <malloc>
 80007aa:	4603      	mov	r3, r0
 80007ac:	607b      	str	r3, [r7, #4]
 		res=fetchBleEvent(rxEvent,7);
 80007ae:	2107      	movs	r1, #7
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	f7ff fe77 	bl	80004a4 <fetchBleEvent>
 80007b6:	6038      	str	r0, [r7, #0]

 		// send the command to make the peripheral discoverable
 		sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 80007b8:	2118      	movs	r1, #24
 80007ba:	68b8      	ldr	r0, [r7, #8]
 80007bc:	f7ff ff22 	bl	8000604 <sendCommand>
 		HAL_Delay(100);
 80007c0:	2064      	movs	r0, #100	@ 0x64
 80007c2:	f001 fb65 	bl	8001e90 <HAL_Delay>
 		res=fetchBleEvent(rxEvent,7);
 80007c6:	2107      	movs	r1, #7
 80007c8:	6878      	ldr	r0, [r7, #4]
 80007ca:	f7ff fe6b 	bl	80004a4 <fetchBleEvent>
 80007ce:	6038      	str	r0, [r7, #0]
 		if(res==BLE_OK){
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d10e      	bne.n	80007f4 <setConnectable+0xcc>
 		   if(checkEventResp(rxEvent, ACI_GAP_SET_DISCOVERABLE_COMPLETE, 7)==BLE_OK){
 80007d6:	2207      	movs	r2, #7
 80007d8:	4910      	ldr	r1, [pc, #64]	@ (800081c <setConnectable+0xf4>)
 80007da:	6878      	ldr	r0, [r7, #4]
 80007dc:	f7ff feec 	bl	80005b8 <checkEventResp>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d106      	bne.n	80007f4 <setConnectable+0xcc>
 			  stackInitCompleteFlag|=0x80;
 80007e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000820 <setConnectable+0xf8>)
 80007e8:	881b      	ldrh	r3, [r3, #0]
 80007ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ee:	b29a      	uxth	r2, r3
 80007f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000820 <setConnectable+0xf8>)
 80007f2:	801a      	strh	r2, [r3, #0]
 		   }
 		}
 		free(rxEvent);
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f003 fa91 	bl	8003d1c <free>
 		free(discoverableCommand);
 80007fa:	68b8      	ldr	r0, [r7, #8]
 80007fc:	f003 fa8e 	bl	8003d1c <free>
 		free(localname);
 8000800:	68f8      	ldr	r0, [r7, #12]
 8000802:	f003 fa8b 	bl	8003d1c <free>
 		HAL_Delay(10);
 8000806:	200a      	movs	r0, #10
 8000808:	f001 fb42 	bl	8001e90 <HAL_Delay>
  }
 800080c:	bf00      	nop
 800080e:	3714      	adds	r7, #20
 8000810:	46bd      	mov	sp, r7
 8000812:	bd90      	pop	{r4, r7, pc}
 8000814:	2000010c 	.word	0x2000010c
 8000818:	20000078 	.word	0x20000078
 800081c:	20000088 	.word	0x20000088
 8000820:	200002e6 	.word	0x200002e6

08000824 <BLE_command>:
  * @param sizeRes Expected size of the response result.
  * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
  * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
  *             or an error code if something went wrong.
  */
 int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	60b9      	str	r1, [r7, #8]
 800082e:	607a      	str	r2, [r7, #4]
 8000830:	603b      	str	r3, [r7, #0]
		int response;

		sendCommand(command,size);
 8000832:	68b9      	ldr	r1, [r7, #8]
 8000834:	68f8      	ldr	r0, [r7, #12]
 8000836:	f7ff fee5 	bl	8000604 <sendCommand>
		rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 800083a:	6a3b      	ldr	r3, [r7, #32]
 800083c:	005a      	lsls	r2, r3, #1
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	4413      	add	r3, r2
 8000842:	4618      	mov	r0, r3
 8000844:	f003 fa62 	bl	8003d0c <malloc>
 8000848:	4603      	mov	r3, r0
 800084a:	461a      	mov	r2, r3
 800084c:	4b19      	ldr	r3, [pc, #100]	@ (80008b4 <BLE_command+0x90>)
 800084e:	601a      	str	r2, [r3, #0]

		long contatore=0;
 8000850:	2300      	movs	r3, #0
 8000852:	613b      	str	r3, [r7, #16]
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000854:	e007      	b.n	8000866 <BLE_command+0x42>
			contatore++;
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	3301      	adds	r3, #1
 800085a:	613b      	str	r3, [r7, #16]
			if(contatore>30000){
 800085c:	693b      	ldr	r3, [r7, #16]
 800085e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000862:	4293      	cmp	r3, r2
 8000864:	dc07      	bgt.n	8000876 <BLE_command+0x52>
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000866:	2140      	movs	r1, #64	@ 0x40
 8000868:	4813      	ldr	r0, [pc, #76]	@ (80008b8 <BLE_command+0x94>)
 800086a:	f001 fe11 	bl	8002490 <HAL_GPIO_ReadPin>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d0f0      	beq.n	8000856 <BLE_command+0x32>
 8000874:	e000      	b.n	8000878 <BLE_command+0x54>
				break;
 8000876:	bf00      	nop
			}
		}


		response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000878:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <BLE_command+0x90>)
 800087a:	6818      	ldr	r0, [r3, #0]
 800087c:	6a3b      	ldr	r3, [r7, #32]
 800087e:	005a      	lsls	r2, r3, #1
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	4413      	add	r3, r2
 8000884:	4619      	mov	r1, r3
 8000886:	f7ff fe0d 	bl	80004a4 <fetchBleEvent>
 800088a:	6178      	str	r0, [r7, #20]
		if(response==BLE_OK){
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d107      	bne.n	80008a2 <BLE_command+0x7e>
			response=checkEventResp(rxEvent,result,sizeRes);
 8000892:	4b08      	ldr	r3, [pc, #32]	@ (80008b4 <BLE_command+0x90>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	683a      	ldr	r2, [r7, #0]
 8000898:	6879      	ldr	r1, [r7, #4]
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff fe8c 	bl	80005b8 <checkEventResp>
 80008a0:	6178      	str	r0, [r7, #20]
		}
		HAL_Delay(10);
 80008a2:	200a      	movs	r0, #10
 80008a4:	f001 faf4 	bl	8001e90 <HAL_Delay>


	 return response;
 80008a8:	697b      	ldr	r3, [r7, #20]
 }
 80008aa:	4618      	mov	r0, r3
 80008ac:	3718      	adds	r7, #24
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	200002e8 	.word	0x200002e8
 80008b8:	48001000 	.word	0x48001000

080008bc <addService>:

 void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af02      	add	r7, sp, #8
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	607a      	str	r2, [r7, #4]


	 //memcpy
	 memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 80008c8:	4b14      	ldr	r3, [pc, #80]	@ (800091c <addService+0x60>)
 80008ca:	2210      	movs	r2, #16
 80008cc:	68f9      	ldr	r1, [r7, #12]
 80008ce:	4618      	mov	r0, r3
 80008d0:	f003 fd45 	bl	800435e <memcpy>
	 ADD_PRIMARY_SERVICE[22]=attributes;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <addService+0x64>)
 80008da:	759a      	strb	r2, [r3, #22]
		if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 80008dc:	2301      	movs	r3, #1
 80008de:	9300      	str	r3, [sp, #0]
 80008e0:	2307      	movs	r3, #7
 80008e2:	4a10      	ldr	r2, [pc, #64]	@ (8000924 <addService+0x68>)
 80008e4:	2117      	movs	r1, #23
 80008e6:	480e      	ldr	r0, [pc, #56]	@ (8000920 <addService+0x64>)
 80008e8:	f7ff ff9c 	bl	8000824 <BLE_command>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d10a      	bne.n	8000908 <addService+0x4c>
			handle[0]=rxEvent[7];
 80008f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000928 <addService+0x6c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	79da      	ldrb	r2, [r3, #7]
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	701a      	strb	r2, [r3, #0]
			handle[1]=rxEvent[8];
 80008fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <addService+0x6c>)
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	3301      	adds	r3, #1
 8000904:	7a12      	ldrb	r2, [r2, #8]
 8000906:	701a      	strb	r2, [r3, #0]
		 }
		free(rxEvent);
 8000908:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <addService+0x6c>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4618      	mov	r0, r3
 800090e:	f003 fa05 	bl	8003d1c <free>
 }
 8000912:	bf00      	nop
 8000914:	3710      	adds	r7, #16
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	20000095 	.word	0x20000095
 8000920:	20000090 	.word	0x20000090
 8000924:	200000a8 	.word	0x200000a8
 8000928:	200002e8 	.word	0x200002e8

0800092c <addCharacteristic>:

 void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af02      	add	r7, sp, #8
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
 8000938:	70fb      	strb	r3, [r7, #3]
	 memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 800093a:	4b19      	ldr	r3, [pc, #100]	@ (80009a0 <addCharacteristic+0x74>)
 800093c:	2210      	movs	r2, #16
 800093e:	68f9      	ldr	r1, [r7, #12]
 8000940:	4618      	mov	r0, r3
 8000942:	f003 fd0c 	bl	800435e <memcpy>

	 ADD_CUSTOM_CHAR[4]= handleService[0];
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	781a      	ldrb	r2, [r3, #0]
 800094a:	4b16      	ldr	r3, [pc, #88]	@ (80009a4 <addCharacteristic+0x78>)
 800094c:	711a      	strb	r2, [r3, #4]
	 ADD_CUSTOM_CHAR[5]= handleService[1];
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	785a      	ldrb	r2, [r3, #1]
 8000952:	4b14      	ldr	r3, [pc, #80]	@ (80009a4 <addCharacteristic+0x78>)
 8000954:	715a      	strb	r2, [r3, #5]
	 ADD_CUSTOM_CHAR[23]= maxsize;
 8000956:	4a13      	ldr	r2, [pc, #76]	@ (80009a4 <addCharacteristic+0x78>)
 8000958:	78fb      	ldrb	r3, [r7, #3]
 800095a:	75d3      	strb	r3, [r2, #23]
	 ADD_CUSTOM_CHAR[25]= proprieties;
 800095c:	4a11      	ldr	r2, [pc, #68]	@ (80009a4 <addCharacteristic+0x78>)
 800095e:	7e3b      	ldrb	r3, [r7, #24]
 8000960:	7653      	strb	r3, [r2, #25]
	 if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 8000962:	2301      	movs	r3, #1
 8000964:	9300      	str	r3, [sp, #0]
 8000966:	2307      	movs	r3, #7
 8000968:	4a0f      	ldr	r2, [pc, #60]	@ (80009a8 <addCharacteristic+0x7c>)
 800096a:	211e      	movs	r1, #30
 800096c:	480d      	ldr	r0, [pc, #52]	@ (80009a4 <addCharacteristic+0x78>)
 800096e:	f7ff ff59 	bl	8000824 <BLE_command>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d10a      	bne.n	800098e <addCharacteristic+0x62>
		 handleChar[0]=rxEvent[7];
 8000978:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <addCharacteristic+0x80>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	79da      	ldrb	r2, [r3, #7]
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	701a      	strb	r2, [r3, #0]
		 handleChar[1]=rxEvent[8];
 8000982:	4b0a      	ldr	r3, [pc, #40]	@ (80009ac <addCharacteristic+0x80>)
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	3301      	adds	r3, #1
 800098a:	7a12      	ldrb	r2, [r2, #8]
 800098c:	701a      	strb	r2, [r3, #0]
	 }
	 free(rxEvent);
 800098e:	4b07      	ldr	r3, [pc, #28]	@ (80009ac <addCharacteristic+0x80>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4618      	mov	r0, r3
 8000994:	f003 f9c2 	bl	8003d1c <free>
 }
 8000998:	bf00      	nop
 800099a:	3710      	adds	r7, #16
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	200000b7 	.word	0x200000b7
 80009a4:	200000b0 	.word	0x200000b0
 80009a8:	200000d0 	.word	0x200000d0
 80009ac:	200002e8 	.word	0x200002e8

080009b0 <updateCharValue>:

 void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b088      	sub	sp, #32
 80009b4:	af02      	add	r7, sp, #8
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
 80009bc:	603b      	str	r3, [r7, #0]
	 UPDATE_CHAR[3]=size+6;
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	3306      	adds	r3, #6
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4b21      	ldr	r3, [pc, #132]	@ (8000a4c <updateCharValue+0x9c>)
 80009c8:	70da      	strb	r2, [r3, #3]
	 UPDATE_CHAR[4]=handleService[0];
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	781a      	ldrb	r2, [r3, #0]
 80009ce:	4b1f      	ldr	r3, [pc, #124]	@ (8000a4c <updateCharValue+0x9c>)
 80009d0:	711a      	strb	r2, [r3, #4]
	 UPDATE_CHAR[5]=handleService[1];
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	785a      	ldrb	r2, [r3, #1]
 80009d6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a4c <updateCharValue+0x9c>)
 80009d8:	715a      	strb	r2, [r3, #5]
	 UPDATE_CHAR[6]=handleChar[0];
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	781a      	ldrb	r2, [r3, #0]
 80009de:	4b1b      	ldr	r3, [pc, #108]	@ (8000a4c <updateCharValue+0x9c>)
 80009e0:	719a      	strb	r2, [r3, #6]
	 UPDATE_CHAR[7]=handleChar[1];
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	785a      	ldrb	r2, [r3, #1]
 80009e6:	4b19      	ldr	r3, [pc, #100]	@ (8000a4c <updateCharValue+0x9c>)
 80009e8:	71da      	strb	r2, [r3, #7]
	 UPDATE_CHAR[8]=offset;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	4b17      	ldr	r3, [pc, #92]	@ (8000a4c <updateCharValue+0x9c>)
 80009f0:	721a      	strb	r2, [r3, #8]
	 UPDATE_CHAR[9]=size;
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	4b15      	ldr	r3, [pc, #84]	@ (8000a4c <updateCharValue+0x9c>)
 80009f8:	725a      	strb	r2, [r3, #9]

	 uint8_t* commandComplete;
	 commandComplete=(uint8_t*)malloc(10+size);
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	330a      	adds	r3, #10
 80009fe:	4618      	mov	r0, r3
 8000a00:	f003 f984 	bl	8003d0c <malloc>
 8000a04:	4603      	mov	r3, r0
 8000a06:	617b      	str	r3, [r7, #20]
	 memcpy(commandComplete,UPDATE_CHAR,10);
 8000a08:	220a      	movs	r2, #10
 8000a0a:	4910      	ldr	r1, [pc, #64]	@ (8000a4c <updateCharValue+0x9c>)
 8000a0c:	6978      	ldr	r0, [r7, #20]
 8000a0e:	f003 fca6 	bl	800435e <memcpy>
	 memcpy(commandComplete+10,data,size);
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	330a      	adds	r3, #10
 8000a16:	683a      	ldr	r2, [r7, #0]
 8000a18:	6a39      	ldr	r1, [r7, #32]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f003 fc9f 	bl	800435e <memcpy>

	 BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	f103 010a 	add.w	r1, r3, #10
 8000a26:	2300      	movs	r3, #0
 8000a28:	9300      	str	r3, [sp, #0]
 8000a2a:	2307      	movs	r3, #7
 8000a2c:	4a08      	ldr	r2, [pc, #32]	@ (8000a50 <updateCharValue+0xa0>)
 8000a2e:	6978      	ldr	r0, [r7, #20]
 8000a30:	f7ff fef8 	bl	8000824 <BLE_command>

	 free(commandComplete);
 8000a34:	6978      	ldr	r0, [r7, #20]
 8000a36:	f003 f971 	bl	8003d1c <free>
	 free(rxEvent);
 8000a3a:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <updateCharValue+0xa4>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f003 f96c 	bl	8003d1c <free>
 }
 8000a44:	bf00      	nop
 8000a46:	3718      	adds	r7, #24
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	200000d8 	.word	0x200000d8
 8000a50:	200000d0 	.word	0x200000d0
 8000a54:	200002e8 	.word	0x200002e8

08000a58 <disconnectBLE>:

 /**
  * @brief Disconnects the peripheral from the central
 */
 void disconnectBLE(){
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af02      	add	r7, sp, #8
	 if (connectionHandler[0] == -1 && connectionHandler[1] == -1){
 8000a5e:	4b24      	ldr	r3, [pc, #144]	@ (8000af0 <disconnectBLE+0x98>)
 8000a60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a68:	d105      	bne.n	8000a76 <disconnectBLE+0x1e>
 8000a6a:	4b21      	ldr	r3, [pc, #132]	@ (8000af0 <disconnectBLE+0x98>)
 8000a6c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a74:	d037      	beq.n	8000ae6 <disconnectBLE+0x8e>
		// should not be -1
		return;
	 }
	 uint8_t command[7];
	 memcpy(command, DISCONNECT, 4);
 8000a76:	4b1f      	ldr	r3, [pc, #124]	@ (8000af4 <disconnectBLE+0x9c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	607b      	str	r3, [r7, #4]
	 command[4] = connectionHandler[0];
 8000a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000af0 <disconnectBLE+0x98>)
 8000a7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	723b      	strb	r3, [r7, #8]
	 command[5] = connectionHandler[1];
 8000a86:	4b1a      	ldr	r3, [pc, #104]	@ (8000af0 <disconnectBLE+0x98>)
 8000a88:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	727b      	strb	r3, [r7, #9]
	 command[6] = 0x13;
 8000a90:	2313      	movs	r3, #19
 8000a92:	72bb      	strb	r3, [r7, #10]
	 if(BLE_command(command,sizeof(command),EVENT_DISCONNECT_PENDING,7,0)==BLE_OK){
 8000a94:	1d38      	adds	r0, r7, #4
 8000a96:	2300      	movs	r3, #0
 8000a98:	9300      	str	r3, [sp, #0]
 8000a9a:	2307      	movs	r3, #7
 8000a9c:	4a16      	ldr	r2, [pc, #88]	@ (8000af8 <disconnectBLE+0xa0>)
 8000a9e:	2107      	movs	r1, #7
 8000aa0:	f7ff fec0 	bl	8000824 <BLE_command>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d11e      	bne.n	8000ae8 <disconnectBLE+0x90>
		 int result=fetchBleEvent(buffer,127);
 8000aaa:	217f      	movs	r1, #127	@ 0x7f
 8000aac:	4813      	ldr	r0, [pc, #76]	@ (8000afc <disconnectBLE+0xa4>)
 8000aae:	f7ff fcf9 	bl	80004a4 <fetchBleEvent>
 8000ab2:	60f8      	str	r0, [r7, #12]
		 if(result==BLE_OK){
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d10f      	bne.n	8000ada <disconnectBLE+0x82>
			  if(checkEventResp(buffer,EVENT_DISCONNECTED,4)==BLE_OK){
 8000aba:	2204      	movs	r2, #4
 8000abc:	4910      	ldr	r1, [pc, #64]	@ (8000b00 <disconnectBLE+0xa8>)
 8000abe:	480f      	ldr	r0, [pc, #60]	@ (8000afc <disconnectBLE+0xa4>)
 8000ac0:	f7ff fd7a 	bl	80005b8 <checkEventResp>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d107      	bne.n	8000ada <disconnectBLE+0x82>
				  //setConnectable();
				  connectionHandler[0] = -1;
 8000aca:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <disconnectBLE+0x98>)
 8000acc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ad0:	801a      	strh	r2, [r3, #0]
				  connectionHandler[1] = -1;
 8000ad2:	4b07      	ldr	r3, [pc, #28]	@ (8000af0 <disconnectBLE+0x98>)
 8000ad4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ad8:	805a      	strh	r2, [r3, #2]
			  }
		 }
	 free(rxEvent);
 8000ada:	4b0a      	ldr	r3, [pc, #40]	@ (8000b04 <disconnectBLE+0xac>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f003 f91c 	bl	8003d1c <free>
 8000ae4:	e000      	b.n	8000ae8 <disconnectBLE+0x90>
		return;
 8000ae6:	bf00      	nop
	 }
 }
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000144 	.word	0x20000144
 8000af4:	200000e8 	.word	0x200000e8
 8000af8:	200000f0 	.word	0x200000f0
 8000afc:	200001dc 	.word	0x200001dc
 8000b00:	200000ec 	.word	0x200000ec
 8000b04:	200002e8 	.word	0x200002e8

08000b08 <setDiscoverability>:
 /**
  * DO NOT CHANGE FUNCTION definition
  * @brief Sets the discoverability of the peripheral
  * @param mode 0 => Non Discoverable, 1 => Discoverable
  * */
 void setDiscoverability(uint8_t mode){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af02      	add	r7, sp, #8
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71fb      	strb	r3, [r7, #7]
	 if (mode == 1){
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d102      	bne.n	8000b1e <setDiscoverability+0x16>
		 setConnectable();
 8000b18:	f7ff fe06 	bl	8000728 <setConnectable>
		 free(rxEvent);
	 }
	 else{
		 // Do nothing
	 }
 }
 8000b1c:	e00f      	b.n	8000b3e <setDiscoverability+0x36>
	 else if (mode == 0){
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d10c      	bne.n	8000b3e <setDiscoverability+0x36>
		 if(BLE_command(ACI_GAP_SET_NON_DISCOVERABLE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE),ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE),0)==BLE_OK){
 8000b24:	2300      	movs	r3, #0
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	2307      	movs	r3, #7
 8000b2a:	4a07      	ldr	r2, [pc, #28]	@ (8000b48 <setDiscoverability+0x40>)
 8000b2c:	2104      	movs	r1, #4
 8000b2e:	4807      	ldr	r0, [pc, #28]	@ (8000b4c <setDiscoverability+0x44>)
 8000b30:	f7ff fe78 	bl	8000824 <BLE_command>
		 free(rxEvent);
 8000b34:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <setDiscoverability+0x48>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f003 f8ef 	bl	8003d1c <free>
 }
 8000b3e:	bf00      	nop
 8000b40:	3708      	adds	r7, #8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000104 	.word	0x20000104
 8000b4c:	20000100 	.word	0x20000100
 8000b50:	200002e8 	.word	0x200002e8

08000b54 <i2c_init>:
 *
*/

unsigned int in = 0;

void i2c_init() {
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
	// Turn on Clock for I2C
	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;
 8000b58:	4b65      	ldr	r3, [pc, #404]	@ (8000cf0 <i2c_init+0x19c>)
 8000b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b5c:	4a64      	ldr	r2, [pc, #400]	@ (8000cf0 <i2c_init+0x19c>)
 8000b5e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b62:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000b64:	4b62      	ldr	r3, [pc, #392]	@ (8000cf0 <i2c_init+0x19c>)
 8000b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b68:	4a61      	ldr	r2, [pc, #388]	@ (8000cf0 <i2c_init+0x19c>)
 8000b6a:	f043 0302 	orr.w	r3, r3, #2
 8000b6e:	64d3      	str	r3, [r2, #76]	@ 0x4c

	// Configure GPIO
	// Set GPIO to Alternative function mode
	GPIOB->MODER &= ~GPIO_MODER_MODE10;
 8000b70:	4b60      	ldr	r3, [pc, #384]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a5f      	ldr	r2, [pc, #380]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b76:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000b7a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE10_1;
 8000b7c:	4b5d      	ldr	r3, [pc, #372]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a5c      	ldr	r2, [pc, #368]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b82:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b86:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~GPIO_MODER_MODE11;
 8000b88:	4b5a      	ldr	r3, [pc, #360]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a59      	ldr	r2, [pc, #356]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b8e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000b92:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE11_1;
 8000b94:	4b57      	ldr	r3, [pc, #348]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a56      	ldr	r2, [pc, #344]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b9a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000b9e:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOB->OTYPER |= GPIO_OTYPER_OT11;
 8000ba0:	4b54      	ldr	r3, [pc, #336]	@ (8000cf4 <i2c_init+0x1a0>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	4a53      	ldr	r2, [pc, #332]	@ (8000cf4 <i2c_init+0x1a0>)
 8000ba6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000baa:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |= GPIO_OTYPER_OT10;
 8000bac:	4b51      	ldr	r3, [pc, #324]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	4a50      	ldr	r2, [pc, #320]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bb6:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD11;
 8000bb8:	4b4e      	ldr	r3, [pc, #312]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	4a4d      	ldr	r2, [pc, #308]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bbe:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000bc2:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPD11_1;
 8000bc4:	4b4b      	ldr	r3, [pc, #300]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	4a4a      	ldr	r2, [pc, #296]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000bce:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD10;
 8000bd0:	4b48      	ldr	r3, [pc, #288]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	4a47      	ldr	r2, [pc, #284]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bd6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000bda:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPD10_1;
 8000bdc:	4b45      	ldr	r3, [pc, #276]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	4a44      	ldr	r2, [pc, #272]	@ (8000cf4 <i2c_init+0x1a0>)
 8000be2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000be6:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use high speed mode */
	GPIOB->OSPEEDR |= (0x2 << GPIO_OSPEEDR_OSPEED10_Pos);
 8000be8:	4b42      	ldr	r3, [pc, #264]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bea:	689b      	ldr	r3, [r3, #8]
 8000bec:	4a41      	ldr	r2, [pc, #260]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bf2:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x2 << GPIO_OSPEEDR_OSPEED11_Pos);
 8000bf4:	4b3f      	ldr	r3, [pc, #252]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bf6:	689b      	ldr	r3, [r3, #8]
 8000bf8:	4a3e      	ldr	r2, [pc, #248]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bfa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000bfe:	6093      	str	r3, [r2, #8]

	GPIOB->AFR[1] &= ~GPIO_AFRH_AFSEL11;
 8000c00:	4b3c      	ldr	r3, [pc, #240]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c04:	4a3b      	ldr	r2, [pc, #236]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c06:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000c0a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (4 << GPIO_AFRH_AFSEL11_Pos);//GPIO_AFRH_AFSEL11_2;
 8000c0c:	4b39      	ldr	r3, [pc, #228]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c10:	4a38      	ldr	r2, [pc, #224]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c16:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~GPIO_AFRH_AFSEL10;
 8000c18:	4b36      	ldr	r3, [pc, #216]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c1c:	4a35      	ldr	r2, [pc, #212]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c1e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000c22:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (4 << GPIO_AFRH_AFSEL10_Pos);//GPIO_AFRH_AFSEL10_2;
 8000c24:	4b33      	ldr	r3, [pc, #204]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c28:	4a32      	ldr	r2, [pc, #200]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c2e:	6253      	str	r3, [r2, #36]	@ 0x24

	// Configure I2C
	I2C2->CR1 &= ~I2C_CR1_PE;
 8000c30:	4b31      	ldr	r3, [pc, #196]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a30      	ldr	r2, [pc, #192]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c36:	f023 0301 	bic.w	r3, r3, #1
 8000c3a:	6013      	str	r3, [r2, #0]


	// Turn on Master Mode timers
	I2C2->TIMINGR |= I2C_TIMINGR_SCLH;
 8000c3c:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c3e:	691b      	ldr	r3, [r3, #16]
 8000c40:	4a2d      	ldr	r2, [pc, #180]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c42:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8000c46:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= I2C_TIMINGR_SCLL;
 8000c48:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c4a:	691b      	ldr	r3, [r3, #16]
 8000c4c:	4a2a      	ldr	r2, [pc, #168]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c4e:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8000c52:	6113      	str	r3, [r2, #16]

	// Set BAUD rate to 400khz
	// prescaler
	I2C2->TIMINGR |= (1 << I2C_TIMINGR_PRESC_Pos);//(0 << I2C_TIMINGR_PRESC_Pos);
 8000c54:	4b28      	ldr	r3, [pc, #160]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c56:	691b      	ldr	r3, [r3, #16]
 8000c58:	4a27      	ldr	r2, [pc, #156]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c5e:	6113      	str	r3, [r2, #16]
	// low cycles
	I2C2->TIMINGR &= ~I2C_TIMINGR_SCLL;
 8000c60:	4b25      	ldr	r3, [pc, #148]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c62:	691b      	ldr	r3, [r3, #16]
 8000c64:	4a24      	ldr	r2, [pc, #144]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c66:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000c6a:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0x13 << I2C_TIMINGR_SCLL_Pos);
 8000c6c:	4b22      	ldr	r3, [pc, #136]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c6e:	691b      	ldr	r3, [r3, #16]
 8000c70:	4a21      	ldr	r2, [pc, #132]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c72:	f043 0313 	orr.w	r3, r3, #19
 8000c76:	6113      	str	r3, [r2, #16]
	// high cycles
	I2C2->TIMINGR &= ~I2C_TIMINGR_SCLH;
 8000c78:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c7a:	691b      	ldr	r3, [r3, #16]
 8000c7c:	4a1e      	ldr	r2, [pc, #120]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000c82:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0xF << I2C_TIMINGR_SCLH_Pos);
 8000c84:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c86:	691b      	ldr	r3, [r3, #16]
 8000c88:	4a1b      	ldr	r2, [pc, #108]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c8a:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8000c8e:	6113      	str	r3, [r2, #16]
	// data hold cycles
	I2C2->TIMINGR &= ~I2C_TIMINGR_SDADEL;
 8000c90:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c92:	691b      	ldr	r3, [r3, #16]
 8000c94:	4a18      	ldr	r2, [pc, #96]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c96:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000c9a:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0x2 << I2C_TIMINGR_SDADEL_Pos);
 8000c9c:	4b16      	ldr	r3, [pc, #88]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c9e:	691b      	ldr	r3, [r3, #16]
 8000ca0:	4a15      	ldr	r2, [pc, #84]	@ (8000cf8 <i2c_init+0x1a4>)
 8000ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ca6:	6113      	str	r3, [r2, #16]
	// data setup cycles
	I2C2->TIMINGR &= ~I2C_TIMINGR_SCLDEL;
 8000ca8:	4b13      	ldr	r3, [pc, #76]	@ (8000cf8 <i2c_init+0x1a4>)
 8000caa:	691b      	ldr	r3, [r3, #16]
 8000cac:	4a12      	ldr	r2, [pc, #72]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000cb2:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0x4 << I2C_TIMINGR_SCLDEL_Pos);
 8000cb4:	4b10      	ldr	r3, [pc, #64]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cb6:	691b      	ldr	r3, [r3, #16]
 8000cb8:	4a0f      	ldr	r2, [pc, #60]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000cbe:	6113      	str	r3, [r2, #16]

	// Set slave byte control
	//I2C2->CR1 |= I2C_CR1_SBC;

	// Enable Reload
	I2C2->CR2 |= I2C_CR2_AUTOEND;
 8000cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	4a0c      	ldr	r2, [pc, #48]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cc6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cca:	6053      	str	r3, [r2, #4]

	// Turn it to 7 bit addressing mode
	I2C2->CR2 &= ~I2C_CR2_ADD10;
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	4a09      	ldr	r2, [pc, #36]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000cd6:	6053      	str	r3, [r2, #4]
//	I2C2->CR1 |= I2C_CR1_ADDRIE;
//	I2C2->CR1 |= I2C_CR1_RXIE;
//	I2C2->CR1 |= I2C_CR1_TXIE;

	// Enable peripheral
	I2C2->CR1 |= I2C_CR1_PE;
 8000cd8:	4b07      	ldr	r3, [pc, #28]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a06      	ldr	r2, [pc, #24]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cde:	f043 0301 	orr.w	r3, r3, #1
 8000ce2:	6013      	str	r3, [r2, #0]

}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	48000400 	.word	0x48000400
 8000cf8:	40005800 	.word	0x40005800

08000cfc <i2c_transaction>:

uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len) {
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	603a      	str	r2, [r7, #0]
 8000d04:	461a      	mov	r2, r3
 8000d06:	4603      	mov	r3, r0
 8000d08:	71fb      	strb	r3, [r7, #7]
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	71bb      	strb	r3, [r7, #6]
 8000d0e:	4613      	mov	r3, r2
 8000d10:	717b      	strb	r3, [r7, #5]
	while ((I2C2->ISR & I2C_ISR_BUSY)) {}
 8000d12:	bf00      	nop
 8000d14:	4b4a      	ldr	r3, [pc, #296]	@ (8000e40 <i2c_transaction+0x144>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d1f9      	bne.n	8000d14 <i2c_transaction+0x18>
	I2C2->CR2 |= I2C_CR2_AUTOEND;
 8000d20:	4b47      	ldr	r3, [pc, #284]	@ (8000e40 <i2c_transaction+0x144>)
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	4a46      	ldr	r2, [pc, #280]	@ (8000e40 <i2c_transaction+0x144>)
 8000d26:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d2a:	6053      	str	r3, [r2, #4]
	I2C2->CR2 &= ~I2C_CR2_ADD10;
 8000d2c:	4b44      	ldr	r3, [pc, #272]	@ (8000e40 <i2c_transaction+0x144>)
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	4a43      	ldr	r2, [pc, #268]	@ (8000e40 <i2c_transaction+0x144>)
 8000d32:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000d36:	6053      	str	r3, [r2, #4]

	int count = 0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]

	// set amount of expecting bytes
	I2C2->CR2 &= ~I2C_CR2_NBYTES;
 8000d3c:	4b40      	ldr	r3, [pc, #256]	@ (8000e40 <i2c_transaction+0x144>)
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	4a3f      	ldr	r2, [pc, #252]	@ (8000e40 <i2c_transaction+0x144>)
 8000d42:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000d46:	6053      	str	r3, [r2, #4]
	I2C2->CR2 |= len << I2C_CR2_NBYTES_Pos;
 8000d48:	4b3d      	ldr	r3, [pc, #244]	@ (8000e40 <i2c_transaction+0x144>)
 8000d4a:	685a      	ldr	r2, [r3, #4]
 8000d4c:	797b      	ldrb	r3, [r7, #5]
 8000d4e:	041b      	lsls	r3, r3, #16
 8000d50:	493b      	ldr	r1, [pc, #236]	@ (8000e40 <i2c_transaction+0x144>)
 8000d52:	4313      	orrs	r3, r2
 8000d54:	604b      	str	r3, [r1, #4]

	// set device addr
	I2C2->CR2 &= ~I2C_CR2_SADD;
 8000d56:	4b3a      	ldr	r3, [pc, #232]	@ (8000e40 <i2c_transaction+0x144>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	4a39      	ldr	r2, [pc, #228]	@ (8000e40 <i2c_transaction+0x144>)
 8000d5c:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000d60:	f023 0303 	bic.w	r3, r3, #3
 8000d64:	6053      	str	r3, [r2, #4]
	I2C2->CR2 |= (address << 1);
 8000d66:	4b36      	ldr	r3, [pc, #216]	@ (8000e40 <i2c_transaction+0x144>)
 8000d68:	685a      	ldr	r2, [r3, #4]
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	4934      	ldr	r1, [pc, #208]	@ (8000e40 <i2c_transaction+0x144>)
 8000d70:	4313      	orrs	r3, r2
 8000d72:	604b      	str	r3, [r1, #4]

	// if dir == 0 then slave in receiver, else it is transmitter
	if (dir == 0) {
 8000d74:	79bb      	ldrb	r3, [r7, #6]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d120      	bne.n	8000dbc <i2c_transaction+0xc0>
		I2C2->CR2 &= ~(I2C_CR2_RD_WRN);
 8000d7a:	4b31      	ldr	r3, [pc, #196]	@ (8000e40 <i2c_transaction+0x144>)
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	4a30      	ldr	r2, [pc, #192]	@ (8000e40 <i2c_transaction+0x144>)
 8000d80:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000d84:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= I2C_CR2_START;
 8000d86:	4b2e      	ldr	r3, [pc, #184]	@ (8000e40 <i2c_transaction+0x144>)
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	4a2d      	ldr	r2, [pc, #180]	@ (8000e40 <i2c_transaction+0x144>)
 8000d8c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d90:	6053      	str	r3, [r2, #4]
		while (count < len) {
 8000d92:	e00e      	b.n	8000db2 <i2c_transaction+0xb6>
			// if TXIS = 1, then it it looking for something to be written the TXDR register
			if (I2C2->ISR & I2C_ISR_TXIS) {
 8000d94:	4b2a      	ldr	r3, [pc, #168]	@ (8000e40 <i2c_transaction+0x144>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	f003 0302 	and.w	r3, r3, #2
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d008      	beq.n	8000db2 <i2c_transaction+0xb6>
				I2C2->TXDR = *(data+count) & 0xFF;
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	683a      	ldr	r2, [r7, #0]
 8000da4:	4413      	add	r3, r2
 8000da6:	781a      	ldrb	r2, [r3, #0]
 8000da8:	4b25      	ldr	r3, [pc, #148]	@ (8000e40 <i2c_transaction+0x144>)
 8000daa:	629a      	str	r2, [r3, #40]	@ 0x28
				count++;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	3301      	adds	r3, #1
 8000db0:	60fb      	str	r3, [r7, #12]
		while (count < len) {
 8000db2:	797b      	ldrb	r3, [r7, #5]
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	429a      	cmp	r2, r3
 8000db8:	dbec      	blt.n	8000d94 <i2c_transaction+0x98>
 8000dba:	e03a      	b.n	8000e32 <i2c_transaction+0x136>
			}
		}
	}
	else if (dir == 1) {
 8000dbc:	79bb      	ldrb	r3, [r7, #6]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d137      	bne.n	8000e32 <i2c_transaction+0x136>
		// write register addr
		I2C2->CR2 &= ~(I2C_CR2_RD_WRN);
 8000dc2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e40 <i2c_transaction+0x144>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e40 <i2c_transaction+0x144>)
 8000dc8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000dcc:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= I2C_CR2_START;
 8000dce:	4b1c      	ldr	r3, [pc, #112]	@ (8000e40 <i2c_transaction+0x144>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	4a1b      	ldr	r2, [pc, #108]	@ (8000e40 <i2c_transaction+0x144>)
 8000dd4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000dd8:	6053      	str	r3, [r2, #4]
		while (!(I2C2->ISR & I2C_ISR_TXIS)) {}
 8000dda:	bf00      	nop
 8000ddc:	4b18      	ldr	r3, [pc, #96]	@ (8000e40 <i2c_transaction+0x144>)
 8000dde:	699b      	ldr	r3, [r3, #24]
 8000de0:	f003 0302 	and.w	r3, r3, #2
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d0f9      	beq.n	8000ddc <i2c_transaction+0xe0>
		I2C2->TXDR = data[0] & 0xFF;
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	781a      	ldrb	r2, [r3, #0]
 8000dec:	4b14      	ldr	r3, [pc, #80]	@ (8000e40 <i2c_transaction+0x144>)
 8000dee:	629a      	str	r2, [r3, #40]	@ 0x28

		// repeated start
		I2C2->CR2 |= (0x1 << I2C_CR2_RD_WRN_Pos);
 8000df0:	4b13      	ldr	r3, [pc, #76]	@ (8000e40 <i2c_transaction+0x144>)
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	4a12      	ldr	r2, [pc, #72]	@ (8000e40 <i2c_transaction+0x144>)
 8000df6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dfa:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= I2C_CR2_START;
 8000dfc:	4b10      	ldr	r3, [pc, #64]	@ (8000e40 <i2c_transaction+0x144>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	4a0f      	ldr	r2, [pc, #60]	@ (8000e40 <i2c_transaction+0x144>)
 8000e02:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e06:	6053      	str	r3, [r2, #4]
		while(count < len) {
 8000e08:	e00f      	b.n	8000e2a <i2c_transaction+0x12e>
			if (I2C2->ISR & I2C_ISR_RXNE) {
 8000e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e40 <i2c_transaction+0x144>)
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	f003 0304 	and.w	r3, r3, #4
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d009      	beq.n	8000e2a <i2c_transaction+0x12e>
				//data[count] = 0;
				data[count] = I2C2->RXDR & 0xFF;
 8000e16:	4b0a      	ldr	r3, [pc, #40]	@ (8000e40 <i2c_transaction+0x144>)
 8000e18:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	683a      	ldr	r2, [r7, #0]
 8000e1e:	4413      	add	r3, r2
 8000e20:	b2ca      	uxtb	r2, r1
 8000e22:	701a      	strb	r2, [r3, #0]

				count++;
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	3301      	adds	r3, #1
 8000e28:	60fb      	str	r3, [r7, #12]
		while(count < len) {
 8000e2a:	797b      	ldrb	r3, [r7, #5]
 8000e2c:	68fa      	ldr	r2, [r7, #12]
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	dbeb      	blt.n	8000e0a <i2c_transaction+0x10e>
	// Clear the stop flag
//	I2C2->ICR |= I2C_ICR_STOPCF;
	// clear out address by setting ADDRCF bit
//	I2C2->ISR |= I2C_ICR_ADDRCF;
	//I2C2->CR2 &= ~I2C2->CR2;
	return 0;
 8000e32:	2300      	movs	r3, #0
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3714      	adds	r7, #20
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	40005800 	.word	0x40005800

08000e44 <leds_init>:

/* Include memory map of our MCU */
#include <stm32l475xx.h>

void leds_init()
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  // Enable clock for GPIOA and GPIOB
  RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000e48:	4b32      	ldr	r3, [pc, #200]	@ (8000f14 <leds_init+0xd0>)
 8000e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4c:	4a31      	ldr	r2, [pc, #196]	@ (8000f14 <leds_init+0xd0>)
 8000e4e:	f043 0301 	orr.w	r3, r3, #1
 8000e52:	64d3      	str	r3, [r2, #76]	@ 0x4c
  RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000e54:	4b2f      	ldr	r3, [pc, #188]	@ (8000f14 <leds_init+0xd0>)
 8000e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e58:	4a2e      	ldr	r2, [pc, #184]	@ (8000f14 <leds_init+0xd0>)
 8000e5a:	f043 0302 	orr.w	r3, r3, #2
 8000e5e:	64d3      	str	r3, [r2, #76]	@ 0x4c


  /* Configure PA5 as an output by clearing all bits and setting the mode */
  GPIOA->MODER &= ~GPIO_MODER_MODE5;
 8000e60:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e6a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000e6e:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= GPIO_MODER_MODE5_0;
 8000e70:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e7e:	6013      	str	r3, [r2, #0]

  /* Configure PA5 as an output by clearing all bits and setting the mode */
  GPIOB->MODER &= ~GPIO_MODER_MODE14;
 8000e80:	4b25      	ldr	r3, [pc, #148]	@ (8000f18 <leds_init+0xd4>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a24      	ldr	r2, [pc, #144]	@ (8000f18 <leds_init+0xd4>)
 8000e86:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8000e8a:	6013      	str	r3, [r2, #0]
  GPIOB->MODER |= GPIO_MODER_MODE14_0;
 8000e8c:	4b22      	ldr	r3, [pc, #136]	@ (8000f18 <leds_init+0xd4>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a21      	ldr	r2, [pc, #132]	@ (8000f18 <leds_init+0xd4>)
 8000e92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e96:	6013      	str	r3, [r2, #0]

  /* Configure the GPIO output as push pull (transistor for high and low) */
  GPIOA->OTYPER &= ~GPIO_OTYPER_OT5;
 8000e98:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ea2:	f023 0320 	bic.w	r3, r3, #32
 8000ea6:	6053      	str	r3, [r2, #4]

  /* Configure the GPIO output as push pull (transistor for high and low) */
  GPIOB->OTYPER &= ~GPIO_OTYPER_OT14;
 8000ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f18 <leds_init+0xd4>)
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	4a1a      	ldr	r2, [pc, #104]	@ (8000f18 <leds_init+0xd4>)
 8000eae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000eb2:	6053      	str	r3, [r2, #4]

  /* Disable the internal pull-up and pull-down resistors */
  GPIOA->PUPDR &= GPIO_PUPDR_PUPD5;
 8000eb4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000eb8:	68db      	ldr	r3, [r3, #12]
 8000eba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ebe:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000ec2:	60d3      	str	r3, [r2, #12]

  /* Disable the internal pull-up and pull-down resistors */
  GPIOB->PUPDR &= GPIO_PUPDR_PUPD14;
 8000ec4:	4b14      	ldr	r3, [pc, #80]	@ (8000f18 <leds_init+0xd4>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	4a13      	ldr	r2, [pc, #76]	@ (8000f18 <leds_init+0xd4>)
 8000eca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000ece:	60d3      	str	r3, [r2, #12]

  /* Configure the GPIO to use **very high speed speed mode */
  GPIOA->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED5_Pos);
 8000ed0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000eda:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000ede:	6093      	str	r3, [r2, #8]

  /* Configure the GPIO to use **very high speed speed mode */
  GPIOB->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED5_Pos);
 8000ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8000f18 <leds_init+0xd4>)
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	4a0c      	ldr	r2, [pc, #48]	@ (8000f18 <leds_init+0xd4>)
 8000ee6:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000eea:	6093      	str	r3, [r2, #8]

  /* Turn off the LED */
  GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000eec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ef0:	695b      	ldr	r3, [r3, #20]
 8000ef2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ef6:	f023 0320 	bic.w	r3, r3, #32
 8000efa:	6153      	str	r3, [r2, #20]

  /* Turn off the LED */
  GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000efc:	4b06      	ldr	r3, [pc, #24]	@ (8000f18 <leds_init+0xd4>)
 8000efe:	695b      	ldr	r3, [r3, #20]
 8000f00:	4a05      	ldr	r2, [pc, #20]	@ (8000f18 <leds_init+0xd4>)
 8000f02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f06:	6153      	str	r3, [r2, #20]
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	40021000 	.word	0x40021000
 8000f18:	48000400 	.word	0x48000400

08000f1c <leds_set>:

void leds_set(uint8_t led)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
	// Turn on corresponding LEDs depending on the value given
	if (led & 1) {
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	f003 0301 	and.w	r3, r3, #1
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d008      	beq.n	8000f42 <leds_set+0x26>
		GPIOA->ODR |= GPIO_ODR_OD5;
 8000f30:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f3a:	f043 0320 	orr.w	r3, r3, #32
 8000f3e:	6153      	str	r3, [r2, #20]
 8000f40:	e007      	b.n	8000f52 <leds_set+0x36>
	}
	else {
		GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000f42:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f46:	695b      	ldr	r3, [r3, #20]
 8000f48:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f4c:	f023 0320 	bic.w	r3, r3, #32
 8000f50:	6153      	str	r3, [r2, #20]
	}
	if (led & 2) {
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	f003 0302 	and.w	r3, r3, #2
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d006      	beq.n	8000f6a <leds_set+0x4e>
		GPIOB->ODR |= GPIO_ODR_OD14;
 8000f5c:	4b09      	ldr	r3, [pc, #36]	@ (8000f84 <leds_set+0x68>)
 8000f5e:	695b      	ldr	r3, [r3, #20]
 8000f60:	4a08      	ldr	r2, [pc, #32]	@ (8000f84 <leds_set+0x68>)
 8000f62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f66:	6153      	str	r3, [r2, #20]
	}
	else {
		GPIOB->ODR &= ~GPIO_ODR_OD14;
	}

}
 8000f68:	e005      	b.n	8000f76 <leds_set+0x5a>
		GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000f6a:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <leds_set+0x68>)
 8000f6c:	695b      	ldr	r3, [r3, #20]
 8000f6e:	4a05      	ldr	r2, [pc, #20]	@ (8000f84 <leds_set+0x68>)
 8000f70:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f74:	6153      	str	r3, [r2, #20]
}
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	48000400 	.word	0x48000400

08000f88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	db0b      	blt.n	8000fb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	f003 021f 	and.w	r2, r3, #31
 8000fa0:	4907      	ldr	r1, [pc, #28]	@ (8000fc0 <__NVIC_EnableIRQ+0x38>)
 8000fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa6:	095b      	lsrs	r3, r3, #5
 8000fa8:	2001      	movs	r0, #1
 8000faa:	fa00 f202 	lsl.w	r2, r0, r2
 8000fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fb2:	bf00      	nop
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	e000e100 	.word	0xe000e100

08000fc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	6039      	str	r1, [r7, #0]
 8000fce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	db0a      	blt.n	8000fee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	b2da      	uxtb	r2, r3
 8000fdc:	490c      	ldr	r1, [pc, #48]	@ (8001010 <__NVIC_SetPriority+0x4c>)
 8000fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe2:	0112      	lsls	r2, r2, #4
 8000fe4:	b2d2      	uxtb	r2, r2
 8000fe6:	440b      	add	r3, r1
 8000fe8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fec:	e00a      	b.n	8001004 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	b2da      	uxtb	r2, r3
 8000ff2:	4908      	ldr	r1, [pc, #32]	@ (8001014 <__NVIC_SetPriority+0x50>)
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	f003 030f 	and.w	r3, r3, #15
 8000ffa:	3b04      	subs	r3, #4
 8000ffc:	0112      	lsls	r2, r2, #4
 8000ffe:	b2d2      	uxtb	r2, r2
 8001000:	440b      	add	r3, r1
 8001002:	761a      	strb	r2, [r3, #24]
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	e000e100 	.word	0xe000e100
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <lptim_init>:
 *      Author: phillip
 */

#include "lptimer.h"

void lptim_init(LPTIM_TypeDef* lptim) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
	// Set up the LSI clock
	RCC->CIER |= RCC_CIER_LSIRDYIE;
 8001020:	4b3d      	ldr	r3, [pc, #244]	@ (8001118 <lptim_init+0x100>)
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	4a3c      	ldr	r2, [pc, #240]	@ (8001118 <lptim_init+0x100>)
 8001026:	f043 0301 	orr.w	r3, r3, #1
 800102a:	6193      	str	r3, [r2, #24]
	RCC->CSR |= RCC_CSR_LSION;
 800102c:	4b3a      	ldr	r3, [pc, #232]	@ (8001118 <lptim_init+0x100>)
 800102e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001032:	4a39      	ldr	r2, [pc, #228]	@ (8001118 <lptim_init+0x100>)
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
	while((RCC->CSR & RCC_CSR_LSIRDY) == 0) {}
 800103c:	bf00      	nop
 800103e:	4b36      	ldr	r3, [pc, #216]	@ (8001118 <lptim_init+0x100>)
 8001040:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001044:	f003 0302 	and.w	r3, r3, #2
 8001048:	2b00      	cmp	r3, #0
 800104a:	d0f8      	beq.n	800103e <lptim_init+0x26>

	// Select the LSI clock for the LPTIM1
	RCC->CCIPR &= ~RCC_CCIPR_LPTIM1SEL;
 800104c:	4b32      	ldr	r3, [pc, #200]	@ (8001118 <lptim_init+0x100>)
 800104e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001052:	4a31      	ldr	r2, [pc, #196]	@ (8001118 <lptim_init+0x100>)
 8001054:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8001058:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	RCC->CCIPR |= RCC_CCIPR_LPTIM1SEL_0;
 800105c:	4b2e      	ldr	r3, [pc, #184]	@ (8001118 <lptim_init+0x100>)
 800105e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001062:	4a2d      	ldr	r2, [pc, #180]	@ (8001118 <lptim_init+0x100>)
 8001064:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001068:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

	// Set up the Low Power Timer
	NVIC_EnableIRQ(LPTIM1_IRQn);
 800106c:	2041      	movs	r0, #65	@ 0x41
 800106e:	f7ff ff8b 	bl	8000f88 <__NVIC_EnableIRQ>
	NVIC_SetPriority(LPTIM1_IRQn,1);
 8001072:	2101      	movs	r1, #1
 8001074:	2041      	movs	r0, #65	@ 0x41
 8001076:	f7ff ffa5 	bl	8000fc4 <__NVIC_SetPriority>

	RCC->APB1ENR1 |= RCC_APB1ENR1_LPTIM1EN;
 800107a:	4b27      	ldr	r3, [pc, #156]	@ (8001118 <lptim_init+0x100>)
 800107c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800107e:	4a26      	ldr	r2, [pc, #152]	@ (8001118 <lptim_init+0x100>)
 8001080:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001084:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_LPTIM1RST;
 8001086:	4b24      	ldr	r3, [pc, #144]	@ (8001118 <lptim_init+0x100>)
 8001088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800108a:	4a23      	ldr	r2, [pc, #140]	@ (8001118 <lptim_init+0x100>)
 800108c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001090:	6393      	str	r3, [r2, #56]	@ 0x38
	RCC->APB1SMENR1 |= RCC_APB1SMENR1_LPTIM1SMEN;
 8001092:	4b21      	ldr	r3, [pc, #132]	@ (8001118 <lptim_init+0x100>)
 8001094:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001096:	4a20      	ldr	r2, [pc, #128]	@ (8001118 <lptim_init+0x100>)
 8001098:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800109c:	6793      	str	r3, [r2, #120]	@ 0x78

	// enable interrupts from auto reload match
	lptim->IER |= LPTIM_IER_ARRMIE;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f043 0202 	orr.w	r2, r3, #2
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	609a      	str	r2, [r3, #8]
	lptim->CFGR &= ~LPTIM_CFGR_CKSEL;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	f023 0201 	bic.w	r2, r3, #1
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	60da      	str	r2, [r3, #12]
	// Set the Prescaler
	lptim->CFGR &= ~LPTIM_CFGR_PRESC;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	68db      	ldr	r3, [r3, #12]
 80010ba:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	60da      	str	r2, [r3, #12]
	lptim->CFGR |= LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_2;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	f443 6260 	orr.w	r2, r3, #3584	@ 0xe00
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	60da      	str	r2, [r3, #12]

	lptim->CFGR &= ~LPTIM_CFGR_TRIGEN;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	60da      	str	r2, [r3, #12]
	lptim->CR |= LPTIM_CR_CNTSTRT;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	691b      	ldr	r3, [r3, #16]
 80010de:	f043 0204 	orr.w	r2, r3, #4
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	611a      	str	r2, [r3, #16]
	lptim->CR &= ~LPTIM_CR_SNGSTRT;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	691b      	ldr	r3, [r3, #16]
 80010ea:	f023 0202 	bic.w	r2, r3, #2
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	611a      	str	r2, [r3, #16]


	// enable after doing ier and cfgr and need to wait 2 clock cycles
	lptim->CR |= LPTIM_CR_ENABLE;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	691b      	ldr	r3, [r3, #16]
 80010f6:	f043 0201 	orr.w	r2, r3, #1
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	611a      	str	r2, [r3, #16]
	while((lptim->CR & LPTIM_CR_ENABLE) != 0) {}
 80010fe:	bf00      	nop
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	691b      	ldr	r3, [r3, #16]
 8001104:	f003 0301 	and.w	r3, r3, #1
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f9      	bne.n	8001100 <lptim_init+0xe8>
}
 800110c:	bf00      	nop
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40021000 	.word	0x40021000

0800111c <lptim_reset>:

void lptim_reset(LPTIM_TypeDef* lptim) {
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	lptim->CNT &= ~LPTIM_CNT_CNT;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	69db      	ldr	r3, [r3, #28]
 8001128:	0c1b      	lsrs	r3, r3, #16
 800112a:	041b      	lsls	r3, r3, #16
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	61d3      	str	r3, [r2, #28]
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <lptim_set_sec>:

void lptim_set_sec(LPTIM_TypeDef* lptim, uint16_t period_sec) {
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	460b      	mov	r3, r1
 8001146:	807b      	strh	r3, [r7, #2]
	lptim->CNT &= ~LPTIM_CNT_CNT;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	69db      	ldr	r3, [r3, #28]
 800114c:	0c1b      	lsrs	r3, r3, #16
 800114e:	041b      	lsls	r3, r3, #16
 8001150:	687a      	ldr	r2, [r7, #4]
 8001152:	61d3      	str	r3, [r2, #28]
	lptim->CMP = 30000;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f247 5230 	movw	r2, #30000	@ 0x7530
 800115a:	615a      	str	r2, [r3, #20]
	lptim->ARR = period_sec * 256;
 800115c:	887b      	ldrh	r3, [r7, #2]
 800115e:	021b      	lsls	r3, r3, #8
 8001160:	461a      	mov	r2, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	619a      	str	r2, [r3, #24]
}
 8001166:	bf00      	nop
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
	...

08001174 <__NVIC_EnableIRQ>:
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800117e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001182:	2b00      	cmp	r3, #0
 8001184:	db0b      	blt.n	800119e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	f003 021f 	and.w	r2, r3, #31
 800118c:	4907      	ldr	r1, [pc, #28]	@ (80011ac <__NVIC_EnableIRQ+0x38>)
 800118e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001192:	095b      	lsrs	r3, r3, #5
 8001194:	2001      	movs	r0, #1
 8001196:	fa00 f202 	lsl.w	r2, r0, r2
 800119a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	e000e100 	.word	0xe000e100

080011b0 <__NVIC_SetPriority>:
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	6039      	str	r1, [r7, #0]
 80011ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	db0a      	blt.n	80011da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	490c      	ldr	r1, [pc, #48]	@ (80011fc <__NVIC_SetPriority+0x4c>)
 80011ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ce:	0112      	lsls	r2, r2, #4
 80011d0:	b2d2      	uxtb	r2, r2
 80011d2:	440b      	add	r3, r1
 80011d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80011d8:	e00a      	b.n	80011f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	4908      	ldr	r1, [pc, #32]	@ (8001200 <__NVIC_SetPriority+0x50>)
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	f003 030f 	and.w	r3, r3, #15
 80011e6:	3b04      	subs	r3, #4
 80011e8:	0112      	lsls	r2, r2, #4
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	440b      	add	r3, r1
 80011ee:	761a      	strb	r2, [r3, #24]
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	e000e100 	.word	0xe000e100
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <lsm6dsl_init>:
#define WAKE_UP_DUR 0x5C
#define WAKE_UP_THS 0x5B
#define TAP_CFG 0x58
#define MD1_CFG 0x5E

void lsm6dsl_init() {
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
	i2c_init();
 800120a:	f7ff fca3 	bl	8000b54 <i2c_init>
//	uint8_t data[2] = {CTRL1_XL, 0x60};
//	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
//	data[0] = INT1_CTRL;
//	data[1] = 0x01;
//	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
	uint8_t data[2] = {CTRL1_XL, 0x60};
 800120e:	f246 0310 	movw	r3, #24592	@ 0x6010
 8001212:	80bb      	strh	r3, [r7, #4]
	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
 8001214:	1d3a      	adds	r2, r7, #4
 8001216:	2302      	movs	r3, #2
 8001218:	2100      	movs	r1, #0
 800121a:	206a      	movs	r0, #106	@ 0x6a
 800121c:	f7ff fd6e 	bl	8000cfc <i2c_transaction>
	data[0] = INT1_CTRL;
 8001220:	230d      	movs	r3, #13
 8001222:	713b      	strb	r3, [r7, #4]
	data[1] = 0x41;
 8001224:	2341      	movs	r3, #65	@ 0x41
 8001226:	717b      	strb	r3, [r7, #5]
	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
 8001228:	1d3a      	adds	r2, r7, #4
 800122a:	2302      	movs	r3, #2
 800122c:	2100      	movs	r1, #0
 800122e:	206a      	movs	r0, #106	@ 0x6a
 8001230:	f7ff fd64 	bl	8000cfc <i2c_transaction>

	RCC->AHB2ENR |= RCC_AHB2ENR_GPIODEN;
 8001234:	4b37      	ldr	r3, [pc, #220]	@ (8001314 <lsm6dsl_init+0x110>)
 8001236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001238:	4a36      	ldr	r2, [pc, #216]	@ (8001314 <lsm6dsl_init+0x110>)
 800123a:	f043 0308 	orr.w	r3, r3, #8
 800123e:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8001240:	4b34      	ldr	r3, [pc, #208]	@ (8001314 <lsm6dsl_init+0x110>)
 8001242:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001244:	4a33      	ldr	r2, [pc, #204]	@ (8001314 <lsm6dsl_init+0x110>)
 8001246:	f043 0301 	orr.w	r3, r3, #1
 800124a:	6613      	str	r3, [r2, #96]	@ 0x60

	// Clear mode bits (and also set to input mode 00)
	GPIOD->MODER &= ~(GPIO_MODER_MODE11_Msk);
 800124c:	4b32      	ldr	r3, [pc, #200]	@ (8001318 <lsm6dsl_init+0x114>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a31      	ldr	r2, [pc, #196]	@ (8001318 <lsm6dsl_init+0x114>)
 8001252:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001256:	6013      	str	r3, [r2, #0]
	GPIOD->PUPDR &= ~(GPIO_PUPDR_PUPD11_Msk);
 8001258:	4b2f      	ldr	r3, [pc, #188]	@ (8001318 <lsm6dsl_init+0x114>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	4a2e      	ldr	r2, [pc, #184]	@ (8001318 <lsm6dsl_init+0x114>)
 800125e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001262:	60d3      	str	r3, [r2, #12]
	GPIOD->PUPDR |= (GPIO_PUPDR_PUPD11_1);
 8001264:	4b2c      	ldr	r3, [pc, #176]	@ (8001318 <lsm6dsl_init+0x114>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	4a2b      	ldr	r2, [pc, #172]	@ (8001318 <lsm6dsl_init+0x114>)
 800126a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800126e:	60d3      	str	r3, [r2, #12]

	SYSCFG->EXTICR[2] |= SYSCFG_EXTICR3_EXTI11_PD;
 8001270:	4b2a      	ldr	r3, [pc, #168]	@ (800131c <lsm6dsl_init+0x118>)
 8001272:	691b      	ldr	r3, [r3, #16]
 8001274:	4a29      	ldr	r2, [pc, #164]	@ (800131c <lsm6dsl_init+0x118>)
 8001276:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 800127a:	6113      	str	r3, [r2, #16]
	EXTI->IMR1 |= EXTI_IMR1_IM11;
 800127c:	4b28      	ldr	r3, [pc, #160]	@ (8001320 <lsm6dsl_init+0x11c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a27      	ldr	r2, [pc, #156]	@ (8001320 <lsm6dsl_init+0x11c>)
 8001282:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001286:	6013      	str	r3, [r2, #0]
	EXTI->RTSR1 |= EXTI_RTSR1_RT11;
 8001288:	4b25      	ldr	r3, [pc, #148]	@ (8001320 <lsm6dsl_init+0x11c>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	4a24      	ldr	r2, [pc, #144]	@ (8001320 <lsm6dsl_init+0x11c>)
 800128e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001292:	6093      	str	r3, [r2, #8]
	EXTI->FTSR1 |= EXTI_FTSR1_FT11;
 8001294:	4b22      	ldr	r3, [pc, #136]	@ (8001320 <lsm6dsl_init+0x11c>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	4a21      	ldr	r2, [pc, #132]	@ (8001320 <lsm6dsl_init+0x11c>)
 800129a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800129e:	60d3      	str	r3, [r2, #12]
	EXTI->PR1 |= EXTI_PR1_PIF11;
 80012a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001320 <lsm6dsl_init+0x11c>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	4a1e      	ldr	r2, [pc, #120]	@ (8001320 <lsm6dsl_init+0x11c>)
 80012a6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012aa:	6153      	str	r3, [r2, #20]

	NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012ac:	2028      	movs	r0, #40	@ 0x28
 80012ae:	f7ff ff61 	bl	8001174 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI15_10_IRQn, 0); // Adjust priority as needed
 80012b2:	2100      	movs	r1, #0
 80012b4:	2028      	movs	r0, #40	@ 0x28
 80012b6:	f7ff ff7b 	bl	80011b0 <__NVIC_SetPriority>

	data[0] = TAP_CFG;
 80012ba:	2358      	movs	r3, #88	@ 0x58
 80012bc:	713b      	strb	r3, [r7, #4]
	data[1] = 0x90;
 80012be:	2390      	movs	r3, #144	@ 0x90
 80012c0:	717b      	strb	r3, [r7, #5]
	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
 80012c2:	1d3a      	adds	r2, r7, #4
 80012c4:	2302      	movs	r3, #2
 80012c6:	2100      	movs	r1, #0
 80012c8:	206a      	movs	r0, #106	@ 0x6a
 80012ca:	f7ff fd17 	bl	8000cfc <i2c_transaction>

	data[0] = WAKE_UP_DUR;
 80012ce:	235c      	movs	r3, #92	@ 0x5c
 80012d0:	713b      	strb	r3, [r7, #4]
	data[1] = 0x00;
 80012d2:	2300      	movs	r3, #0
 80012d4:	717b      	strb	r3, [r7, #5]
	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
 80012d6:	1d3a      	adds	r2, r7, #4
 80012d8:	2302      	movs	r3, #2
 80012da:	2100      	movs	r1, #0
 80012dc:	206a      	movs	r0, #106	@ 0x6a
 80012de:	f7ff fd0d 	bl	8000cfc <i2c_transaction>
	data[0] = WAKE_UP_THS;
 80012e2:	235b      	movs	r3, #91	@ 0x5b
 80012e4:	713b      	strb	r3, [r7, #4]
	data[1] = 0x02;
 80012e6:	2302      	movs	r3, #2
 80012e8:	717b      	strb	r3, [r7, #5]
	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
 80012ea:	1d3a      	adds	r2, r7, #4
 80012ec:	2302      	movs	r3, #2
 80012ee:	2100      	movs	r1, #0
 80012f0:	206a      	movs	r0, #106	@ 0x6a
 80012f2:	f7ff fd03 	bl	8000cfc <i2c_transaction>

	data[0] = MD1_CFG;
 80012f6:	235e      	movs	r3, #94	@ 0x5e
 80012f8:	713b      	strb	r3, [r7, #4]
	data[1] = 0x20;
 80012fa:	2320      	movs	r3, #32
 80012fc:	717b      	strb	r3, [r7, #5]
	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
 80012fe:	1d3a      	adds	r2, r7, #4
 8001300:	2302      	movs	r3, #2
 8001302:	2100      	movs	r1, #0
 8001304:	206a      	movs	r0, #106	@ 0x6a
 8001306:	f7ff fcf9 	bl	8000cfc <i2c_transaction>

//	data[0] = CTRL8_XL;
//	data[1] = 0x11 << 5;
//	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
//	printf("lsm6dsl init done\n");
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40021000 	.word	0x40021000
 8001318:	48000c00 	.word	0x48000c00
 800131c:	40010000 	.word	0x40010000
 8001320:	40010400 	.word	0x40010400

08001324 <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
	uint8_t data = STATUS_REG;
 8001330:	231e      	movs	r3, #30
 8001332:	75fb      	strb	r3, [r7, #23]
	while (data & 0x1) {
 8001334:	e00d      	b.n	8001352 <lsm6dsl_read_xyz+0x2e>
		printf("checking status reg %d \n", data);
 8001336:	7dfb      	ldrb	r3, [r7, #23]
 8001338:	4619      	mov	r1, r3
 800133a:	4833      	ldr	r0, [pc, #204]	@ (8001408 <lsm6dsl_read_xyz+0xe4>)
 800133c:	f002 fe66 	bl	800400c <iprintf>
		data = STATUS_REG;
 8001340:	231e      	movs	r3, #30
 8001342:	75fb      	strb	r3, [r7, #23]
		i2c_transaction(LSM6DSL_ADDR, 1, &data, 1);
 8001344:	f107 0217 	add.w	r2, r7, #23
 8001348:	2301      	movs	r3, #1
 800134a:	2101      	movs	r1, #1
 800134c:	206a      	movs	r0, #106	@ 0x6a
 800134e:	f7ff fcd5 	bl	8000cfc <i2c_transaction>
	while (data & 0x1) {
 8001352:	7dfb      	ldrb	r3, [r7, #23]
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1ec      	bne.n	8001336 <lsm6dsl_read_xyz+0x12>
	}
	uint8_t xl = OUTX_L_XL;
 800135c:	2328      	movs	r3, #40	@ 0x28
 800135e:	75bb      	strb	r3, [r7, #22]
	i2c_transaction(LSM6DSL_ADDR, 1, &xl, 1);
 8001360:	f107 0216 	add.w	r2, r7, #22
 8001364:	2301      	movs	r3, #1
 8001366:	2101      	movs	r1, #1
 8001368:	206a      	movs	r0, #106	@ 0x6a
 800136a:	f7ff fcc7 	bl	8000cfc <i2c_transaction>
	//printf("xl: %d ", xl);
	uint8_t xh = OUTX_H_XL;
 800136e:	2329      	movs	r3, #41	@ 0x29
 8001370:	757b      	strb	r3, [r7, #21]
	i2c_transaction(LSM6DSL_ADDR, 1, &xh, 1);
 8001372:	f107 0215 	add.w	r2, r7, #21
 8001376:	2301      	movs	r3, #1
 8001378:	2101      	movs	r1, #1
 800137a:	206a      	movs	r0, #106	@ 0x6a
 800137c:	f7ff fcbe 	bl	8000cfc <i2c_transaction>
	//printf("xh: %d \n", xh);
	uint8_t yl = OUTY_L_XL;
 8001380:	232a      	movs	r3, #42	@ 0x2a
 8001382:	753b      	strb	r3, [r7, #20]
	i2c_transaction(LSM6DSL_ADDR, 1, &yl, 1);
 8001384:	f107 0214 	add.w	r2, r7, #20
 8001388:	2301      	movs	r3, #1
 800138a:	2101      	movs	r1, #1
 800138c:	206a      	movs	r0, #106	@ 0x6a
 800138e:	f7ff fcb5 	bl	8000cfc <i2c_transaction>
	//printf("yl: %d \n", yl);
	uint8_t yh = OUTY_H_XL;
 8001392:	232b      	movs	r3, #43	@ 0x2b
 8001394:	74fb      	strb	r3, [r7, #19]
	i2c_transaction(LSM6DSL_ADDR, 1, &yh, 1);
 8001396:	f107 0213 	add.w	r2, r7, #19
 800139a:	2301      	movs	r3, #1
 800139c:	2101      	movs	r1, #1
 800139e:	206a      	movs	r0, #106	@ 0x6a
 80013a0:	f7ff fcac 	bl	8000cfc <i2c_transaction>
	//printf("yh: %d \n", yh);
	uint8_t zl = OUTZ_L_XL;
 80013a4:	232c      	movs	r3, #44	@ 0x2c
 80013a6:	74bb      	strb	r3, [r7, #18]
	i2c_transaction(LSM6DSL_ADDR, 1, &zl, 1);
 80013a8:	f107 0212 	add.w	r2, r7, #18
 80013ac:	2301      	movs	r3, #1
 80013ae:	2101      	movs	r1, #1
 80013b0:	206a      	movs	r0, #106	@ 0x6a
 80013b2:	f7ff fca3 	bl	8000cfc <i2c_transaction>
	//printf("zl: %d \n", zl);
	uint8_t zh = OUTZ_H_XL;
 80013b6:	232d      	movs	r3, #45	@ 0x2d
 80013b8:	747b      	strb	r3, [r7, #17]
	i2c_transaction(LSM6DSL_ADDR, 1, &zh, 1);
 80013ba:	f107 0211 	add.w	r2, r7, #17
 80013be:	2301      	movs	r3, #1
 80013c0:	2101      	movs	r1, #1
 80013c2:	206a      	movs	r0, #106	@ 0x6a
 80013c4:	f7ff fc9a 	bl	8000cfc <i2c_transaction>
	//printf("zh: %d \n", zh);
	*x = xh << 8 | xl;
 80013c8:	7d7b      	ldrb	r3, [r7, #21]
 80013ca:	021b      	lsls	r3, r3, #8
 80013cc:	b21a      	sxth	r2, r3
 80013ce:	7dbb      	ldrb	r3, [r7, #22]
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	4313      	orrs	r3, r2
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	801a      	strh	r2, [r3, #0]
	*y = yh << 8 | yl;
 80013da:	7cfb      	ldrb	r3, [r7, #19]
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7d3b      	ldrb	r3, [r7, #20]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21a      	sxth	r2, r3
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	801a      	strh	r2, [r3, #0]
	*z = zh << 8 | zl;
 80013ec:	7c7b      	ldrb	r3, [r7, #17]
 80013ee:	021b      	lsls	r3, r3, #8
 80013f0:	b21a      	sxth	r2, r3
 80013f2:	7cbb      	ldrb	r3, [r7, #18]
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	4313      	orrs	r3, r2
 80013f8:	b21a      	sxth	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	801a      	strh	r2, [r3, #0]
}
 80013fe:	bf00      	nop
 8001400:	3718      	adds	r7, #24
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	08004f88 	.word	0x08004f88

0800140c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001414:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001418:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800141c:	f003 0301 	and.w	r3, r3, #1
 8001420:	2b00      	cmp	r3, #0
 8001422:	d013      	beq.n	800144c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001424:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001428:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800142c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001430:	2b00      	cmp	r3, #0
 8001432:	d00b      	beq.n	800144c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001434:	e000      	b.n	8001438 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001436:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001438:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d0f9      	beq.n	8001436 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001442:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	b2d2      	uxtb	r2, r2
 800144a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800144c:	687b      	ldr	r3, [r7, #4]
}
 800144e:	4618      	mov	r0, r3
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr

0800145a <_write>:
int dataAvailable = 0;

SPI_HandleTypeDef hspi3;

// Redefine the libc _write() function so you can use printf in your code
int _write(int file, char *ptr, int len) {
 800145a:	b580      	push	{r7, lr}
 800145c:	b086      	sub	sp, #24
 800145e:	af00      	add	r7, sp, #0
 8001460:	60f8      	str	r0, [r7, #12]
 8001462:	60b9      	str	r1, [r7, #8]
 8001464:	607a      	str	r2, [r7, #4]
    int i = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
    for (i = 0; i < len; i++) {
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
 800146e:	e009      	b.n	8001484 <_write+0x2a>
        ITM_SendChar(*ptr++);
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	1c5a      	adds	r2, r3, #1
 8001474:	60ba      	str	r2, [r7, #8]
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff ffc7 	bl	800140c <ITM_SendChar>
    for (i = 0; i < len; i++) {
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	3301      	adds	r3, #1
 8001482:	617b      	str	r3, [r7, #20]
 8001484:	697a      	ldr	r2, [r7, #20]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	429a      	cmp	r2, r3
 800148a:	dbf1      	blt.n	8001470 <_write+0x16>
    }
    return len;
 800148c:	687b      	ldr	r3, [r7, #4]
}
 800148e:	4618      	mov	r0, r3
 8001490:	3718      	adds	r7, #24
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800149e:	f000 fc82 	bl	8001da6 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80014a2:	f000 f9dd 	bl	8001860 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a6:	f000 fa5f 	bl	8001968 <MX_GPIO_Init>
  MX_SPI3_Init();
 80014aa:	f000 fa1f 	bl	80018ec <MX_SPI3_Init>

  // Our peripheral configurables
  leds_init();
 80014ae:	f7ff fcc9 	bl	8000e44 <leds_init>
  lptim_init(LPTIM1);
 80014b2:	4839      	ldr	r0, [pc, #228]	@ (8001598 <main+0x100>)
 80014b4:	f7ff fdb0 	bl	8001018 <lptim_init>
  lptim_set_sec(LPTIM1, 1);
 80014b8:	2101      	movs	r1, #1
 80014ba:	4837      	ldr	r0, [pc, #220]	@ (8001598 <main+0x100>)
 80014bc:	f7ff fe3e 	bl	800113c <lptim_set_sec>
//  timer_init(TIM2);
//  timer_init(TIM3);
//  timer_set_ms(TIM3, 10000); // 10 second delay
//  timer_set_ms(TIM2, 7000);

  lsm6dsl_init();
 80014c0:	f7ff fea0 	bl	8001204 <lsm6dsl_init>
//  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
//  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);

  //RESET BLE MODULE
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 80014c4:	2200      	movs	r2, #0
 80014c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ce:	f000 fff7 	bl	80024c0 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80014d2:	200a      	movs	r0, #10
 80014d4:	f000 fcdc 	bl	8001e90 <HAL_Delay>
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 80014d8:	2201      	movs	r2, #1
 80014da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014e2:	f000 ffed 	bl	80024c0 <HAL_GPIO_WritePin>

  ble_init();
 80014e6:	f7fe fec3 	bl	8000270 <ble_init>

  HAL_Delay(10);
 80014ea:	200a      	movs	r0, #10
 80014ec:	f000 fcd0 	bl	8001e90 <HAL_Delay>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80014f0:	b662      	cpsie	i
}
 80014f2:	bf00      	nop
  __enable_irq();

  uint8_t nonDiscoverable = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	71fb      	strb	r3, [r7, #7]

  int16_t prev_xyz[3] = {0,0,0};
 80014f8:	2300      	movs	r3, #0
 80014fa:	803b      	strh	r3, [r7, #0]
 80014fc:	2300      	movs	r3, #0
 80014fe:	807b      	strh	r3, [r7, #2]
 8001500:	2300      	movs	r3, #0
 8001502:	80bb      	strh	r3, [r7, #4]


  while (1)
  {
	  RCC->CR &= ~RCC_CR_MSIRANGE;
 8001504:	4b25      	ldr	r3, [pc, #148]	@ (800159c <main+0x104>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a24      	ldr	r2, [pc, #144]	@ (800159c <main+0x104>)
 800150a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800150e:	6013      	str	r3, [r2, #0]
	  RCC->CR |= RCC_CR_MSIRANGE_0;
 8001510:	4b22      	ldr	r3, [pc, #136]	@ (800159c <main+0x104>)
 8001512:	4a22      	ldr	r2, [pc, #136]	@ (800159c <main+0x104>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	6013      	str	r3, [r2, #0]
//	  timer_set_presc(TIM2, 99);
//	  timer_set_presc(TIM3, 99);
	  PWR->CR1 |= PWR_CR1_LPR;
 8001518:	4b21      	ldr	r3, [pc, #132]	@ (80015a0 <main+0x108>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a20      	ldr	r2, [pc, #128]	@ (80015a0 <main+0x108>)
 800151e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001522:	6013      	str	r3, [r2, #0]

	  if(!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d122      	bne.n	8001570 <main+0xd8>
 800152a:	2140      	movs	r1, #64	@ 0x40
 800152c:	481d      	ldr	r0, [pc, #116]	@ (80015a4 <main+0x10c>)
 800152e:	f000 ffaf 	bl	8002490 <HAL_GPIO_ReadPin>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d01b      	beq.n	8001570 <main+0xd8>
		  PWR->CR1 &= ~PWR_CR1_LPR;
 8001538:	4b19      	ldr	r3, [pc, #100]	@ (80015a0 <main+0x108>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a18      	ldr	r2, [pc, #96]	@ (80015a0 <main+0x108>)
 800153e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001542:	6013      	str	r3, [r2, #0]
		  while ((PWR->SR2 & PWR_SR2_REGLPF) != 0) {}
 8001544:	bf00      	nop
 8001546:	4b16      	ldr	r3, [pc, #88]	@ (80015a0 <main+0x108>)
 8001548:	695b      	ldr	r3, [r3, #20]
 800154a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800154e:	2b00      	cmp	r3, #0
 8001550:	d1f9      	bne.n	8001546 <main+0xae>
		  RCC->CR &= ~RCC_CR_MSIRANGE;
 8001552:	4b12      	ldr	r3, [pc, #72]	@ (800159c <main+0x104>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a11      	ldr	r2, [pc, #68]	@ (800159c <main+0x104>)
 8001558:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800155c:	6013      	str	r3, [r2, #0]
		  RCC->CR |= RCC_CR_MSIRANGE_7;
 800155e:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <main+0x104>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a0e      	ldr	r2, [pc, #56]	@ (800159c <main+0x104>)
 8001564:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001568:	6013      	str	r3, [r2, #0]
//		  timer_set_presc(TIM2, 7999);
//		  timer_set_presc(TIM3, 7999);
//		  ble_init();
		  catchBLE();
 800156a:	f7ff f897 	bl	800069c <catchBLE>
 800156e:	e00a      	b.n	8001586 <main+0xee>
	  }else{
		  if (checkAccel) {
 8001570:	4b0d      	ldr	r3, [pc, #52]	@ (80015a8 <main+0x110>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d006      	beq.n	8001586 <main+0xee>
			  you_lost_it(prev_xyz);
 8001578:	463b      	mov	r3, r7
 800157a:	4618      	mov	r0, r3
 800157c:	f000 f816 	bl	80015ac <you_lost_it>
//			  new_lost_it();
			  checkAccel = 0;
 8001580:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <main+0x110>)
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
//	  if using STOP mode then you have to use an EXTI from accelerometer?
//	  PWR->CR1 |= PWR_CR1_LPMS_STOP2;
//	  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
	  // Wait for interrupt, only uncomment if low power is needed
//	  __enable_irq();
	  HAL_SuspendTick();
 8001586:	f000 fca7 	bl	8001ed8 <HAL_SuspendTick>
//	  PWR->CR1 |= PWR_CR1_LPMS_STOP2;
//	  __WFI();
	  HAL_PWREx_EnterSTOP2Mode(PWR_SLEEPENTRY_WFI);
 800158a:	2001      	movs	r0, #1
 800158c:	f001 f82c 	bl	80025e8 <HAL_PWREx_EnterSTOP2Mode>
//	  leds_set(1);
	  HAL_ResumeTick();
 8001590:	f000 fcb2 	bl	8001ef8 <HAL_ResumeTick>
	  RCC->CR &= ~RCC_CR_MSIRANGE;
 8001594:	e7b6      	b.n	8001504 <main+0x6c>
 8001596:	bf00      	nop
 8001598:	40007c00 	.word	0x40007c00
 800159c:	40021000 	.word	0x40021000
 80015a0:	40007000 	.word	0x40007000
 80015a4:	48001000 	.word	0x48001000
 80015a8:	20000360 	.word	0x20000360

080015ac <you_lost_it>:

//	  SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
  }
}

void you_lost_it(int16_t* xyz){
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08e      	sub	sp, #56	@ 0x38
 80015b0:	af02      	add	r7, sp, #8
 80015b2:	6078      	str	r0, [r7, #4]
	int16_t prev_x = xyz[0];
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	881b      	ldrh	r3, [r3, #0]
 80015b8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	int16_t prev_y = xyz[1];
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	885b      	ldrh	r3, [r3, #2]
 80015be:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	int16_t prev_z = xyz[2];
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	889b      	ldrh	r3, [r3, #4]
 80015c4:	857b      	strh	r3, [r7, #42]	@ 0x2a
	int16_t x = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	847b      	strh	r3, [r7, #34]	@ 0x22
	int16_t y = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	843b      	strh	r3, [r7, #32]
	int16_t z = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	83fb      	strh	r3, [r7, #30]
	lsm6dsl_read_xyz(&x,&y, &z);
 80015d2:	f107 021e 	add.w	r2, r7, #30
 80015d6:	f107 0120 	add.w	r1, r7, #32
 80015da:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fea0 	bl	8001324 <lsm6dsl_read_xyz>
	int16_t diff_x = abs(x) - abs(prev_x);
 80015e4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	bfb8      	it	lt
 80015ec:	425b      	neglt	r3, r3
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	bfb8      	it	lt
 80015f8:	425b      	neglt	r3, r3
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	b29b      	uxth	r3, r3
 8001600:	853b      	strh	r3, [r7, #40]	@ 0x28
	int16_t diff_y = abs(y) - abs(prev_y);
 8001602:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001606:	2b00      	cmp	r3, #0
 8001608:	bfb8      	it	lt
 800160a:	425b      	neglt	r3, r3
 800160c:	b29a      	uxth	r2, r3
 800160e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001612:	2b00      	cmp	r3, #0
 8001614:	bfb8      	it	lt
 8001616:	425b      	neglt	r3, r3
 8001618:	b29b      	uxth	r3, r3
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	b29b      	uxth	r3, r3
 800161e:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t diff_z = abs(z) - abs(prev_z);
 8001620:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001624:	2b00      	cmp	r3, #0
 8001626:	bfb8      	it	lt
 8001628:	425b      	neglt	r3, r3
 800162a:	b29a      	uxth	r2, r3
 800162c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8001630:	2b00      	cmp	r3, #0
 8001632:	bfb8      	it	lt
 8001634:	425b      	neglt	r3, r3
 8001636:	b29b      	uxth	r3, r3
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	b29b      	uxth	r3, r3
 800163c:	84bb      	strh	r3, [r7, #36]	@ 0x24

    //leds_set(lights);
	// keep track of how many times that it moved
	if (diff_x + diff_y + diff_z >= OFFSET_THRESH) { // This is checking for when it moves
 800163e:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 8001642:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001646:	441a      	add	r2, r3
 8001648:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800164c:	4413      	add	r3, r2
 800164e:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001652:	db29      	blt.n	80016a8 <you_lost_it+0xfc>
		lptim_reset(LPTIM1);
 8001654:	4841      	ldr	r0, [pc, #260]	@ (800175c <you_lost_it+0x1b0>)
 8001656:	f7ff fd61 	bl	800111c <lptim_reset>
//		timer_reset(TIM2);
//		timer_reset(TIM3);
		sendMessage = 0;
 800165a:	4b41      	ldr	r3, [pc, #260]	@ (8001760 <you_lost_it+0x1b4>)
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
		led_interrupt = 0;
 8001660:	4b40      	ldr	r3, [pc, #256]	@ (8001764 <you_lost_it+0x1b8>)
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
		minsLost = 0;
 8001666:	4b40      	ldr	r3, [pc, #256]	@ (8001768 <you_lost_it+0x1bc>)
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
//		leds_set(0);
		PWR->CR1 &= ~PWR_CR1_LPR;
 800166c:	4b3f      	ldr	r3, [pc, #252]	@ (800176c <you_lost_it+0x1c0>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a3e      	ldr	r2, [pc, #248]	@ (800176c <you_lost_it+0x1c0>)
 8001672:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001676:	6013      	str	r3, [r2, #0]
		while ((PWR->SR2 & PWR_SR2_REGLPF) != 0) {}
 8001678:	bf00      	nop
 800167a:	4b3c      	ldr	r3, [pc, #240]	@ (800176c <you_lost_it+0x1c0>)
 800167c:	695b      	ldr	r3, [r3, #20]
 800167e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1f9      	bne.n	800167a <you_lost_it+0xce>
		RCC->CR &= ~RCC_CR_MSIRANGE;
 8001686:	4b3a      	ldr	r3, [pc, #232]	@ (8001770 <you_lost_it+0x1c4>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a39      	ldr	r2, [pc, #228]	@ (8001770 <you_lost_it+0x1c4>)
 800168c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001690:	6013      	str	r3, [r2, #0]
		RCC->CR |= RCC_CR_MSIRANGE_7;
 8001692:	4b37      	ldr	r3, [pc, #220]	@ (8001770 <you_lost_it+0x1c4>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a36      	ldr	r2, [pc, #216]	@ (8001770 <you_lost_it+0x1c4>)
 8001698:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800169c:	6013      	str	r3, [r2, #0]
//		timer_set_presc(TIM2, 7999);
//		timer_set_presc(TIM3, 7999);
		disconnectBLE();
 800169e:	f7ff f9db 	bl	8000a58 <disconnectBLE>
		setDiscoverability(0);
 80016a2:	2000      	movs	r0, #0
 80016a4:	f7ff fa30 	bl	8000b08 <setDiscoverability>
	}
	if (led_interrupt && minsLost >= 10) { // This is when it is lost for 60s (10 seconds)
 80016a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001764 <you_lost_it+0x1b8>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d043      	beq.n	8001738 <you_lost_it+0x18c>
 80016b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001768 <you_lost_it+0x1bc>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b09      	cmp	r3, #9
 80016b6:	dd3f      	ble.n	8001738 <you_lost_it+0x18c>
		PWR->CR1 &= ~PWR_CR1_LPR;
 80016b8:	4b2c      	ldr	r3, [pc, #176]	@ (800176c <you_lost_it+0x1c0>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a2b      	ldr	r2, [pc, #172]	@ (800176c <you_lost_it+0x1c0>)
 80016be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80016c2:	6013      	str	r3, [r2, #0]
		while ((PWR->SR2 & PWR_SR2_REGLPF) != 0) {}
 80016c4:	bf00      	nop
 80016c6:	4b29      	ldr	r3, [pc, #164]	@ (800176c <you_lost_it+0x1c0>)
 80016c8:	695b      	ldr	r3, [r3, #20]
 80016ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f9      	bne.n	80016c6 <you_lost_it+0x11a>
		RCC->CR &= ~RCC_CR_MSIRANGE;
 80016d2:	4b27      	ldr	r3, [pc, #156]	@ (8001770 <you_lost_it+0x1c4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a26      	ldr	r2, [pc, #152]	@ (8001770 <you_lost_it+0x1c4>)
 80016d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80016dc:	6013      	str	r3, [r2, #0]
		RCC->CR |= RCC_CR_MSIRANGE_7;
 80016de:	4b24      	ldr	r3, [pc, #144]	@ (8001770 <you_lost_it+0x1c4>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a23      	ldr	r2, [pc, #140]	@ (8001770 <you_lost_it+0x1c4>)
 80016e4:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80016e8:	6013      	str	r3, [r2, #0]
//		timer_set_presc(TIM2, 7999);
//		timer_set_presc(TIM3, 7999);
		setDiscoverability(1);
 80016ea:	2001      	movs	r0, #1
 80016ec:	f7ff fa0c 	bl	8000b08 <setDiscoverability>
//		leds_set(lights);
		unsigned char message[20] = ""; //21 characters seems like the max
 80016f0:	2300      	movs	r3, #0
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	f107 030c 	add.w	r3, r7, #12
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
		if (sendMessage) {
 8001702:	4b17      	ldr	r3, [pc, #92]	@ (8001760 <you_lost_it+0x1b4>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d016      	beq.n	8001738 <you_lost_it+0x18c>
			snprintf((char*)message, 20, "Secs lost %d", minsLost-timeTillLost);
 800170a:	4b17      	ldr	r3, [pc, #92]	@ (8001768 <you_lost_it+0x1bc>)
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	4b19      	ldr	r3, [pc, #100]	@ (8001774 <you_lost_it+0x1c8>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	f107 0008 	add.w	r0, r7, #8
 8001718:	4a17      	ldr	r2, [pc, #92]	@ (8001778 <you_lost_it+0x1cc>)
 800171a:	2114      	movs	r1, #20
 800171c:	f002 fc88 	bl	8004030 <sniprintf>
			updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, sizeof(message)-1, message);
 8001720:	f107 0308 	add.w	r3, r7, #8
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	2313      	movs	r3, #19
 8001728:	2200      	movs	r2, #0
 800172a:	4914      	ldr	r1, [pc, #80]	@ (800177c <you_lost_it+0x1d0>)
 800172c:	4814      	ldr	r0, [pc, #80]	@ (8001780 <you_lost_it+0x1d4>)
 800172e:	f7ff f93f 	bl	80009b0 <updateCharValue>
			sendMessage = 0;
 8001732:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <you_lost_it+0x1b4>)
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
		}
	}
	xyz[0] = x;
 8001738:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	801a      	strh	r2, [r3, #0]
	xyz[1] = y;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	3302      	adds	r3, #2
 8001744:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8001748:	801a      	strh	r2, [r3, #0]
	xyz[2] = z;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	3304      	adds	r3, #4
 800174e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001752:	801a      	strh	r2, [r3, #0]
}
 8001754:	bf00      	nop
 8001756:	3730      	adds	r7, #48	@ 0x30
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40007c00 	.word	0x40007c00
 8001760:	2000035c 	.word	0x2000035c
 8001764:	20000354 	.word	0x20000354
 8001768:	20000358 	.word	0x20000358
 800176c:	40007000 	.word	0x40007000
 8001770:	40021000 	.word	0x40021000
 8001774:	20000148 	.word	0x20000148
 8001778:	08004fa4 	.word	0x08004fa4
 800177c:	200002e4 	.word	0x200002e4
 8001780:	200002dc 	.word	0x200002dc

08001784 <LPTIM1_IRQHandler>:
//	leds_set(2);
//	sendMessage = 1;
//	TIM3->SR &= ~TIM_SR_UIF;
//}

void LPTIM1_IRQHandler(void) {
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	leds_set(1);
 8001788:	2001      	movs	r0, #1
 800178a:	f7ff fbc7 	bl	8000f1c <leds_set>
	minsLost+= 1;
 800178e:	4b15      	ldr	r3, [pc, #84]	@ (80017e4 <LPTIM1_IRQHandler+0x60>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	3301      	adds	r3, #1
 8001794:	4a13      	ldr	r2, [pc, #76]	@ (80017e4 <LPTIM1_IRQHandler+0x60>)
 8001796:	6013      	str	r3, [r2, #0]
	led_interrupt = 1;
 8001798:	4b13      	ldr	r3, [pc, #76]	@ (80017e8 <LPTIM1_IRQHandler+0x64>)
 800179a:	2201      	movs	r2, #1
 800179c:	601a      	str	r2, [r3, #0]
	checkAccel = 1;
 800179e:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <LPTIM1_IRQHandler+0x68>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	601a      	str	r2, [r3, #0]
	if (minsLost >= timeTillLost && ((minsLost % 10) == 0)) {
 80017a4:	4b0f      	ldr	r3, [pc, #60]	@ (80017e4 <LPTIM1_IRQHandler+0x60>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <LPTIM1_IRQHandler+0x6c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	db11      	blt.n	80017d4 <LPTIM1_IRQHandler+0x50>
 80017b0:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <LPTIM1_IRQHandler+0x60>)
 80017b2:	6819      	ldr	r1, [r3, #0]
 80017b4:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <LPTIM1_IRQHandler+0x70>)
 80017b6:	fb83 2301 	smull	r2, r3, r3, r1
 80017ba:	109a      	asrs	r2, r3, #2
 80017bc:	17cb      	asrs	r3, r1, #31
 80017be:	1ad2      	subs	r2, r2, r3
 80017c0:	4613      	mov	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	1aca      	subs	r2, r1, r3
 80017ca:	2a00      	cmp	r2, #0
 80017cc:	d102      	bne.n	80017d4 <LPTIM1_IRQHandler+0x50>
		sendMessage = 1;
 80017ce:	4b0a      	ldr	r3, [pc, #40]	@ (80017f8 <LPTIM1_IRQHandler+0x74>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	601a      	str	r2, [r3, #0]
	}
	LPTIM1->ISR |= LPTIM_ICR_ARRMCF;
 80017d4:	4b09      	ldr	r3, [pc, #36]	@ (80017fc <LPTIM1_IRQHandler+0x78>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a08      	ldr	r2, [pc, #32]	@ (80017fc <LPTIM1_IRQHandler+0x78>)
 80017da:	f043 0302 	orr.w	r3, r3, #2
 80017de:	6013      	str	r3, [r2, #0]
}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000358 	.word	0x20000358
 80017e8:	20000354 	.word	0x20000354
 80017ec:	20000360 	.word	0x20000360
 80017f0:	20000148 	.word	0x20000148
 80017f4:	66666667 	.word	0x66666667
 80017f8:	2000035c 	.word	0x2000035c
 80017fc:	40007c00 	.word	0x40007c00

08001800 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void) {
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
//    leds_set(3);

    if (EXTI->PR1 & EXTI_PR1_PIF11) {
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <EXTI15_10_IRQHandler+0x2c>)
 8001806:	695b      	ldr	r3, [r3, #20]
 8001808:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800180c:	2b00      	cmp	r3, #0
 800180e:	d00b      	beq.n	8001828 <EXTI15_10_IRQHandler+0x28>
    	readAccel = 1;
 8001810:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <EXTI15_10_IRQHandler+0x30>)
 8001812:	2201      	movs	r2, #1
 8001814:	601a      	str	r2, [r3, #0]
//    	leds_set(3);
    	printf("accel interrupt");
 8001816:	4807      	ldr	r0, [pc, #28]	@ (8001834 <EXTI15_10_IRQHandler+0x34>)
 8001818:	f002 fbf8 	bl	800400c <iprintf>
    	EXTI->PR1 |= EXTI_PR1_PIF11;
 800181c:	4b03      	ldr	r3, [pc, #12]	@ (800182c <EXTI15_10_IRQHandler+0x2c>)
 800181e:	695b      	ldr	r3, [r3, #20]
 8001820:	4a02      	ldr	r2, [pc, #8]	@ (800182c <EXTI15_10_IRQHandler+0x2c>)
 8001822:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001826:	6153      	str	r3, [r2, #20]
    }
}
 8001828:	bf00      	nop
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40010400 	.word	0x40010400
 8001830:	20000364 	.word	0x20000364
 8001834:	08004fb4 	.word	0x08004fb4

08001838 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_11) {
 8001842:	88fb      	ldrh	r3, [r7, #6]
 8001844:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001848:	d102      	bne.n	8001850 <HAL_GPIO_EXTI_Callback+0x18>
		readAccel = 1;
 800184a:	4b04      	ldr	r3, [pc, #16]	@ (800185c <HAL_GPIO_EXTI_Callback+0x24>)
 800184c:	2201      	movs	r2, #1
 800184e:	601a      	str	r2, [r3, #0]
//		leds_set(3);
	}
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	20000364 	.word	0x20000364

08001860 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @attention This changes the System clock frequency, make sure you reflect that change in your timer
  * @retval None
  */
void SystemClock_Config(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b096      	sub	sp, #88	@ 0x58
 8001864:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	2244      	movs	r2, #68	@ 0x44
 800186c:	2100      	movs	r1, #0
 800186e:	4618      	mov	r0, r3
 8001870:	f002 fcea 	bl	8004248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001874:	463b      	mov	r3, r7
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
 8001880:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001882:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001886:	f000 fe59 	bl	800253c <HAL_PWREx_ControlVoltageScaling>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001890:	f000 f902 	bl	8001a98 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001894:	2310      	movs	r3, #16
 8001896:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001898:	2301      	movs	r3, #1
 800189a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	633b      	str	r3, [r7, #48]	@ 0x30
  // This lines changes system clock frequency
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7; // MSIRANGE_7 is 8 mhz
 80018a0:	2370      	movs	r3, #112	@ 0x70
 80018a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
//  __HAL_RCC_HSI_DISABLE();
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018a8:	f107 0314 	add.w	r3, r7, #20
 80018ac:	4618      	mov	r0, r3
 80018ae:	f000 fec7 	bl	8002640 <HAL_RCC_OscConfig>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80018b8:	f000 f8ee 	bl	8001a98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018bc:	230f      	movs	r3, #15
 80018be:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80018c0:	2300      	movs	r3, #0
 80018c2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018c4:	2300      	movs	r3, #0
 80018c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018d0:	463b      	mov	r3, r7
 80018d2:	2100      	movs	r1, #0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f001 fa8f 	bl	8002df8 <HAL_RCC_ClockConfig>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80018e0:	f000 f8da 	bl	8001a98 <Error_Handler>
  }
}
 80018e4:	bf00      	nop
 80018e6:	3758      	adds	r7, #88	@ 0x58
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80018f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001960 <MX_SPI3_Init+0x74>)
 80018f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001964 <MX_SPI3_Init+0x78>)
 80018f4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80018f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001960 <MX_SPI3_Init+0x74>)
 80018f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018fc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80018fe:	4b18      	ldr	r3, [pc, #96]	@ (8001960 <MX_SPI3_Init+0x74>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001904:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <MX_SPI3_Init+0x74>)
 8001906:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800190a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800190c:	4b14      	ldr	r3, [pc, #80]	@ (8001960 <MX_SPI3_Init+0x74>)
 800190e:	2200      	movs	r2, #0
 8001910:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001912:	4b13      	ldr	r3, [pc, #76]	@ (8001960 <MX_SPI3_Init+0x74>)
 8001914:	2200      	movs	r2, #0
 8001916:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001918:	4b11      	ldr	r3, [pc, #68]	@ (8001960 <MX_SPI3_Init+0x74>)
 800191a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800191e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001920:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <MX_SPI3_Init+0x74>)
 8001922:	2200      	movs	r2, #0
 8001924:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001926:	4b0e      	ldr	r3, [pc, #56]	@ (8001960 <MX_SPI3_Init+0x74>)
 8001928:	2200      	movs	r2, #0
 800192a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800192c:	4b0c      	ldr	r3, [pc, #48]	@ (8001960 <MX_SPI3_Init+0x74>)
 800192e:	2200      	movs	r2, #0
 8001930:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001932:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <MX_SPI3_Init+0x74>)
 8001934:	2200      	movs	r2, #0
 8001936:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001938:	4b09      	ldr	r3, [pc, #36]	@ (8001960 <MX_SPI3_Init+0x74>)
 800193a:	2207      	movs	r2, #7
 800193c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800193e:	4b08      	ldr	r3, [pc, #32]	@ (8001960 <MX_SPI3_Init+0x74>)
 8001940:	2200      	movs	r2, #0
 8001942:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001944:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <MX_SPI3_Init+0x74>)
 8001946:	2208      	movs	r2, #8
 8001948:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800194a:	4805      	ldr	r0, [pc, #20]	@ (8001960 <MX_SPI3_Init+0x74>)
 800194c:	f001 fc40 	bl	80031d0 <HAL_SPI_Init>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001956:	f000 f89f 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	200002f0 	.word	0x200002f0
 8001964:	40003c00 	.word	0x40003c00

08001968 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	@ 0x28
 800196c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196e:	f107 0314 	add.w	r3, r7, #20
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	609a      	str	r2, [r3, #8]
 800197a:	60da      	str	r2, [r3, #12]
 800197c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800197e:	4b43      	ldr	r3, [pc, #268]	@ (8001a8c <MX_GPIO_Init+0x124>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001982:	4a42      	ldr	r2, [pc, #264]	@ (8001a8c <MX_GPIO_Init+0x124>)
 8001984:	f043 0310 	orr.w	r3, r3, #16
 8001988:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800198a:	4b40      	ldr	r3, [pc, #256]	@ (8001a8c <MX_GPIO_Init+0x124>)
 800198c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198e:	f003 0310 	and.w	r3, r3, #16
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001996:	4b3d      	ldr	r3, [pc, #244]	@ (8001a8c <MX_GPIO_Init+0x124>)
 8001998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800199a:	4a3c      	ldr	r2, [pc, #240]	@ (8001a8c <MX_GPIO_Init+0x124>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019a2:	4b3a      	ldr	r3, [pc, #232]	@ (8001a8c <MX_GPIO_Init+0x124>)
 80019a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ae:	4b37      	ldr	r3, [pc, #220]	@ (8001a8c <MX_GPIO_Init+0x124>)
 80019b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b2:	4a36      	ldr	r2, [pc, #216]	@ (8001a8c <MX_GPIO_Init+0x124>)
 80019b4:	f043 0302 	orr.w	r3, r3, #2
 80019b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ba:	4b34      	ldr	r3, [pc, #208]	@ (8001a8c <MX_GPIO_Init+0x124>)
 80019bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019c6:	4b31      	ldr	r3, [pc, #196]	@ (8001a8c <MX_GPIO_Init+0x124>)
 80019c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ca:	4a30      	ldr	r2, [pc, #192]	@ (8001a8c <MX_GPIO_Init+0x124>)
 80019cc:	f043 0308 	orr.w	r3, r3, #8
 80019d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019d2:	4b2e      	ldr	r3, [pc, #184]	@ (8001a8c <MX_GPIO_Init+0x124>)
 80019d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d6:	f003 0308 	and.w	r3, r3, #8
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019de:	4b2b      	ldr	r3, [pc, #172]	@ (8001a8c <MX_GPIO_Init+0x124>)
 80019e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e2:	4a2a      	ldr	r2, [pc, #168]	@ (8001a8c <MX_GPIO_Init+0x124>)
 80019e4:	f043 0304 	orr.w	r3, r3, #4
 80019e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ea:	4b28      	ldr	r3, [pc, #160]	@ (8001a8c <MX_GPIO_Init+0x124>)
 80019ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ee:	f003 0304 	and.w	r3, r3, #4
 80019f2:	603b      	str	r3, [r7, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 80019f6:	2200      	movs	r2, #0
 80019f8:	2120      	movs	r1, #32
 80019fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019fe:	f000 fd5f 	bl	80024c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8001a02:	2201      	movs	r2, #1
 8001a04:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a08:	4821      	ldr	r0, [pc, #132]	@ (8001a90 <MX_GPIO_Init+0x128>)
 8001a0a:	f000 fd59 	bl	80024c0 <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a18:	f000 fd52 	bl	80024c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 8001a1c:	2340      	movs	r3, #64	@ 0x40
 8001a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a20:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 8001a2a:	f107 0314 	add.w	r3, r7, #20
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4818      	ldr	r0, [pc, #96]	@ (8001a94 <MX_GPIO_Init+0x12c>)
 8001a32:	f000 fb83 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 8001a36:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001a3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a44:	2300      	movs	r3, #0
 8001a46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a52:	f000 fb73 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001a56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a64:	2303      	movs	r3, #3
 8001a66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4808      	ldr	r0, [pc, #32]	@ (8001a90 <MX_GPIO_Init+0x128>)
 8001a70:	f000 fb64 	bl	800213c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a74:	2200      	movs	r2, #0
 8001a76:	2100      	movs	r1, #0
 8001a78:	2017      	movs	r0, #23
 8001a7a:	f000 fb28 	bl	80020ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a7e:	2017      	movs	r0, #23
 8001a80:	f000 fb41 	bl	8002106 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a84:	bf00      	nop
 8001a86:	3728      	adds	r7, #40	@ 0x28
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	48000c00 	.word	0x48000c00
 8001a94:	48001000 	.word	0x48001000

08001a98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a9c:	b672      	cpsid	i
}
 8001a9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <Error_Handler+0x8>

08001aa4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae8 <HAL_MspInit+0x44>)
 8001aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aae:	4a0e      	ldr	r2, [pc, #56]	@ (8001ae8 <HAL_MspInit+0x44>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <HAL_MspInit+0x44>)
 8001ab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	607b      	str	r3, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	4b09      	ldr	r3, [pc, #36]	@ (8001ae8 <HAL_MspInit+0x44>)
 8001ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac6:	4a08      	ldr	r2, [pc, #32]	@ (8001ae8 <HAL_MspInit+0x44>)
 8001ac8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001acc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ace:	4b06      	ldr	r3, [pc, #24]	@ (8001ae8 <HAL_MspInit+0x44>)
 8001ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ad6:	603b      	str	r3, [r7, #0]
 8001ad8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	40021000 	.word	0x40021000

08001aec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08a      	sub	sp, #40	@ 0x28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af4:	f107 0314 	add.w	r3, r7, #20
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a17      	ldr	r2, [pc, #92]	@ (8001b68 <HAL_SPI_MspInit+0x7c>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d128      	bne.n	8001b60 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001b0e:	4b17      	ldr	r3, [pc, #92]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b12:	4a16      	ldr	r2, [pc, #88]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b18:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b1a:	4b14      	ldr	r3, [pc, #80]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b22:	613b      	str	r3, [r7, #16]
 8001b24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b26:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2a:	4a10      	ldr	r2, [pc, #64]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b2c:	f043 0304 	orr.w	r3, r3, #4
 8001b30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b32:	4b0e      	ldr	r3, [pc, #56]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b36:	f003 0304 	and.w	r3, r3, #4
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001b3e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001b42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b44:	2302      	movs	r3, #2
 8001b46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b50:	2306      	movs	r3, #6
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4805      	ldr	r0, [pc, #20]	@ (8001b70 <HAL_SPI_MspInit+0x84>)
 8001b5c:	f000 faee 	bl	800213c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001b60:	bf00      	nop
 8001b62:	3728      	adds	r7, #40	@ 0x28
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40003c00 	.word	0x40003c00
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	48000800 	.word	0x48000800

08001b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b78:	bf00      	nop
 8001b7a:	e7fd      	b.n	8001b78 <NMI_Handler+0x4>

08001b7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b80:	bf00      	nop
 8001b82:	e7fd      	b.n	8001b80 <HardFault_Handler+0x4>

08001b84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <MemManage_Handler+0x4>

08001b8c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b90:	bf00      	nop
 8001b92:	e7fd      	b.n	8001b90 <BusFault_Handler+0x4>

08001b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <UsageFault_Handler+0x4>

08001b9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001baa:	b480      	push	{r7}
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr

08001bc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bca:	f000 f941 	bl	8001e50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
	...

08001bd4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 8001bd8:	4b03      	ldr	r3, [pc, #12]	@ (8001be8 <EXTI9_5_IRQHandler+0x14>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 8001bde:	2040      	movs	r0, #64	@ 0x40
 8001be0:	f000 fc86 	bl	80024f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	200002ec 	.word	0x200002ec

08001bec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	e00a      	b.n	8001c14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bfe:	f3af 8000 	nop.w
 8001c02:	4601      	mov	r1, r0
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	1c5a      	adds	r2, r3, #1
 8001c08:	60ba      	str	r2, [r7, #8]
 8001c0a:	b2ca      	uxtb	r2, r1
 8001c0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	3301      	adds	r3, #1
 8001c12:	617b      	str	r3, [r7, #20]
 8001c14:	697a      	ldr	r2, [r7, #20]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	dbf0      	blt.n	8001bfe <_read+0x12>
	}

return len;
 8001c1c:	687b      	ldr	r3, [r7, #4]
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <_sbrk+0x50>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d102      	bne.n	8001c3e <_sbrk+0x16>
		heap_end = &end;
 8001c38:	4b0f      	ldr	r3, [pc, #60]	@ (8001c78 <_sbrk+0x50>)
 8001c3a:	4a10      	ldr	r2, [pc, #64]	@ (8001c7c <_sbrk+0x54>)
 8001c3c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c78 <_sbrk+0x50>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001c44:	4b0c      	ldr	r3, [pc, #48]	@ (8001c78 <_sbrk+0x50>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	466a      	mov	r2, sp
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d907      	bls.n	8001c62 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001c52:	f002 fb57 	bl	8004304 <__errno>
 8001c56:	4603      	mov	r3, r0
 8001c58:	220c      	movs	r2, #12
 8001c5a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c60:	e006      	b.n	8001c70 <_sbrk+0x48>
	}

	heap_end += incr;
 8001c62:	4b05      	ldr	r3, [pc, #20]	@ (8001c78 <_sbrk+0x50>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4413      	add	r3, r2
 8001c6a:	4a03      	ldr	r2, [pc, #12]	@ (8001c78 <_sbrk+0x50>)
 8001c6c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000368 	.word	0x20000368
 8001c7c:	200004c0 	.word	0x200004c0

08001c80 <_close>:

int _close(int file)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
	return -1;
 8001c88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ca8:	605a      	str	r2, [r3, #4]
	return 0;
 8001caa:	2300      	movs	r3, #0
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <_isatty>:

int _isatty(int file)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
	return 1;
 8001cc0:	2301      	movs	r3, #1
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr

08001cce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	b085      	sub	sp, #20
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	60f8      	str	r0, [r7, #12]
 8001cd6:	60b9      	str	r1, [r7, #8]
 8001cd8:	607a      	str	r2, [r7, #4]
	return 0;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cec:	4b17      	ldr	r3, [pc, #92]	@ (8001d4c <SystemInit+0x64>)
 8001cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cf2:	4a16      	ldr	r2, [pc, #88]	@ (8001d4c <SystemInit+0x64>)
 8001cf4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001cfc:	4b14      	ldr	r3, [pc, #80]	@ (8001d50 <SystemInit+0x68>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a13      	ldr	r2, [pc, #76]	@ (8001d50 <SystemInit+0x68>)
 8001d02:	f043 0301 	orr.w	r3, r3, #1
 8001d06:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001d08:	4b11      	ldr	r3, [pc, #68]	@ (8001d50 <SystemInit+0x68>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001d0e:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <SystemInit+0x68>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a0f      	ldr	r2, [pc, #60]	@ (8001d50 <SystemInit+0x68>)
 8001d14:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001d18:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001d1c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d50 <SystemInit+0x68>)
 8001d20:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d24:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d26:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <SystemInit+0x68>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a09      	ldr	r2, [pc, #36]	@ (8001d50 <SystemInit+0x68>)
 8001d2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d30:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001d32:	4b07      	ldr	r3, [pc, #28]	@ (8001d50 <SystemInit+0x68>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d38:	4b04      	ldr	r3, [pc, #16]	@ (8001d4c <SystemInit+0x64>)
 8001d3a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d3e:	609a      	str	r2, [r3, #8]
#endif
}
 8001d40:	bf00      	nop
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	e000ed00 	.word	0xe000ed00
 8001d50:	40021000 	.word	0x40021000

08001d54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d8c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d58:	f7ff ffc6 	bl	8001ce8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d5c:	480c      	ldr	r0, [pc, #48]	@ (8001d90 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d5e:	490d      	ldr	r1, [pc, #52]	@ (8001d94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d60:	4a0d      	ldr	r2, [pc, #52]	@ (8001d98 <LoopForever+0xe>)
  movs r3, #0
 8001d62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d64:	e002      	b.n	8001d6c <LoopCopyDataInit>

08001d66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d6a:	3304      	adds	r3, #4

08001d6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d70:	d3f9      	bcc.n	8001d66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d72:	4a0a      	ldr	r2, [pc, #40]	@ (8001d9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d74:	4c0a      	ldr	r4, [pc, #40]	@ (8001da0 <LoopForever+0x16>)
  movs r3, #0
 8001d76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d78:	e001      	b.n	8001d7e <LoopFillZerobss>

08001d7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d7c:	3204      	adds	r2, #4

08001d7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d80:	d3fb      	bcc.n	8001d7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d82:	f002 fac5 	bl	8004310 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d86:	f7ff fb87 	bl	8001498 <main>

08001d8a <LoopForever>:

LoopForever:
    b LoopForever
 8001d8a:	e7fe      	b.n	8001d8a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d8c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d94:	200001b4 	.word	0x200001b4
  ldr r2, =_sidata
 8001d98:	08005110 	.word	0x08005110
  ldr r2, =_sbss
 8001d9c:	200001b4 	.word	0x200001b4
  ldr r4, =_ebss
 8001da0:	200004bc 	.word	0x200004bc

08001da4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001da4:	e7fe      	b.n	8001da4 <ADC1_2_IRQHandler>

08001da6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b082      	sub	sp, #8
 8001daa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dac:	2300      	movs	r3, #0
 8001dae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db0:	2003      	movs	r0, #3
 8001db2:	f000 f981 	bl	80020b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001db6:	2000      	movs	r0, #0
 8001db8:	f000 f80e 	bl	8001dd8 <HAL_InitTick>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d002      	beq.n	8001dc8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	71fb      	strb	r3, [r7, #7]
 8001dc6:	e001      	b.n	8001dcc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001dc8:	f7ff fe6c 	bl	8001aa4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
	...

08001dd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001de4:	4b17      	ldr	r3, [pc, #92]	@ (8001e44 <HAL_InitTick+0x6c>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d023      	beq.n	8001e34 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001dec:	4b16      	ldr	r3, [pc, #88]	@ (8001e48 <HAL_InitTick+0x70>)
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	4b14      	ldr	r3, [pc, #80]	@ (8001e44 <HAL_InitTick+0x6c>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	4619      	mov	r1, r3
 8001df6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e02:	4618      	mov	r0, r3
 8001e04:	f000 f98d 	bl	8002122 <HAL_SYSTICK_Config>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d10f      	bne.n	8001e2e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b0f      	cmp	r3, #15
 8001e12:	d809      	bhi.n	8001e28 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e14:	2200      	movs	r2, #0
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	f04f 30ff 	mov.w	r0, #4294967295
 8001e1c:	f000 f957 	bl	80020ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e20:	4a0a      	ldr	r2, [pc, #40]	@ (8001e4c <HAL_InitTick+0x74>)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6013      	str	r3, [r2, #0]
 8001e26:	e007      	b.n	8001e38 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	73fb      	strb	r3, [r7, #15]
 8001e2c:	e004      	b.n	8001e38 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	73fb      	strb	r3, [r7, #15]
 8001e32:	e001      	b.n	8001e38 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20000154 	.word	0x20000154
 8001e48:	2000014c 	.word	0x2000014c
 8001e4c:	20000150 	.word	0x20000150

08001e50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e54:	4b06      	ldr	r3, [pc, #24]	@ (8001e70 <HAL_IncTick+0x20>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b06      	ldr	r3, [pc, #24]	@ (8001e74 <HAL_IncTick+0x24>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4413      	add	r3, r2
 8001e60:	4a04      	ldr	r2, [pc, #16]	@ (8001e74 <HAL_IncTick+0x24>)
 8001e62:	6013      	str	r3, [r2, #0]
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000154 	.word	0x20000154
 8001e74:	2000036c 	.word	0x2000036c

08001e78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e7c:	4b03      	ldr	r3, [pc, #12]	@ (8001e8c <HAL_GetTick+0x14>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	2000036c 	.word	0x2000036c

08001e90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e98:	f7ff ffee 	bl	8001e78 <HAL_GetTick>
 8001e9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea8:	d005      	beq.n	8001eb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <HAL_Delay+0x44>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	461a      	mov	r2, r3
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eb6:	bf00      	nop
 8001eb8:	f7ff ffde 	bl	8001e78 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	68fa      	ldr	r2, [r7, #12]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d8f7      	bhi.n	8001eb8 <HAL_Delay+0x28>
  {
  }
}
 8001ec8:	bf00      	nop
 8001eca:	bf00      	nop
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000154 	.word	0x20000154

08001ed8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001edc:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <HAL_SuspendTick+0x1c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a04      	ldr	r2, [pc, #16]	@ (8001ef4 <HAL_SuspendTick+0x1c>)
 8001ee2:	f023 0302 	bic.w	r3, r3, #2
 8001ee6:	6013      	str	r3, [r2, #0]
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000e010 	.word	0xe000e010

08001ef8 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001efc:	4b05      	ldr	r3, [pc, #20]	@ (8001f14 <HAL_ResumeTick+0x1c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a04      	ldr	r2, [pc, #16]	@ (8001f14 <HAL_ResumeTick+0x1c>)
 8001f02:	f043 0302 	orr.w	r3, r3, #2
 8001f06:	6013      	str	r3, [r2, #0]
}
 8001f08:	bf00      	nop
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	e000e010 	.word	0xe000e010

08001f18 <__NVIC_SetPriorityGrouping>:
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f003 0307 	and.w	r3, r3, #7
 8001f26:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f28:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <__NVIC_SetPriorityGrouping+0x44>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f2e:	68ba      	ldr	r2, [r7, #8]
 8001f30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f34:	4013      	ands	r3, r2
 8001f36:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f4a:	4a04      	ldr	r2, [pc, #16]	@ (8001f5c <__NVIC_SetPriorityGrouping+0x44>)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	60d3      	str	r3, [r2, #12]
}
 8001f50:	bf00      	nop
 8001f52:	3714      	adds	r7, #20
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr
 8001f5c:	e000ed00 	.word	0xe000ed00

08001f60 <__NVIC_GetPriorityGrouping>:
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f64:	4b04      	ldr	r3, [pc, #16]	@ (8001f78 <__NVIC_GetPriorityGrouping+0x18>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	0a1b      	lsrs	r3, r3, #8
 8001f6a:	f003 0307 	and.w	r3, r3, #7
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <__NVIC_EnableIRQ>:
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	db0b      	blt.n	8001fa6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	f003 021f 	and.w	r2, r3, #31
 8001f94:	4907      	ldr	r1, [pc, #28]	@ (8001fb4 <__NVIC_EnableIRQ+0x38>)
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	095b      	lsrs	r3, r3, #5
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000e100 	.word	0xe000e100

08001fb8 <__NVIC_SetPriority>:
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	6039      	str	r1, [r7, #0]
 8001fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	db0a      	blt.n	8001fe2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	490c      	ldr	r1, [pc, #48]	@ (8002004 <__NVIC_SetPriority+0x4c>)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	0112      	lsls	r2, r2, #4
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	440b      	add	r3, r1
 8001fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001fe0:	e00a      	b.n	8001ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	b2da      	uxtb	r2, r3
 8001fe6:	4908      	ldr	r1, [pc, #32]	@ (8002008 <__NVIC_SetPriority+0x50>)
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	f003 030f 	and.w	r3, r3, #15
 8001fee:	3b04      	subs	r3, #4
 8001ff0:	0112      	lsls	r2, r2, #4
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	761a      	strb	r2, [r3, #24]
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	e000e100 	.word	0xe000e100
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <NVIC_EncodePriority>:
{
 800200c:	b480      	push	{r7}
 800200e:	b089      	sub	sp, #36	@ 0x24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f1c3 0307 	rsb	r3, r3, #7
 8002026:	2b04      	cmp	r3, #4
 8002028:	bf28      	it	cs
 800202a:	2304      	movcs	r3, #4
 800202c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3304      	adds	r3, #4
 8002032:	2b06      	cmp	r3, #6
 8002034:	d902      	bls.n	800203c <NVIC_EncodePriority+0x30>
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	3b03      	subs	r3, #3
 800203a:	e000      	b.n	800203e <NVIC_EncodePriority+0x32>
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002040:	f04f 32ff 	mov.w	r2, #4294967295
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43da      	mvns	r2, r3
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	401a      	ands	r2, r3
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002054:	f04f 31ff 	mov.w	r1, #4294967295
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	fa01 f303 	lsl.w	r3, r1, r3
 800205e:	43d9      	mvns	r1, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002064:	4313      	orrs	r3, r2
}
 8002066:	4618      	mov	r0, r3
 8002068:	3724      	adds	r7, #36	@ 0x24
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
	...

08002074 <SysTick_Config>:
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3b01      	subs	r3, #1
 8002080:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002084:	d301      	bcc.n	800208a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002086:	2301      	movs	r3, #1
 8002088:	e00f      	b.n	80020aa <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800208a:	4a0a      	ldr	r2, [pc, #40]	@ (80020b4 <SysTick_Config+0x40>)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3b01      	subs	r3, #1
 8002090:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002092:	210f      	movs	r1, #15
 8002094:	f04f 30ff 	mov.w	r0, #4294967295
 8002098:	f7ff ff8e 	bl	8001fb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800209c:	4b05      	ldr	r3, [pc, #20]	@ (80020b4 <SysTick_Config+0x40>)
 800209e:	2200      	movs	r2, #0
 80020a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020a2:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <SysTick_Config+0x40>)
 80020a4:	2207      	movs	r2, #7
 80020a6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	e000e010 	.word	0xe000e010

080020b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff ff29 	bl	8001f18 <__NVIC_SetPriorityGrouping>
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b086      	sub	sp, #24
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	4603      	mov	r3, r0
 80020d6:	60b9      	str	r1, [r7, #8]
 80020d8:	607a      	str	r2, [r7, #4]
 80020da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020e0:	f7ff ff3e 	bl	8001f60 <__NVIC_GetPriorityGrouping>
 80020e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	68b9      	ldr	r1, [r7, #8]
 80020ea:	6978      	ldr	r0, [r7, #20]
 80020ec:	f7ff ff8e 	bl	800200c <NVIC_EncodePriority>
 80020f0:	4602      	mov	r2, r0
 80020f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff ff5d 	bl	8001fb8 <__NVIC_SetPriority>
}
 80020fe:	bf00      	nop
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b082      	sub	sp, #8
 800210a:	af00      	add	r7, sp, #0
 800210c:	4603      	mov	r3, r0
 800210e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff ff31 	bl	8001f7c <__NVIC_EnableIRQ>
}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7ff ffa2 	bl	8002074 <SysTick_Config>
 8002130:	4603      	mov	r3, r0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
	...

0800213c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800213c:	b480      	push	{r7}
 800213e:	b087      	sub	sp, #28
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800214a:	e17f      	b.n	800244c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2101      	movs	r1, #1
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	fa01 f303 	lsl.w	r3, r1, r3
 8002158:	4013      	ands	r3, r2
 800215a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2b00      	cmp	r3, #0
 8002160:	f000 8171 	beq.w	8002446 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f003 0303 	and.w	r3, r3, #3
 800216c:	2b01      	cmp	r3, #1
 800216e:	d005      	beq.n	800217c <HAL_GPIO_Init+0x40>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f003 0303 	and.w	r3, r3, #3
 8002178:	2b02      	cmp	r3, #2
 800217a:	d130      	bne.n	80021de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	2203      	movs	r2, #3
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	4013      	ands	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021b2:	2201      	movs	r2, #1
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43db      	mvns	r3, r3
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	4013      	ands	r3, r2
 80021c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	091b      	lsrs	r3, r3, #4
 80021c8:	f003 0201 	and.w	r2, r3, #1
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	2b03      	cmp	r3, #3
 80021e8:	d118      	bne.n	800221c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80021f0:	2201      	movs	r2, #1
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	4013      	ands	r3, r2
 80021fe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	08db      	lsrs	r3, r3, #3
 8002206:	f003 0201 	and.w	r2, r3, #1
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	4313      	orrs	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 0303 	and.w	r3, r3, #3
 8002224:	2b03      	cmp	r3, #3
 8002226:	d017      	beq.n	8002258 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	2203      	movs	r2, #3
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	43db      	mvns	r3, r3
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	4013      	ands	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	4313      	orrs	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 0303 	and.w	r3, r3, #3
 8002260:	2b02      	cmp	r3, #2
 8002262:	d123      	bne.n	80022ac <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	08da      	lsrs	r2, r3, #3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	3208      	adds	r2, #8
 800226c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002270:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	f003 0307 	and.w	r3, r3, #7
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	220f      	movs	r2, #15
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4013      	ands	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4313      	orrs	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	08da      	lsrs	r2, r3, #3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	3208      	adds	r2, #8
 80022a6:	6939      	ldr	r1, [r7, #16]
 80022a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	2203      	movs	r2, #3
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	4013      	ands	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 0203 	and.w	r2, r3, #3
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f000 80ac 	beq.w	8002446 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ee:	4b5f      	ldr	r3, [pc, #380]	@ (800246c <HAL_GPIO_Init+0x330>)
 80022f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022f2:	4a5e      	ldr	r2, [pc, #376]	@ (800246c <HAL_GPIO_Init+0x330>)
 80022f4:	f043 0301 	orr.w	r3, r3, #1
 80022f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80022fa:	4b5c      	ldr	r3, [pc, #368]	@ (800246c <HAL_GPIO_Init+0x330>)
 80022fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	60bb      	str	r3, [r7, #8]
 8002304:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002306:	4a5a      	ldr	r2, [pc, #360]	@ (8002470 <HAL_GPIO_Init+0x334>)
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	089b      	lsrs	r3, r3, #2
 800230c:	3302      	adds	r3, #2
 800230e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002312:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	f003 0303 	and.w	r3, r3, #3
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	220f      	movs	r2, #15
 800231e:	fa02 f303 	lsl.w	r3, r2, r3
 8002322:	43db      	mvns	r3, r3
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	4013      	ands	r3, r2
 8002328:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002330:	d025      	beq.n	800237e <HAL_GPIO_Init+0x242>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a4f      	ldr	r2, [pc, #316]	@ (8002474 <HAL_GPIO_Init+0x338>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d01f      	beq.n	800237a <HAL_GPIO_Init+0x23e>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a4e      	ldr	r2, [pc, #312]	@ (8002478 <HAL_GPIO_Init+0x33c>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d019      	beq.n	8002376 <HAL_GPIO_Init+0x23a>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a4d      	ldr	r2, [pc, #308]	@ (800247c <HAL_GPIO_Init+0x340>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d013      	beq.n	8002372 <HAL_GPIO_Init+0x236>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a4c      	ldr	r2, [pc, #304]	@ (8002480 <HAL_GPIO_Init+0x344>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d00d      	beq.n	800236e <HAL_GPIO_Init+0x232>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a4b      	ldr	r2, [pc, #300]	@ (8002484 <HAL_GPIO_Init+0x348>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d007      	beq.n	800236a <HAL_GPIO_Init+0x22e>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a4a      	ldr	r2, [pc, #296]	@ (8002488 <HAL_GPIO_Init+0x34c>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d101      	bne.n	8002366 <HAL_GPIO_Init+0x22a>
 8002362:	2306      	movs	r3, #6
 8002364:	e00c      	b.n	8002380 <HAL_GPIO_Init+0x244>
 8002366:	2307      	movs	r3, #7
 8002368:	e00a      	b.n	8002380 <HAL_GPIO_Init+0x244>
 800236a:	2305      	movs	r3, #5
 800236c:	e008      	b.n	8002380 <HAL_GPIO_Init+0x244>
 800236e:	2304      	movs	r3, #4
 8002370:	e006      	b.n	8002380 <HAL_GPIO_Init+0x244>
 8002372:	2303      	movs	r3, #3
 8002374:	e004      	b.n	8002380 <HAL_GPIO_Init+0x244>
 8002376:	2302      	movs	r3, #2
 8002378:	e002      	b.n	8002380 <HAL_GPIO_Init+0x244>
 800237a:	2301      	movs	r3, #1
 800237c:	e000      	b.n	8002380 <HAL_GPIO_Init+0x244>
 800237e:	2300      	movs	r3, #0
 8002380:	697a      	ldr	r2, [r7, #20]
 8002382:	f002 0203 	and.w	r2, r2, #3
 8002386:	0092      	lsls	r2, r2, #2
 8002388:	4093      	lsls	r3, r2
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002390:	4937      	ldr	r1, [pc, #220]	@ (8002470 <HAL_GPIO_Init+0x334>)
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	089b      	lsrs	r3, r3, #2
 8002396:	3302      	adds	r3, #2
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800239e:	4b3b      	ldr	r3, [pc, #236]	@ (800248c <HAL_GPIO_Init+0x350>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	43db      	mvns	r3, r3
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	4013      	ands	r3, r2
 80023ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	4313      	orrs	r3, r2
 80023c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023c2:	4a32      	ldr	r2, [pc, #200]	@ (800248c <HAL_GPIO_Init+0x350>)
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023c8:	4b30      	ldr	r3, [pc, #192]	@ (800248c <HAL_GPIO_Init+0x350>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	43db      	mvns	r3, r3
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	4013      	ands	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023ec:	4a27      	ldr	r2, [pc, #156]	@ (800248c <HAL_GPIO_Init+0x350>)
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80023f2:	4b26      	ldr	r3, [pc, #152]	@ (800248c <HAL_GPIO_Init+0x350>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	43db      	mvns	r3, r3
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	4013      	ands	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d003      	beq.n	8002416 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800240e:	693a      	ldr	r2, [r7, #16]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	4313      	orrs	r3, r2
 8002414:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002416:	4a1d      	ldr	r2, [pc, #116]	@ (800248c <HAL_GPIO_Init+0x350>)
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800241c:	4b1b      	ldr	r3, [pc, #108]	@ (800248c <HAL_GPIO_Init+0x350>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	43db      	mvns	r3, r3
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	4013      	ands	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d003      	beq.n	8002440 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	4313      	orrs	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002440:	4a12      	ldr	r2, [pc, #72]	@ (800248c <HAL_GPIO_Init+0x350>)
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	3301      	adds	r3, #1
 800244a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	fa22 f303 	lsr.w	r3, r2, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	f47f ae78 	bne.w	800214c <HAL_GPIO_Init+0x10>
  }
}
 800245c:	bf00      	nop
 800245e:	bf00      	nop
 8002460:	371c      	adds	r7, #28
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	40021000 	.word	0x40021000
 8002470:	40010000 	.word	0x40010000
 8002474:	48000400 	.word	0x48000400
 8002478:	48000800 	.word	0x48000800
 800247c:	48000c00 	.word	0x48000c00
 8002480:	48001000 	.word	0x48001000
 8002484:	48001400 	.word	0x48001400
 8002488:	48001800 	.word	0x48001800
 800248c:	40010400 	.word	0x40010400

08002490 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	460b      	mov	r3, r1
 800249a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	691a      	ldr	r2, [r3, #16]
 80024a0:	887b      	ldrh	r3, [r7, #2]
 80024a2:	4013      	ands	r3, r2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d002      	beq.n	80024ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024a8:	2301      	movs	r3, #1
 80024aa:	73fb      	strb	r3, [r7, #15]
 80024ac:	e001      	b.n	80024b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024ae:	2300      	movs	r3, #0
 80024b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3714      	adds	r7, #20
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	460b      	mov	r3, r1
 80024ca:	807b      	strh	r3, [r7, #2]
 80024cc:	4613      	mov	r3, r2
 80024ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024d0:	787b      	ldrb	r3, [r7, #1]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d003      	beq.n	80024de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024d6:	887a      	ldrh	r2, [r7, #2]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024dc:	e002      	b.n	80024e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024de:	887a      	ldrh	r2, [r7, #2]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	4603      	mov	r3, r0
 80024f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80024fa:	4b08      	ldr	r3, [pc, #32]	@ (800251c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024fc:	695a      	ldr	r2, [r3, #20]
 80024fe:	88fb      	ldrh	r3, [r7, #6]
 8002500:	4013      	ands	r3, r2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d006      	beq.n	8002514 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002506:	4a05      	ldr	r2, [pc, #20]	@ (800251c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002508:	88fb      	ldrh	r3, [r7, #6]
 800250a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800250c:	88fb      	ldrh	r3, [r7, #6]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff f992 	bl	8001838 <HAL_GPIO_EXTI_Callback>
  }
}
 8002514:	bf00      	nop
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40010400 	.word	0x40010400

08002520 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002524:	4b04      	ldr	r3, [pc, #16]	@ (8002538 <HAL_PWREx_GetVoltageRange+0x18>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800252c:	4618      	mov	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40007000 	.word	0x40007000

0800253c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800254a:	d130      	bne.n	80025ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800254c:	4b23      	ldr	r3, [pc, #140]	@ (80025dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002558:	d038      	beq.n	80025cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800255a:	4b20      	ldr	r3, [pc, #128]	@ (80025dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002562:	4a1e      	ldr	r2, [pc, #120]	@ (80025dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002564:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002568:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800256a:	4b1d      	ldr	r3, [pc, #116]	@ (80025e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2232      	movs	r2, #50	@ 0x32
 8002570:	fb02 f303 	mul.w	r3, r2, r3
 8002574:	4a1b      	ldr	r2, [pc, #108]	@ (80025e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002576:	fba2 2303 	umull	r2, r3, r2, r3
 800257a:	0c9b      	lsrs	r3, r3, #18
 800257c:	3301      	adds	r3, #1
 800257e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002580:	e002      	b.n	8002588 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	3b01      	subs	r3, #1
 8002586:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002588:	4b14      	ldr	r3, [pc, #80]	@ (80025dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800258a:	695b      	ldr	r3, [r3, #20]
 800258c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002590:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002594:	d102      	bne.n	800259c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1f2      	bne.n	8002582 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800259c:	4b0f      	ldr	r3, [pc, #60]	@ (80025dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025a8:	d110      	bne.n	80025cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e00f      	b.n	80025ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80025ae:	4b0b      	ldr	r3, [pc, #44]	@ (80025dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025ba:	d007      	beq.n	80025cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025bc:	4b07      	ldr	r3, [pc, #28]	@ (80025dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025c4:	4a05      	ldr	r2, [pc, #20]	@ (80025dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	40007000 	.word	0x40007000
 80025e0:	2000014c 	.word	0x2000014c
 80025e4:	431bde83 	.word	0x431bde83

080025e8 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 80025f2:	4b11      	ldr	r3, [pc, #68]	@ (8002638 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f023 0307 	bic.w	r3, r3, #7
 80025fa:	4a0f      	ldr	r2, [pc, #60]	@ (8002638 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80025fc:	f043 0302 	orr.w	r3, r3, #2
 8002600:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002602:	4b0e      	ldr	r3, [pc, #56]	@ (800263c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	4a0d      	ldr	r2, [pc, #52]	@ (800263c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002608:	f043 0304 	orr.w	r3, r3, #4
 800260c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d101      	bne.n	8002618 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002614:	bf30      	wfi
 8002616:	e002      	b.n	800261e <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002618:	bf40      	sev
    __WFE();
 800261a:	bf20      	wfe
    __WFE();
 800261c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800261e:	4b07      	ldr	r3, [pc, #28]	@ (800263c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	4a06      	ldr	r2, [pc, #24]	@ (800263c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002624:	f023 0304 	bic.w	r3, r3, #4
 8002628:	6113      	str	r3, [r2, #16]
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	40007000 	.word	0x40007000
 800263c:	e000ed00 	.word	0xe000ed00

08002640 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b088      	sub	sp, #32
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e3ca      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002652:	4b97      	ldr	r3, [pc, #604]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f003 030c 	and.w	r3, r3, #12
 800265a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800265c:	4b94      	ldr	r3, [pc, #592]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	f003 0303 	and.w	r3, r3, #3
 8002664:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0310 	and.w	r3, r3, #16
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 80e4 	beq.w	800283c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d007      	beq.n	800268a <HAL_RCC_OscConfig+0x4a>
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	2b0c      	cmp	r3, #12
 800267e:	f040 808b 	bne.w	8002798 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	2b01      	cmp	r3, #1
 8002686:	f040 8087 	bne.w	8002798 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800268a:	4b89      	ldr	r3, [pc, #548]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b00      	cmp	r3, #0
 8002694:	d005      	beq.n	80026a2 <HAL_RCC_OscConfig+0x62>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e3a2      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a1a      	ldr	r2, [r3, #32]
 80026a6:	4b82      	ldr	r3, [pc, #520]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0308 	and.w	r3, r3, #8
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d004      	beq.n	80026bc <HAL_RCC_OscConfig+0x7c>
 80026b2:	4b7f      	ldr	r3, [pc, #508]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026ba:	e005      	b.n	80026c8 <HAL_RCC_OscConfig+0x88>
 80026bc:	4b7c      	ldr	r3, [pc, #496]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80026be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026c2:	091b      	lsrs	r3, r3, #4
 80026c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d223      	bcs.n	8002714 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f000 fd1d 	bl	8003110 <RCC_SetFlashLatencyFromMSIRange>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e383      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026e0:	4b73      	ldr	r3, [pc, #460]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a72      	ldr	r2, [pc, #456]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80026e6:	f043 0308 	orr.w	r3, r3, #8
 80026ea:	6013      	str	r3, [r2, #0]
 80026ec:	4b70      	ldr	r3, [pc, #448]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	496d      	ldr	r1, [pc, #436]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026fe:	4b6c      	ldr	r3, [pc, #432]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	021b      	lsls	r3, r3, #8
 800270c:	4968      	ldr	r1, [pc, #416]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 800270e:	4313      	orrs	r3, r2
 8002710:	604b      	str	r3, [r1, #4]
 8002712:	e025      	b.n	8002760 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002714:	4b66      	ldr	r3, [pc, #408]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a65      	ldr	r2, [pc, #404]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 800271a:	f043 0308 	orr.w	r3, r3, #8
 800271e:	6013      	str	r3, [r2, #0]
 8002720:	4b63      	ldr	r3, [pc, #396]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a1b      	ldr	r3, [r3, #32]
 800272c:	4960      	ldr	r1, [pc, #384]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 800272e:	4313      	orrs	r3, r2
 8002730:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002732:	4b5f      	ldr	r3, [pc, #380]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	021b      	lsls	r3, r3, #8
 8002740:	495b      	ldr	r1, [pc, #364]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002742:	4313      	orrs	r3, r2
 8002744:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d109      	bne.n	8002760 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a1b      	ldr	r3, [r3, #32]
 8002750:	4618      	mov	r0, r3
 8002752:	f000 fcdd 	bl	8003110 <RCC_SetFlashLatencyFromMSIRange>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e343      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002760:	f000 fc4a 	bl	8002ff8 <HAL_RCC_GetSysClockFreq>
 8002764:	4602      	mov	r2, r0
 8002766:	4b52      	ldr	r3, [pc, #328]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	091b      	lsrs	r3, r3, #4
 800276c:	f003 030f 	and.w	r3, r3, #15
 8002770:	4950      	ldr	r1, [pc, #320]	@ (80028b4 <HAL_RCC_OscConfig+0x274>)
 8002772:	5ccb      	ldrb	r3, [r1, r3]
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	fa22 f303 	lsr.w	r3, r2, r3
 800277c:	4a4e      	ldr	r2, [pc, #312]	@ (80028b8 <HAL_RCC_OscConfig+0x278>)
 800277e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002780:	4b4e      	ldr	r3, [pc, #312]	@ (80028bc <HAL_RCC_OscConfig+0x27c>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff fb27 	bl	8001dd8 <HAL_InitTick>
 800278a:	4603      	mov	r3, r0
 800278c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800278e:	7bfb      	ldrb	r3, [r7, #15]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d052      	beq.n	800283a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002794:	7bfb      	ldrb	r3, [r7, #15]
 8002796:	e327      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d032      	beq.n	8002806 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80027a0:	4b43      	ldr	r3, [pc, #268]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a42      	ldr	r2, [pc, #264]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80027a6:	f043 0301 	orr.w	r3, r3, #1
 80027aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027ac:	f7ff fb64 	bl	8001e78 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027b4:	f7ff fb60 	bl	8001e78 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e310      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027c6:	4b3a      	ldr	r3, [pc, #232]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d0f0      	beq.n	80027b4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027d2:	4b37      	ldr	r3, [pc, #220]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a36      	ldr	r2, [pc, #216]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80027d8:	f043 0308 	orr.w	r3, r3, #8
 80027dc:	6013      	str	r3, [r2, #0]
 80027de:	4b34      	ldr	r3, [pc, #208]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	4931      	ldr	r1, [pc, #196]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027f0:	4b2f      	ldr	r3, [pc, #188]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	69db      	ldr	r3, [r3, #28]
 80027fc:	021b      	lsls	r3, r3, #8
 80027fe:	492c      	ldr	r1, [pc, #176]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002800:	4313      	orrs	r3, r2
 8002802:	604b      	str	r3, [r1, #4]
 8002804:	e01a      	b.n	800283c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002806:	4b2a      	ldr	r3, [pc, #168]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a29      	ldr	r2, [pc, #164]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 800280c:	f023 0301 	bic.w	r3, r3, #1
 8002810:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002812:	f7ff fb31 	bl	8001e78 <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800281a:	f7ff fb2d 	bl	8001e78 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e2dd      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800282c:	4b20      	ldr	r3, [pc, #128]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1f0      	bne.n	800281a <HAL_RCC_OscConfig+0x1da>
 8002838:	e000      	b.n	800283c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800283a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	d074      	beq.n	8002932 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	2b08      	cmp	r3, #8
 800284c:	d005      	beq.n	800285a <HAL_RCC_OscConfig+0x21a>
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	2b0c      	cmp	r3, #12
 8002852:	d10e      	bne.n	8002872 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	2b03      	cmp	r3, #3
 8002858:	d10b      	bne.n	8002872 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800285a:	4b15      	ldr	r3, [pc, #84]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d064      	beq.n	8002930 <HAL_RCC_OscConfig+0x2f0>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d160      	bne.n	8002930 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e2ba      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800287a:	d106      	bne.n	800288a <HAL_RCC_OscConfig+0x24a>
 800287c:	4b0c      	ldr	r3, [pc, #48]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a0b      	ldr	r2, [pc, #44]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002882:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002886:	6013      	str	r3, [r2, #0]
 8002888:	e026      	b.n	80028d8 <HAL_RCC_OscConfig+0x298>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002892:	d115      	bne.n	80028c0 <HAL_RCC_OscConfig+0x280>
 8002894:	4b06      	ldr	r3, [pc, #24]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a05      	ldr	r2, [pc, #20]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 800289a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	4b03      	ldr	r3, [pc, #12]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a02      	ldr	r2, [pc, #8]	@ (80028b0 <HAL_RCC_OscConfig+0x270>)
 80028a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028aa:	6013      	str	r3, [r2, #0]
 80028ac:	e014      	b.n	80028d8 <HAL_RCC_OscConfig+0x298>
 80028ae:	bf00      	nop
 80028b0:	40021000 	.word	0x40021000
 80028b4:	0800508c 	.word	0x0800508c
 80028b8:	2000014c 	.word	0x2000014c
 80028bc:	20000150 	.word	0x20000150
 80028c0:	4ba0      	ldr	r3, [pc, #640]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a9f      	ldr	r2, [pc, #636]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80028c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028ca:	6013      	str	r3, [r2, #0]
 80028cc:	4b9d      	ldr	r3, [pc, #628]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a9c      	ldr	r2, [pc, #624]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80028d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d013      	beq.n	8002908 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7ff faca 	bl	8001e78 <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e8:	f7ff fac6 	bl	8001e78 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b64      	cmp	r3, #100	@ 0x64
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e276      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028fa:	4b92      	ldr	r3, [pc, #584]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d0f0      	beq.n	80028e8 <HAL_RCC_OscConfig+0x2a8>
 8002906:	e014      	b.n	8002932 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002908:	f7ff fab6 	bl	8001e78 <HAL_GetTick>
 800290c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002910:	f7ff fab2 	bl	8001e78 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b64      	cmp	r3, #100	@ 0x64
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e262      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002922:	4b88      	ldr	r3, [pc, #544]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1f0      	bne.n	8002910 <HAL_RCC_OscConfig+0x2d0>
 800292e:	e000      	b.n	8002932 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d060      	beq.n	8002a00 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	2b04      	cmp	r3, #4
 8002942:	d005      	beq.n	8002950 <HAL_RCC_OscConfig+0x310>
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	2b0c      	cmp	r3, #12
 8002948:	d119      	bne.n	800297e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	2b02      	cmp	r3, #2
 800294e:	d116      	bne.n	800297e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002950:	4b7c      	ldr	r3, [pc, #496]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002958:	2b00      	cmp	r3, #0
 800295a:	d005      	beq.n	8002968 <HAL_RCC_OscConfig+0x328>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d101      	bne.n	8002968 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e23f      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002968:	4b76      	ldr	r3, [pc, #472]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	061b      	lsls	r3, r3, #24
 8002976:	4973      	ldr	r1, [pc, #460]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002978:	4313      	orrs	r3, r2
 800297a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800297c:	e040      	b.n	8002a00 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d023      	beq.n	80029ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002986:	4b6f      	ldr	r3, [pc, #444]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a6e      	ldr	r2, [pc, #440]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 800298c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002990:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002992:	f7ff fa71 	bl	8001e78 <HAL_GetTick>
 8002996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002998:	e008      	b.n	80029ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800299a:	f7ff fa6d 	bl	8001e78 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e21d      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029ac:	4b65      	ldr	r3, [pc, #404]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d0f0      	beq.n	800299a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b8:	4b62      	ldr	r3, [pc, #392]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	061b      	lsls	r3, r3, #24
 80029c6:	495f      	ldr	r1, [pc, #380]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	604b      	str	r3, [r1, #4]
 80029cc:	e018      	b.n	8002a00 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029ce:	4b5d      	ldr	r3, [pc, #372]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a5c      	ldr	r2, [pc, #368]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80029d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029da:	f7ff fa4d 	bl	8001e78 <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029e2:	f7ff fa49 	bl	8001e78 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e1f9      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029f4:	4b53      	ldr	r3, [pc, #332]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d1f0      	bne.n	80029e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0308 	and.w	r3, r3, #8
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d03c      	beq.n	8002a86 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	695b      	ldr	r3, [r3, #20]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d01c      	beq.n	8002a4e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a14:	4b4b      	ldr	r3, [pc, #300]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a1a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a24:	f7ff fa28 	bl	8001e78 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a2c:	f7ff fa24 	bl	8001e78 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e1d4      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a3e:	4b41      	ldr	r3, [pc, #260]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002a40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d0ef      	beq.n	8002a2c <HAL_RCC_OscConfig+0x3ec>
 8002a4c:	e01b      	b.n	8002a86 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a4e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a54:	4a3b      	ldr	r2, [pc, #236]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002a56:	f023 0301 	bic.w	r3, r3, #1
 8002a5a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5e:	f7ff fa0b 	bl	8001e78 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a64:	e008      	b.n	8002a78 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a66:	f7ff fa07 	bl	8001e78 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e1b7      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a78:	4b32      	ldr	r3, [pc, #200]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1ef      	bne.n	8002a66 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0304 	and.w	r3, r3, #4
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f000 80a6 	beq.w	8002be0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a94:	2300      	movs	r3, #0
 8002a96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a98:	4b2a      	ldr	r3, [pc, #168]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10d      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aa4:	4b27      	ldr	r3, [pc, #156]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aa8:	4a26      	ldr	r2, [pc, #152]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002aaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aae:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ab0:	4b24      	ldr	r3, [pc, #144]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ab8:	60bb      	str	r3, [r7, #8]
 8002aba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002abc:	2301      	movs	r3, #1
 8002abe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ac0:	4b21      	ldr	r3, [pc, #132]	@ (8002b48 <HAL_RCC_OscConfig+0x508>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d118      	bne.n	8002afe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002acc:	4b1e      	ldr	r3, [pc, #120]	@ (8002b48 <HAL_RCC_OscConfig+0x508>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8002b48 <HAL_RCC_OscConfig+0x508>)
 8002ad2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ad6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ad8:	f7ff f9ce 	bl	8001e78 <HAL_GetTick>
 8002adc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ade:	e008      	b.n	8002af2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ae0:	f7ff f9ca 	bl	8001e78 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e17a      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002af2:	4b15      	ldr	r3, [pc, #84]	@ (8002b48 <HAL_RCC_OscConfig+0x508>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d0f0      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d108      	bne.n	8002b18 <HAL_RCC_OscConfig+0x4d8>
 8002b06:	4b0f      	ldr	r3, [pc, #60]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002b0e:	f043 0301 	orr.w	r3, r3, #1
 8002b12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b16:	e029      	b.n	8002b6c <HAL_RCC_OscConfig+0x52c>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	2b05      	cmp	r3, #5
 8002b1e:	d115      	bne.n	8002b4c <HAL_RCC_OscConfig+0x50c>
 8002b20:	4b08      	ldr	r3, [pc, #32]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b26:	4a07      	ldr	r2, [pc, #28]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002b28:	f043 0304 	orr.w	r3, r3, #4
 8002b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b30:	4b04      	ldr	r3, [pc, #16]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b36:	4a03      	ldr	r2, [pc, #12]	@ (8002b44 <HAL_RCC_OscConfig+0x504>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b40:	e014      	b.n	8002b6c <HAL_RCC_OscConfig+0x52c>
 8002b42:	bf00      	nop
 8002b44:	40021000 	.word	0x40021000
 8002b48:	40007000 	.word	0x40007000
 8002b4c:	4b9c      	ldr	r3, [pc, #624]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b52:	4a9b      	ldr	r2, [pc, #620]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002b54:	f023 0301 	bic.w	r3, r3, #1
 8002b58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b5c:	4b98      	ldr	r3, [pc, #608]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b62:	4a97      	ldr	r2, [pc, #604]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002b64:	f023 0304 	bic.w	r3, r3, #4
 8002b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d016      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b74:	f7ff f980 	bl	8001e78 <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b7a:	e00a      	b.n	8002b92 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b7c:	f7ff f97c 	bl	8001e78 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e12a      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b92:	4b8b      	ldr	r3, [pc, #556]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d0ed      	beq.n	8002b7c <HAL_RCC_OscConfig+0x53c>
 8002ba0:	e015      	b.n	8002bce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba2:	f7ff f969 	bl	8001e78 <HAL_GetTick>
 8002ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ba8:	e00a      	b.n	8002bc0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002baa:	f7ff f965 	bl	8001e78 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e113      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bc0:	4b7f      	ldr	r3, [pc, #508]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1ed      	bne.n	8002baa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bce:	7ffb      	ldrb	r3, [r7, #31]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d105      	bne.n	8002be0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bd4:	4b7a      	ldr	r3, [pc, #488]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd8:	4a79      	ldr	r2, [pc, #484]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002bda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bde:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f000 80fe 	beq.w	8002de6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	f040 80d0 	bne.w	8002d94 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002bf4:	4b72      	ldr	r3, [pc, #456]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	f003 0203 	and.w	r2, r3, #3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d130      	bne.n	8002c6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c12:	3b01      	subs	r3, #1
 8002c14:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d127      	bne.n	8002c6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c24:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d11f      	bne.n	8002c6a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c34:	2a07      	cmp	r2, #7
 8002c36:	bf14      	ite	ne
 8002c38:	2201      	movne	r2, #1
 8002c3a:	2200      	moveq	r2, #0
 8002c3c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d113      	bne.n	8002c6a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c4c:	085b      	lsrs	r3, r3, #1
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d109      	bne.n	8002c6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c60:	085b      	lsrs	r3, r3, #1
 8002c62:	3b01      	subs	r3, #1
 8002c64:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d06e      	beq.n	8002d48 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	2b0c      	cmp	r3, #12
 8002c6e:	d069      	beq.n	8002d44 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c70:	4b53      	ldr	r3, [pc, #332]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d105      	bne.n	8002c88 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c7c:	4b50      	ldr	r3, [pc, #320]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e0ad      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c8c:	4b4c      	ldr	r3, [pc, #304]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a4b      	ldr	r2, [pc, #300]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002c92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c96:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c98:	f7ff f8ee 	bl	8001e78 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ca0:	f7ff f8ea 	bl	8001e78 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e09a      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cb2:	4b43      	ldr	r3, [pc, #268]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cbe:	4b40      	ldr	r3, [pc, #256]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	4b40      	ldr	r3, [pc, #256]	@ (8002dc4 <HAL_RCC_OscConfig+0x784>)
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002cce:	3a01      	subs	r2, #1
 8002cd0:	0112      	lsls	r2, r2, #4
 8002cd2:	4311      	orrs	r1, r2
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002cd8:	0212      	lsls	r2, r2, #8
 8002cda:	4311      	orrs	r1, r2
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ce0:	0852      	lsrs	r2, r2, #1
 8002ce2:	3a01      	subs	r2, #1
 8002ce4:	0552      	lsls	r2, r2, #21
 8002ce6:	4311      	orrs	r1, r2
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002cec:	0852      	lsrs	r2, r2, #1
 8002cee:	3a01      	subs	r2, #1
 8002cf0:	0652      	lsls	r2, r2, #25
 8002cf2:	4311      	orrs	r1, r2
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002cf8:	0912      	lsrs	r2, r2, #4
 8002cfa:	0452      	lsls	r2, r2, #17
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	4930      	ldr	r1, [pc, #192]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d04:	4b2e      	ldr	r3, [pc, #184]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a2d      	ldr	r2, [pc, #180]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d0e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d10:	4b2b      	ldr	r3, [pc, #172]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	4a2a      	ldr	r2, [pc, #168]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d1a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d1c:	f7ff f8ac 	bl	8001e78 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d24:	f7ff f8a8 	bl	8001e78 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e058      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d36:	4b22      	ldr	r3, [pc, #136]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d0f0      	beq.n	8002d24 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d42:	e050      	b.n	8002de6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e04f      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d48:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d148      	bne.n	8002de6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d54:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a19      	ldr	r2, [pc, #100]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d5e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d60:	4b17      	ldr	r3, [pc, #92]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	4a16      	ldr	r2, [pc, #88]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d6a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d6c:	f7ff f884 	bl	8001e78 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d74:	f7ff f880 	bl	8001e78 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e030      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d86:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d0f0      	beq.n	8002d74 <HAL_RCC_OscConfig+0x734>
 8002d92:	e028      	b.n	8002de6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	2b0c      	cmp	r3, #12
 8002d98:	d023      	beq.n	8002de2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d9a:	4b09      	ldr	r3, [pc, #36]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a08      	ldr	r2, [pc, #32]	@ (8002dc0 <HAL_RCC_OscConfig+0x780>)
 8002da0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002da4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da6:	f7ff f867 	bl	8001e78 <HAL_GetTick>
 8002daa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dac:	e00c      	b.n	8002dc8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dae:	f7ff f863 	bl	8001e78 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d905      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e013      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
 8002dc0:	40021000 	.word	0x40021000
 8002dc4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dc8:	4b09      	ldr	r3, [pc, #36]	@ (8002df0 <HAL_RCC_OscConfig+0x7b0>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1ec      	bne.n	8002dae <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002dd4:	4b06      	ldr	r3, [pc, #24]	@ (8002df0 <HAL_RCC_OscConfig+0x7b0>)
 8002dd6:	68da      	ldr	r2, [r3, #12]
 8002dd8:	4905      	ldr	r1, [pc, #20]	@ (8002df0 <HAL_RCC_OscConfig+0x7b0>)
 8002dda:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <HAL_RCC_OscConfig+0x7b4>)
 8002ddc:	4013      	ands	r3, r2
 8002dde:	60cb      	str	r3, [r1, #12]
 8002de0:	e001      	b.n	8002de6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e000      	b.n	8002de8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3720      	adds	r7, #32
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40021000 	.word	0x40021000
 8002df4:	feeefffc 	.word	0xfeeefffc

08002df8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e0e7      	b.n	8002fdc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e0c:	4b75      	ldr	r3, [pc, #468]	@ (8002fe4 <HAL_RCC_ClockConfig+0x1ec>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0307 	and.w	r3, r3, #7
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d910      	bls.n	8002e3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1a:	4b72      	ldr	r3, [pc, #456]	@ (8002fe4 <HAL_RCC_ClockConfig+0x1ec>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f023 0207 	bic.w	r2, r3, #7
 8002e22:	4970      	ldr	r1, [pc, #448]	@ (8002fe4 <HAL_RCC_ClockConfig+0x1ec>)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2a:	4b6e      	ldr	r3, [pc, #440]	@ (8002fe4 <HAL_RCC_ClockConfig+0x1ec>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0307 	and.w	r3, r3, #7
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d001      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e0cf      	b.n	8002fdc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d010      	beq.n	8002e6a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	4b66      	ldr	r3, [pc, #408]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d908      	bls.n	8002e6a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e58:	4b63      	ldr	r3, [pc, #396]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	4960      	ldr	r1, [pc, #384]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d04c      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	2b03      	cmp	r3, #3
 8002e7c:	d107      	bne.n	8002e8e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e7e:	4b5a      	ldr	r3, [pc, #360]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d121      	bne.n	8002ece <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e0a6      	b.n	8002fdc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d107      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e96:	4b54      	ldr	r3, [pc, #336]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d115      	bne.n	8002ece <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e09a      	b.n	8002fdc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d107      	bne.n	8002ebe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002eae:	4b4e      	ldr	r3, [pc, #312]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0302 	and.w	r3, r3, #2
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d109      	bne.n	8002ece <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e08e      	b.n	8002fdc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ebe:	4b4a      	ldr	r3, [pc, #296]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e086      	b.n	8002fdc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ece:	4b46      	ldr	r3, [pc, #280]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f023 0203 	bic.w	r2, r3, #3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	4943      	ldr	r1, [pc, #268]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ee0:	f7fe ffca 	bl	8001e78 <HAL_GetTick>
 8002ee4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee6:	e00a      	b.n	8002efe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ee8:	f7fe ffc6 	bl	8001e78 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e06e      	b.n	8002fdc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002efe:	4b3a      	ldr	r3, [pc, #232]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f003 020c 	and.w	r2, r3, #12
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d1eb      	bne.n	8002ee8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d010      	beq.n	8002f3e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689a      	ldr	r2, [r3, #8]
 8002f20:	4b31      	ldr	r3, [pc, #196]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d208      	bcs.n	8002f3e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f2c:	4b2e      	ldr	r3, [pc, #184]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	492b      	ldr	r1, [pc, #172]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f3e:	4b29      	ldr	r3, [pc, #164]	@ (8002fe4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0307 	and.w	r3, r3, #7
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d210      	bcs.n	8002f6e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f4c:	4b25      	ldr	r3, [pc, #148]	@ (8002fe4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f023 0207 	bic.w	r2, r3, #7
 8002f54:	4923      	ldr	r1, [pc, #140]	@ (8002fe4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f5c:	4b21      	ldr	r3, [pc, #132]	@ (8002fe4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d001      	beq.n	8002f6e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e036      	b.n	8002fdc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0304 	and.w	r3, r3, #4
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d008      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	4918      	ldr	r1, [pc, #96]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0308 	and.w	r3, r3, #8
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d009      	beq.n	8002fac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f98:	4b13      	ldr	r3, [pc, #76]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	00db      	lsls	r3, r3, #3
 8002fa6:	4910      	ldr	r1, [pc, #64]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fac:	f000 f824 	bl	8002ff8 <HAL_RCC_GetSysClockFreq>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	091b      	lsrs	r3, r3, #4
 8002fb8:	f003 030f 	and.w	r3, r3, #15
 8002fbc:	490b      	ldr	r1, [pc, #44]	@ (8002fec <HAL_RCC_ClockConfig+0x1f4>)
 8002fbe:	5ccb      	ldrb	r3, [r1, r3]
 8002fc0:	f003 031f 	and.w	r3, r3, #31
 8002fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc8:	4a09      	ldr	r2, [pc, #36]	@ (8002ff0 <HAL_RCC_ClockConfig+0x1f8>)
 8002fca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002fcc:	4b09      	ldr	r3, [pc, #36]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1fc>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7fe ff01 	bl	8001dd8 <HAL_InitTick>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	72fb      	strb	r3, [r7, #11]

  return status;
 8002fda:	7afb      	ldrb	r3, [r7, #11]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40022000 	.word	0x40022000
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	0800508c 	.word	0x0800508c
 8002ff0:	2000014c 	.word	0x2000014c
 8002ff4:	20000150 	.word	0x20000150

08002ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b089      	sub	sp, #36	@ 0x24
 8002ffc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002ffe:	2300      	movs	r3, #0
 8003000:	61fb      	str	r3, [r7, #28]
 8003002:	2300      	movs	r3, #0
 8003004:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003006:	4b3e      	ldr	r3, [pc, #248]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x108>)
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f003 030c 	and.w	r3, r3, #12
 800300e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003010:	4b3b      	ldr	r3, [pc, #236]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x108>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	f003 0303 	and.w	r3, r3, #3
 8003018:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d005      	beq.n	800302c <HAL_RCC_GetSysClockFreq+0x34>
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	2b0c      	cmp	r3, #12
 8003024:	d121      	bne.n	800306a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2b01      	cmp	r3, #1
 800302a:	d11e      	bne.n	800306a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800302c:	4b34      	ldr	r3, [pc, #208]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x108>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0308 	and.w	r3, r3, #8
 8003034:	2b00      	cmp	r3, #0
 8003036:	d107      	bne.n	8003048 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003038:	4b31      	ldr	r3, [pc, #196]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x108>)
 800303a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800303e:	0a1b      	lsrs	r3, r3, #8
 8003040:	f003 030f 	and.w	r3, r3, #15
 8003044:	61fb      	str	r3, [r7, #28]
 8003046:	e005      	b.n	8003054 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003048:	4b2d      	ldr	r3, [pc, #180]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x108>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	091b      	lsrs	r3, r3, #4
 800304e:	f003 030f 	and.w	r3, r3, #15
 8003052:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003054:	4a2b      	ldr	r2, [pc, #172]	@ (8003104 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800305c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10d      	bne.n	8003080 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003068:	e00a      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	2b04      	cmp	r3, #4
 800306e:	d102      	bne.n	8003076 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003070:	4b25      	ldr	r3, [pc, #148]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x110>)
 8003072:	61bb      	str	r3, [r7, #24]
 8003074:	e004      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	2b08      	cmp	r3, #8
 800307a:	d101      	bne.n	8003080 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800307c:	4b23      	ldr	r3, [pc, #140]	@ (800310c <HAL_RCC_GetSysClockFreq+0x114>)
 800307e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	2b0c      	cmp	r3, #12
 8003084:	d134      	bne.n	80030f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003086:	4b1e      	ldr	r3, [pc, #120]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x108>)
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	f003 0303 	and.w	r3, r3, #3
 800308e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2b02      	cmp	r3, #2
 8003094:	d003      	beq.n	800309e <HAL_RCC_GetSysClockFreq+0xa6>
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	2b03      	cmp	r3, #3
 800309a:	d003      	beq.n	80030a4 <HAL_RCC_GetSysClockFreq+0xac>
 800309c:	e005      	b.n	80030aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800309e:	4b1a      	ldr	r3, [pc, #104]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x110>)
 80030a0:	617b      	str	r3, [r7, #20]
      break;
 80030a2:	e005      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80030a4:	4b19      	ldr	r3, [pc, #100]	@ (800310c <HAL_RCC_GetSysClockFreq+0x114>)
 80030a6:	617b      	str	r3, [r7, #20]
      break;
 80030a8:	e002      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	617b      	str	r3, [r7, #20]
      break;
 80030ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030b0:	4b13      	ldr	r3, [pc, #76]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x108>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	091b      	lsrs	r3, r3, #4
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	3301      	adds	r3, #1
 80030bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80030be:	4b10      	ldr	r3, [pc, #64]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x108>)
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	0a1b      	lsrs	r3, r3, #8
 80030c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030c8:	697a      	ldr	r2, [r7, #20]
 80030ca:	fb03 f202 	mul.w	r2, r3, r2
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003100 <HAL_RCC_GetSysClockFreq+0x108>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	0e5b      	lsrs	r3, r3, #25
 80030dc:	f003 0303 	and.w	r3, r3, #3
 80030e0:	3301      	adds	r3, #1
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80030f0:	69bb      	ldr	r3, [r7, #24]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3724      	adds	r7, #36	@ 0x24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	40021000 	.word	0x40021000
 8003104:	0800509c 	.word	0x0800509c
 8003108:	00f42400 	.word	0x00f42400
 800310c:	007a1200 	.word	0x007a1200

08003110 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003118:	2300      	movs	r3, #0
 800311a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800311c:	4b2a      	ldr	r3, [pc, #168]	@ (80031c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800311e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d003      	beq.n	8003130 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003128:	f7ff f9fa 	bl	8002520 <HAL_PWREx_GetVoltageRange>
 800312c:	6178      	str	r0, [r7, #20]
 800312e:	e014      	b.n	800315a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003130:	4b25      	ldr	r3, [pc, #148]	@ (80031c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003134:	4a24      	ldr	r2, [pc, #144]	@ (80031c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003136:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800313a:	6593      	str	r3, [r2, #88]	@ 0x58
 800313c:	4b22      	ldr	r3, [pc, #136]	@ (80031c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800313e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003140:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003144:	60fb      	str	r3, [r7, #12]
 8003146:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003148:	f7ff f9ea 	bl	8002520 <HAL_PWREx_GetVoltageRange>
 800314c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800314e:	4b1e      	ldr	r3, [pc, #120]	@ (80031c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003152:	4a1d      	ldr	r2, [pc, #116]	@ (80031c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003154:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003158:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003160:	d10b      	bne.n	800317a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b80      	cmp	r3, #128	@ 0x80
 8003166:	d919      	bls.n	800319c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2ba0      	cmp	r3, #160	@ 0xa0
 800316c:	d902      	bls.n	8003174 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800316e:	2302      	movs	r3, #2
 8003170:	613b      	str	r3, [r7, #16]
 8003172:	e013      	b.n	800319c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003174:	2301      	movs	r3, #1
 8003176:	613b      	str	r3, [r7, #16]
 8003178:	e010      	b.n	800319c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2b80      	cmp	r3, #128	@ 0x80
 800317e:	d902      	bls.n	8003186 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003180:	2303      	movs	r3, #3
 8003182:	613b      	str	r3, [r7, #16]
 8003184:	e00a      	b.n	800319c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2b80      	cmp	r3, #128	@ 0x80
 800318a:	d102      	bne.n	8003192 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800318c:	2302      	movs	r3, #2
 800318e:	613b      	str	r3, [r7, #16]
 8003190:	e004      	b.n	800319c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2b70      	cmp	r3, #112	@ 0x70
 8003196:	d101      	bne.n	800319c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003198:	2301      	movs	r3, #1
 800319a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f023 0207 	bic.w	r2, r3, #7
 80031a4:	4909      	ldr	r1, [pc, #36]	@ (80031cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031ac:	4b07      	ldr	r3, [pc, #28]	@ (80031cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	693a      	ldr	r2, [r7, #16]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d001      	beq.n	80031be <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e000      	b.n	80031c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3718      	adds	r7, #24
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	40021000 	.word	0x40021000
 80031cc:	40022000 	.word	0x40022000

080031d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e095      	b.n	800330e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d108      	bne.n	80031fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031f2:	d009      	beq.n	8003208 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	61da      	str	r2, [r3, #28]
 80031fa:	e005      	b.n	8003208 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d106      	bne.n	8003228 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f7fe fc62 	bl	8001aec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2202      	movs	r2, #2
 800322c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800323e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003248:	d902      	bls.n	8003250 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800324a:	2300      	movs	r3, #0
 800324c:	60fb      	str	r3, [r7, #12]
 800324e:	e002      	b.n	8003256 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003250:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003254:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800325e:	d007      	beq.n	8003270 <HAL_SPI_Init+0xa0>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003268:	d002      	beq.n	8003270 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003280:	431a      	orrs	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	431a      	orrs	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800329e:	431a      	orrs	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69db      	ldr	r3, [r3, #28]
 80032a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032a8:	431a      	orrs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032b2:	ea42 0103 	orr.w	r1, r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	430a      	orrs	r2, r1
 80032c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	0c1b      	lsrs	r3, r3, #16
 80032cc:	f003 0204 	and.w	r2, r3, #4
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	f003 0310 	and.w	r3, r3, #16
 80032d8:	431a      	orrs	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	431a      	orrs	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80032ec:	ea42 0103 	orr.w	r1, r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b088      	sub	sp, #32
 800331a:	af00      	add	r7, sp, #0
 800331c:	60f8      	str	r0, [r7, #12]
 800331e:	60b9      	str	r1, [r7, #8]
 8003320:	603b      	str	r3, [r7, #0]
 8003322:	4613      	mov	r3, r2
 8003324:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003326:	2300      	movs	r3, #0
 8003328:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003330:	2b01      	cmp	r3, #1
 8003332:	d101      	bne.n	8003338 <HAL_SPI_Transmit+0x22>
 8003334:	2302      	movs	r3, #2
 8003336:	e15f      	b.n	80035f8 <HAL_SPI_Transmit+0x2e2>
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003340:	f7fe fd9a 	bl	8001e78 <HAL_GetTick>
 8003344:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003346:	88fb      	ldrh	r3, [r7, #6]
 8003348:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b01      	cmp	r3, #1
 8003354:	d002      	beq.n	800335c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003356:	2302      	movs	r3, #2
 8003358:	77fb      	strb	r3, [r7, #31]
    goto error;
 800335a:	e148      	b.n	80035ee <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d002      	beq.n	8003368 <HAL_SPI_Transmit+0x52>
 8003362:	88fb      	ldrh	r3, [r7, #6]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d102      	bne.n	800336e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800336c:	e13f      	b.n	80035ee <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2203      	movs	r2, #3
 8003372:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	88fa      	ldrh	r2, [r7, #6]
 8003386:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	88fa      	ldrh	r2, [r7, #6]
 800338c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033b8:	d10f      	bne.n	80033da <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033e4:	2b40      	cmp	r3, #64	@ 0x40
 80033e6:	d007      	beq.n	80033f8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003400:	d94f      	bls.n	80034a2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <HAL_SPI_Transmit+0xfa>
 800340a:	8afb      	ldrh	r3, [r7, #22]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d142      	bne.n	8003496 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003414:	881a      	ldrh	r2, [r3, #0]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003420:	1c9a      	adds	r2, r3, #2
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800342a:	b29b      	uxth	r3, r3
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003434:	e02f      	b.n	8003496 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	2b02      	cmp	r3, #2
 8003442:	d112      	bne.n	800346a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003448:	881a      	ldrh	r2, [r3, #0]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003454:	1c9a      	adds	r2, r3, #2
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800345e:	b29b      	uxth	r3, r3
 8003460:	3b01      	subs	r3, #1
 8003462:	b29a      	uxth	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003468:	e015      	b.n	8003496 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800346a:	f7fe fd05 	bl	8001e78 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	429a      	cmp	r2, r3
 8003478:	d803      	bhi.n	8003482 <HAL_SPI_Transmit+0x16c>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003480:	d102      	bne.n	8003488 <HAL_SPI_Transmit+0x172>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d106      	bne.n	8003496 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003494:	e0ab      	b.n	80035ee <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800349a:	b29b      	uxth	r3, r3
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1ca      	bne.n	8003436 <HAL_SPI_Transmit+0x120>
 80034a0:	e080      	b.n	80035a4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d002      	beq.n	80034b0 <HAL_SPI_Transmit+0x19a>
 80034aa:	8afb      	ldrh	r3, [r7, #22]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d174      	bne.n	800359a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d912      	bls.n	80034e0 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034be:	881a      	ldrh	r2, [r3, #0]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ca:	1c9a      	adds	r2, r3, #2
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	3b02      	subs	r3, #2
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034de:	e05c      	b.n	800359a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	330c      	adds	r3, #12
 80034ea:	7812      	ldrb	r2, [r2, #0]
 80034ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f2:	1c5a      	adds	r2, r3, #1
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	3b01      	subs	r3, #1
 8003500:	b29a      	uxth	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003506:	e048      	b.n	800359a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b02      	cmp	r3, #2
 8003514:	d12b      	bne.n	800356e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800351a:	b29b      	uxth	r3, r3
 800351c:	2b01      	cmp	r3, #1
 800351e:	d912      	bls.n	8003546 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003524:	881a      	ldrh	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003530:	1c9a      	adds	r2, r3, #2
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800353a:	b29b      	uxth	r3, r3
 800353c:	3b02      	subs	r3, #2
 800353e:	b29a      	uxth	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003544:	e029      	b.n	800359a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	330c      	adds	r3, #12
 8003550:	7812      	ldrb	r2, [r2, #0]
 8003552:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003558:	1c5a      	adds	r2, r3, #1
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003562:	b29b      	uxth	r3, r3
 8003564:	3b01      	subs	r3, #1
 8003566:	b29a      	uxth	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800356c:	e015      	b.n	800359a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800356e:	f7fe fc83 	bl	8001e78 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	429a      	cmp	r2, r3
 800357c:	d803      	bhi.n	8003586 <HAL_SPI_Transmit+0x270>
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003584:	d102      	bne.n	800358c <HAL_SPI_Transmit+0x276>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d106      	bne.n	800359a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003598:	e029      	b.n	80035ee <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800359e:	b29b      	uxth	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1b1      	bne.n	8003508 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	6839      	ldr	r1, [r7, #0]
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f000 fb69 	bl	8003c80 <SPI_EndRxTxTransaction>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2220      	movs	r2, #32
 80035b8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d10a      	bne.n	80035d8 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035c2:	2300      	movs	r3, #0
 80035c4:	613b      	str	r3, [r7, #16]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	613b      	str	r3, [r7, #16]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d002      	beq.n	80035e6 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	77fb      	strb	r3, [r7, #31]
 80035e4:	e003      	b.n	80035ee <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80035f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3720      	adds	r7, #32
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08a      	sub	sp, #40	@ 0x28
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
 800360c:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800360e:	2301      	movs	r3, #1
 8003610:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003612:	2300      	movs	r3, #0
 8003614:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800361e:	2b01      	cmp	r3, #1
 8003620:	d101      	bne.n	8003626 <HAL_SPI_TransmitReceive+0x26>
 8003622:	2302      	movs	r3, #2
 8003624:	e20a      	b.n	8003a3c <HAL_SPI_TransmitReceive+0x43c>
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2201      	movs	r2, #1
 800362a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800362e:	f7fe fc23 	bl	8001e78 <HAL_GetTick>
 8003632:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800363a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003642:	887b      	ldrh	r3, [r7, #2]
 8003644:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003646:	887b      	ldrh	r3, [r7, #2]
 8003648:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800364a:	7efb      	ldrb	r3, [r7, #27]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d00e      	beq.n	800366e <HAL_SPI_TransmitReceive+0x6e>
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003656:	d106      	bne.n	8003666 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d102      	bne.n	8003666 <HAL_SPI_TransmitReceive+0x66>
 8003660:	7efb      	ldrb	r3, [r7, #27]
 8003662:	2b04      	cmp	r3, #4
 8003664:	d003      	beq.n	800366e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003666:	2302      	movs	r3, #2
 8003668:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800366c:	e1e0      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d005      	beq.n	8003680 <HAL_SPI_TransmitReceive+0x80>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d002      	beq.n	8003680 <HAL_SPI_TransmitReceive+0x80>
 800367a:	887b      	ldrh	r3, [r7, #2]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d103      	bne.n	8003688 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003686:	e1d3      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800368e:	b2db      	uxtb	r3, r3
 8003690:	2b04      	cmp	r3, #4
 8003692:	d003      	beq.n	800369c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2205      	movs	r2, #5
 8003698:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	887a      	ldrh	r2, [r7, #2]
 80036ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	887a      	ldrh	r2, [r7, #2]
 80036b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	887a      	ldrh	r2, [r7, #2]
 80036c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	887a      	ldrh	r2, [r7, #2]
 80036c8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036de:	d802      	bhi.n	80036e6 <HAL_SPI_TransmitReceive+0xe6>
 80036e0:	8a3b      	ldrh	r3, [r7, #16]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d908      	bls.n	80036f8 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036f4:	605a      	str	r2, [r3, #4]
 80036f6:	e007      	b.n	8003708 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003706:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003712:	2b40      	cmp	r3, #64	@ 0x40
 8003714:	d007      	beq.n	8003726 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003724:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800372e:	f240 8081 	bls.w	8003834 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d002      	beq.n	8003740 <HAL_SPI_TransmitReceive+0x140>
 800373a:	8a7b      	ldrh	r3, [r7, #18]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d16d      	bne.n	800381c <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003744:	881a      	ldrh	r2, [r3, #0]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003750:	1c9a      	adds	r2, r3, #2
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800375a:	b29b      	uxth	r3, r3
 800375c:	3b01      	subs	r3, #1
 800375e:	b29a      	uxth	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003764:	e05a      	b.n	800381c <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f003 0302 	and.w	r3, r3, #2
 8003770:	2b02      	cmp	r3, #2
 8003772:	d11b      	bne.n	80037ac <HAL_SPI_TransmitReceive+0x1ac>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003778:	b29b      	uxth	r3, r3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d016      	beq.n	80037ac <HAL_SPI_TransmitReceive+0x1ac>
 800377e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003780:	2b01      	cmp	r3, #1
 8003782:	d113      	bne.n	80037ac <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003788:	881a      	ldrh	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003794:	1c9a      	adds	r2, r3, #2
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800379e:	b29b      	uxth	r3, r3
 80037a0:	3b01      	subs	r3, #1
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80037a8:	2300      	movs	r3, #0
 80037aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d11c      	bne.n	80037f4 <HAL_SPI_TransmitReceive+0x1f4>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d016      	beq.n	80037f4 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68da      	ldr	r2, [r3, #12]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d0:	b292      	uxth	r2, r2
 80037d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d8:	1c9a      	adds	r2, r3, #2
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	3b01      	subs	r3, #1
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037f0:	2301      	movs	r3, #1
 80037f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80037f4:	f7fe fb40 	bl	8001e78 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003800:	429a      	cmp	r2, r3
 8003802:	d80b      	bhi.n	800381c <HAL_SPI_TransmitReceive+0x21c>
 8003804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380a:	d007      	beq.n	800381c <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800381a:	e109      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003820:	b29b      	uxth	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	d19f      	bne.n	8003766 <HAL_SPI_TransmitReceive+0x166>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800382c:	b29b      	uxth	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d199      	bne.n	8003766 <HAL_SPI_TransmitReceive+0x166>
 8003832:	e0e3      	b.n	80039fc <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d003      	beq.n	8003844 <HAL_SPI_TransmitReceive+0x244>
 800383c:	8a7b      	ldrh	r3, [r7, #18]
 800383e:	2b01      	cmp	r3, #1
 8003840:	f040 80cf 	bne.w	80039e2 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003848:	b29b      	uxth	r3, r3
 800384a:	2b01      	cmp	r3, #1
 800384c:	d912      	bls.n	8003874 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003852:	881a      	ldrh	r2, [r3, #0]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800385e:	1c9a      	adds	r2, r3, #2
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003868:	b29b      	uxth	r3, r3
 800386a:	3b02      	subs	r3, #2
 800386c:	b29a      	uxth	r2, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003872:	e0b6      	b.n	80039e2 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	330c      	adds	r3, #12
 800387e:	7812      	ldrb	r2, [r2, #0]
 8003880:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003886:	1c5a      	adds	r2, r3, #1
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003890:	b29b      	uxth	r3, r3
 8003892:	3b01      	subs	r3, #1
 8003894:	b29a      	uxth	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800389a:	e0a2      	b.n	80039e2 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 0302 	and.w	r3, r3, #2
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d134      	bne.n	8003914 <HAL_SPI_TransmitReceive+0x314>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d02f      	beq.n	8003914 <HAL_SPI_TransmitReceive+0x314>
 80038b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d12c      	bne.n	8003914 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038be:	b29b      	uxth	r3, r3
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d912      	bls.n	80038ea <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c8:	881a      	ldrh	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d4:	1c9a      	adds	r2, r3, #2
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038de:	b29b      	uxth	r3, r3
 80038e0:	3b02      	subs	r3, #2
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038e8:	e012      	b.n	8003910 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	330c      	adds	r3, #12
 80038f4:	7812      	ldrb	r2, [r2, #0]
 80038f6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038fc:	1c5a      	adds	r2, r3, #1
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003906:	b29b      	uxth	r3, r3
 8003908:	3b01      	subs	r3, #1
 800390a:	b29a      	uxth	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003910:	2300      	movs	r3, #0
 8003912:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b01      	cmp	r3, #1
 8003920:	d148      	bne.n	80039b4 <HAL_SPI_TransmitReceive+0x3b4>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003928:	b29b      	uxth	r3, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d042      	beq.n	80039b4 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003934:	b29b      	uxth	r3, r3
 8003936:	2b01      	cmp	r3, #1
 8003938:	d923      	bls.n	8003982 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68da      	ldr	r2, [r3, #12]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003944:	b292      	uxth	r2, r2
 8003946:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394c:	1c9a      	adds	r2, r3, #2
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003958:	b29b      	uxth	r3, r3
 800395a:	3b02      	subs	r3, #2
 800395c:	b29a      	uxth	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800396a:	b29b      	uxth	r3, r3
 800396c:	2b01      	cmp	r3, #1
 800396e:	d81f      	bhi.n	80039b0 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800397e:	605a      	str	r2, [r3, #4]
 8003980:	e016      	b.n	80039b0 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f103 020c 	add.w	r2, r3, #12
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	7812      	ldrb	r2, [r2, #0]
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003998:	1c5a      	adds	r2, r3, #1
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	3b01      	subs	r3, #1
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80039b0:	2301      	movs	r3, #1
 80039b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80039b4:	f7fe fa60 	bl	8001e78 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d803      	bhi.n	80039cc <HAL_SPI_TransmitReceive+0x3cc>
 80039c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ca:	d102      	bne.n	80039d2 <HAL_SPI_TransmitReceive+0x3d2>
 80039cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d107      	bne.n	80039e2 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80039e0:	e026      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	f47f af57 	bne.w	800389c <HAL_SPI_TransmitReceive+0x29c>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	f47f af50 	bne.w	800389c <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039fc:	69fa      	ldr	r2, [r7, #28]
 80039fe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a00:	68f8      	ldr	r0, [r7, #12]
 8003a02:	f000 f93d 	bl	8003c80 <SPI_EndRxTxTransaction>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d005      	beq.n	8003a18 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2220      	movs	r2, #32
 8003a16:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a26:	e003      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003a38:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3728      	adds	r7, #40	@ 0x28
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b088      	sub	sp, #32
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	603b      	str	r3, [r7, #0]
 8003a50:	4613      	mov	r3, r2
 8003a52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003a54:	f7fe fa10 	bl	8001e78 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a5c:	1a9b      	subs	r3, r3, r2
 8003a5e:	683a      	ldr	r2, [r7, #0]
 8003a60:	4413      	add	r3, r2
 8003a62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a64:	f7fe fa08 	bl	8001e78 <HAL_GetTick>
 8003a68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003a6a:	4b39      	ldr	r3, [pc, #228]	@ (8003b50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	015b      	lsls	r3, r3, #5
 8003a70:	0d1b      	lsrs	r3, r3, #20
 8003a72:	69fa      	ldr	r2, [r7, #28]
 8003a74:	fb02 f303 	mul.w	r3, r2, r3
 8003a78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a7a:	e054      	b.n	8003b26 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a82:	d050      	beq.n	8003b26 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a84:	f7fe f9f8 	bl	8001e78 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	69fa      	ldr	r2, [r7, #28]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d902      	bls.n	8003a9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d13d      	bne.n	8003b16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003aa8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ab2:	d111      	bne.n	8003ad8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003abc:	d004      	beq.n	8003ac8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ac6:	d107      	bne.n	8003ad8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ad6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003adc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ae0:	d10f      	bne.n	8003b02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e017      	b.n	8003b46 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d101      	bne.n	8003b20 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	3b01      	subs	r3, #1
 8003b24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	689a      	ldr	r2, [r3, #8]
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	bf0c      	ite	eq
 8003b36:	2301      	moveq	r3, #1
 8003b38:	2300      	movne	r3, #0
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	79fb      	ldrb	r3, [r7, #7]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d19b      	bne.n	8003a7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3720      	adds	r7, #32
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	2000014c 	.word	0x2000014c

08003b54 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b08a      	sub	sp, #40	@ 0x28
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
 8003b60:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003b62:	2300      	movs	r3, #0
 8003b64:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003b66:	f7fe f987 	bl	8001e78 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b6e:	1a9b      	subs	r3, r3, r2
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	4413      	add	r3, r2
 8003b74:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003b76:	f7fe f97f 	bl	8001e78 <HAL_GetTick>
 8003b7a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	330c      	adds	r3, #12
 8003b82:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003b84:	4b3d      	ldr	r3, [pc, #244]	@ (8003c7c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	4413      	add	r3, r2
 8003b8e:	00da      	lsls	r2, r3, #3
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	0d1b      	lsrs	r3, r3, #20
 8003b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b96:	fb02 f303 	mul.w	r3, r2, r3
 8003b9a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003b9c:	e060      	b.n	8003c60 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ba4:	d107      	bne.n	8003bb6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d104      	bne.n	8003bb6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003bb4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bbc:	d050      	beq.n	8003c60 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003bbe:	f7fe f95b 	bl	8001e78 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	6a3b      	ldr	r3, [r7, #32]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d902      	bls.n	8003bd4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d13d      	bne.n	8003c50 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685a      	ldr	r2, [r3, #4]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003be2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bec:	d111      	bne.n	8003c12 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bf6:	d004      	beq.n	8003c02 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c00:	d107      	bne.n	8003c12 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c10:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c1a:	d10f      	bne.n	8003c3c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c3a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e010      	b.n	8003c72 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003c56:	2300      	movs	r3, #0
 8003c58:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689a      	ldr	r2, [r3, #8]
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	4013      	ands	r3, r2
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d196      	bne.n	8003b9e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3728      	adds	r7, #40	@ 0x28
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	2000014c 	.word	0x2000014c

08003c80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b086      	sub	sp, #24
 8003c84:	af02      	add	r7, sp, #8
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f7ff ff5b 	bl	8003b54 <SPI_WaitFifoStateUntilTimeout>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d007      	beq.n	8003cb4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ca8:	f043 0220 	orr.w	r2, r3, #32
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e027      	b.n	8003d04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	9300      	str	r3, [sp, #0]
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	2180      	movs	r1, #128	@ 0x80
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	f7ff fec0 	bl	8003a44 <SPI_WaitFlagStateUntilTimeout>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d007      	beq.n	8003cda <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cce:	f043 0220 	orr.w	r2, r3, #32
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e014      	b.n	8003d04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	9300      	str	r3, [sp, #0]
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f7ff ff34 	bl	8003b54 <SPI_WaitFifoStateUntilTimeout>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d007      	beq.n	8003d02 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cf6:	f043 0220 	orr.w	r2, r3, #32
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e000      	b.n	8003d04 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <malloc>:
 8003d0c:	4b02      	ldr	r3, [pc, #8]	@ (8003d18 <malloc+0xc>)
 8003d0e:	4601      	mov	r1, r0
 8003d10:	6818      	ldr	r0, [r3, #0]
 8003d12:	f000 b82d 	b.w	8003d70 <_malloc_r>
 8003d16:	bf00      	nop
 8003d18:	20000164 	.word	0x20000164

08003d1c <free>:
 8003d1c:	4b02      	ldr	r3, [pc, #8]	@ (8003d28 <free+0xc>)
 8003d1e:	4601      	mov	r1, r0
 8003d20:	6818      	ldr	r0, [r3, #0]
 8003d22:	f000 bb2b 	b.w	800437c <_free_r>
 8003d26:	bf00      	nop
 8003d28:	20000164 	.word	0x20000164

08003d2c <sbrk_aligned>:
 8003d2c:	b570      	push	{r4, r5, r6, lr}
 8003d2e:	4e0f      	ldr	r6, [pc, #60]	@ (8003d6c <sbrk_aligned+0x40>)
 8003d30:	460c      	mov	r4, r1
 8003d32:	6831      	ldr	r1, [r6, #0]
 8003d34:	4605      	mov	r5, r0
 8003d36:	b911      	cbnz	r1, 8003d3e <sbrk_aligned+0x12>
 8003d38:	f000 fac2 	bl	80042c0 <_sbrk_r>
 8003d3c:	6030      	str	r0, [r6, #0]
 8003d3e:	4621      	mov	r1, r4
 8003d40:	4628      	mov	r0, r5
 8003d42:	f000 fabd 	bl	80042c0 <_sbrk_r>
 8003d46:	1c43      	adds	r3, r0, #1
 8003d48:	d103      	bne.n	8003d52 <sbrk_aligned+0x26>
 8003d4a:	f04f 34ff 	mov.w	r4, #4294967295
 8003d4e:	4620      	mov	r0, r4
 8003d50:	bd70      	pop	{r4, r5, r6, pc}
 8003d52:	1cc4      	adds	r4, r0, #3
 8003d54:	f024 0403 	bic.w	r4, r4, #3
 8003d58:	42a0      	cmp	r0, r4
 8003d5a:	d0f8      	beq.n	8003d4e <sbrk_aligned+0x22>
 8003d5c:	1a21      	subs	r1, r4, r0
 8003d5e:	4628      	mov	r0, r5
 8003d60:	f000 faae 	bl	80042c0 <_sbrk_r>
 8003d64:	3001      	adds	r0, #1
 8003d66:	d1f2      	bne.n	8003d4e <sbrk_aligned+0x22>
 8003d68:	e7ef      	b.n	8003d4a <sbrk_aligned+0x1e>
 8003d6a:	bf00      	nop
 8003d6c:	20000370 	.word	0x20000370

08003d70 <_malloc_r>:
 8003d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d74:	1ccd      	adds	r5, r1, #3
 8003d76:	f025 0503 	bic.w	r5, r5, #3
 8003d7a:	3508      	adds	r5, #8
 8003d7c:	2d0c      	cmp	r5, #12
 8003d7e:	bf38      	it	cc
 8003d80:	250c      	movcc	r5, #12
 8003d82:	2d00      	cmp	r5, #0
 8003d84:	4606      	mov	r6, r0
 8003d86:	db01      	blt.n	8003d8c <_malloc_r+0x1c>
 8003d88:	42a9      	cmp	r1, r5
 8003d8a:	d904      	bls.n	8003d96 <_malloc_r+0x26>
 8003d8c:	230c      	movs	r3, #12
 8003d8e:	6033      	str	r3, [r6, #0]
 8003d90:	2000      	movs	r0, #0
 8003d92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e6c <_malloc_r+0xfc>
 8003d9a:	f000 f869 	bl	8003e70 <__malloc_lock>
 8003d9e:	f8d8 3000 	ldr.w	r3, [r8]
 8003da2:	461c      	mov	r4, r3
 8003da4:	bb44      	cbnz	r4, 8003df8 <_malloc_r+0x88>
 8003da6:	4629      	mov	r1, r5
 8003da8:	4630      	mov	r0, r6
 8003daa:	f7ff ffbf 	bl	8003d2c <sbrk_aligned>
 8003dae:	1c43      	adds	r3, r0, #1
 8003db0:	4604      	mov	r4, r0
 8003db2:	d158      	bne.n	8003e66 <_malloc_r+0xf6>
 8003db4:	f8d8 4000 	ldr.w	r4, [r8]
 8003db8:	4627      	mov	r7, r4
 8003dba:	2f00      	cmp	r7, #0
 8003dbc:	d143      	bne.n	8003e46 <_malloc_r+0xd6>
 8003dbe:	2c00      	cmp	r4, #0
 8003dc0:	d04b      	beq.n	8003e5a <_malloc_r+0xea>
 8003dc2:	6823      	ldr	r3, [r4, #0]
 8003dc4:	4639      	mov	r1, r7
 8003dc6:	4630      	mov	r0, r6
 8003dc8:	eb04 0903 	add.w	r9, r4, r3
 8003dcc:	f000 fa78 	bl	80042c0 <_sbrk_r>
 8003dd0:	4581      	cmp	r9, r0
 8003dd2:	d142      	bne.n	8003e5a <_malloc_r+0xea>
 8003dd4:	6821      	ldr	r1, [r4, #0]
 8003dd6:	1a6d      	subs	r5, r5, r1
 8003dd8:	4629      	mov	r1, r5
 8003dda:	4630      	mov	r0, r6
 8003ddc:	f7ff ffa6 	bl	8003d2c <sbrk_aligned>
 8003de0:	3001      	adds	r0, #1
 8003de2:	d03a      	beq.n	8003e5a <_malloc_r+0xea>
 8003de4:	6823      	ldr	r3, [r4, #0]
 8003de6:	442b      	add	r3, r5
 8003de8:	6023      	str	r3, [r4, #0]
 8003dea:	f8d8 3000 	ldr.w	r3, [r8]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	bb62      	cbnz	r2, 8003e4c <_malloc_r+0xdc>
 8003df2:	f8c8 7000 	str.w	r7, [r8]
 8003df6:	e00f      	b.n	8003e18 <_malloc_r+0xa8>
 8003df8:	6822      	ldr	r2, [r4, #0]
 8003dfa:	1b52      	subs	r2, r2, r5
 8003dfc:	d420      	bmi.n	8003e40 <_malloc_r+0xd0>
 8003dfe:	2a0b      	cmp	r2, #11
 8003e00:	d917      	bls.n	8003e32 <_malloc_r+0xc2>
 8003e02:	1961      	adds	r1, r4, r5
 8003e04:	42a3      	cmp	r3, r4
 8003e06:	6025      	str	r5, [r4, #0]
 8003e08:	bf18      	it	ne
 8003e0a:	6059      	strne	r1, [r3, #4]
 8003e0c:	6863      	ldr	r3, [r4, #4]
 8003e0e:	bf08      	it	eq
 8003e10:	f8c8 1000 	streq.w	r1, [r8]
 8003e14:	5162      	str	r2, [r4, r5]
 8003e16:	604b      	str	r3, [r1, #4]
 8003e18:	4630      	mov	r0, r6
 8003e1a:	f000 f82f 	bl	8003e7c <__malloc_unlock>
 8003e1e:	f104 000b 	add.w	r0, r4, #11
 8003e22:	1d23      	adds	r3, r4, #4
 8003e24:	f020 0007 	bic.w	r0, r0, #7
 8003e28:	1ac2      	subs	r2, r0, r3
 8003e2a:	bf1c      	itt	ne
 8003e2c:	1a1b      	subne	r3, r3, r0
 8003e2e:	50a3      	strne	r3, [r4, r2]
 8003e30:	e7af      	b.n	8003d92 <_malloc_r+0x22>
 8003e32:	6862      	ldr	r2, [r4, #4]
 8003e34:	42a3      	cmp	r3, r4
 8003e36:	bf0c      	ite	eq
 8003e38:	f8c8 2000 	streq.w	r2, [r8]
 8003e3c:	605a      	strne	r2, [r3, #4]
 8003e3e:	e7eb      	b.n	8003e18 <_malloc_r+0xa8>
 8003e40:	4623      	mov	r3, r4
 8003e42:	6864      	ldr	r4, [r4, #4]
 8003e44:	e7ae      	b.n	8003da4 <_malloc_r+0x34>
 8003e46:	463c      	mov	r4, r7
 8003e48:	687f      	ldr	r7, [r7, #4]
 8003e4a:	e7b6      	b.n	8003dba <_malloc_r+0x4a>
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	42a3      	cmp	r3, r4
 8003e52:	d1fb      	bne.n	8003e4c <_malloc_r+0xdc>
 8003e54:	2300      	movs	r3, #0
 8003e56:	6053      	str	r3, [r2, #4]
 8003e58:	e7de      	b.n	8003e18 <_malloc_r+0xa8>
 8003e5a:	230c      	movs	r3, #12
 8003e5c:	6033      	str	r3, [r6, #0]
 8003e5e:	4630      	mov	r0, r6
 8003e60:	f000 f80c 	bl	8003e7c <__malloc_unlock>
 8003e64:	e794      	b.n	8003d90 <_malloc_r+0x20>
 8003e66:	6005      	str	r5, [r0, #0]
 8003e68:	e7d6      	b.n	8003e18 <_malloc_r+0xa8>
 8003e6a:	bf00      	nop
 8003e6c:	20000374 	.word	0x20000374

08003e70 <__malloc_lock>:
 8003e70:	4801      	ldr	r0, [pc, #4]	@ (8003e78 <__malloc_lock+0x8>)
 8003e72:	f000 ba72 	b.w	800435a <__retarget_lock_acquire_recursive>
 8003e76:	bf00      	nop
 8003e78:	200004b8 	.word	0x200004b8

08003e7c <__malloc_unlock>:
 8003e7c:	4801      	ldr	r0, [pc, #4]	@ (8003e84 <__malloc_unlock+0x8>)
 8003e7e:	f000 ba6d 	b.w	800435c <__retarget_lock_release_recursive>
 8003e82:	bf00      	nop
 8003e84:	200004b8 	.word	0x200004b8

08003e88 <std>:
 8003e88:	2300      	movs	r3, #0
 8003e8a:	b510      	push	{r4, lr}
 8003e8c:	4604      	mov	r4, r0
 8003e8e:	e9c0 3300 	strd	r3, r3, [r0]
 8003e92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e96:	6083      	str	r3, [r0, #8]
 8003e98:	8181      	strh	r1, [r0, #12]
 8003e9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e9c:	81c2      	strh	r2, [r0, #14]
 8003e9e:	6183      	str	r3, [r0, #24]
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	2208      	movs	r2, #8
 8003ea4:	305c      	adds	r0, #92	@ 0x5c
 8003ea6:	f000 f9cf 	bl	8004248 <memset>
 8003eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee0 <std+0x58>)
 8003eac:	6263      	str	r3, [r4, #36]	@ 0x24
 8003eae:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee4 <std+0x5c>)
 8003eb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee8 <std+0x60>)
 8003eb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003eec <std+0x64>)
 8003eb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8003eba:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef0 <std+0x68>)
 8003ebc:	6224      	str	r4, [r4, #32]
 8003ebe:	429c      	cmp	r4, r3
 8003ec0:	d006      	beq.n	8003ed0 <std+0x48>
 8003ec2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003ec6:	4294      	cmp	r4, r2
 8003ec8:	d002      	beq.n	8003ed0 <std+0x48>
 8003eca:	33d0      	adds	r3, #208	@ 0xd0
 8003ecc:	429c      	cmp	r4, r3
 8003ece:	d105      	bne.n	8003edc <std+0x54>
 8003ed0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003ed4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ed8:	f000 ba3e 	b.w	8004358 <__retarget_lock_init_recursive>
 8003edc:	bd10      	pop	{r4, pc}
 8003ede:	bf00      	nop
 8003ee0:	08004099 	.word	0x08004099
 8003ee4:	080040bb 	.word	0x080040bb
 8003ee8:	080040f3 	.word	0x080040f3
 8003eec:	08004117 	.word	0x08004117
 8003ef0:	20000378 	.word	0x20000378

08003ef4 <stdio_exit_handler>:
 8003ef4:	4a02      	ldr	r2, [pc, #8]	@ (8003f00 <stdio_exit_handler+0xc>)
 8003ef6:	4903      	ldr	r1, [pc, #12]	@ (8003f04 <stdio_exit_handler+0x10>)
 8003ef8:	4803      	ldr	r0, [pc, #12]	@ (8003f08 <stdio_exit_handler+0x14>)
 8003efa:	f000 b869 	b.w	8003fd0 <_fwalk_sglue>
 8003efe:	bf00      	nop
 8003f00:	20000158 	.word	0x20000158
 8003f04:	08004d69 	.word	0x08004d69
 8003f08:	20000168 	.word	0x20000168

08003f0c <cleanup_stdio>:
 8003f0c:	6841      	ldr	r1, [r0, #4]
 8003f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f40 <cleanup_stdio+0x34>)
 8003f10:	4299      	cmp	r1, r3
 8003f12:	b510      	push	{r4, lr}
 8003f14:	4604      	mov	r4, r0
 8003f16:	d001      	beq.n	8003f1c <cleanup_stdio+0x10>
 8003f18:	f000 ff26 	bl	8004d68 <_fflush_r>
 8003f1c:	68a1      	ldr	r1, [r4, #8]
 8003f1e:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <cleanup_stdio+0x38>)
 8003f20:	4299      	cmp	r1, r3
 8003f22:	d002      	beq.n	8003f2a <cleanup_stdio+0x1e>
 8003f24:	4620      	mov	r0, r4
 8003f26:	f000 ff1f 	bl	8004d68 <_fflush_r>
 8003f2a:	68e1      	ldr	r1, [r4, #12]
 8003f2c:	4b06      	ldr	r3, [pc, #24]	@ (8003f48 <cleanup_stdio+0x3c>)
 8003f2e:	4299      	cmp	r1, r3
 8003f30:	d004      	beq.n	8003f3c <cleanup_stdio+0x30>
 8003f32:	4620      	mov	r0, r4
 8003f34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f38:	f000 bf16 	b.w	8004d68 <_fflush_r>
 8003f3c:	bd10      	pop	{r4, pc}
 8003f3e:	bf00      	nop
 8003f40:	20000378 	.word	0x20000378
 8003f44:	200003e0 	.word	0x200003e0
 8003f48:	20000448 	.word	0x20000448

08003f4c <global_stdio_init.part.0>:
 8003f4c:	b510      	push	{r4, lr}
 8003f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f7c <global_stdio_init.part.0+0x30>)
 8003f50:	4c0b      	ldr	r4, [pc, #44]	@ (8003f80 <global_stdio_init.part.0+0x34>)
 8003f52:	4a0c      	ldr	r2, [pc, #48]	@ (8003f84 <global_stdio_init.part.0+0x38>)
 8003f54:	601a      	str	r2, [r3, #0]
 8003f56:	4620      	mov	r0, r4
 8003f58:	2200      	movs	r2, #0
 8003f5a:	2104      	movs	r1, #4
 8003f5c:	f7ff ff94 	bl	8003e88 <std>
 8003f60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f64:	2201      	movs	r2, #1
 8003f66:	2109      	movs	r1, #9
 8003f68:	f7ff ff8e 	bl	8003e88 <std>
 8003f6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f70:	2202      	movs	r2, #2
 8003f72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f76:	2112      	movs	r1, #18
 8003f78:	f7ff bf86 	b.w	8003e88 <std>
 8003f7c:	200004b0 	.word	0x200004b0
 8003f80:	20000378 	.word	0x20000378
 8003f84:	08003ef5 	.word	0x08003ef5

08003f88 <__sfp_lock_acquire>:
 8003f88:	4801      	ldr	r0, [pc, #4]	@ (8003f90 <__sfp_lock_acquire+0x8>)
 8003f8a:	f000 b9e6 	b.w	800435a <__retarget_lock_acquire_recursive>
 8003f8e:	bf00      	nop
 8003f90:	200004b9 	.word	0x200004b9

08003f94 <__sfp_lock_release>:
 8003f94:	4801      	ldr	r0, [pc, #4]	@ (8003f9c <__sfp_lock_release+0x8>)
 8003f96:	f000 b9e1 	b.w	800435c <__retarget_lock_release_recursive>
 8003f9a:	bf00      	nop
 8003f9c:	200004b9 	.word	0x200004b9

08003fa0 <__sinit>:
 8003fa0:	b510      	push	{r4, lr}
 8003fa2:	4604      	mov	r4, r0
 8003fa4:	f7ff fff0 	bl	8003f88 <__sfp_lock_acquire>
 8003fa8:	6a23      	ldr	r3, [r4, #32]
 8003faa:	b11b      	cbz	r3, 8003fb4 <__sinit+0x14>
 8003fac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fb0:	f7ff bff0 	b.w	8003f94 <__sfp_lock_release>
 8003fb4:	4b04      	ldr	r3, [pc, #16]	@ (8003fc8 <__sinit+0x28>)
 8003fb6:	6223      	str	r3, [r4, #32]
 8003fb8:	4b04      	ldr	r3, [pc, #16]	@ (8003fcc <__sinit+0x2c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1f5      	bne.n	8003fac <__sinit+0xc>
 8003fc0:	f7ff ffc4 	bl	8003f4c <global_stdio_init.part.0>
 8003fc4:	e7f2      	b.n	8003fac <__sinit+0xc>
 8003fc6:	bf00      	nop
 8003fc8:	08003f0d 	.word	0x08003f0d
 8003fcc:	200004b0 	.word	0x200004b0

08003fd0 <_fwalk_sglue>:
 8003fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fd4:	4607      	mov	r7, r0
 8003fd6:	4688      	mov	r8, r1
 8003fd8:	4614      	mov	r4, r2
 8003fda:	2600      	movs	r6, #0
 8003fdc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003fe0:	f1b9 0901 	subs.w	r9, r9, #1
 8003fe4:	d505      	bpl.n	8003ff2 <_fwalk_sglue+0x22>
 8003fe6:	6824      	ldr	r4, [r4, #0]
 8003fe8:	2c00      	cmp	r4, #0
 8003fea:	d1f7      	bne.n	8003fdc <_fwalk_sglue+0xc>
 8003fec:	4630      	mov	r0, r6
 8003fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ff2:	89ab      	ldrh	r3, [r5, #12]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d907      	bls.n	8004008 <_fwalk_sglue+0x38>
 8003ff8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	d003      	beq.n	8004008 <_fwalk_sglue+0x38>
 8004000:	4629      	mov	r1, r5
 8004002:	4638      	mov	r0, r7
 8004004:	47c0      	blx	r8
 8004006:	4306      	orrs	r6, r0
 8004008:	3568      	adds	r5, #104	@ 0x68
 800400a:	e7e9      	b.n	8003fe0 <_fwalk_sglue+0x10>

0800400c <iprintf>:
 800400c:	b40f      	push	{r0, r1, r2, r3}
 800400e:	b507      	push	{r0, r1, r2, lr}
 8004010:	4906      	ldr	r1, [pc, #24]	@ (800402c <iprintf+0x20>)
 8004012:	ab04      	add	r3, sp, #16
 8004014:	6808      	ldr	r0, [r1, #0]
 8004016:	f853 2b04 	ldr.w	r2, [r3], #4
 800401a:	6881      	ldr	r1, [r0, #8]
 800401c:	9301      	str	r3, [sp, #4]
 800401e:	f000 fb79 	bl	8004714 <_vfiprintf_r>
 8004022:	b003      	add	sp, #12
 8004024:	f85d eb04 	ldr.w	lr, [sp], #4
 8004028:	b004      	add	sp, #16
 800402a:	4770      	bx	lr
 800402c:	20000164 	.word	0x20000164

08004030 <sniprintf>:
 8004030:	b40c      	push	{r2, r3}
 8004032:	b530      	push	{r4, r5, lr}
 8004034:	4b17      	ldr	r3, [pc, #92]	@ (8004094 <sniprintf+0x64>)
 8004036:	1e0c      	subs	r4, r1, #0
 8004038:	681d      	ldr	r5, [r3, #0]
 800403a:	b09d      	sub	sp, #116	@ 0x74
 800403c:	da08      	bge.n	8004050 <sniprintf+0x20>
 800403e:	238b      	movs	r3, #139	@ 0x8b
 8004040:	602b      	str	r3, [r5, #0]
 8004042:	f04f 30ff 	mov.w	r0, #4294967295
 8004046:	b01d      	add	sp, #116	@ 0x74
 8004048:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800404c:	b002      	add	sp, #8
 800404e:	4770      	bx	lr
 8004050:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004054:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004058:	bf14      	ite	ne
 800405a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800405e:	4623      	moveq	r3, r4
 8004060:	9304      	str	r3, [sp, #16]
 8004062:	9307      	str	r3, [sp, #28]
 8004064:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004068:	9002      	str	r0, [sp, #8]
 800406a:	9006      	str	r0, [sp, #24]
 800406c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004070:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004072:	ab21      	add	r3, sp, #132	@ 0x84
 8004074:	a902      	add	r1, sp, #8
 8004076:	4628      	mov	r0, r5
 8004078:	9301      	str	r3, [sp, #4]
 800407a:	f000 fa25 	bl	80044c8 <_svfiprintf_r>
 800407e:	1c43      	adds	r3, r0, #1
 8004080:	bfbc      	itt	lt
 8004082:	238b      	movlt	r3, #139	@ 0x8b
 8004084:	602b      	strlt	r3, [r5, #0]
 8004086:	2c00      	cmp	r4, #0
 8004088:	d0dd      	beq.n	8004046 <sniprintf+0x16>
 800408a:	9b02      	ldr	r3, [sp, #8]
 800408c:	2200      	movs	r2, #0
 800408e:	701a      	strb	r2, [r3, #0]
 8004090:	e7d9      	b.n	8004046 <sniprintf+0x16>
 8004092:	bf00      	nop
 8004094:	20000164 	.word	0x20000164

08004098 <__sread>:
 8004098:	b510      	push	{r4, lr}
 800409a:	460c      	mov	r4, r1
 800409c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040a0:	f000 f8fc 	bl	800429c <_read_r>
 80040a4:	2800      	cmp	r0, #0
 80040a6:	bfab      	itete	ge
 80040a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80040aa:	89a3      	ldrhlt	r3, [r4, #12]
 80040ac:	181b      	addge	r3, r3, r0
 80040ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80040b2:	bfac      	ite	ge
 80040b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80040b6:	81a3      	strhlt	r3, [r4, #12]
 80040b8:	bd10      	pop	{r4, pc}

080040ba <__swrite>:
 80040ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040be:	461f      	mov	r7, r3
 80040c0:	898b      	ldrh	r3, [r1, #12]
 80040c2:	05db      	lsls	r3, r3, #23
 80040c4:	4605      	mov	r5, r0
 80040c6:	460c      	mov	r4, r1
 80040c8:	4616      	mov	r6, r2
 80040ca:	d505      	bpl.n	80040d8 <__swrite+0x1e>
 80040cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040d0:	2302      	movs	r3, #2
 80040d2:	2200      	movs	r2, #0
 80040d4:	f000 f8d0 	bl	8004278 <_lseek_r>
 80040d8:	89a3      	ldrh	r3, [r4, #12]
 80040da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040e2:	81a3      	strh	r3, [r4, #12]
 80040e4:	4632      	mov	r2, r6
 80040e6:	463b      	mov	r3, r7
 80040e8:	4628      	mov	r0, r5
 80040ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040ee:	f000 b8f7 	b.w	80042e0 <_write_r>

080040f2 <__sseek>:
 80040f2:	b510      	push	{r4, lr}
 80040f4:	460c      	mov	r4, r1
 80040f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040fa:	f000 f8bd 	bl	8004278 <_lseek_r>
 80040fe:	1c43      	adds	r3, r0, #1
 8004100:	89a3      	ldrh	r3, [r4, #12]
 8004102:	bf15      	itete	ne
 8004104:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004106:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800410a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800410e:	81a3      	strheq	r3, [r4, #12]
 8004110:	bf18      	it	ne
 8004112:	81a3      	strhne	r3, [r4, #12]
 8004114:	bd10      	pop	{r4, pc}

08004116 <__sclose>:
 8004116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800411a:	f000 b89d 	b.w	8004258 <_close_r>

0800411e <__swbuf_r>:
 800411e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004120:	460e      	mov	r6, r1
 8004122:	4614      	mov	r4, r2
 8004124:	4605      	mov	r5, r0
 8004126:	b118      	cbz	r0, 8004130 <__swbuf_r+0x12>
 8004128:	6a03      	ldr	r3, [r0, #32]
 800412a:	b90b      	cbnz	r3, 8004130 <__swbuf_r+0x12>
 800412c:	f7ff ff38 	bl	8003fa0 <__sinit>
 8004130:	69a3      	ldr	r3, [r4, #24]
 8004132:	60a3      	str	r3, [r4, #8]
 8004134:	89a3      	ldrh	r3, [r4, #12]
 8004136:	071a      	lsls	r2, r3, #28
 8004138:	d501      	bpl.n	800413e <__swbuf_r+0x20>
 800413a:	6923      	ldr	r3, [r4, #16]
 800413c:	b943      	cbnz	r3, 8004150 <__swbuf_r+0x32>
 800413e:	4621      	mov	r1, r4
 8004140:	4628      	mov	r0, r5
 8004142:	f000 f82b 	bl	800419c <__swsetup_r>
 8004146:	b118      	cbz	r0, 8004150 <__swbuf_r+0x32>
 8004148:	f04f 37ff 	mov.w	r7, #4294967295
 800414c:	4638      	mov	r0, r7
 800414e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	6922      	ldr	r2, [r4, #16]
 8004154:	1a98      	subs	r0, r3, r2
 8004156:	6963      	ldr	r3, [r4, #20]
 8004158:	b2f6      	uxtb	r6, r6
 800415a:	4283      	cmp	r3, r0
 800415c:	4637      	mov	r7, r6
 800415e:	dc05      	bgt.n	800416c <__swbuf_r+0x4e>
 8004160:	4621      	mov	r1, r4
 8004162:	4628      	mov	r0, r5
 8004164:	f000 fe00 	bl	8004d68 <_fflush_r>
 8004168:	2800      	cmp	r0, #0
 800416a:	d1ed      	bne.n	8004148 <__swbuf_r+0x2a>
 800416c:	68a3      	ldr	r3, [r4, #8]
 800416e:	3b01      	subs	r3, #1
 8004170:	60a3      	str	r3, [r4, #8]
 8004172:	6823      	ldr	r3, [r4, #0]
 8004174:	1c5a      	adds	r2, r3, #1
 8004176:	6022      	str	r2, [r4, #0]
 8004178:	701e      	strb	r6, [r3, #0]
 800417a:	6962      	ldr	r2, [r4, #20]
 800417c:	1c43      	adds	r3, r0, #1
 800417e:	429a      	cmp	r2, r3
 8004180:	d004      	beq.n	800418c <__swbuf_r+0x6e>
 8004182:	89a3      	ldrh	r3, [r4, #12]
 8004184:	07db      	lsls	r3, r3, #31
 8004186:	d5e1      	bpl.n	800414c <__swbuf_r+0x2e>
 8004188:	2e0a      	cmp	r6, #10
 800418a:	d1df      	bne.n	800414c <__swbuf_r+0x2e>
 800418c:	4621      	mov	r1, r4
 800418e:	4628      	mov	r0, r5
 8004190:	f000 fdea 	bl	8004d68 <_fflush_r>
 8004194:	2800      	cmp	r0, #0
 8004196:	d0d9      	beq.n	800414c <__swbuf_r+0x2e>
 8004198:	e7d6      	b.n	8004148 <__swbuf_r+0x2a>
	...

0800419c <__swsetup_r>:
 800419c:	b538      	push	{r3, r4, r5, lr}
 800419e:	4b29      	ldr	r3, [pc, #164]	@ (8004244 <__swsetup_r+0xa8>)
 80041a0:	4605      	mov	r5, r0
 80041a2:	6818      	ldr	r0, [r3, #0]
 80041a4:	460c      	mov	r4, r1
 80041a6:	b118      	cbz	r0, 80041b0 <__swsetup_r+0x14>
 80041a8:	6a03      	ldr	r3, [r0, #32]
 80041aa:	b90b      	cbnz	r3, 80041b0 <__swsetup_r+0x14>
 80041ac:	f7ff fef8 	bl	8003fa0 <__sinit>
 80041b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041b4:	0719      	lsls	r1, r3, #28
 80041b6:	d422      	bmi.n	80041fe <__swsetup_r+0x62>
 80041b8:	06da      	lsls	r2, r3, #27
 80041ba:	d407      	bmi.n	80041cc <__swsetup_r+0x30>
 80041bc:	2209      	movs	r2, #9
 80041be:	602a      	str	r2, [r5, #0]
 80041c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041c4:	81a3      	strh	r3, [r4, #12]
 80041c6:	f04f 30ff 	mov.w	r0, #4294967295
 80041ca:	e033      	b.n	8004234 <__swsetup_r+0x98>
 80041cc:	0758      	lsls	r0, r3, #29
 80041ce:	d512      	bpl.n	80041f6 <__swsetup_r+0x5a>
 80041d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80041d2:	b141      	cbz	r1, 80041e6 <__swsetup_r+0x4a>
 80041d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80041d8:	4299      	cmp	r1, r3
 80041da:	d002      	beq.n	80041e2 <__swsetup_r+0x46>
 80041dc:	4628      	mov	r0, r5
 80041de:	f000 f8cd 	bl	800437c <_free_r>
 80041e2:	2300      	movs	r3, #0
 80041e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80041e6:	89a3      	ldrh	r3, [r4, #12]
 80041e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80041ec:	81a3      	strh	r3, [r4, #12]
 80041ee:	2300      	movs	r3, #0
 80041f0:	6063      	str	r3, [r4, #4]
 80041f2:	6923      	ldr	r3, [r4, #16]
 80041f4:	6023      	str	r3, [r4, #0]
 80041f6:	89a3      	ldrh	r3, [r4, #12]
 80041f8:	f043 0308 	orr.w	r3, r3, #8
 80041fc:	81a3      	strh	r3, [r4, #12]
 80041fe:	6923      	ldr	r3, [r4, #16]
 8004200:	b94b      	cbnz	r3, 8004216 <__swsetup_r+0x7a>
 8004202:	89a3      	ldrh	r3, [r4, #12]
 8004204:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800420c:	d003      	beq.n	8004216 <__swsetup_r+0x7a>
 800420e:	4621      	mov	r1, r4
 8004210:	4628      	mov	r0, r5
 8004212:	f000 fdf7 	bl	8004e04 <__smakebuf_r>
 8004216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800421a:	f013 0201 	ands.w	r2, r3, #1
 800421e:	d00a      	beq.n	8004236 <__swsetup_r+0x9a>
 8004220:	2200      	movs	r2, #0
 8004222:	60a2      	str	r2, [r4, #8]
 8004224:	6962      	ldr	r2, [r4, #20]
 8004226:	4252      	negs	r2, r2
 8004228:	61a2      	str	r2, [r4, #24]
 800422a:	6922      	ldr	r2, [r4, #16]
 800422c:	b942      	cbnz	r2, 8004240 <__swsetup_r+0xa4>
 800422e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004232:	d1c5      	bne.n	80041c0 <__swsetup_r+0x24>
 8004234:	bd38      	pop	{r3, r4, r5, pc}
 8004236:	0799      	lsls	r1, r3, #30
 8004238:	bf58      	it	pl
 800423a:	6962      	ldrpl	r2, [r4, #20]
 800423c:	60a2      	str	r2, [r4, #8]
 800423e:	e7f4      	b.n	800422a <__swsetup_r+0x8e>
 8004240:	2000      	movs	r0, #0
 8004242:	e7f7      	b.n	8004234 <__swsetup_r+0x98>
 8004244:	20000164 	.word	0x20000164

08004248 <memset>:
 8004248:	4402      	add	r2, r0
 800424a:	4603      	mov	r3, r0
 800424c:	4293      	cmp	r3, r2
 800424e:	d100      	bne.n	8004252 <memset+0xa>
 8004250:	4770      	bx	lr
 8004252:	f803 1b01 	strb.w	r1, [r3], #1
 8004256:	e7f9      	b.n	800424c <memset+0x4>

08004258 <_close_r>:
 8004258:	b538      	push	{r3, r4, r5, lr}
 800425a:	4d06      	ldr	r5, [pc, #24]	@ (8004274 <_close_r+0x1c>)
 800425c:	2300      	movs	r3, #0
 800425e:	4604      	mov	r4, r0
 8004260:	4608      	mov	r0, r1
 8004262:	602b      	str	r3, [r5, #0]
 8004264:	f7fd fd0c 	bl	8001c80 <_close>
 8004268:	1c43      	adds	r3, r0, #1
 800426a:	d102      	bne.n	8004272 <_close_r+0x1a>
 800426c:	682b      	ldr	r3, [r5, #0]
 800426e:	b103      	cbz	r3, 8004272 <_close_r+0x1a>
 8004270:	6023      	str	r3, [r4, #0]
 8004272:	bd38      	pop	{r3, r4, r5, pc}
 8004274:	200004b4 	.word	0x200004b4

08004278 <_lseek_r>:
 8004278:	b538      	push	{r3, r4, r5, lr}
 800427a:	4d07      	ldr	r5, [pc, #28]	@ (8004298 <_lseek_r+0x20>)
 800427c:	4604      	mov	r4, r0
 800427e:	4608      	mov	r0, r1
 8004280:	4611      	mov	r1, r2
 8004282:	2200      	movs	r2, #0
 8004284:	602a      	str	r2, [r5, #0]
 8004286:	461a      	mov	r2, r3
 8004288:	f7fd fd21 	bl	8001cce <_lseek>
 800428c:	1c43      	adds	r3, r0, #1
 800428e:	d102      	bne.n	8004296 <_lseek_r+0x1e>
 8004290:	682b      	ldr	r3, [r5, #0]
 8004292:	b103      	cbz	r3, 8004296 <_lseek_r+0x1e>
 8004294:	6023      	str	r3, [r4, #0]
 8004296:	bd38      	pop	{r3, r4, r5, pc}
 8004298:	200004b4 	.word	0x200004b4

0800429c <_read_r>:
 800429c:	b538      	push	{r3, r4, r5, lr}
 800429e:	4d07      	ldr	r5, [pc, #28]	@ (80042bc <_read_r+0x20>)
 80042a0:	4604      	mov	r4, r0
 80042a2:	4608      	mov	r0, r1
 80042a4:	4611      	mov	r1, r2
 80042a6:	2200      	movs	r2, #0
 80042a8:	602a      	str	r2, [r5, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	f7fd fc9e 	bl	8001bec <_read>
 80042b0:	1c43      	adds	r3, r0, #1
 80042b2:	d102      	bne.n	80042ba <_read_r+0x1e>
 80042b4:	682b      	ldr	r3, [r5, #0]
 80042b6:	b103      	cbz	r3, 80042ba <_read_r+0x1e>
 80042b8:	6023      	str	r3, [r4, #0]
 80042ba:	bd38      	pop	{r3, r4, r5, pc}
 80042bc:	200004b4 	.word	0x200004b4

080042c0 <_sbrk_r>:
 80042c0:	b538      	push	{r3, r4, r5, lr}
 80042c2:	4d06      	ldr	r5, [pc, #24]	@ (80042dc <_sbrk_r+0x1c>)
 80042c4:	2300      	movs	r3, #0
 80042c6:	4604      	mov	r4, r0
 80042c8:	4608      	mov	r0, r1
 80042ca:	602b      	str	r3, [r5, #0]
 80042cc:	f7fd fcac 	bl	8001c28 <_sbrk>
 80042d0:	1c43      	adds	r3, r0, #1
 80042d2:	d102      	bne.n	80042da <_sbrk_r+0x1a>
 80042d4:	682b      	ldr	r3, [r5, #0]
 80042d6:	b103      	cbz	r3, 80042da <_sbrk_r+0x1a>
 80042d8:	6023      	str	r3, [r4, #0]
 80042da:	bd38      	pop	{r3, r4, r5, pc}
 80042dc:	200004b4 	.word	0x200004b4

080042e0 <_write_r>:
 80042e0:	b538      	push	{r3, r4, r5, lr}
 80042e2:	4d07      	ldr	r5, [pc, #28]	@ (8004300 <_write_r+0x20>)
 80042e4:	4604      	mov	r4, r0
 80042e6:	4608      	mov	r0, r1
 80042e8:	4611      	mov	r1, r2
 80042ea:	2200      	movs	r2, #0
 80042ec:	602a      	str	r2, [r5, #0]
 80042ee:	461a      	mov	r2, r3
 80042f0:	f7fd f8b3 	bl	800145a <_write>
 80042f4:	1c43      	adds	r3, r0, #1
 80042f6:	d102      	bne.n	80042fe <_write_r+0x1e>
 80042f8:	682b      	ldr	r3, [r5, #0]
 80042fa:	b103      	cbz	r3, 80042fe <_write_r+0x1e>
 80042fc:	6023      	str	r3, [r4, #0]
 80042fe:	bd38      	pop	{r3, r4, r5, pc}
 8004300:	200004b4 	.word	0x200004b4

08004304 <__errno>:
 8004304:	4b01      	ldr	r3, [pc, #4]	@ (800430c <__errno+0x8>)
 8004306:	6818      	ldr	r0, [r3, #0]
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	20000164 	.word	0x20000164

08004310 <__libc_init_array>:
 8004310:	b570      	push	{r4, r5, r6, lr}
 8004312:	4d0d      	ldr	r5, [pc, #52]	@ (8004348 <__libc_init_array+0x38>)
 8004314:	4c0d      	ldr	r4, [pc, #52]	@ (800434c <__libc_init_array+0x3c>)
 8004316:	1b64      	subs	r4, r4, r5
 8004318:	10a4      	asrs	r4, r4, #2
 800431a:	2600      	movs	r6, #0
 800431c:	42a6      	cmp	r6, r4
 800431e:	d109      	bne.n	8004334 <__libc_init_array+0x24>
 8004320:	4d0b      	ldr	r5, [pc, #44]	@ (8004350 <__libc_init_array+0x40>)
 8004322:	4c0c      	ldr	r4, [pc, #48]	@ (8004354 <__libc_init_array+0x44>)
 8004324:	f000 fe1c 	bl	8004f60 <_init>
 8004328:	1b64      	subs	r4, r4, r5
 800432a:	10a4      	asrs	r4, r4, #2
 800432c:	2600      	movs	r6, #0
 800432e:	42a6      	cmp	r6, r4
 8004330:	d105      	bne.n	800433e <__libc_init_array+0x2e>
 8004332:	bd70      	pop	{r4, r5, r6, pc}
 8004334:	f855 3b04 	ldr.w	r3, [r5], #4
 8004338:	4798      	blx	r3
 800433a:	3601      	adds	r6, #1
 800433c:	e7ee      	b.n	800431c <__libc_init_array+0xc>
 800433e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004342:	4798      	blx	r3
 8004344:	3601      	adds	r6, #1
 8004346:	e7f2      	b.n	800432e <__libc_init_array+0x1e>
 8004348:	08005108 	.word	0x08005108
 800434c:	08005108 	.word	0x08005108
 8004350:	08005108 	.word	0x08005108
 8004354:	0800510c 	.word	0x0800510c

08004358 <__retarget_lock_init_recursive>:
 8004358:	4770      	bx	lr

0800435a <__retarget_lock_acquire_recursive>:
 800435a:	4770      	bx	lr

0800435c <__retarget_lock_release_recursive>:
 800435c:	4770      	bx	lr

0800435e <memcpy>:
 800435e:	440a      	add	r2, r1
 8004360:	4291      	cmp	r1, r2
 8004362:	f100 33ff 	add.w	r3, r0, #4294967295
 8004366:	d100      	bne.n	800436a <memcpy+0xc>
 8004368:	4770      	bx	lr
 800436a:	b510      	push	{r4, lr}
 800436c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004370:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004374:	4291      	cmp	r1, r2
 8004376:	d1f9      	bne.n	800436c <memcpy+0xe>
 8004378:	bd10      	pop	{r4, pc}
	...

0800437c <_free_r>:
 800437c:	b538      	push	{r3, r4, r5, lr}
 800437e:	4605      	mov	r5, r0
 8004380:	2900      	cmp	r1, #0
 8004382:	d041      	beq.n	8004408 <_free_r+0x8c>
 8004384:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004388:	1f0c      	subs	r4, r1, #4
 800438a:	2b00      	cmp	r3, #0
 800438c:	bfb8      	it	lt
 800438e:	18e4      	addlt	r4, r4, r3
 8004390:	f7ff fd6e 	bl	8003e70 <__malloc_lock>
 8004394:	4a1d      	ldr	r2, [pc, #116]	@ (800440c <_free_r+0x90>)
 8004396:	6813      	ldr	r3, [r2, #0]
 8004398:	b933      	cbnz	r3, 80043a8 <_free_r+0x2c>
 800439a:	6063      	str	r3, [r4, #4]
 800439c:	6014      	str	r4, [r2, #0]
 800439e:	4628      	mov	r0, r5
 80043a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043a4:	f7ff bd6a 	b.w	8003e7c <__malloc_unlock>
 80043a8:	42a3      	cmp	r3, r4
 80043aa:	d908      	bls.n	80043be <_free_r+0x42>
 80043ac:	6820      	ldr	r0, [r4, #0]
 80043ae:	1821      	adds	r1, r4, r0
 80043b0:	428b      	cmp	r3, r1
 80043b2:	bf01      	itttt	eq
 80043b4:	6819      	ldreq	r1, [r3, #0]
 80043b6:	685b      	ldreq	r3, [r3, #4]
 80043b8:	1809      	addeq	r1, r1, r0
 80043ba:	6021      	streq	r1, [r4, #0]
 80043bc:	e7ed      	b.n	800439a <_free_r+0x1e>
 80043be:	461a      	mov	r2, r3
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	b10b      	cbz	r3, 80043c8 <_free_r+0x4c>
 80043c4:	42a3      	cmp	r3, r4
 80043c6:	d9fa      	bls.n	80043be <_free_r+0x42>
 80043c8:	6811      	ldr	r1, [r2, #0]
 80043ca:	1850      	adds	r0, r2, r1
 80043cc:	42a0      	cmp	r0, r4
 80043ce:	d10b      	bne.n	80043e8 <_free_r+0x6c>
 80043d0:	6820      	ldr	r0, [r4, #0]
 80043d2:	4401      	add	r1, r0
 80043d4:	1850      	adds	r0, r2, r1
 80043d6:	4283      	cmp	r3, r0
 80043d8:	6011      	str	r1, [r2, #0]
 80043da:	d1e0      	bne.n	800439e <_free_r+0x22>
 80043dc:	6818      	ldr	r0, [r3, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	6053      	str	r3, [r2, #4]
 80043e2:	4408      	add	r0, r1
 80043e4:	6010      	str	r0, [r2, #0]
 80043e6:	e7da      	b.n	800439e <_free_r+0x22>
 80043e8:	d902      	bls.n	80043f0 <_free_r+0x74>
 80043ea:	230c      	movs	r3, #12
 80043ec:	602b      	str	r3, [r5, #0]
 80043ee:	e7d6      	b.n	800439e <_free_r+0x22>
 80043f0:	6820      	ldr	r0, [r4, #0]
 80043f2:	1821      	adds	r1, r4, r0
 80043f4:	428b      	cmp	r3, r1
 80043f6:	bf04      	itt	eq
 80043f8:	6819      	ldreq	r1, [r3, #0]
 80043fa:	685b      	ldreq	r3, [r3, #4]
 80043fc:	6063      	str	r3, [r4, #4]
 80043fe:	bf04      	itt	eq
 8004400:	1809      	addeq	r1, r1, r0
 8004402:	6021      	streq	r1, [r4, #0]
 8004404:	6054      	str	r4, [r2, #4]
 8004406:	e7ca      	b.n	800439e <_free_r+0x22>
 8004408:	bd38      	pop	{r3, r4, r5, pc}
 800440a:	bf00      	nop
 800440c:	20000374 	.word	0x20000374

08004410 <__ssputs_r>:
 8004410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004414:	688e      	ldr	r6, [r1, #8]
 8004416:	461f      	mov	r7, r3
 8004418:	42be      	cmp	r6, r7
 800441a:	680b      	ldr	r3, [r1, #0]
 800441c:	4682      	mov	sl, r0
 800441e:	460c      	mov	r4, r1
 8004420:	4690      	mov	r8, r2
 8004422:	d82d      	bhi.n	8004480 <__ssputs_r+0x70>
 8004424:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004428:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800442c:	d026      	beq.n	800447c <__ssputs_r+0x6c>
 800442e:	6965      	ldr	r5, [r4, #20]
 8004430:	6909      	ldr	r1, [r1, #16]
 8004432:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004436:	eba3 0901 	sub.w	r9, r3, r1
 800443a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800443e:	1c7b      	adds	r3, r7, #1
 8004440:	444b      	add	r3, r9
 8004442:	106d      	asrs	r5, r5, #1
 8004444:	429d      	cmp	r5, r3
 8004446:	bf38      	it	cc
 8004448:	461d      	movcc	r5, r3
 800444a:	0553      	lsls	r3, r2, #21
 800444c:	d527      	bpl.n	800449e <__ssputs_r+0x8e>
 800444e:	4629      	mov	r1, r5
 8004450:	f7ff fc8e 	bl	8003d70 <_malloc_r>
 8004454:	4606      	mov	r6, r0
 8004456:	b360      	cbz	r0, 80044b2 <__ssputs_r+0xa2>
 8004458:	6921      	ldr	r1, [r4, #16]
 800445a:	464a      	mov	r2, r9
 800445c:	f7ff ff7f 	bl	800435e <memcpy>
 8004460:	89a3      	ldrh	r3, [r4, #12]
 8004462:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004466:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800446a:	81a3      	strh	r3, [r4, #12]
 800446c:	6126      	str	r6, [r4, #16]
 800446e:	6165      	str	r5, [r4, #20]
 8004470:	444e      	add	r6, r9
 8004472:	eba5 0509 	sub.w	r5, r5, r9
 8004476:	6026      	str	r6, [r4, #0]
 8004478:	60a5      	str	r5, [r4, #8]
 800447a:	463e      	mov	r6, r7
 800447c:	42be      	cmp	r6, r7
 800447e:	d900      	bls.n	8004482 <__ssputs_r+0x72>
 8004480:	463e      	mov	r6, r7
 8004482:	6820      	ldr	r0, [r4, #0]
 8004484:	4632      	mov	r2, r6
 8004486:	4641      	mov	r1, r8
 8004488:	f000 fcf8 	bl	8004e7c <memmove>
 800448c:	68a3      	ldr	r3, [r4, #8]
 800448e:	1b9b      	subs	r3, r3, r6
 8004490:	60a3      	str	r3, [r4, #8]
 8004492:	6823      	ldr	r3, [r4, #0]
 8004494:	4433      	add	r3, r6
 8004496:	6023      	str	r3, [r4, #0]
 8004498:	2000      	movs	r0, #0
 800449a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800449e:	462a      	mov	r2, r5
 80044a0:	f000 fd28 	bl	8004ef4 <_realloc_r>
 80044a4:	4606      	mov	r6, r0
 80044a6:	2800      	cmp	r0, #0
 80044a8:	d1e0      	bne.n	800446c <__ssputs_r+0x5c>
 80044aa:	6921      	ldr	r1, [r4, #16]
 80044ac:	4650      	mov	r0, sl
 80044ae:	f7ff ff65 	bl	800437c <_free_r>
 80044b2:	230c      	movs	r3, #12
 80044b4:	f8ca 3000 	str.w	r3, [sl]
 80044b8:	89a3      	ldrh	r3, [r4, #12]
 80044ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044be:	81a3      	strh	r3, [r4, #12]
 80044c0:	f04f 30ff 	mov.w	r0, #4294967295
 80044c4:	e7e9      	b.n	800449a <__ssputs_r+0x8a>
	...

080044c8 <_svfiprintf_r>:
 80044c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044cc:	4698      	mov	r8, r3
 80044ce:	898b      	ldrh	r3, [r1, #12]
 80044d0:	061b      	lsls	r3, r3, #24
 80044d2:	b09d      	sub	sp, #116	@ 0x74
 80044d4:	4607      	mov	r7, r0
 80044d6:	460d      	mov	r5, r1
 80044d8:	4614      	mov	r4, r2
 80044da:	d510      	bpl.n	80044fe <_svfiprintf_r+0x36>
 80044dc:	690b      	ldr	r3, [r1, #16]
 80044de:	b973      	cbnz	r3, 80044fe <_svfiprintf_r+0x36>
 80044e0:	2140      	movs	r1, #64	@ 0x40
 80044e2:	f7ff fc45 	bl	8003d70 <_malloc_r>
 80044e6:	6028      	str	r0, [r5, #0]
 80044e8:	6128      	str	r0, [r5, #16]
 80044ea:	b930      	cbnz	r0, 80044fa <_svfiprintf_r+0x32>
 80044ec:	230c      	movs	r3, #12
 80044ee:	603b      	str	r3, [r7, #0]
 80044f0:	f04f 30ff 	mov.w	r0, #4294967295
 80044f4:	b01d      	add	sp, #116	@ 0x74
 80044f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044fa:	2340      	movs	r3, #64	@ 0x40
 80044fc:	616b      	str	r3, [r5, #20]
 80044fe:	2300      	movs	r3, #0
 8004500:	9309      	str	r3, [sp, #36]	@ 0x24
 8004502:	2320      	movs	r3, #32
 8004504:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004508:	f8cd 800c 	str.w	r8, [sp, #12]
 800450c:	2330      	movs	r3, #48	@ 0x30
 800450e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80046ac <_svfiprintf_r+0x1e4>
 8004512:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004516:	f04f 0901 	mov.w	r9, #1
 800451a:	4623      	mov	r3, r4
 800451c:	469a      	mov	sl, r3
 800451e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004522:	b10a      	cbz	r2, 8004528 <_svfiprintf_r+0x60>
 8004524:	2a25      	cmp	r2, #37	@ 0x25
 8004526:	d1f9      	bne.n	800451c <_svfiprintf_r+0x54>
 8004528:	ebba 0b04 	subs.w	fp, sl, r4
 800452c:	d00b      	beq.n	8004546 <_svfiprintf_r+0x7e>
 800452e:	465b      	mov	r3, fp
 8004530:	4622      	mov	r2, r4
 8004532:	4629      	mov	r1, r5
 8004534:	4638      	mov	r0, r7
 8004536:	f7ff ff6b 	bl	8004410 <__ssputs_r>
 800453a:	3001      	adds	r0, #1
 800453c:	f000 80a7 	beq.w	800468e <_svfiprintf_r+0x1c6>
 8004540:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004542:	445a      	add	r2, fp
 8004544:	9209      	str	r2, [sp, #36]	@ 0x24
 8004546:	f89a 3000 	ldrb.w	r3, [sl]
 800454a:	2b00      	cmp	r3, #0
 800454c:	f000 809f 	beq.w	800468e <_svfiprintf_r+0x1c6>
 8004550:	2300      	movs	r3, #0
 8004552:	f04f 32ff 	mov.w	r2, #4294967295
 8004556:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800455a:	f10a 0a01 	add.w	sl, sl, #1
 800455e:	9304      	str	r3, [sp, #16]
 8004560:	9307      	str	r3, [sp, #28]
 8004562:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004566:	931a      	str	r3, [sp, #104]	@ 0x68
 8004568:	4654      	mov	r4, sl
 800456a:	2205      	movs	r2, #5
 800456c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004570:	484e      	ldr	r0, [pc, #312]	@ (80046ac <_svfiprintf_r+0x1e4>)
 8004572:	f7fb fe2d 	bl	80001d0 <memchr>
 8004576:	9a04      	ldr	r2, [sp, #16]
 8004578:	b9d8      	cbnz	r0, 80045b2 <_svfiprintf_r+0xea>
 800457a:	06d0      	lsls	r0, r2, #27
 800457c:	bf44      	itt	mi
 800457e:	2320      	movmi	r3, #32
 8004580:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004584:	0711      	lsls	r1, r2, #28
 8004586:	bf44      	itt	mi
 8004588:	232b      	movmi	r3, #43	@ 0x2b
 800458a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800458e:	f89a 3000 	ldrb.w	r3, [sl]
 8004592:	2b2a      	cmp	r3, #42	@ 0x2a
 8004594:	d015      	beq.n	80045c2 <_svfiprintf_r+0xfa>
 8004596:	9a07      	ldr	r2, [sp, #28]
 8004598:	4654      	mov	r4, sl
 800459a:	2000      	movs	r0, #0
 800459c:	f04f 0c0a 	mov.w	ip, #10
 80045a0:	4621      	mov	r1, r4
 80045a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045a6:	3b30      	subs	r3, #48	@ 0x30
 80045a8:	2b09      	cmp	r3, #9
 80045aa:	d94b      	bls.n	8004644 <_svfiprintf_r+0x17c>
 80045ac:	b1b0      	cbz	r0, 80045dc <_svfiprintf_r+0x114>
 80045ae:	9207      	str	r2, [sp, #28]
 80045b0:	e014      	b.n	80045dc <_svfiprintf_r+0x114>
 80045b2:	eba0 0308 	sub.w	r3, r0, r8
 80045b6:	fa09 f303 	lsl.w	r3, r9, r3
 80045ba:	4313      	orrs	r3, r2
 80045bc:	9304      	str	r3, [sp, #16]
 80045be:	46a2      	mov	sl, r4
 80045c0:	e7d2      	b.n	8004568 <_svfiprintf_r+0xa0>
 80045c2:	9b03      	ldr	r3, [sp, #12]
 80045c4:	1d19      	adds	r1, r3, #4
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	9103      	str	r1, [sp, #12]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	bfbb      	ittet	lt
 80045ce:	425b      	neglt	r3, r3
 80045d0:	f042 0202 	orrlt.w	r2, r2, #2
 80045d4:	9307      	strge	r3, [sp, #28]
 80045d6:	9307      	strlt	r3, [sp, #28]
 80045d8:	bfb8      	it	lt
 80045da:	9204      	strlt	r2, [sp, #16]
 80045dc:	7823      	ldrb	r3, [r4, #0]
 80045de:	2b2e      	cmp	r3, #46	@ 0x2e
 80045e0:	d10a      	bne.n	80045f8 <_svfiprintf_r+0x130>
 80045e2:	7863      	ldrb	r3, [r4, #1]
 80045e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80045e6:	d132      	bne.n	800464e <_svfiprintf_r+0x186>
 80045e8:	9b03      	ldr	r3, [sp, #12]
 80045ea:	1d1a      	adds	r2, r3, #4
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	9203      	str	r2, [sp, #12]
 80045f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80045f4:	3402      	adds	r4, #2
 80045f6:	9305      	str	r3, [sp, #20]
 80045f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80046bc <_svfiprintf_r+0x1f4>
 80045fc:	7821      	ldrb	r1, [r4, #0]
 80045fe:	2203      	movs	r2, #3
 8004600:	4650      	mov	r0, sl
 8004602:	f7fb fde5 	bl	80001d0 <memchr>
 8004606:	b138      	cbz	r0, 8004618 <_svfiprintf_r+0x150>
 8004608:	9b04      	ldr	r3, [sp, #16]
 800460a:	eba0 000a 	sub.w	r0, r0, sl
 800460e:	2240      	movs	r2, #64	@ 0x40
 8004610:	4082      	lsls	r2, r0
 8004612:	4313      	orrs	r3, r2
 8004614:	3401      	adds	r4, #1
 8004616:	9304      	str	r3, [sp, #16]
 8004618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800461c:	4824      	ldr	r0, [pc, #144]	@ (80046b0 <_svfiprintf_r+0x1e8>)
 800461e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004622:	2206      	movs	r2, #6
 8004624:	f7fb fdd4 	bl	80001d0 <memchr>
 8004628:	2800      	cmp	r0, #0
 800462a:	d036      	beq.n	800469a <_svfiprintf_r+0x1d2>
 800462c:	4b21      	ldr	r3, [pc, #132]	@ (80046b4 <_svfiprintf_r+0x1ec>)
 800462e:	bb1b      	cbnz	r3, 8004678 <_svfiprintf_r+0x1b0>
 8004630:	9b03      	ldr	r3, [sp, #12]
 8004632:	3307      	adds	r3, #7
 8004634:	f023 0307 	bic.w	r3, r3, #7
 8004638:	3308      	adds	r3, #8
 800463a:	9303      	str	r3, [sp, #12]
 800463c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800463e:	4433      	add	r3, r6
 8004640:	9309      	str	r3, [sp, #36]	@ 0x24
 8004642:	e76a      	b.n	800451a <_svfiprintf_r+0x52>
 8004644:	fb0c 3202 	mla	r2, ip, r2, r3
 8004648:	460c      	mov	r4, r1
 800464a:	2001      	movs	r0, #1
 800464c:	e7a8      	b.n	80045a0 <_svfiprintf_r+0xd8>
 800464e:	2300      	movs	r3, #0
 8004650:	3401      	adds	r4, #1
 8004652:	9305      	str	r3, [sp, #20]
 8004654:	4619      	mov	r1, r3
 8004656:	f04f 0c0a 	mov.w	ip, #10
 800465a:	4620      	mov	r0, r4
 800465c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004660:	3a30      	subs	r2, #48	@ 0x30
 8004662:	2a09      	cmp	r2, #9
 8004664:	d903      	bls.n	800466e <_svfiprintf_r+0x1a6>
 8004666:	2b00      	cmp	r3, #0
 8004668:	d0c6      	beq.n	80045f8 <_svfiprintf_r+0x130>
 800466a:	9105      	str	r1, [sp, #20]
 800466c:	e7c4      	b.n	80045f8 <_svfiprintf_r+0x130>
 800466e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004672:	4604      	mov	r4, r0
 8004674:	2301      	movs	r3, #1
 8004676:	e7f0      	b.n	800465a <_svfiprintf_r+0x192>
 8004678:	ab03      	add	r3, sp, #12
 800467a:	9300      	str	r3, [sp, #0]
 800467c:	462a      	mov	r2, r5
 800467e:	4b0e      	ldr	r3, [pc, #56]	@ (80046b8 <_svfiprintf_r+0x1f0>)
 8004680:	a904      	add	r1, sp, #16
 8004682:	4638      	mov	r0, r7
 8004684:	f3af 8000 	nop.w
 8004688:	1c42      	adds	r2, r0, #1
 800468a:	4606      	mov	r6, r0
 800468c:	d1d6      	bne.n	800463c <_svfiprintf_r+0x174>
 800468e:	89ab      	ldrh	r3, [r5, #12]
 8004690:	065b      	lsls	r3, r3, #25
 8004692:	f53f af2d 	bmi.w	80044f0 <_svfiprintf_r+0x28>
 8004696:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004698:	e72c      	b.n	80044f4 <_svfiprintf_r+0x2c>
 800469a:	ab03      	add	r3, sp, #12
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	462a      	mov	r2, r5
 80046a0:	4b05      	ldr	r3, [pc, #20]	@ (80046b8 <_svfiprintf_r+0x1f0>)
 80046a2:	a904      	add	r1, sp, #16
 80046a4:	4638      	mov	r0, r7
 80046a6:	f000 f9bb 	bl	8004a20 <_printf_i>
 80046aa:	e7ed      	b.n	8004688 <_svfiprintf_r+0x1c0>
 80046ac:	080050cc 	.word	0x080050cc
 80046b0:	080050d6 	.word	0x080050d6
 80046b4:	00000000 	.word	0x00000000
 80046b8:	08004411 	.word	0x08004411
 80046bc:	080050d2 	.word	0x080050d2

080046c0 <__sfputc_r>:
 80046c0:	6893      	ldr	r3, [r2, #8]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	b410      	push	{r4}
 80046c8:	6093      	str	r3, [r2, #8]
 80046ca:	da08      	bge.n	80046de <__sfputc_r+0x1e>
 80046cc:	6994      	ldr	r4, [r2, #24]
 80046ce:	42a3      	cmp	r3, r4
 80046d0:	db01      	blt.n	80046d6 <__sfputc_r+0x16>
 80046d2:	290a      	cmp	r1, #10
 80046d4:	d103      	bne.n	80046de <__sfputc_r+0x1e>
 80046d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046da:	f7ff bd20 	b.w	800411e <__swbuf_r>
 80046de:	6813      	ldr	r3, [r2, #0]
 80046e0:	1c58      	adds	r0, r3, #1
 80046e2:	6010      	str	r0, [r2, #0]
 80046e4:	7019      	strb	r1, [r3, #0]
 80046e6:	4608      	mov	r0, r1
 80046e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046ec:	4770      	bx	lr

080046ee <__sfputs_r>:
 80046ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046f0:	4606      	mov	r6, r0
 80046f2:	460f      	mov	r7, r1
 80046f4:	4614      	mov	r4, r2
 80046f6:	18d5      	adds	r5, r2, r3
 80046f8:	42ac      	cmp	r4, r5
 80046fa:	d101      	bne.n	8004700 <__sfputs_r+0x12>
 80046fc:	2000      	movs	r0, #0
 80046fe:	e007      	b.n	8004710 <__sfputs_r+0x22>
 8004700:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004704:	463a      	mov	r2, r7
 8004706:	4630      	mov	r0, r6
 8004708:	f7ff ffda 	bl	80046c0 <__sfputc_r>
 800470c:	1c43      	adds	r3, r0, #1
 800470e:	d1f3      	bne.n	80046f8 <__sfputs_r+0xa>
 8004710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004714 <_vfiprintf_r>:
 8004714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004718:	460d      	mov	r5, r1
 800471a:	b09d      	sub	sp, #116	@ 0x74
 800471c:	4614      	mov	r4, r2
 800471e:	4698      	mov	r8, r3
 8004720:	4606      	mov	r6, r0
 8004722:	b118      	cbz	r0, 800472c <_vfiprintf_r+0x18>
 8004724:	6a03      	ldr	r3, [r0, #32]
 8004726:	b90b      	cbnz	r3, 800472c <_vfiprintf_r+0x18>
 8004728:	f7ff fc3a 	bl	8003fa0 <__sinit>
 800472c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800472e:	07d9      	lsls	r1, r3, #31
 8004730:	d405      	bmi.n	800473e <_vfiprintf_r+0x2a>
 8004732:	89ab      	ldrh	r3, [r5, #12]
 8004734:	059a      	lsls	r2, r3, #22
 8004736:	d402      	bmi.n	800473e <_vfiprintf_r+0x2a>
 8004738:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800473a:	f7ff fe0e 	bl	800435a <__retarget_lock_acquire_recursive>
 800473e:	89ab      	ldrh	r3, [r5, #12]
 8004740:	071b      	lsls	r3, r3, #28
 8004742:	d501      	bpl.n	8004748 <_vfiprintf_r+0x34>
 8004744:	692b      	ldr	r3, [r5, #16]
 8004746:	b99b      	cbnz	r3, 8004770 <_vfiprintf_r+0x5c>
 8004748:	4629      	mov	r1, r5
 800474a:	4630      	mov	r0, r6
 800474c:	f7ff fd26 	bl	800419c <__swsetup_r>
 8004750:	b170      	cbz	r0, 8004770 <_vfiprintf_r+0x5c>
 8004752:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004754:	07dc      	lsls	r4, r3, #31
 8004756:	d504      	bpl.n	8004762 <_vfiprintf_r+0x4e>
 8004758:	f04f 30ff 	mov.w	r0, #4294967295
 800475c:	b01d      	add	sp, #116	@ 0x74
 800475e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004762:	89ab      	ldrh	r3, [r5, #12]
 8004764:	0598      	lsls	r0, r3, #22
 8004766:	d4f7      	bmi.n	8004758 <_vfiprintf_r+0x44>
 8004768:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800476a:	f7ff fdf7 	bl	800435c <__retarget_lock_release_recursive>
 800476e:	e7f3      	b.n	8004758 <_vfiprintf_r+0x44>
 8004770:	2300      	movs	r3, #0
 8004772:	9309      	str	r3, [sp, #36]	@ 0x24
 8004774:	2320      	movs	r3, #32
 8004776:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800477a:	f8cd 800c 	str.w	r8, [sp, #12]
 800477e:	2330      	movs	r3, #48	@ 0x30
 8004780:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004930 <_vfiprintf_r+0x21c>
 8004784:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004788:	f04f 0901 	mov.w	r9, #1
 800478c:	4623      	mov	r3, r4
 800478e:	469a      	mov	sl, r3
 8004790:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004794:	b10a      	cbz	r2, 800479a <_vfiprintf_r+0x86>
 8004796:	2a25      	cmp	r2, #37	@ 0x25
 8004798:	d1f9      	bne.n	800478e <_vfiprintf_r+0x7a>
 800479a:	ebba 0b04 	subs.w	fp, sl, r4
 800479e:	d00b      	beq.n	80047b8 <_vfiprintf_r+0xa4>
 80047a0:	465b      	mov	r3, fp
 80047a2:	4622      	mov	r2, r4
 80047a4:	4629      	mov	r1, r5
 80047a6:	4630      	mov	r0, r6
 80047a8:	f7ff ffa1 	bl	80046ee <__sfputs_r>
 80047ac:	3001      	adds	r0, #1
 80047ae:	f000 80a7 	beq.w	8004900 <_vfiprintf_r+0x1ec>
 80047b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80047b4:	445a      	add	r2, fp
 80047b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80047b8:	f89a 3000 	ldrb.w	r3, [sl]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f000 809f 	beq.w	8004900 <_vfiprintf_r+0x1ec>
 80047c2:	2300      	movs	r3, #0
 80047c4:	f04f 32ff 	mov.w	r2, #4294967295
 80047c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047cc:	f10a 0a01 	add.w	sl, sl, #1
 80047d0:	9304      	str	r3, [sp, #16]
 80047d2:	9307      	str	r3, [sp, #28]
 80047d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80047d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80047da:	4654      	mov	r4, sl
 80047dc:	2205      	movs	r2, #5
 80047de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047e2:	4853      	ldr	r0, [pc, #332]	@ (8004930 <_vfiprintf_r+0x21c>)
 80047e4:	f7fb fcf4 	bl	80001d0 <memchr>
 80047e8:	9a04      	ldr	r2, [sp, #16]
 80047ea:	b9d8      	cbnz	r0, 8004824 <_vfiprintf_r+0x110>
 80047ec:	06d1      	lsls	r1, r2, #27
 80047ee:	bf44      	itt	mi
 80047f0:	2320      	movmi	r3, #32
 80047f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047f6:	0713      	lsls	r3, r2, #28
 80047f8:	bf44      	itt	mi
 80047fa:	232b      	movmi	r3, #43	@ 0x2b
 80047fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004800:	f89a 3000 	ldrb.w	r3, [sl]
 8004804:	2b2a      	cmp	r3, #42	@ 0x2a
 8004806:	d015      	beq.n	8004834 <_vfiprintf_r+0x120>
 8004808:	9a07      	ldr	r2, [sp, #28]
 800480a:	4654      	mov	r4, sl
 800480c:	2000      	movs	r0, #0
 800480e:	f04f 0c0a 	mov.w	ip, #10
 8004812:	4621      	mov	r1, r4
 8004814:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004818:	3b30      	subs	r3, #48	@ 0x30
 800481a:	2b09      	cmp	r3, #9
 800481c:	d94b      	bls.n	80048b6 <_vfiprintf_r+0x1a2>
 800481e:	b1b0      	cbz	r0, 800484e <_vfiprintf_r+0x13a>
 8004820:	9207      	str	r2, [sp, #28]
 8004822:	e014      	b.n	800484e <_vfiprintf_r+0x13a>
 8004824:	eba0 0308 	sub.w	r3, r0, r8
 8004828:	fa09 f303 	lsl.w	r3, r9, r3
 800482c:	4313      	orrs	r3, r2
 800482e:	9304      	str	r3, [sp, #16]
 8004830:	46a2      	mov	sl, r4
 8004832:	e7d2      	b.n	80047da <_vfiprintf_r+0xc6>
 8004834:	9b03      	ldr	r3, [sp, #12]
 8004836:	1d19      	adds	r1, r3, #4
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	9103      	str	r1, [sp, #12]
 800483c:	2b00      	cmp	r3, #0
 800483e:	bfbb      	ittet	lt
 8004840:	425b      	neglt	r3, r3
 8004842:	f042 0202 	orrlt.w	r2, r2, #2
 8004846:	9307      	strge	r3, [sp, #28]
 8004848:	9307      	strlt	r3, [sp, #28]
 800484a:	bfb8      	it	lt
 800484c:	9204      	strlt	r2, [sp, #16]
 800484e:	7823      	ldrb	r3, [r4, #0]
 8004850:	2b2e      	cmp	r3, #46	@ 0x2e
 8004852:	d10a      	bne.n	800486a <_vfiprintf_r+0x156>
 8004854:	7863      	ldrb	r3, [r4, #1]
 8004856:	2b2a      	cmp	r3, #42	@ 0x2a
 8004858:	d132      	bne.n	80048c0 <_vfiprintf_r+0x1ac>
 800485a:	9b03      	ldr	r3, [sp, #12]
 800485c:	1d1a      	adds	r2, r3, #4
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	9203      	str	r2, [sp, #12]
 8004862:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004866:	3402      	adds	r4, #2
 8004868:	9305      	str	r3, [sp, #20]
 800486a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004940 <_vfiprintf_r+0x22c>
 800486e:	7821      	ldrb	r1, [r4, #0]
 8004870:	2203      	movs	r2, #3
 8004872:	4650      	mov	r0, sl
 8004874:	f7fb fcac 	bl	80001d0 <memchr>
 8004878:	b138      	cbz	r0, 800488a <_vfiprintf_r+0x176>
 800487a:	9b04      	ldr	r3, [sp, #16]
 800487c:	eba0 000a 	sub.w	r0, r0, sl
 8004880:	2240      	movs	r2, #64	@ 0x40
 8004882:	4082      	lsls	r2, r0
 8004884:	4313      	orrs	r3, r2
 8004886:	3401      	adds	r4, #1
 8004888:	9304      	str	r3, [sp, #16]
 800488a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800488e:	4829      	ldr	r0, [pc, #164]	@ (8004934 <_vfiprintf_r+0x220>)
 8004890:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004894:	2206      	movs	r2, #6
 8004896:	f7fb fc9b 	bl	80001d0 <memchr>
 800489a:	2800      	cmp	r0, #0
 800489c:	d03f      	beq.n	800491e <_vfiprintf_r+0x20a>
 800489e:	4b26      	ldr	r3, [pc, #152]	@ (8004938 <_vfiprintf_r+0x224>)
 80048a0:	bb1b      	cbnz	r3, 80048ea <_vfiprintf_r+0x1d6>
 80048a2:	9b03      	ldr	r3, [sp, #12]
 80048a4:	3307      	adds	r3, #7
 80048a6:	f023 0307 	bic.w	r3, r3, #7
 80048aa:	3308      	adds	r3, #8
 80048ac:	9303      	str	r3, [sp, #12]
 80048ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048b0:	443b      	add	r3, r7
 80048b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80048b4:	e76a      	b.n	800478c <_vfiprintf_r+0x78>
 80048b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80048ba:	460c      	mov	r4, r1
 80048bc:	2001      	movs	r0, #1
 80048be:	e7a8      	b.n	8004812 <_vfiprintf_r+0xfe>
 80048c0:	2300      	movs	r3, #0
 80048c2:	3401      	adds	r4, #1
 80048c4:	9305      	str	r3, [sp, #20]
 80048c6:	4619      	mov	r1, r3
 80048c8:	f04f 0c0a 	mov.w	ip, #10
 80048cc:	4620      	mov	r0, r4
 80048ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048d2:	3a30      	subs	r2, #48	@ 0x30
 80048d4:	2a09      	cmp	r2, #9
 80048d6:	d903      	bls.n	80048e0 <_vfiprintf_r+0x1cc>
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0c6      	beq.n	800486a <_vfiprintf_r+0x156>
 80048dc:	9105      	str	r1, [sp, #20]
 80048de:	e7c4      	b.n	800486a <_vfiprintf_r+0x156>
 80048e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80048e4:	4604      	mov	r4, r0
 80048e6:	2301      	movs	r3, #1
 80048e8:	e7f0      	b.n	80048cc <_vfiprintf_r+0x1b8>
 80048ea:	ab03      	add	r3, sp, #12
 80048ec:	9300      	str	r3, [sp, #0]
 80048ee:	462a      	mov	r2, r5
 80048f0:	4b12      	ldr	r3, [pc, #72]	@ (800493c <_vfiprintf_r+0x228>)
 80048f2:	a904      	add	r1, sp, #16
 80048f4:	4630      	mov	r0, r6
 80048f6:	f3af 8000 	nop.w
 80048fa:	4607      	mov	r7, r0
 80048fc:	1c78      	adds	r0, r7, #1
 80048fe:	d1d6      	bne.n	80048ae <_vfiprintf_r+0x19a>
 8004900:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004902:	07d9      	lsls	r1, r3, #31
 8004904:	d405      	bmi.n	8004912 <_vfiprintf_r+0x1fe>
 8004906:	89ab      	ldrh	r3, [r5, #12]
 8004908:	059a      	lsls	r2, r3, #22
 800490a:	d402      	bmi.n	8004912 <_vfiprintf_r+0x1fe>
 800490c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800490e:	f7ff fd25 	bl	800435c <__retarget_lock_release_recursive>
 8004912:	89ab      	ldrh	r3, [r5, #12]
 8004914:	065b      	lsls	r3, r3, #25
 8004916:	f53f af1f 	bmi.w	8004758 <_vfiprintf_r+0x44>
 800491a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800491c:	e71e      	b.n	800475c <_vfiprintf_r+0x48>
 800491e:	ab03      	add	r3, sp, #12
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	462a      	mov	r2, r5
 8004924:	4b05      	ldr	r3, [pc, #20]	@ (800493c <_vfiprintf_r+0x228>)
 8004926:	a904      	add	r1, sp, #16
 8004928:	4630      	mov	r0, r6
 800492a:	f000 f879 	bl	8004a20 <_printf_i>
 800492e:	e7e4      	b.n	80048fa <_vfiprintf_r+0x1e6>
 8004930:	080050cc 	.word	0x080050cc
 8004934:	080050d6 	.word	0x080050d6
 8004938:	00000000 	.word	0x00000000
 800493c:	080046ef 	.word	0x080046ef
 8004940:	080050d2 	.word	0x080050d2

08004944 <_printf_common>:
 8004944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004948:	4616      	mov	r6, r2
 800494a:	4698      	mov	r8, r3
 800494c:	688a      	ldr	r2, [r1, #8]
 800494e:	690b      	ldr	r3, [r1, #16]
 8004950:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004954:	4293      	cmp	r3, r2
 8004956:	bfb8      	it	lt
 8004958:	4613      	movlt	r3, r2
 800495a:	6033      	str	r3, [r6, #0]
 800495c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004960:	4607      	mov	r7, r0
 8004962:	460c      	mov	r4, r1
 8004964:	b10a      	cbz	r2, 800496a <_printf_common+0x26>
 8004966:	3301      	adds	r3, #1
 8004968:	6033      	str	r3, [r6, #0]
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	0699      	lsls	r1, r3, #26
 800496e:	bf42      	ittt	mi
 8004970:	6833      	ldrmi	r3, [r6, #0]
 8004972:	3302      	addmi	r3, #2
 8004974:	6033      	strmi	r3, [r6, #0]
 8004976:	6825      	ldr	r5, [r4, #0]
 8004978:	f015 0506 	ands.w	r5, r5, #6
 800497c:	d106      	bne.n	800498c <_printf_common+0x48>
 800497e:	f104 0a19 	add.w	sl, r4, #25
 8004982:	68e3      	ldr	r3, [r4, #12]
 8004984:	6832      	ldr	r2, [r6, #0]
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	42ab      	cmp	r3, r5
 800498a:	dc26      	bgt.n	80049da <_printf_common+0x96>
 800498c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004990:	6822      	ldr	r2, [r4, #0]
 8004992:	3b00      	subs	r3, #0
 8004994:	bf18      	it	ne
 8004996:	2301      	movne	r3, #1
 8004998:	0692      	lsls	r2, r2, #26
 800499a:	d42b      	bmi.n	80049f4 <_printf_common+0xb0>
 800499c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80049a0:	4641      	mov	r1, r8
 80049a2:	4638      	mov	r0, r7
 80049a4:	47c8      	blx	r9
 80049a6:	3001      	adds	r0, #1
 80049a8:	d01e      	beq.n	80049e8 <_printf_common+0xa4>
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	6922      	ldr	r2, [r4, #16]
 80049ae:	f003 0306 	and.w	r3, r3, #6
 80049b2:	2b04      	cmp	r3, #4
 80049b4:	bf02      	ittt	eq
 80049b6:	68e5      	ldreq	r5, [r4, #12]
 80049b8:	6833      	ldreq	r3, [r6, #0]
 80049ba:	1aed      	subeq	r5, r5, r3
 80049bc:	68a3      	ldr	r3, [r4, #8]
 80049be:	bf0c      	ite	eq
 80049c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049c4:	2500      	movne	r5, #0
 80049c6:	4293      	cmp	r3, r2
 80049c8:	bfc4      	itt	gt
 80049ca:	1a9b      	subgt	r3, r3, r2
 80049cc:	18ed      	addgt	r5, r5, r3
 80049ce:	2600      	movs	r6, #0
 80049d0:	341a      	adds	r4, #26
 80049d2:	42b5      	cmp	r5, r6
 80049d4:	d11a      	bne.n	8004a0c <_printf_common+0xc8>
 80049d6:	2000      	movs	r0, #0
 80049d8:	e008      	b.n	80049ec <_printf_common+0xa8>
 80049da:	2301      	movs	r3, #1
 80049dc:	4652      	mov	r2, sl
 80049de:	4641      	mov	r1, r8
 80049e0:	4638      	mov	r0, r7
 80049e2:	47c8      	blx	r9
 80049e4:	3001      	adds	r0, #1
 80049e6:	d103      	bne.n	80049f0 <_printf_common+0xac>
 80049e8:	f04f 30ff 	mov.w	r0, #4294967295
 80049ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049f0:	3501      	adds	r5, #1
 80049f2:	e7c6      	b.n	8004982 <_printf_common+0x3e>
 80049f4:	18e1      	adds	r1, r4, r3
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	2030      	movs	r0, #48	@ 0x30
 80049fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80049fe:	4422      	add	r2, r4
 8004a00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004a04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004a08:	3302      	adds	r3, #2
 8004a0a:	e7c7      	b.n	800499c <_printf_common+0x58>
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	4622      	mov	r2, r4
 8004a10:	4641      	mov	r1, r8
 8004a12:	4638      	mov	r0, r7
 8004a14:	47c8      	blx	r9
 8004a16:	3001      	adds	r0, #1
 8004a18:	d0e6      	beq.n	80049e8 <_printf_common+0xa4>
 8004a1a:	3601      	adds	r6, #1
 8004a1c:	e7d9      	b.n	80049d2 <_printf_common+0x8e>
	...

08004a20 <_printf_i>:
 8004a20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a24:	7e0f      	ldrb	r7, [r1, #24]
 8004a26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004a28:	2f78      	cmp	r7, #120	@ 0x78
 8004a2a:	4691      	mov	r9, r2
 8004a2c:	4680      	mov	r8, r0
 8004a2e:	460c      	mov	r4, r1
 8004a30:	469a      	mov	sl, r3
 8004a32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004a36:	d807      	bhi.n	8004a48 <_printf_i+0x28>
 8004a38:	2f62      	cmp	r7, #98	@ 0x62
 8004a3a:	d80a      	bhi.n	8004a52 <_printf_i+0x32>
 8004a3c:	2f00      	cmp	r7, #0
 8004a3e:	f000 80d2 	beq.w	8004be6 <_printf_i+0x1c6>
 8004a42:	2f58      	cmp	r7, #88	@ 0x58
 8004a44:	f000 80b9 	beq.w	8004bba <_printf_i+0x19a>
 8004a48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a50:	e03a      	b.n	8004ac8 <_printf_i+0xa8>
 8004a52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a56:	2b15      	cmp	r3, #21
 8004a58:	d8f6      	bhi.n	8004a48 <_printf_i+0x28>
 8004a5a:	a101      	add	r1, pc, #4	@ (adr r1, 8004a60 <_printf_i+0x40>)
 8004a5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a60:	08004ab9 	.word	0x08004ab9
 8004a64:	08004acd 	.word	0x08004acd
 8004a68:	08004a49 	.word	0x08004a49
 8004a6c:	08004a49 	.word	0x08004a49
 8004a70:	08004a49 	.word	0x08004a49
 8004a74:	08004a49 	.word	0x08004a49
 8004a78:	08004acd 	.word	0x08004acd
 8004a7c:	08004a49 	.word	0x08004a49
 8004a80:	08004a49 	.word	0x08004a49
 8004a84:	08004a49 	.word	0x08004a49
 8004a88:	08004a49 	.word	0x08004a49
 8004a8c:	08004bcd 	.word	0x08004bcd
 8004a90:	08004af7 	.word	0x08004af7
 8004a94:	08004b87 	.word	0x08004b87
 8004a98:	08004a49 	.word	0x08004a49
 8004a9c:	08004a49 	.word	0x08004a49
 8004aa0:	08004bef 	.word	0x08004bef
 8004aa4:	08004a49 	.word	0x08004a49
 8004aa8:	08004af7 	.word	0x08004af7
 8004aac:	08004a49 	.word	0x08004a49
 8004ab0:	08004a49 	.word	0x08004a49
 8004ab4:	08004b8f 	.word	0x08004b8f
 8004ab8:	6833      	ldr	r3, [r6, #0]
 8004aba:	1d1a      	adds	r2, r3, #4
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	6032      	str	r2, [r6, #0]
 8004ac0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ac4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e09d      	b.n	8004c08 <_printf_i+0x1e8>
 8004acc:	6833      	ldr	r3, [r6, #0]
 8004ace:	6820      	ldr	r0, [r4, #0]
 8004ad0:	1d19      	adds	r1, r3, #4
 8004ad2:	6031      	str	r1, [r6, #0]
 8004ad4:	0606      	lsls	r6, r0, #24
 8004ad6:	d501      	bpl.n	8004adc <_printf_i+0xbc>
 8004ad8:	681d      	ldr	r5, [r3, #0]
 8004ada:	e003      	b.n	8004ae4 <_printf_i+0xc4>
 8004adc:	0645      	lsls	r5, r0, #25
 8004ade:	d5fb      	bpl.n	8004ad8 <_printf_i+0xb8>
 8004ae0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ae4:	2d00      	cmp	r5, #0
 8004ae6:	da03      	bge.n	8004af0 <_printf_i+0xd0>
 8004ae8:	232d      	movs	r3, #45	@ 0x2d
 8004aea:	426d      	negs	r5, r5
 8004aec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004af0:	4859      	ldr	r0, [pc, #356]	@ (8004c58 <_printf_i+0x238>)
 8004af2:	230a      	movs	r3, #10
 8004af4:	e011      	b.n	8004b1a <_printf_i+0xfa>
 8004af6:	6821      	ldr	r1, [r4, #0]
 8004af8:	6833      	ldr	r3, [r6, #0]
 8004afa:	0608      	lsls	r0, r1, #24
 8004afc:	f853 5b04 	ldr.w	r5, [r3], #4
 8004b00:	d402      	bmi.n	8004b08 <_printf_i+0xe8>
 8004b02:	0649      	lsls	r1, r1, #25
 8004b04:	bf48      	it	mi
 8004b06:	b2ad      	uxthmi	r5, r5
 8004b08:	2f6f      	cmp	r7, #111	@ 0x6f
 8004b0a:	4853      	ldr	r0, [pc, #332]	@ (8004c58 <_printf_i+0x238>)
 8004b0c:	6033      	str	r3, [r6, #0]
 8004b0e:	bf14      	ite	ne
 8004b10:	230a      	movne	r3, #10
 8004b12:	2308      	moveq	r3, #8
 8004b14:	2100      	movs	r1, #0
 8004b16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004b1a:	6866      	ldr	r6, [r4, #4]
 8004b1c:	60a6      	str	r6, [r4, #8]
 8004b1e:	2e00      	cmp	r6, #0
 8004b20:	bfa2      	ittt	ge
 8004b22:	6821      	ldrge	r1, [r4, #0]
 8004b24:	f021 0104 	bicge.w	r1, r1, #4
 8004b28:	6021      	strge	r1, [r4, #0]
 8004b2a:	b90d      	cbnz	r5, 8004b30 <_printf_i+0x110>
 8004b2c:	2e00      	cmp	r6, #0
 8004b2e:	d04b      	beq.n	8004bc8 <_printf_i+0x1a8>
 8004b30:	4616      	mov	r6, r2
 8004b32:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b36:	fb03 5711 	mls	r7, r3, r1, r5
 8004b3a:	5dc7      	ldrb	r7, [r0, r7]
 8004b3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b40:	462f      	mov	r7, r5
 8004b42:	42bb      	cmp	r3, r7
 8004b44:	460d      	mov	r5, r1
 8004b46:	d9f4      	bls.n	8004b32 <_printf_i+0x112>
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	d10b      	bne.n	8004b64 <_printf_i+0x144>
 8004b4c:	6823      	ldr	r3, [r4, #0]
 8004b4e:	07df      	lsls	r7, r3, #31
 8004b50:	d508      	bpl.n	8004b64 <_printf_i+0x144>
 8004b52:	6923      	ldr	r3, [r4, #16]
 8004b54:	6861      	ldr	r1, [r4, #4]
 8004b56:	4299      	cmp	r1, r3
 8004b58:	bfde      	ittt	le
 8004b5a:	2330      	movle	r3, #48	@ 0x30
 8004b5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b60:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b64:	1b92      	subs	r2, r2, r6
 8004b66:	6122      	str	r2, [r4, #16]
 8004b68:	f8cd a000 	str.w	sl, [sp]
 8004b6c:	464b      	mov	r3, r9
 8004b6e:	aa03      	add	r2, sp, #12
 8004b70:	4621      	mov	r1, r4
 8004b72:	4640      	mov	r0, r8
 8004b74:	f7ff fee6 	bl	8004944 <_printf_common>
 8004b78:	3001      	adds	r0, #1
 8004b7a:	d14a      	bne.n	8004c12 <_printf_i+0x1f2>
 8004b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b80:	b004      	add	sp, #16
 8004b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b86:	6823      	ldr	r3, [r4, #0]
 8004b88:	f043 0320 	orr.w	r3, r3, #32
 8004b8c:	6023      	str	r3, [r4, #0]
 8004b8e:	4833      	ldr	r0, [pc, #204]	@ (8004c5c <_printf_i+0x23c>)
 8004b90:	2778      	movs	r7, #120	@ 0x78
 8004b92:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	6831      	ldr	r1, [r6, #0]
 8004b9a:	061f      	lsls	r7, r3, #24
 8004b9c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004ba0:	d402      	bmi.n	8004ba8 <_printf_i+0x188>
 8004ba2:	065f      	lsls	r7, r3, #25
 8004ba4:	bf48      	it	mi
 8004ba6:	b2ad      	uxthmi	r5, r5
 8004ba8:	6031      	str	r1, [r6, #0]
 8004baa:	07d9      	lsls	r1, r3, #31
 8004bac:	bf44      	itt	mi
 8004bae:	f043 0320 	orrmi.w	r3, r3, #32
 8004bb2:	6023      	strmi	r3, [r4, #0]
 8004bb4:	b11d      	cbz	r5, 8004bbe <_printf_i+0x19e>
 8004bb6:	2310      	movs	r3, #16
 8004bb8:	e7ac      	b.n	8004b14 <_printf_i+0xf4>
 8004bba:	4827      	ldr	r0, [pc, #156]	@ (8004c58 <_printf_i+0x238>)
 8004bbc:	e7e9      	b.n	8004b92 <_printf_i+0x172>
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	f023 0320 	bic.w	r3, r3, #32
 8004bc4:	6023      	str	r3, [r4, #0]
 8004bc6:	e7f6      	b.n	8004bb6 <_printf_i+0x196>
 8004bc8:	4616      	mov	r6, r2
 8004bca:	e7bd      	b.n	8004b48 <_printf_i+0x128>
 8004bcc:	6833      	ldr	r3, [r6, #0]
 8004bce:	6825      	ldr	r5, [r4, #0]
 8004bd0:	6961      	ldr	r1, [r4, #20]
 8004bd2:	1d18      	adds	r0, r3, #4
 8004bd4:	6030      	str	r0, [r6, #0]
 8004bd6:	062e      	lsls	r6, r5, #24
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	d501      	bpl.n	8004be0 <_printf_i+0x1c0>
 8004bdc:	6019      	str	r1, [r3, #0]
 8004bde:	e002      	b.n	8004be6 <_printf_i+0x1c6>
 8004be0:	0668      	lsls	r0, r5, #25
 8004be2:	d5fb      	bpl.n	8004bdc <_printf_i+0x1bc>
 8004be4:	8019      	strh	r1, [r3, #0]
 8004be6:	2300      	movs	r3, #0
 8004be8:	6123      	str	r3, [r4, #16]
 8004bea:	4616      	mov	r6, r2
 8004bec:	e7bc      	b.n	8004b68 <_printf_i+0x148>
 8004bee:	6833      	ldr	r3, [r6, #0]
 8004bf0:	1d1a      	adds	r2, r3, #4
 8004bf2:	6032      	str	r2, [r6, #0]
 8004bf4:	681e      	ldr	r6, [r3, #0]
 8004bf6:	6862      	ldr	r2, [r4, #4]
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	4630      	mov	r0, r6
 8004bfc:	f7fb fae8 	bl	80001d0 <memchr>
 8004c00:	b108      	cbz	r0, 8004c06 <_printf_i+0x1e6>
 8004c02:	1b80      	subs	r0, r0, r6
 8004c04:	6060      	str	r0, [r4, #4]
 8004c06:	6863      	ldr	r3, [r4, #4]
 8004c08:	6123      	str	r3, [r4, #16]
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c10:	e7aa      	b.n	8004b68 <_printf_i+0x148>
 8004c12:	6923      	ldr	r3, [r4, #16]
 8004c14:	4632      	mov	r2, r6
 8004c16:	4649      	mov	r1, r9
 8004c18:	4640      	mov	r0, r8
 8004c1a:	47d0      	blx	sl
 8004c1c:	3001      	adds	r0, #1
 8004c1e:	d0ad      	beq.n	8004b7c <_printf_i+0x15c>
 8004c20:	6823      	ldr	r3, [r4, #0]
 8004c22:	079b      	lsls	r3, r3, #30
 8004c24:	d413      	bmi.n	8004c4e <_printf_i+0x22e>
 8004c26:	68e0      	ldr	r0, [r4, #12]
 8004c28:	9b03      	ldr	r3, [sp, #12]
 8004c2a:	4298      	cmp	r0, r3
 8004c2c:	bfb8      	it	lt
 8004c2e:	4618      	movlt	r0, r3
 8004c30:	e7a6      	b.n	8004b80 <_printf_i+0x160>
 8004c32:	2301      	movs	r3, #1
 8004c34:	4632      	mov	r2, r6
 8004c36:	4649      	mov	r1, r9
 8004c38:	4640      	mov	r0, r8
 8004c3a:	47d0      	blx	sl
 8004c3c:	3001      	adds	r0, #1
 8004c3e:	d09d      	beq.n	8004b7c <_printf_i+0x15c>
 8004c40:	3501      	adds	r5, #1
 8004c42:	68e3      	ldr	r3, [r4, #12]
 8004c44:	9903      	ldr	r1, [sp, #12]
 8004c46:	1a5b      	subs	r3, r3, r1
 8004c48:	42ab      	cmp	r3, r5
 8004c4a:	dcf2      	bgt.n	8004c32 <_printf_i+0x212>
 8004c4c:	e7eb      	b.n	8004c26 <_printf_i+0x206>
 8004c4e:	2500      	movs	r5, #0
 8004c50:	f104 0619 	add.w	r6, r4, #25
 8004c54:	e7f5      	b.n	8004c42 <_printf_i+0x222>
 8004c56:	bf00      	nop
 8004c58:	080050dd 	.word	0x080050dd
 8004c5c:	080050ee 	.word	0x080050ee

08004c60 <__sflush_r>:
 8004c60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c68:	0716      	lsls	r6, r2, #28
 8004c6a:	4605      	mov	r5, r0
 8004c6c:	460c      	mov	r4, r1
 8004c6e:	d454      	bmi.n	8004d1a <__sflush_r+0xba>
 8004c70:	684b      	ldr	r3, [r1, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	dc02      	bgt.n	8004c7c <__sflush_r+0x1c>
 8004c76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	dd48      	ble.n	8004d0e <__sflush_r+0xae>
 8004c7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004c7e:	2e00      	cmp	r6, #0
 8004c80:	d045      	beq.n	8004d0e <__sflush_r+0xae>
 8004c82:	2300      	movs	r3, #0
 8004c84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004c88:	682f      	ldr	r7, [r5, #0]
 8004c8a:	6a21      	ldr	r1, [r4, #32]
 8004c8c:	602b      	str	r3, [r5, #0]
 8004c8e:	d030      	beq.n	8004cf2 <__sflush_r+0x92>
 8004c90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004c92:	89a3      	ldrh	r3, [r4, #12]
 8004c94:	0759      	lsls	r1, r3, #29
 8004c96:	d505      	bpl.n	8004ca4 <__sflush_r+0x44>
 8004c98:	6863      	ldr	r3, [r4, #4]
 8004c9a:	1ad2      	subs	r2, r2, r3
 8004c9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004c9e:	b10b      	cbz	r3, 8004ca4 <__sflush_r+0x44>
 8004ca0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ca2:	1ad2      	subs	r2, r2, r3
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ca8:	6a21      	ldr	r1, [r4, #32]
 8004caa:	4628      	mov	r0, r5
 8004cac:	47b0      	blx	r6
 8004cae:	1c43      	adds	r3, r0, #1
 8004cb0:	89a3      	ldrh	r3, [r4, #12]
 8004cb2:	d106      	bne.n	8004cc2 <__sflush_r+0x62>
 8004cb4:	6829      	ldr	r1, [r5, #0]
 8004cb6:	291d      	cmp	r1, #29
 8004cb8:	d82b      	bhi.n	8004d12 <__sflush_r+0xb2>
 8004cba:	4a2a      	ldr	r2, [pc, #168]	@ (8004d64 <__sflush_r+0x104>)
 8004cbc:	410a      	asrs	r2, r1
 8004cbe:	07d6      	lsls	r6, r2, #31
 8004cc0:	d427      	bmi.n	8004d12 <__sflush_r+0xb2>
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	6062      	str	r2, [r4, #4]
 8004cc6:	04d9      	lsls	r1, r3, #19
 8004cc8:	6922      	ldr	r2, [r4, #16]
 8004cca:	6022      	str	r2, [r4, #0]
 8004ccc:	d504      	bpl.n	8004cd8 <__sflush_r+0x78>
 8004cce:	1c42      	adds	r2, r0, #1
 8004cd0:	d101      	bne.n	8004cd6 <__sflush_r+0x76>
 8004cd2:	682b      	ldr	r3, [r5, #0]
 8004cd4:	b903      	cbnz	r3, 8004cd8 <__sflush_r+0x78>
 8004cd6:	6560      	str	r0, [r4, #84]	@ 0x54
 8004cd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004cda:	602f      	str	r7, [r5, #0]
 8004cdc:	b1b9      	cbz	r1, 8004d0e <__sflush_r+0xae>
 8004cde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ce2:	4299      	cmp	r1, r3
 8004ce4:	d002      	beq.n	8004cec <__sflush_r+0x8c>
 8004ce6:	4628      	mov	r0, r5
 8004ce8:	f7ff fb48 	bl	800437c <_free_r>
 8004cec:	2300      	movs	r3, #0
 8004cee:	6363      	str	r3, [r4, #52]	@ 0x34
 8004cf0:	e00d      	b.n	8004d0e <__sflush_r+0xae>
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	47b0      	blx	r6
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	1c50      	adds	r0, r2, #1
 8004cfc:	d1c9      	bne.n	8004c92 <__sflush_r+0x32>
 8004cfe:	682b      	ldr	r3, [r5, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d0c6      	beq.n	8004c92 <__sflush_r+0x32>
 8004d04:	2b1d      	cmp	r3, #29
 8004d06:	d001      	beq.n	8004d0c <__sflush_r+0xac>
 8004d08:	2b16      	cmp	r3, #22
 8004d0a:	d11e      	bne.n	8004d4a <__sflush_r+0xea>
 8004d0c:	602f      	str	r7, [r5, #0]
 8004d0e:	2000      	movs	r0, #0
 8004d10:	e022      	b.n	8004d58 <__sflush_r+0xf8>
 8004d12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d16:	b21b      	sxth	r3, r3
 8004d18:	e01b      	b.n	8004d52 <__sflush_r+0xf2>
 8004d1a:	690f      	ldr	r7, [r1, #16]
 8004d1c:	2f00      	cmp	r7, #0
 8004d1e:	d0f6      	beq.n	8004d0e <__sflush_r+0xae>
 8004d20:	0793      	lsls	r3, r2, #30
 8004d22:	680e      	ldr	r6, [r1, #0]
 8004d24:	bf08      	it	eq
 8004d26:	694b      	ldreq	r3, [r1, #20]
 8004d28:	600f      	str	r7, [r1, #0]
 8004d2a:	bf18      	it	ne
 8004d2c:	2300      	movne	r3, #0
 8004d2e:	eba6 0807 	sub.w	r8, r6, r7
 8004d32:	608b      	str	r3, [r1, #8]
 8004d34:	f1b8 0f00 	cmp.w	r8, #0
 8004d38:	dde9      	ble.n	8004d0e <__sflush_r+0xae>
 8004d3a:	6a21      	ldr	r1, [r4, #32]
 8004d3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004d3e:	4643      	mov	r3, r8
 8004d40:	463a      	mov	r2, r7
 8004d42:	4628      	mov	r0, r5
 8004d44:	47b0      	blx	r6
 8004d46:	2800      	cmp	r0, #0
 8004d48:	dc08      	bgt.n	8004d5c <__sflush_r+0xfc>
 8004d4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d52:	81a3      	strh	r3, [r4, #12]
 8004d54:	f04f 30ff 	mov.w	r0, #4294967295
 8004d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d5c:	4407      	add	r7, r0
 8004d5e:	eba8 0800 	sub.w	r8, r8, r0
 8004d62:	e7e7      	b.n	8004d34 <__sflush_r+0xd4>
 8004d64:	dfbffffe 	.word	0xdfbffffe

08004d68 <_fflush_r>:
 8004d68:	b538      	push	{r3, r4, r5, lr}
 8004d6a:	690b      	ldr	r3, [r1, #16]
 8004d6c:	4605      	mov	r5, r0
 8004d6e:	460c      	mov	r4, r1
 8004d70:	b913      	cbnz	r3, 8004d78 <_fflush_r+0x10>
 8004d72:	2500      	movs	r5, #0
 8004d74:	4628      	mov	r0, r5
 8004d76:	bd38      	pop	{r3, r4, r5, pc}
 8004d78:	b118      	cbz	r0, 8004d82 <_fflush_r+0x1a>
 8004d7a:	6a03      	ldr	r3, [r0, #32]
 8004d7c:	b90b      	cbnz	r3, 8004d82 <_fflush_r+0x1a>
 8004d7e:	f7ff f90f 	bl	8003fa0 <__sinit>
 8004d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d0f3      	beq.n	8004d72 <_fflush_r+0xa>
 8004d8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004d8c:	07d0      	lsls	r0, r2, #31
 8004d8e:	d404      	bmi.n	8004d9a <_fflush_r+0x32>
 8004d90:	0599      	lsls	r1, r3, #22
 8004d92:	d402      	bmi.n	8004d9a <_fflush_r+0x32>
 8004d94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d96:	f7ff fae0 	bl	800435a <__retarget_lock_acquire_recursive>
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	4621      	mov	r1, r4
 8004d9e:	f7ff ff5f 	bl	8004c60 <__sflush_r>
 8004da2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004da4:	07da      	lsls	r2, r3, #31
 8004da6:	4605      	mov	r5, r0
 8004da8:	d4e4      	bmi.n	8004d74 <_fflush_r+0xc>
 8004daa:	89a3      	ldrh	r3, [r4, #12]
 8004dac:	059b      	lsls	r3, r3, #22
 8004dae:	d4e1      	bmi.n	8004d74 <_fflush_r+0xc>
 8004db0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004db2:	f7ff fad3 	bl	800435c <__retarget_lock_release_recursive>
 8004db6:	e7dd      	b.n	8004d74 <_fflush_r+0xc>

08004db8 <__swhatbuf_r>:
 8004db8:	b570      	push	{r4, r5, r6, lr}
 8004dba:	460c      	mov	r4, r1
 8004dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dc0:	2900      	cmp	r1, #0
 8004dc2:	b096      	sub	sp, #88	@ 0x58
 8004dc4:	4615      	mov	r5, r2
 8004dc6:	461e      	mov	r6, r3
 8004dc8:	da0d      	bge.n	8004de6 <__swhatbuf_r+0x2e>
 8004dca:	89a3      	ldrh	r3, [r4, #12]
 8004dcc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004dd0:	f04f 0100 	mov.w	r1, #0
 8004dd4:	bf14      	ite	ne
 8004dd6:	2340      	movne	r3, #64	@ 0x40
 8004dd8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004ddc:	2000      	movs	r0, #0
 8004dde:	6031      	str	r1, [r6, #0]
 8004de0:	602b      	str	r3, [r5, #0]
 8004de2:	b016      	add	sp, #88	@ 0x58
 8004de4:	bd70      	pop	{r4, r5, r6, pc}
 8004de6:	466a      	mov	r2, sp
 8004de8:	f000 f862 	bl	8004eb0 <_fstat_r>
 8004dec:	2800      	cmp	r0, #0
 8004dee:	dbec      	blt.n	8004dca <__swhatbuf_r+0x12>
 8004df0:	9901      	ldr	r1, [sp, #4]
 8004df2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004df6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004dfa:	4259      	negs	r1, r3
 8004dfc:	4159      	adcs	r1, r3
 8004dfe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e02:	e7eb      	b.n	8004ddc <__swhatbuf_r+0x24>

08004e04 <__smakebuf_r>:
 8004e04:	898b      	ldrh	r3, [r1, #12]
 8004e06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e08:	079d      	lsls	r5, r3, #30
 8004e0a:	4606      	mov	r6, r0
 8004e0c:	460c      	mov	r4, r1
 8004e0e:	d507      	bpl.n	8004e20 <__smakebuf_r+0x1c>
 8004e10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004e14:	6023      	str	r3, [r4, #0]
 8004e16:	6123      	str	r3, [r4, #16]
 8004e18:	2301      	movs	r3, #1
 8004e1a:	6163      	str	r3, [r4, #20]
 8004e1c:	b003      	add	sp, #12
 8004e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e20:	ab01      	add	r3, sp, #4
 8004e22:	466a      	mov	r2, sp
 8004e24:	f7ff ffc8 	bl	8004db8 <__swhatbuf_r>
 8004e28:	9f00      	ldr	r7, [sp, #0]
 8004e2a:	4605      	mov	r5, r0
 8004e2c:	4639      	mov	r1, r7
 8004e2e:	4630      	mov	r0, r6
 8004e30:	f7fe ff9e 	bl	8003d70 <_malloc_r>
 8004e34:	b948      	cbnz	r0, 8004e4a <__smakebuf_r+0x46>
 8004e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e3a:	059a      	lsls	r2, r3, #22
 8004e3c:	d4ee      	bmi.n	8004e1c <__smakebuf_r+0x18>
 8004e3e:	f023 0303 	bic.w	r3, r3, #3
 8004e42:	f043 0302 	orr.w	r3, r3, #2
 8004e46:	81a3      	strh	r3, [r4, #12]
 8004e48:	e7e2      	b.n	8004e10 <__smakebuf_r+0xc>
 8004e4a:	89a3      	ldrh	r3, [r4, #12]
 8004e4c:	6020      	str	r0, [r4, #0]
 8004e4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e52:	81a3      	strh	r3, [r4, #12]
 8004e54:	9b01      	ldr	r3, [sp, #4]
 8004e56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004e5a:	b15b      	cbz	r3, 8004e74 <__smakebuf_r+0x70>
 8004e5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e60:	4630      	mov	r0, r6
 8004e62:	f000 f837 	bl	8004ed4 <_isatty_r>
 8004e66:	b128      	cbz	r0, 8004e74 <__smakebuf_r+0x70>
 8004e68:	89a3      	ldrh	r3, [r4, #12]
 8004e6a:	f023 0303 	bic.w	r3, r3, #3
 8004e6e:	f043 0301 	orr.w	r3, r3, #1
 8004e72:	81a3      	strh	r3, [r4, #12]
 8004e74:	89a3      	ldrh	r3, [r4, #12]
 8004e76:	431d      	orrs	r5, r3
 8004e78:	81a5      	strh	r5, [r4, #12]
 8004e7a:	e7cf      	b.n	8004e1c <__smakebuf_r+0x18>

08004e7c <memmove>:
 8004e7c:	4288      	cmp	r0, r1
 8004e7e:	b510      	push	{r4, lr}
 8004e80:	eb01 0402 	add.w	r4, r1, r2
 8004e84:	d902      	bls.n	8004e8c <memmove+0x10>
 8004e86:	4284      	cmp	r4, r0
 8004e88:	4623      	mov	r3, r4
 8004e8a:	d807      	bhi.n	8004e9c <memmove+0x20>
 8004e8c:	1e43      	subs	r3, r0, #1
 8004e8e:	42a1      	cmp	r1, r4
 8004e90:	d008      	beq.n	8004ea4 <memmove+0x28>
 8004e92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004e96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004e9a:	e7f8      	b.n	8004e8e <memmove+0x12>
 8004e9c:	4402      	add	r2, r0
 8004e9e:	4601      	mov	r1, r0
 8004ea0:	428a      	cmp	r2, r1
 8004ea2:	d100      	bne.n	8004ea6 <memmove+0x2a>
 8004ea4:	bd10      	pop	{r4, pc}
 8004ea6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004eaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004eae:	e7f7      	b.n	8004ea0 <memmove+0x24>

08004eb0 <_fstat_r>:
 8004eb0:	b538      	push	{r3, r4, r5, lr}
 8004eb2:	4d07      	ldr	r5, [pc, #28]	@ (8004ed0 <_fstat_r+0x20>)
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	4604      	mov	r4, r0
 8004eb8:	4608      	mov	r0, r1
 8004eba:	4611      	mov	r1, r2
 8004ebc:	602b      	str	r3, [r5, #0]
 8004ebe:	f7fc feeb 	bl	8001c98 <_fstat>
 8004ec2:	1c43      	adds	r3, r0, #1
 8004ec4:	d102      	bne.n	8004ecc <_fstat_r+0x1c>
 8004ec6:	682b      	ldr	r3, [r5, #0]
 8004ec8:	b103      	cbz	r3, 8004ecc <_fstat_r+0x1c>
 8004eca:	6023      	str	r3, [r4, #0]
 8004ecc:	bd38      	pop	{r3, r4, r5, pc}
 8004ece:	bf00      	nop
 8004ed0:	200004b4 	.word	0x200004b4

08004ed4 <_isatty_r>:
 8004ed4:	b538      	push	{r3, r4, r5, lr}
 8004ed6:	4d06      	ldr	r5, [pc, #24]	@ (8004ef0 <_isatty_r+0x1c>)
 8004ed8:	2300      	movs	r3, #0
 8004eda:	4604      	mov	r4, r0
 8004edc:	4608      	mov	r0, r1
 8004ede:	602b      	str	r3, [r5, #0]
 8004ee0:	f7fc feea 	bl	8001cb8 <_isatty>
 8004ee4:	1c43      	adds	r3, r0, #1
 8004ee6:	d102      	bne.n	8004eee <_isatty_r+0x1a>
 8004ee8:	682b      	ldr	r3, [r5, #0]
 8004eea:	b103      	cbz	r3, 8004eee <_isatty_r+0x1a>
 8004eec:	6023      	str	r3, [r4, #0]
 8004eee:	bd38      	pop	{r3, r4, r5, pc}
 8004ef0:	200004b4 	.word	0x200004b4

08004ef4 <_realloc_r>:
 8004ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ef8:	4680      	mov	r8, r0
 8004efa:	4615      	mov	r5, r2
 8004efc:	460c      	mov	r4, r1
 8004efe:	b921      	cbnz	r1, 8004f0a <_realloc_r+0x16>
 8004f00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f04:	4611      	mov	r1, r2
 8004f06:	f7fe bf33 	b.w	8003d70 <_malloc_r>
 8004f0a:	b92a      	cbnz	r2, 8004f18 <_realloc_r+0x24>
 8004f0c:	f7ff fa36 	bl	800437c <_free_r>
 8004f10:	2400      	movs	r4, #0
 8004f12:	4620      	mov	r0, r4
 8004f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f18:	f000 f81a 	bl	8004f50 <_malloc_usable_size_r>
 8004f1c:	4285      	cmp	r5, r0
 8004f1e:	4606      	mov	r6, r0
 8004f20:	d802      	bhi.n	8004f28 <_realloc_r+0x34>
 8004f22:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004f26:	d8f4      	bhi.n	8004f12 <_realloc_r+0x1e>
 8004f28:	4629      	mov	r1, r5
 8004f2a:	4640      	mov	r0, r8
 8004f2c:	f7fe ff20 	bl	8003d70 <_malloc_r>
 8004f30:	4607      	mov	r7, r0
 8004f32:	2800      	cmp	r0, #0
 8004f34:	d0ec      	beq.n	8004f10 <_realloc_r+0x1c>
 8004f36:	42b5      	cmp	r5, r6
 8004f38:	462a      	mov	r2, r5
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	bf28      	it	cs
 8004f3e:	4632      	movcs	r2, r6
 8004f40:	f7ff fa0d 	bl	800435e <memcpy>
 8004f44:	4621      	mov	r1, r4
 8004f46:	4640      	mov	r0, r8
 8004f48:	f7ff fa18 	bl	800437c <_free_r>
 8004f4c:	463c      	mov	r4, r7
 8004f4e:	e7e0      	b.n	8004f12 <_realloc_r+0x1e>

08004f50 <_malloc_usable_size_r>:
 8004f50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f54:	1f18      	subs	r0, r3, #4
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	bfbc      	itt	lt
 8004f5a:	580b      	ldrlt	r3, [r1, r0]
 8004f5c:	18c0      	addlt	r0, r0, r3
 8004f5e:	4770      	bx	lr

08004f60 <_init>:
 8004f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f62:	bf00      	nop
 8004f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f66:	bc08      	pop	{r3}
 8004f68:	469e      	mov	lr, r3
 8004f6a:	4770      	bx	lr

08004f6c <_fini>:
 8004f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f6e:	bf00      	nop
 8004f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f72:	bc08      	pop	{r3}
 8004f74:	469e      	mov	lr, r3
 8004f76:	4770      	bx	lr
