module PC(input logic rst, clk, input logic [7:0] PCin, output logic PC[7:0]);

	always_ff(posedge clk) begin
		PC = rst ? PCin : 0;
	end

endmodule 