Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Aug 16 22:14:00 2023
| Host         : DESKTOP-FG0QD84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cdc_2ff_timing_summary_routed.rpt -pb cdc_2ff_timing_summary_routed.pb -rpx cdc_2ff_timing_summary_routed.rpx -warn_on_violation
| Design       : cdc_2ff
| Device       : 7k70t-fbv484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1           
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.322       -1.322                      1                    2        0.122        0.000                      0                    2        0.753        0.000                       0                    11  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm_cdc  {0.000 5.000}        10.000          100.000         
  clk_out2_mmcm_cdc  {0.000 1.176}        2.353           425.000         
  clkfbout_mmcm_cdc  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_mmcm_cdc                                                                                                                                                    4.650        0.000                       0                     3  
  clk_out2_mmcm_cdc        1.484        0.000                      0                    1        0.232        0.000                      0                    1        0.753        0.000                       0                     4  
  clkfbout_mmcm_cdc                                                                                                                                                    8.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_cdc  clk_out2_mmcm_cdc       -1.322       -1.322                      1                    1        0.122        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out2_mmcm_cdc                     
(none)             clkfbout_mmcm_cdc                     
(none)                                clk_out1_mmcm_cdc  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_cdc
  To Clock:  clk_out1_mmcm_cdc

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_cdc
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y2    mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X61Y13     a1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y13     a1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y13     a1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y13     a1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y13     a1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_cdc
  To Clock:  clk_out2_mmcm_cdc

Setup :            0  Failing Endpoints,  Worst Slack        1.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 b1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_cdc  {rise@0.000ns fall@1.176ns period=2.353ns})
  Destination:            b2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_cdc  {rise@0.000ns fall@1.176ns period=2.353ns})
  Path Group:             clk_out2_mmcm_cdc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.353ns  (clk_out2_mmcm_cdc rise@2.353ns - clk_out2_mmcm_cdc rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.246ns (38.857%)  route 0.387ns (61.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 0.655 - 2.353 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_cdc rise edge)
                                                      0.000     0.000 r  
    U10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.671     0.671 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.901    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.798    -5.897 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.932    -3.965    mmcm/inst/clk_out2_mmcm_cdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.845 r  mmcm/inst/clkout2_buf/O
                         net (fo=2, routed)           1.637    -2.208    clkb
    SLICE_X61Y14         FDRE                                         r  b1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.246    -1.962 r  b1_reg/Q
                         net (fo=1, routed)           0.387    -1.575    b1
    SLICE_X61Y15         FDRE                                         r  b2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_cdc rise edge)
                                                      2.353     2.353 r  
    U10                                               0.000     2.353 r  clk (IN)
                         net (fo=0)                   0.000     2.353    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.546     2.899 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     4.048    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.866    -2.818 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -0.981    mmcm/inst/clk_out2_mmcm_cdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.868 r  mmcm/inst/clkout2_buf/O
                         net (fo=2, routed)           1.523     0.655    clkb
    SLICE_X61Y15         FDRE                                         r  b2_reg/C
                         clock pessimism             -0.532     0.123    
                         clock uncertainty           -0.064     0.059    
    SLICE_X61Y15         FDRE (Setup_fdre_C_D)       -0.150    -0.091    b2_reg
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 b1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_cdc  {rise@0.000ns fall@1.176ns period=2.353ns})
  Destination:            b2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_cdc  {rise@0.000ns fall@1.176ns period=2.353ns})
  Path Group:             clk_out2_mmcm_cdc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_cdc rise@0.000ns - clk_out2_mmcm_cdc rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.281%)  route 0.153ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_cdc rise edge)
                                                      0.000     0.000 r  
    U10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.072     0.072 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.575    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682    -2.107 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.397    mmcm/inst/clk_out2_mmcm_cdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.371 r  mmcm/inst/clkout2_buf/O
                         net (fo=2, routed)           0.621    -0.750    clkb
    SLICE_X61Y14         FDRE                                         r  b1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.091    -0.659 r  b1_reg/Q
                         net (fo=1, routed)           0.153    -0.506    b1
    SLICE_X61Y15         FDRE                                         r  b2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_cdc rise edge)
                                                      0.000     0.000 r  
    U10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.791    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.103    -2.312 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.770    -1.542    mmcm/inst/clk_out2_mmcm_cdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.512 r  mmcm/inst/clkout2_buf/O
                         net (fo=2, routed)           0.839    -0.673    clkb
    SLICE_X61Y15         FDRE                                         r  b2_reg/C
                         clock pessimism             -0.065    -0.738    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.000    -0.738    b2_reg
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm_cdc
Waveform(ns):       { 0.000 1.176 }
Period(ns):         2.353
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         2.353       0.753      BUFGCTRL_X0Y0    mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.353       1.104      MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         2.353       1.603      SLICE_X61Y14     b1_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         2.353       1.653      SLICE_X61Y15     b2_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.353       211.007    MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.176       0.776      SLICE_X61Y14     b1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.176       0.776      SLICE_X61Y14     b1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.176       0.826      SLICE_X61Y15     b2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         1.176       0.826      SLICE_X61Y15     b2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.176       0.826      SLICE_X61Y14     b1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.176       0.826      SLICE_X61Y14     b1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.176       0.826      SLICE_X61Y15     b2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.176       0.826      SLICE_X61Y15     b2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_cdc
  To Clock:  clkfbout_mmcm_cdc

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_cdc
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_cdc
  To Clock:  clk_out2_mmcm_cdc

Setup :            1  Failing Endpoint ,  Worst Slack       -1.322ns,  Total Violation       -1.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 a1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_cdc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_cdc  {rise@0.000ns fall@1.176ns period=2.353ns})
  Path Group:             clk_out2_mmcm_cdc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.588ns  (clk_out2_mmcm_cdc rise@30.588ns - clk_out1_mmcm_cdc rise@30.000ns)
  Data Path Delay:        1.477ns  (logic 0.269ns (18.208%)  route 1.208ns (81.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 28.891 - 30.588 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 27.792 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.726ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_cdc rise edge)
                                                     30.000    30.000 r  
    U10                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.671    30.671 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    31.901    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.798    24.103 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.932    26.035    mmcm/inst/clk_out1_mmcm_cdc
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    26.155 r  mmcm/inst/clkout1_buf/O
                         net (fo=1, routed)           1.637    27.792    clka
    SLICE_X61Y13         FDRE                                         r  a1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.269    28.061 r  a1_reg/Q
                         net (fo=1, routed)           1.208    29.269    a1
    SLICE_X61Y14         FDRE                                         r  b1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_cdc rise edge)
                                                     30.588    30.588 r  
    U10                                               0.000    30.588 r  clk (IN)
                         net (fo=0)                   0.000    30.588    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.546    31.134 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    32.283    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.866    25.417 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    27.254    mmcm/inst/clk_out2_mmcm_cdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    27.367 r  mmcm/inst/clkout2_buf/O
                         net (fo=2, routed)           1.524    28.891    clkb
    SLICE_X61Y14         FDRE                                         r  b1_reg/C
                         clock pessimism             -0.726    28.165    
                         clock uncertainty           -0.198    27.967    
    SLICE_X61Y14         FDRE (Setup_fdre_C_D)       -0.020    27.947    b1_reg
  -------------------------------------------------------------------
                         required time                         27.947    
                         arrival time                         -29.269    
  -------------------------------------------------------------------
                         slack                                 -1.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 a1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_cdc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_cdc  {rise@0.000ns fall@1.176ns period=2.353ns})
  Path Group:             clk_out2_mmcm_cdc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_cdc rise@0.000ns - clk_out1_mmcm_cdc rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.100ns (15.376%)  route 0.550ns (84.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_cdc rise edge)
                                                      0.000     0.000 r  
    U10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.072     0.072 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.575    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.682    -2.107 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.397    mmcm/inst/clk_out1_mmcm_cdc
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.371 r  mmcm/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621    -0.750    clka
    SLICE_X61Y13         FDRE                                         r  a1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.100    -0.650 r  a1_reg/Q
                         net (fo=1, routed)           0.550    -0.100    a1
    SLICE_X61Y14         FDRE                                         r  b1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_cdc rise edge)
                                                      0.000     0.000 r  
    U10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.791    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.103    -2.312 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.770    -1.542    mmcm/inst/clk_out2_mmcm_cdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.512 r  mmcm/inst/clkout2_buf/O
                         net (fo=2, routed)           0.840    -0.672    clkb
    SLICE_X61Y14         FDRE                                         r  b1_reg/C
                         clock pessimism              0.205    -0.467    
                         clock uncertainty            0.198    -0.269    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.047    -0.222    b1_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.122    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_mmcm_cdc
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_cdc  {rise@0.000ns fall@1.176ns period=2.353ns})
  Destination:            dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.764ns  (logic 2.526ns (67.116%)  route 1.238ns (32.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_cdc rise edge)
                                                      0.000     0.000 r  
    U10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.671     0.671 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.901    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.798    -5.897 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.932    -3.965    mmcm/inst/clk_out2_mmcm_cdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.845 r  mmcm/inst/clkout2_buf/O
                         net (fo=2, routed)           1.636    -2.209    clkb
    SLICE_X61Y15         FDRE                                         r  b2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.269    -1.940 r  b2_reg/Q
                         net (fo=1, routed)           1.238    -0.703    dout_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.257     1.554 r  dout_OBUF_inst/O
                         net (fo=0)                   0.000     1.554    dout
    U12                                                               r  dout (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_cdc  {rise@0.000ns fall@1.176ns period=2.353ns})
  Destination:            dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.501ns  (logic 1.191ns (79.369%)  route 0.310ns (20.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_cdc rise edge)
                                                      0.000     0.000 r  
    U10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.072     0.072 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.575    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682    -2.107 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.397    mmcm/inst/clk_out2_mmcm_cdc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.371 r  mmcm/inst/clkout2_buf/O
                         net (fo=2, routed)           0.621    -0.750    clkb
    SLICE_X61Y15         FDRE                                         r  b2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.100    -0.650 r  b2_reg/Q
                         net (fo=1, routed)           0.310    -0.340    dout_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.091     0.751 r  dout_OBUF_inst/O
                         net (fo=0)                   0.000     0.751    dout
    U12                                                               r  dout (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mmcm_cdc
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_cdc'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 0.030ns (1.835%)  route 1.605ns (98.165%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_cdc fall edge)
                                                      5.000     5.000 f  
    U10                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.238     5.238 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     5.791    mmcm/inst/clk_in1_mmcm_cdc
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.103     2.688 f  mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.770     3.458    mmcm/inst/clkfbout_mmcm_cdc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.488 f  mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           0.835     4.323    mmcm/inst/clkfbout_buf_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm_cdc'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.520ns  (logic 0.113ns (3.210%)  route 3.407ns (96.790%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm_cdc rise edge)
                                                      0.000     0.000 r  
    U10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.546     0.546 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.695    mmcm/inst/clk_in1_mmcm_cdc
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.866    -5.171 r  mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.837    -3.334    mmcm/inst/clkfbout_mmcm_cdc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -3.221 r  mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.570    -1.651    mmcm/inst/clkfbout_buf_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mmcm_cdc

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            a1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_cdc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.514ns  (logic 0.674ns (44.499%)  route 0.840ns (55.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U11                  IBUF (Prop_ibuf_I_O)         0.674     0.674 r  din_IBUF_inst/O
                         net (fo=1, routed)           0.840     1.514    din_IBUF
    SLICE_X61Y13         FDRE                                         r  a1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_cdc rise edge)
                                                      0.000     0.000 r  
    U10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.546     0.546 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     1.695    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.866    -5.171 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -3.334    mmcm/inst/clk_out1_mmcm_cdc
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    -3.221 r  mmcm/inst/clkout1_buf/O
                         net (fo=1, routed)           1.524    -1.697    clka
    SLICE_X61Y13         FDRE                                         r  a1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            a1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_cdc  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.075ns (17.160%)  route 0.361ns (82.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U11                  IBUF (Prop_ibuf_I_O)         0.075     0.075 r  din_IBUF_inst/O
                         net (fo=1, routed)           0.361     0.436    din_IBUF
    SLICE_X61Y13         FDRE                                         r  a1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_cdc rise edge)
                                                      0.000     0.000 r  
    U10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    U10                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.791    mmcm/inst/clk_in1_mmcm_cdc
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.103    -2.312 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.770    -1.542    mmcm/inst/clk_out1_mmcm_cdc
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.512 r  mmcm/inst/clkout1_buf/O
                         net (fo=1, routed)           0.840    -0.672    clka
    SLICE_X61Y13         FDRE                                         r  a1_reg/C





