;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2/4/2017 6:21:39 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x0FB90000  	4025
0x0008	0x15650000  	5477
0x000C	0x15650000  	5477
0x0010	0x15650000  	5477
0x0014	0x15650000  	5477
0x0018	0x15650000  	5477
0x001C	0x15650000  	5477
0x0020	0x15650000  	5477
0x0024	0x15650000  	5477
0x0028	0x15650000  	5477
0x002C	0x15650000  	5477
0x0030	0x15650000  	5477
0x0034	0x15650000  	5477
0x0038	0x15650000  	5477
0x003C	0x15650000  	5477
0x0040	0x15650000  	5477
0x0044	0x15650000  	5477
0x0048	0x15650000  	5477
0x004C	0x15650000  	5477
0x0050	0x15650000  	5477
0x0054	0x15650000  	5477
0x0058	0x15650000  	5477
0x005C	0x15650000  	5477
0x0060	0x15650000  	5477
0x0064	0x15650000  	5477
0x0068	0x15650000  	5477
0x006C	0x15650000  	5477
0x0070	0x15650000  	5477
0x0074	0x15650000  	5477
0x0078	0x15650000  	5477
0x007C	0x15650000  	5477
0x0080	0x15650000  	5477
0x0084	0x15650000  	5477
0x0088	0x15650000  	5477
0x008C	0x15650000  	5477
0x0090	0x15650000  	5477
0x0094	0x15650000  	5477
0x0098	0x15650000  	5477
0x009C	0x15650000  	5477
0x00A0	0x15650000  	5477
0x00A4	0x15650000  	5477
0x00A8	0x15650000  	5477
0x00AC	0x15650000  	5477
0x00B0	0x15650000  	5477
0x00B4	0x15650000  	5477
0x00B8	0x15650000  	5477
0x00BC	0x15650000  	5477
0x00C0	0x15650000  	5477
0x00C4	0x10050000  	4101
0x00C8	0x156D0000  	5485
0x00CC	0x15650000  	5477
0x00D0	0x15650000  	5477
0x00D4	0x15650000  	5477
0x00D8	0x15650000  	5477
0x00DC	0x15650000  	5477
0x00E0	0x15650000  	5477
0x00E4	0x15650000  	5477
0x00E8	0x15650000  	5477
0x00EC	0x15650000  	5477
0x00F0	0x15650000  	5477
0x00F4	0x15650000  	5477
0x00F8	0x15650000  	5477
0x00FC	0x15650000  	5477
0x0100	0x15650000  	5477
0x0104	0x15650000  	5477
0x0108	0x15650000  	5477
0x010C	0x15650000  	5477
0x0110	0x15650000  	5477
0x0114	0x15650000  	5477
0x0118	0x15650000  	5477
0x011C	0x15650000  	5477
0x0120	0x15650000  	5477
0x0124	0x15650000  	5477
0x0128	0x15650000  	5477
0x012C	0x15650000  	5477
0x0130	0x15650000  	5477
0x0134	0x15650000  	5477
0x0138	0x15650000  	5477
0x013C	0x15650000  	5477
0x0140	0x15650000  	5477
0x0144	0x15650000  	5477
0x0148	0x15650000  	5477
0x014C	0x15650000  	5477
0x0150	0x15650000  	5477
0x0154	0x15650000  	5477
0x0158	0x15650000  	5477
0x015C	0x15650000  	5477
0x0160	0x15650000  	5477
0x0164	0x15650000  	5477
0x0168	0x15650000  	5477
0x016C	0x15650000  	5477
0x0170	0x15650000  	5477
0x0174	0x15650000  	5477
0x0178	0x15650000  	5477
0x017C	0x15650000  	5477
0x0180	0x15650000  	5477
0x0184	0x15650000  	5477
; end of ____SysVT
_main:
;MyProject.c, 89 :: 		void main() {
0x0FB8	0xF000F924  BL	4612
0x0FBC	0xF000FB34  BL	5672
0x0FC0	0xF000FBC0  BL	5956
0x0FC4	0xF000F90C  BL	4576
0x0FC8	0xF000FB7C  BL	5828
;MyProject.c, 90 :: 		init_io();
0x0FCC	0xF7FFFB42  BL	_init_io+0
;MyProject.c, 91 :: 		init_lcd();
0x0FD0	0xF7FFFCD6  BL	_init_lcd+0
;MyProject.c, 92 :: 		i2c_init();
0x0FD4	0xF7FFFC58  BL	_i2c_init+0
;MyProject.c, 93 :: 		read_who_am_i2();
0x0FD8	0xF7FFFF52  BL	_read_who_am_i2+0
;MyProject.c, 94 :: 		GPIOC_ODR = 0;
0x0FDC	0x2100    MOVS	R1, #0
0x0FDE	0x4808    LDR	R0, [PC, #32]
0x0FE0	0x6001    STR	R1, [R0, #0]
;MyProject.c, 95 :: 		Delay_ms(5000);
0x0FE2	0xF64C5753  MOVW	R7, #52563
0x0FE6	0xF2C0372D  MOVT	R7, #813
L_main4:
0x0FEA	0x1E7F    SUBS	R7, R7, #1
0x0FEC	0xD1FD    BNE	L_main4
0x0FEE	0xBF00    NOP
0x0FF0	0xBF00    NOP
0x0FF2	0xBF00    NOP
0x0FF4	0xBF00    NOP
0x0FF6	0xBF00    NOP
0x0FF8	0xBF00    NOP
;MyProject.c, 96 :: 		while(1) {}
L_main6:
0x0FFA	0xE7FE    B	L_main6
;MyProject.c, 97 :: 		}
L_end_main:
L__main_end_loop:
0x0FFC	0xE7FE    B	L__main_end_loop
0x0FFE	0xBF00    NOP
0x1000	0x08144002  	GPIOC_ODR+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0E6C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x0E6E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x0E72	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0E76	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x0E7A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0E7C	0xB001    ADD	SP, SP, #4
0x0E7E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x084C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x084E	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x0852	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x0856	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x085A	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x085C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x0860	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x0862	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0864	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x0866	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x086A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x086E	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x0870	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0874	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x0876	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0878	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x087C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0880	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0882	0xB001    ADD	SP, SP, #4
0x0884	0x4770    BX	LR
; end of ___FillZeros
_init_io:
;MyProject.c, 3 :: 		void init_io() {
;MyProject.c, 5 :: 		RCC_AHB1ENRbits.GPIOCEN = 1; //  |= ((1UL << 2) );
0x0654	0x2101    MOVS	R1, #1
0x0656	0xB249    SXTB	R1, R1
0x0658	0x4877    LDR	R0, [PC, #476]
0x065A	0x6001    STR	R1, [R0, #0]
;MyProject.c, 8 :: 		GPIOC_MODER &= ~((3UL << 2*13));
0x065C	0x4877    LDR	R0, [PC, #476]
0x065E	0x6801    LDR	R1, [R0, #0]
0x0660	0xF06F6040  MVN	R0, #201326592
0x0664	0x4001    ANDS	R1, R0
0x0666	0x4875    LDR	R0, [PC, #468]
0x0668	0x6001    STR	R1, [R0, #0]
;MyProject.c, 9 :: 		GPIOC_MODER &= ~((3UL << 2*4));
0x066A	0x4874    LDR	R0, [PC, #464]
0x066C	0x6801    LDR	R1, [R0, #0]
0x066E	0xF46F7040  MVN	R0, #768
0x0672	0x4001    ANDS	R1, R0
0x0674	0x4871    LDR	R0, [PC, #452]
0x0676	0x6001    STR	R1, [R0, #0]
;MyProject.c, 10 :: 		GPIOC_MODER &= ~((3UL << 2*3));
0x0678	0x4870    LDR	R0, [PC, #448]
0x067A	0x6800    LDR	R0, [R0, #0]
0x067C	0xF000013F  AND	R1, R0, #63
0x0680	0x486E    LDR	R0, [PC, #440]
0x0682	0x6001    STR	R1, [R0, #0]
;MyProject.c, 11 :: 		GPIOC_MODER &= ~((3UL << 2*2));
0x0684	0x486D    LDR	R0, [PC, #436]
0x0686	0x6801    LDR	R1, [R0, #0]
0x0688	0xF06F0030  MVN	R0, #48
0x068C	0x4001    ANDS	R1, R0
0x068E	0x486B    LDR	R0, [PC, #428]
0x0690	0x6001    STR	R1, [R0, #0]
;MyProject.c, 12 :: 		GPIOC_MODER &= ~((3UL << 2*1));
0x0692	0x486A    LDR	R0, [PC, #424]
0x0694	0x6801    LDR	R1, [R0, #0]
0x0696	0xF06F000C  MVN	R0, #12
0x069A	0x4001    ANDS	R1, R0
0x069C	0x4867    LDR	R0, [PC, #412]
0x069E	0x6001    STR	R1, [R0, #0]
;MyProject.c, 13 :: 		GPIOC_MODER &= ~((3UL << 2*0));
0x06A0	0x4866    LDR	R0, [PC, #408]
0x06A2	0x6801    LDR	R1, [R0, #0]
0x06A4	0xF06F0003  MVN	R0, #3
0x06A8	0x4001    ANDS	R1, R0
0x06AA	0x4864    LDR	R0, [PC, #400]
0x06AC	0x6001    STR	R1, [R0, #0]
;MyProject.c, 16 :: 		GPIOC_MODER |= ((1UL << 2*13));
0x06AE	0x4863    LDR	R0, [PC, #396]
0x06B0	0x6800    LDR	R0, [R0, #0]
0x06B2	0xF0406180  ORR	R1, R0, #67108864
0x06B6	0x4861    LDR	R0, [PC, #388]
0x06B8	0x6001    STR	R1, [R0, #0]
;MyProject.c, 17 :: 		GPIOC_MODER |= ((1UL << 2*4));
0x06BA	0x4860    LDR	R0, [PC, #384]
0x06BC	0x6800    LDR	R0, [R0, #0]
0x06BE	0xF4407180  ORR	R1, R0, #256
0x06C2	0x485E    LDR	R0, [PC, #376]
0x06C4	0x6001    STR	R1, [R0, #0]
;MyProject.c, 18 :: 		GPIOC_MODER |= ((1UL << 2*3));
0x06C6	0x485D    LDR	R0, [PC, #372]
0x06C8	0x6800    LDR	R0, [R0, #0]
0x06CA	0xF0400140  ORR	R1, R0, #64
0x06CE	0x485B    LDR	R0, [PC, #364]
0x06D0	0x6001    STR	R1, [R0, #0]
;MyProject.c, 19 :: 		GPIOC_MODER |= ((1UL << 2*2));
0x06D2	0x485A    LDR	R0, [PC, #360]
0x06D4	0x6800    LDR	R0, [R0, #0]
0x06D6	0xF0400110  ORR	R1, R0, #16
0x06DA	0x4858    LDR	R0, [PC, #352]
0x06DC	0x6001    STR	R1, [R0, #0]
;MyProject.c, 20 :: 		GPIOC_MODER |= ((1UL << 2*1));
0x06DE	0x4857    LDR	R0, [PC, #348]
0x06E0	0x6800    LDR	R0, [R0, #0]
0x06E2	0xF0400104  ORR	R1, R0, #4
0x06E6	0x4855    LDR	R0, [PC, #340]
0x06E8	0x6001    STR	R1, [R0, #0]
;MyProject.c, 21 :: 		GPIOC_MODER |= ((1UL << 2*0));
0x06EA	0x4854    LDR	R0, [PC, #336]
0x06EC	0x6800    LDR	R0, [R0, #0]
0x06EE	0xF0400101  ORR	R1, R0, #1
0x06F2	0x4852    LDR	R0, [PC, #328]
0x06F4	0x6001    STR	R1, [R0, #0]
;MyProject.c, 33 :: 		GPIOC_OTYPER &= ~((3UL << 13));
0x06F6	0x4852    LDR	R0, [PC, #328]
0x06F8	0x6801    LDR	R1, [R0, #0]
0x06FA	0xF46F40C0  MVN	R0, #24576
0x06FE	0x4001    ANDS	R1, R0
0x0700	0x484F    LDR	R0, [PC, #316]
0x0702	0x6001    STR	R1, [R0, #0]
;MyProject.c, 34 :: 		GPIOC_OTYPER &= ~((3UL << 4));
0x0704	0x484E    LDR	R0, [PC, #312]
0x0706	0x6801    LDR	R1, [R0, #0]
0x0708	0xF06F0030  MVN	R0, #48
0x070C	0x4001    ANDS	R1, R0
0x070E	0x484C    LDR	R0, [PC, #304]
0x0710	0x6001    STR	R1, [R0, #0]
;MyProject.c, 35 :: 		GPIOC_OTYPER &= ~((3UL << 3));
0x0712	0x484B    LDR	R0, [PC, #300]
0x0714	0x6801    LDR	R1, [R0, #0]
0x0716	0xF06F0018  MVN	R0, #24
0x071A	0x4001    ANDS	R1, R0
0x071C	0x4848    LDR	R0, [PC, #288]
0x071E	0x6001    STR	R1, [R0, #0]
;MyProject.c, 36 :: 		GPIOC_OTYPER &= ~((3UL << 2));
0x0720	0x4847    LDR	R0, [PC, #284]
0x0722	0x6801    LDR	R1, [R0, #0]
0x0724	0xF06F000C  MVN	R0, #12
0x0728	0x4001    ANDS	R1, R0
0x072A	0x4845    LDR	R0, [PC, #276]
0x072C	0x6001    STR	R1, [R0, #0]
;MyProject.c, 37 :: 		GPIOC_OTYPER &= ~((3UL << 1));
0x072E	0x4844    LDR	R0, [PC, #272]
0x0730	0x6801    LDR	R1, [R0, #0]
0x0732	0xF06F0006  MVN	R0, #6
0x0736	0x4001    ANDS	R1, R0
0x0738	0x4841    LDR	R0, [PC, #260]
0x073A	0x6001    STR	R1, [R0, #0]
;MyProject.c, 38 :: 		GPIOC_OTYPER &= ~((3UL << 0));
0x073C	0x4840    LDR	R0, [PC, #256]
0x073E	0x6801    LDR	R1, [R0, #0]
0x0740	0xF06F0003  MVN	R0, #3
0x0744	0x4001    ANDS	R1, R0
0x0746	0x483E    LDR	R0, [PC, #248]
0x0748	0x6001    STR	R1, [R0, #0]
;MyProject.c, 41 :: 		GPIOC_OSPEEDR &= ~((3UL << 2*13));
0x074A	0x483E    LDR	R0, [PC, #248]
0x074C	0x6801    LDR	R1, [R0, #0]
0x074E	0xF06F6040  MVN	R0, #201326592
0x0752	0x4001    ANDS	R1, R0
0x0754	0x483B    LDR	R0, [PC, #236]
0x0756	0x6001    STR	R1, [R0, #0]
;MyProject.c, 42 :: 		GPIOC_OSPEEDR &= ~((3UL << 2*4));
0x0758	0x483A    LDR	R0, [PC, #232]
0x075A	0x6801    LDR	R1, [R0, #0]
0x075C	0xF46F7040  MVN	R0, #768
0x0760	0x4001    ANDS	R1, R0
0x0762	0x4838    LDR	R0, [PC, #224]
0x0764	0x6001    STR	R1, [R0, #0]
;MyProject.c, 43 :: 		GPIOC_OSPEEDR &= ~((3UL << 2*3));
0x0766	0x4837    LDR	R0, [PC, #220]
0x0768	0x6800    LDR	R0, [R0, #0]
0x076A	0xF000013F  AND	R1, R0, #63
0x076E	0x4835    LDR	R0, [PC, #212]
0x0770	0x6001    STR	R1, [R0, #0]
;MyProject.c, 44 :: 		GPIOC_OSPEEDR &= ~((3UL << 2*2));
0x0772	0x4834    LDR	R0, [PC, #208]
0x0774	0x6801    LDR	R1, [R0, #0]
0x0776	0xF06F0030  MVN	R0, #48
0x077A	0x4001    ANDS	R1, R0
0x077C	0x4831    LDR	R0, [PC, #196]
0x077E	0x6001    STR	R1, [R0, #0]
;MyProject.c, 45 :: 		GPIOC_OSPEEDR &= ~((3UL << 2*1));
0x0780	0x4830    LDR	R0, [PC, #192]
0x0782	0x6801    LDR	R1, [R0, #0]
0x0784	0xF06F000C  MVN	R0, #12
0x0788	0x4001    ANDS	R1, R0
0x078A	0x482E    LDR	R0, [PC, #184]
0x078C	0x6001    STR	R1, [R0, #0]
;MyProject.c, 46 :: 		GPIOC_OSPEEDR &= ~((3UL << 2*0));
0x078E	0x482D    LDR	R0, [PC, #180]
0x0790	0x6801    LDR	R1, [R0, #0]
0x0792	0xF06F0003  MVN	R0, #3
0x0796	0x4001    ANDS	R1, R0
0x0798	0x482A    LDR	R0, [PC, #168]
0x079A	0x6001    STR	R1, [R0, #0]
;MyProject.c, 49 :: 		GPIOC_OSPEEDR |= ((3UL << 2*13));
0x079C	0x4829    LDR	R0, [PC, #164]
0x079E	0x6800    LDR	R0, [R0, #0]
0x07A0	0xF0406140  ORR	R1, R0, #201326592
0x07A4	0x4827    LDR	R0, [PC, #156]
0x07A6	0x6001    STR	R1, [R0, #0]
;MyProject.c, 50 :: 		GPIOC_OSPEEDR |= ((3UL << 2*4));
0x07A8	0x4826    LDR	R0, [PC, #152]
0x07AA	0x6800    LDR	R0, [R0, #0]
0x07AC	0xF4407140  ORR	R1, R0, #768
0x07B0	0x4824    LDR	R0, [PC, #144]
0x07B2	0x6001    STR	R1, [R0, #0]
;MyProject.c, 51 :: 		GPIOC_OSPEEDR |= ((3UL << 2*3));
0x07B4	0x4823    LDR	R0, [PC, #140]
0x07B6	0x6800    LDR	R0, [R0, #0]
0x07B8	0xF04001C0  ORR	R1, R0, #192
0x07BC	0x4821    LDR	R0, [PC, #132]
0x07BE	0x6001    STR	R1, [R0, #0]
;MyProject.c, 52 :: 		GPIOC_OSPEEDR |= ((3UL << 2*2));
0x07C0	0x4820    LDR	R0, [PC, #128]
0x07C2	0x6800    LDR	R0, [R0, #0]
0x07C4	0xF0400130  ORR	R1, R0, #48
0x07C8	0x481E    LDR	R0, [PC, #120]
0x07CA	0x6001    STR	R1, [R0, #0]
;MyProject.c, 53 :: 		GPIOC_OSPEEDR |= ((3UL << 2*1));
0x07CC	0x481D    LDR	R0, [PC, #116]
0x07CE	0x6800    LDR	R0, [R0, #0]
0x07D0	0xF040010C  ORR	R1, R0, #12
0x07D4	0x481B    LDR	R0, [PC, #108]
0x07D6	0x6001    STR	R1, [R0, #0]
;MyProject.c, 54 :: 		GPIOC_OSPEEDR |= ((3UL << 2*0));
0x07D8	0x481A    LDR	R0, [PC, #104]
0x07DA	0x6800    LDR	R0, [R0, #0]
0x07DC	0xF0400103  ORR	R1, R0, #3
0x07E0	0x4818    LDR	R0, [PC, #96]
0x07E2	0x6001    STR	R1, [R0, #0]
;MyProject.c, 57 :: 		GPIOC_PUPDR   &= ~((3UL << 2*13));
0x07E4	0x4818    LDR	R0, [PC, #96]
0x07E6	0x6801    LDR	R1, [R0, #0]
0x07E8	0xF06F6040  MVN	R0, #201326592
0x07EC	0x4001    ANDS	R1, R0
0x07EE	0x4816    LDR	R0, [PC, #88]
0x07F0	0x6001    STR	R1, [R0, #0]
;MyProject.c, 58 :: 		GPIOC_PUPDR   &= ~((3UL << 2*4));
0x07F2	0x4815    LDR	R0, [PC, #84]
0x07F4	0x6801    LDR	R1, [R0, #0]
0x07F6	0xF46F7040  MVN	R0, #768
0x07FA	0x4001    ANDS	R1, R0
0x07FC	0x4812    LDR	R0, [PC, #72]
0x07FE	0x6001    STR	R1, [R0, #0]
;MyProject.c, 59 :: 		GPIOC_PUPDR   &= ~((3UL << 2*3));
0x0800	0x4811    LDR	R0, [PC, #68]
0x0802	0x6800    LDR	R0, [R0, #0]
0x0804	0xF000013F  AND	R1, R0, #63
0x0808	0x480F    LDR	R0, [PC, #60]
0x080A	0x6001    STR	R1, [R0, #0]
;MyProject.c, 60 :: 		GPIOC_PUPDR   &= ~((3UL << 2*2));
0x080C	0x480E    LDR	R0, [PC, #56]
0x080E	0x6801    LDR	R1, [R0, #0]
0x0810	0xF06F0030  MVN	R0, #48
0x0814	0x4001    ANDS	R1, R0
0x0816	0x480C    LDR	R0, [PC, #48]
0x0818	0x6001    STR	R1, [R0, #0]
;MyProject.c, 61 :: 		GPIOC_PUPDR   &= ~((3UL << 2*1));
0x081A	0x480B    LDR	R0, [PC, #44]
0x081C	0x6801    LDR	R1, [R0, #0]
0x081E	0xF06F000C  MVN	R0, #12
0x0822	0x4001    ANDS	R1, R0
0x0824	0x4808    LDR	R0, [PC, #32]
0x0826	0x6001    STR	R1, [R0, #0]
;MyProject.c, 62 :: 		GPIOC_PUPDR   &= ~((3UL << 2*0));
0x0828	0x4807    LDR	R0, [PC, #28]
0x082A	0x6801    LDR	R1, [R0, #0]
0x082C	0xF06F0003  MVN	R0, #3
0x0830	0x4001    ANDS	R1, R0
0x0832	0x4805    LDR	R0, [PC, #20]
0x0834	0x6001    STR	R1, [R0, #0]
;MyProject.c, 63 :: 		}
L_end_init_io:
0x0836	0x4770    BX	LR
0x0838	0x06084247  	RCC_AHB1ENRbits+0
0x083C	0x08004002  	GPIOC_MODER+0
0x0840	0x08044002  	GPIOC_OTYPER+0
0x0844	0x08084002  	GPIOC_OSPEEDR+0
0x0848	0x080C4002  	GPIOC_PUPDR+0
; end of _init_io
_init_lcd:
;lcd.c, 35 :: 		void init_lcd() {
;lcd.c, 36 :: 		START_COMMAND;
0x0980	0x2100    MOVS	R1, #0
0x0982	0x48AC    LDR	R0, [PC, #688]
0x0984	0x6001    STR	R1, [R0, #0]
;lcd.c, 37 :: 		Delay_ms(20);
0x0986	0xF2441753  MOVW	R7, #16723
0x098A	0xF2C00703  MOVT	R7, #3
0x098E	0xBF00    NOP
0x0990	0xBF00    NOP
L_init_lcd0:
0x0992	0x1E7F    SUBS	R7, R7, #1
0x0994	0xD1FD    BNE	L_init_lcd0
0x0996	0xBF00    NOP
0x0998	0xBF00    NOP
0x099A	0xBF00    NOP
0x099C	0xBF00    NOP
;lcd.c, 38 :: 		send_word(0x33);
0x099E	0x48A5    LDR	R0, [PC, #660]
0x09A0	0x6800    LDR	R0, [R0, #0]
0x09A2	0xF4405100  ORR	R1, R0, #8192
0x09A6	0x48A3    LDR	R0, [PC, #652]
0x09A8	0x6001    STR	R1, [R0, #0]
0x09AA	0x48A2    LDR	R0, [PC, #648]
0x09AC	0x6801    LDR	R1, [R0, #0]
0x09AE	0xF06F000F  MVN	R0, #15
0x09B2	0xEA010000  AND	R0, R1, R0, LSL #0
0x09B6	0xF0400103  ORR	R1, R0, #3
0x09BA	0x489E    LDR	R0, [PC, #632]
0x09BC	0x6001    STR	R1, [R0, #0]
0x09BE	0x489D    LDR	R0, [PC, #628]
0x09C0	0x6801    LDR	R1, [R0, #0]
0x09C2	0xF46F5000  MVN	R0, #8192
0x09C6	0x4001    ANDS	R1, R0
0x09C8	0x489A    LDR	R0, [PC, #616]
0x09CA	0x6001    STR	R1, [R0, #0]
0x09CC	0xF2400709  MOVW	R7, #9
0x09D0	0xF2C00700  MOVT	R7, #0
0x09D4	0xBF00    NOP
0x09D6	0xBF00    NOP
L_init_lcd2:
0x09D8	0x1E7F    SUBS	R7, R7, #1
0x09DA	0xD1FD    BNE	L_init_lcd2
0x09DC	0xBF00    NOP
0x09DE	0xBF00    NOP
0x09E0	0x4894    LDR	R0, [PC, #592]
0x09E2	0x6800    LDR	R0, [R0, #0]
0x09E4	0xF4405100  ORR	R1, R0, #8192
0x09E8	0x4892    LDR	R0, [PC, #584]
0x09EA	0x6001    STR	R1, [R0, #0]
0x09EC	0x4891    LDR	R0, [PC, #580]
0x09EE	0x6801    LDR	R1, [R0, #0]
0x09F0	0xF06F000F  MVN	R0, #15
0x09F4	0xEA010000  AND	R0, R1, R0, LSL #0
0x09F8	0xF0400103  ORR	R1, R0, #3
0x09FC	0x488D    LDR	R0, [PC, #564]
0x09FE	0x6001    STR	R1, [R0, #0]
0x0A00	0x488C    LDR	R0, [PC, #560]
0x0A02	0x6801    LDR	R1, [R0, #0]
0x0A04	0xF46F5000  MVN	R0, #8192
0x0A08	0x4001    ANDS	R1, R0
0x0A0A	0x488A    LDR	R0, [PC, #552]
0x0A0C	0x6001    STR	R1, [R0, #0]
0x0A0E	0xF2400709  MOVW	R7, #9
0x0A12	0xF2C00700  MOVT	R7, #0
0x0A16	0xBF00    NOP
0x0A18	0xBF00    NOP
L_init_lcd4:
0x0A1A	0x1E7F    SUBS	R7, R7, #1
0x0A1C	0xD1FD    BNE	L_init_lcd4
0x0A1E	0xBF00    NOP
0x0A20	0xBF00    NOP
;lcd.c, 39 :: 		Delay_ms(20);
0x0A22	0xF2441753  MOVW	R7, #16723
0x0A26	0xF2C00703  MOVT	R7, #3
L_init_lcd6:
0x0A2A	0x1E7F    SUBS	R7, R7, #1
0x0A2C	0xD1FD    BNE	L_init_lcd6
0x0A2E	0xBF00    NOP
0x0A30	0xBF00    NOP
0x0A32	0xBF00    NOP
0x0A34	0xBF00    NOP
0x0A36	0xBF00    NOP
0x0A38	0xBF00    NOP
;lcd.c, 40 :: 		send_word(0x32);
0x0A3A	0x487E    LDR	R0, [PC, #504]
0x0A3C	0x6800    LDR	R0, [R0, #0]
0x0A3E	0xF4405100  ORR	R1, R0, #8192
0x0A42	0x487C    LDR	R0, [PC, #496]
0x0A44	0x6001    STR	R1, [R0, #0]
0x0A46	0x487B    LDR	R0, [PC, #492]
0x0A48	0x6801    LDR	R1, [R0, #0]
0x0A4A	0xF06F000F  MVN	R0, #15
0x0A4E	0xEA010000  AND	R0, R1, R0, LSL #0
0x0A52	0xF0400103  ORR	R1, R0, #3
0x0A56	0x4877    LDR	R0, [PC, #476]
0x0A58	0x6001    STR	R1, [R0, #0]
0x0A5A	0x4876    LDR	R0, [PC, #472]
0x0A5C	0x6801    LDR	R1, [R0, #0]
0x0A5E	0xF46F5000  MVN	R0, #8192
0x0A62	0x4001    ANDS	R1, R0
0x0A64	0x4873    LDR	R0, [PC, #460]
0x0A66	0x6001    STR	R1, [R0, #0]
0x0A68	0xF2400709  MOVW	R7, #9
0x0A6C	0xF2C00700  MOVT	R7, #0
L_init_lcd8:
0x0A70	0x1E7F    SUBS	R7, R7, #1
0x0A72	0xD1FD    BNE	L_init_lcd8
0x0A74	0xBF00    NOP
0x0A76	0xBF00    NOP
0x0A78	0xBF00    NOP
0x0A7A	0xBF00    NOP
0x0A7C	0x486D    LDR	R0, [PC, #436]
0x0A7E	0x6800    LDR	R0, [R0, #0]
0x0A80	0xF4405100  ORR	R1, R0, #8192
0x0A84	0x486B    LDR	R0, [PC, #428]
0x0A86	0x6001    STR	R1, [R0, #0]
0x0A88	0x486A    LDR	R0, [PC, #424]
0x0A8A	0x6801    LDR	R1, [R0, #0]
0x0A8C	0xF06F000F  MVN	R0, #15
0x0A90	0xEA010000  AND	R0, R1, R0, LSL #0
0x0A94	0xF0400102  ORR	R1, R0, #2
0x0A98	0x4866    LDR	R0, [PC, #408]
0x0A9A	0x6001    STR	R1, [R0, #0]
0x0A9C	0x4865    LDR	R0, [PC, #404]
0x0A9E	0x6801    LDR	R1, [R0, #0]
0x0AA0	0xF46F5000  MVN	R0, #8192
0x0AA4	0x4001    ANDS	R1, R0
0x0AA6	0x4863    LDR	R0, [PC, #396]
0x0AA8	0x6001    STR	R1, [R0, #0]
0x0AAA	0xF2400709  MOVW	R7, #9
0x0AAE	0xF2C00700  MOVT	R7, #0
L_init_lcd10:
0x0AB2	0x1E7F    SUBS	R7, R7, #1
0x0AB4	0xD1FD    BNE	L_init_lcd10
0x0AB6	0xBF00    NOP
0x0AB8	0xBF00    NOP
0x0ABA	0xBF00    NOP
0x0ABC	0xBF00    NOP
;lcd.c, 41 :: 		Delay_us(20);
0x0ABE	0xF24007D3  MOVW	R7, #211
0x0AC2	0xF2C00700  MOVT	R7, #0
0x0AC6	0xBF00    NOP
0x0AC8	0xBF00    NOP
L_init_lcd12:
0x0ACA	0x1E7F    SUBS	R7, R7, #1
0x0ACC	0xD1FD    BNE	L_init_lcd12
0x0ACE	0xBF00    NOP
0x0AD0	0xBF00    NOP
0x0AD2	0xBF00    NOP
0x0AD4	0xBF00    NOP
;lcd.c, 42 :: 		send_word(LCD_DISP_INIT);
0x0AD6	0x4857    LDR	R0, [PC, #348]
0x0AD8	0x6800    LDR	R0, [R0, #0]
0x0ADA	0xF4405100  ORR	R1, R0, #8192
0x0ADE	0x4855    LDR	R0, [PC, #340]
0x0AE0	0x6001    STR	R1, [R0, #0]
0x0AE2	0x4854    LDR	R0, [PC, #336]
0x0AE4	0x6801    LDR	R1, [R0, #0]
0x0AE6	0xF06F000F  MVN	R0, #15
0x0AEA	0xEA010000  AND	R0, R1, R0, LSL #0
0x0AEE	0xF0400102  ORR	R1, R0, #2
0x0AF2	0x4850    LDR	R0, [PC, #320]
0x0AF4	0x6001    STR	R1, [R0, #0]
0x0AF6	0x484F    LDR	R0, [PC, #316]
0x0AF8	0x6801    LDR	R1, [R0, #0]
0x0AFA	0xF46F5000  MVN	R0, #8192
0x0AFE	0x4001    ANDS	R1, R0
0x0B00	0x484C    LDR	R0, [PC, #304]
0x0B02	0x6001    STR	R1, [R0, #0]
0x0B04	0xF2400709  MOVW	R7, #9
0x0B08	0xF2C00700  MOVT	R7, #0
0x0B0C	0xBF00    NOP
0x0B0E	0xBF00    NOP
L_init_lcd14:
0x0B10	0x1E7F    SUBS	R7, R7, #1
0x0B12	0xD1FD    BNE	L_init_lcd14
0x0B14	0xBF00    NOP
0x0B16	0xBF00    NOP
0x0B18	0x4846    LDR	R0, [PC, #280]
0x0B1A	0x6800    LDR	R0, [R0, #0]
0x0B1C	0xF4405100  ORR	R1, R0, #8192
0x0B20	0x4844    LDR	R0, [PC, #272]
0x0B22	0x6001    STR	R1, [R0, #0]
0x0B24	0x4843    LDR	R0, [PC, #268]
0x0B26	0x6801    LDR	R1, [R0, #0]
0x0B28	0xF06F000F  MVN	R0, #15
0x0B2C	0xEA010000  AND	R0, R1, R0, LSL #0
0x0B30	0xF0400108  ORR	R1, R0, #8
0x0B34	0x483F    LDR	R0, [PC, #252]
0x0B36	0x6001    STR	R1, [R0, #0]
0x0B38	0x483E    LDR	R0, [PC, #248]
0x0B3A	0x6801    LDR	R1, [R0, #0]
0x0B3C	0xF46F5000  MVN	R0, #8192
0x0B40	0x4001    ANDS	R1, R0
0x0B42	0x483C    LDR	R0, [PC, #240]
0x0B44	0x6001    STR	R1, [R0, #0]
0x0B46	0xF2400709  MOVW	R7, #9
0x0B4A	0xF2C00700  MOVT	R7, #0
0x0B4E	0xBF00    NOP
0x0B50	0xBF00    NOP
L_init_lcd16:
0x0B52	0x1E7F    SUBS	R7, R7, #1
0x0B54	0xD1FD    BNE	L_init_lcd16
0x0B56	0xBF00    NOP
0x0B58	0xBF00    NOP
;lcd.c, 43 :: 		Delay_us(20);
0x0B5A	0xF24007D3  MOVW	R7, #211
0x0B5E	0xF2C00700  MOVT	R7, #0
L_init_lcd18:
0x0B62	0x1E7F    SUBS	R7, R7, #1
0x0B64	0xD1FD    BNE	L_init_lcd18
0x0B66	0xBF00    NOP
0x0B68	0xBF00    NOP
0x0B6A	0xBF00    NOP
0x0B6C	0xBF00    NOP
0x0B6E	0xBF00    NOP
0x0B70	0xBF00    NOP
;lcd.c, 44 :: 		send_word(LCD_DISP_OFF);
0x0B72	0x4830    LDR	R0, [PC, #192]
0x0B74	0x6800    LDR	R0, [R0, #0]
0x0B76	0xF4405100  ORR	R1, R0, #8192
0x0B7A	0x482E    LDR	R0, [PC, #184]
0x0B7C	0x6001    STR	R1, [R0, #0]
0x0B7E	0x482D    LDR	R0, [PC, #180]
0x0B80	0x6801    LDR	R1, [R0, #0]
0x0B82	0xF06F000F  MVN	R0, #15
0x0B86	0x4001    ANDS	R1, R0
0x0B88	0x482A    LDR	R0, [PC, #168]
0x0B8A	0x6001    STR	R1, [R0, #0]
0x0B8C	0x4829    LDR	R0, [PC, #164]
0x0B8E	0x6801    LDR	R1, [R0, #0]
0x0B90	0xF46F5000  MVN	R0, #8192
0x0B94	0x4001    ANDS	R1, R0
0x0B96	0x4827    LDR	R0, [PC, #156]
0x0B98	0x6001    STR	R1, [R0, #0]
0x0B9A	0xF2400709  MOVW	R7, #9
0x0B9E	0xF2C00700  MOVT	R7, #0
L_init_lcd20:
0x0BA2	0x1E7F    SUBS	R7, R7, #1
0x0BA4	0xD1FD    BNE	L_init_lcd20
0x0BA6	0xBF00    NOP
0x0BA8	0xBF00    NOP
0x0BAA	0xBF00    NOP
0x0BAC	0xBF00    NOP
0x0BAE	0x4821    LDR	R0, [PC, #132]
0x0BB0	0x6800    LDR	R0, [R0, #0]
0x0BB2	0xF4405100  ORR	R1, R0, #8192
0x0BB6	0x481F    LDR	R0, [PC, #124]
0x0BB8	0x6001    STR	R1, [R0, #0]
0x0BBA	0x481E    LDR	R0, [PC, #120]
0x0BBC	0x6801    LDR	R1, [R0, #0]
0x0BBE	0xF06F000F  MVN	R0, #15
0x0BC2	0xEA010000  AND	R0, R1, R0, LSL #0
0x0BC6	0xF0400108  ORR	R1, R0, #8
0x0BCA	0x481A    LDR	R0, [PC, #104]
0x0BCC	0x6001    STR	R1, [R0, #0]
0x0BCE	0x4819    LDR	R0, [PC, #100]
0x0BD0	0x6801    LDR	R1, [R0, #0]
0x0BD2	0xF46F5000  MVN	R0, #8192
0x0BD6	0x4001    ANDS	R1, R0
0x0BD8	0x4816    LDR	R0, [PC, #88]
0x0BDA	0x6001    STR	R1, [R0, #0]
0x0BDC	0xF2400709  MOVW	R7, #9
0x0BE0	0xF2C00700  MOVT	R7, #0
0x0BE4	0xBF00    NOP
0x0BE6	0xBF00    NOP
L_init_lcd22:
0x0BE8	0x1E7F    SUBS	R7, R7, #1
0x0BEA	0xD1FD    BNE	L_init_lcd22
0x0BEC	0xBF00    NOP
0x0BEE	0xBF00    NOP
;lcd.c, 45 :: 		Delay_us(20);
0x0BF0	0xF24007D3  MOVW	R7, #211
0x0BF4	0xF2C00700  MOVT	R7, #0
L_init_lcd24:
0x0BF8	0x1E7F    SUBS	R7, R7, #1
0x0BFA	0xD1FD    BNE	L_init_lcd24
0x0BFC	0xBF00    NOP
0x0BFE	0xBF00    NOP
0x0C00	0xBF00    NOP
0x0C02	0xBF00    NOP
0x0C04	0xBF00    NOP
0x0C06	0xBF00    NOP
;lcd.c, 46 :: 		send_word(LCD_CLEAR_DISPLAY);
0x0C08	0x480A    LDR	R0, [PC, #40]
0x0C0A	0x6800    LDR	R0, [R0, #0]
0x0C0C	0xF4405100  ORR	R1, R0, #8192
0x0C10	0x4808    LDR	R0, [PC, #32]
0x0C12	0x6001    STR	R1, [R0, #0]
0x0C14	0x4807    LDR	R0, [PC, #28]
0x0C16	0x6801    LDR	R1, [R0, #0]
0x0C18	0xF06F000F  MVN	R0, #15
0x0C1C	0x4001    ANDS	R1, R0
0x0C1E	0x4805    LDR	R0, [PC, #20]
0x0C20	0x6001    STR	R1, [R0, #0]
0x0C22	0x4804    LDR	R0, [PC, #16]
0x0C24	0x6801    LDR	R1, [R0, #0]
0x0C26	0xF46F5000  MVN	R0, #8192
0x0C2A	0x4001    ANDS	R1, R0
0x0C2C	0x4801    LDR	R0, [PC, #4]
0x0C2E	0x6001    STR	R1, [R0, #0]
0x0C30	0xF000B802  B	#4
0x0C34	0x08144002  	GPIOC_ODR+0
0x0C38	0xF2400709  MOVW	R7, #9
0x0C3C	0xF2C00700  MOVT	R7, #0
L_init_lcd26:
0x0C40	0x1E7F    SUBS	R7, R7, #1
0x0C42	0xD1FD    BNE	L_init_lcd26
0x0C44	0xBF00    NOP
0x0C46	0xBF00    NOP
0x0C48	0xBF00    NOP
0x0C4A	0xBF00    NOP
0x0C4C	0x4886    LDR	R0, [PC, #536]
0x0C4E	0x6800    LDR	R0, [R0, #0]
0x0C50	0xF4405100  ORR	R1, R0, #8192
0x0C54	0x4884    LDR	R0, [PC, #528]
0x0C56	0x6001    STR	R1, [R0, #0]
0x0C58	0x4883    LDR	R0, [PC, #524]
0x0C5A	0x6801    LDR	R1, [R0, #0]
0x0C5C	0xF06F000F  MVN	R0, #15
0x0C60	0xEA010000  AND	R0, R1, R0, LSL #0
0x0C64	0xF0400101  ORR	R1, R0, #1
0x0C68	0x487F    LDR	R0, [PC, #508]
0x0C6A	0x6001    STR	R1, [R0, #0]
0x0C6C	0x487E    LDR	R0, [PC, #504]
0x0C6E	0x6801    LDR	R1, [R0, #0]
0x0C70	0xF46F5000  MVN	R0, #8192
0x0C74	0x4001    ANDS	R1, R0
0x0C76	0x487C    LDR	R0, [PC, #496]
0x0C78	0x6001    STR	R1, [R0, #0]
0x0C7A	0xF2400709  MOVW	R7, #9
0x0C7E	0xF2C00700  MOVT	R7, #0
L_init_lcd28:
0x0C82	0x1E7F    SUBS	R7, R7, #1
0x0C84	0xD1FD    BNE	L_init_lcd28
0x0C86	0xBF00    NOP
0x0C88	0xBF00    NOP
0x0C8A	0xBF00    NOP
0x0C8C	0xBF00    NOP
;lcd.c, 47 :: 		Delay_us(900);
0x0C8E	0xF242577E  MOVW	R7, #9598
0x0C92	0xF2C00700  MOVT	R7, #0
0x0C96	0xBF00    NOP
0x0C98	0xBF00    NOP
L_init_lcd30:
0x0C9A	0x1E7F    SUBS	R7, R7, #1
0x0C9C	0xD1FD    BNE	L_init_lcd30
0x0C9E	0xBF00    NOP
0x0CA0	0xBF00    NOP
0x0CA2	0xBF00    NOP
;lcd.c, 48 :: 		send_word(LCD_INC_MODE);
0x0CA4	0x4870    LDR	R0, [PC, #448]
0x0CA6	0x6800    LDR	R0, [R0, #0]
0x0CA8	0xF4405100  ORR	R1, R0, #8192
0x0CAC	0x486E    LDR	R0, [PC, #440]
0x0CAE	0x6001    STR	R1, [R0, #0]
0x0CB0	0x486D    LDR	R0, [PC, #436]
0x0CB2	0x6801    LDR	R1, [R0, #0]
0x0CB4	0xF06F000F  MVN	R0, #15
0x0CB8	0x4001    ANDS	R1, R0
0x0CBA	0x486B    LDR	R0, [PC, #428]
0x0CBC	0x6001    STR	R1, [R0, #0]
0x0CBE	0x486A    LDR	R0, [PC, #424]
0x0CC0	0x6801    LDR	R1, [R0, #0]
0x0CC2	0xF46F5000  MVN	R0, #8192
0x0CC6	0x4001    ANDS	R1, R0
0x0CC8	0x4867    LDR	R0, [PC, #412]
0x0CCA	0x6001    STR	R1, [R0, #0]
0x0CCC	0xF2400709  MOVW	R7, #9
0x0CD0	0xF2C00700  MOVT	R7, #0
0x0CD4	0xBF00    NOP
0x0CD6	0xBF00    NOP
L_init_lcd32:
0x0CD8	0x1E7F    SUBS	R7, R7, #1
0x0CDA	0xD1FD    BNE	L_init_lcd32
0x0CDC	0xBF00    NOP
0x0CDE	0xBF00    NOP
0x0CE0	0x4861    LDR	R0, [PC, #388]
0x0CE2	0x6800    LDR	R0, [R0, #0]
0x0CE4	0xF4405100  ORR	R1, R0, #8192
0x0CE8	0x485F    LDR	R0, [PC, #380]
0x0CEA	0x6001    STR	R1, [R0, #0]
0x0CEC	0x485E    LDR	R0, [PC, #376]
0x0CEE	0x6801    LDR	R1, [R0, #0]
0x0CF0	0xF06F000F  MVN	R0, #15
0x0CF4	0xEA010000  AND	R0, R1, R0, LSL #0
0x0CF8	0xF0400106  ORR	R1, R0, #6
0x0CFC	0x485A    LDR	R0, [PC, #360]
0x0CFE	0x6001    STR	R1, [R0, #0]
0x0D00	0x4859    LDR	R0, [PC, #356]
0x0D02	0x6801    LDR	R1, [R0, #0]
0x0D04	0xF46F5000  MVN	R0, #8192
0x0D08	0x4001    ANDS	R1, R0
0x0D0A	0x4857    LDR	R0, [PC, #348]
0x0D0C	0x6001    STR	R1, [R0, #0]
0x0D0E	0xF2400709  MOVW	R7, #9
0x0D12	0xF2C00700  MOVT	R7, #0
0x0D16	0xBF00    NOP
0x0D18	0xBF00    NOP
L_init_lcd34:
0x0D1A	0x1E7F    SUBS	R7, R7, #1
0x0D1C	0xD1FD    BNE	L_init_lcd34
0x0D1E	0xBF00    NOP
0x0D20	0xBF00    NOP
;lcd.c, 49 :: 		Delay_us(20);
0x0D22	0xF24007D3  MOVW	R7, #211
0x0D26	0xF2C00700  MOVT	R7, #0
L_init_lcd36:
0x0D2A	0x1E7F    SUBS	R7, R7, #1
0x0D2C	0xD1FD    BNE	L_init_lcd36
0x0D2E	0xBF00    NOP
0x0D30	0xBF00    NOP
0x0D32	0xBF00    NOP
0x0D34	0xBF00    NOP
0x0D36	0xBF00    NOP
0x0D38	0xBF00    NOP
;lcd.c, 50 :: 		send_word(LCD_DISP_ON);
0x0D3A	0x484B    LDR	R0, [PC, #300]
0x0D3C	0x6800    LDR	R0, [R0, #0]
0x0D3E	0xF4405100  ORR	R1, R0, #8192
0x0D42	0x4849    LDR	R0, [PC, #292]
0x0D44	0x6001    STR	R1, [R0, #0]
0x0D46	0x4848    LDR	R0, [PC, #288]
0x0D48	0x6801    LDR	R1, [R0, #0]
0x0D4A	0xF06F000F  MVN	R0, #15
0x0D4E	0x4001    ANDS	R1, R0
0x0D50	0x4845    LDR	R0, [PC, #276]
0x0D52	0x6001    STR	R1, [R0, #0]
0x0D54	0x4844    LDR	R0, [PC, #272]
0x0D56	0x6801    LDR	R1, [R0, #0]
0x0D58	0xF46F5000  MVN	R0, #8192
0x0D5C	0x4001    ANDS	R1, R0
0x0D5E	0x4842    LDR	R0, [PC, #264]
0x0D60	0x6001    STR	R1, [R0, #0]
0x0D62	0xF2400709  MOVW	R7, #9
0x0D66	0xF2C00700  MOVT	R7, #0
L_init_lcd38:
0x0D6A	0x1E7F    SUBS	R7, R7, #1
0x0D6C	0xD1FD    BNE	L_init_lcd38
0x0D6E	0xBF00    NOP
0x0D70	0xBF00    NOP
0x0D72	0xBF00    NOP
0x0D74	0xBF00    NOP
0x0D76	0x483C    LDR	R0, [PC, #240]
0x0D78	0x6800    LDR	R0, [R0, #0]
0x0D7A	0xF4405100  ORR	R1, R0, #8192
0x0D7E	0x483A    LDR	R0, [PC, #232]
0x0D80	0x6001    STR	R1, [R0, #0]
0x0D82	0x4839    LDR	R0, [PC, #228]
0x0D84	0x6801    LDR	R1, [R0, #0]
0x0D86	0xF06F000F  MVN	R0, #15
0x0D8A	0xEA010000  AND	R0, R1, R0, LSL #0
0x0D8E	0xF040010C  ORR	R1, R0, #12
0x0D92	0x4835    LDR	R0, [PC, #212]
0x0D94	0x6001    STR	R1, [R0, #0]
0x0D96	0x4834    LDR	R0, [PC, #208]
0x0D98	0x6801    LDR	R1, [R0, #0]
0x0D9A	0xF46F5000  MVN	R0, #8192
0x0D9E	0x4001    ANDS	R1, R0
0x0DA0	0x4831    LDR	R0, [PC, #196]
0x0DA2	0x6001    STR	R1, [R0, #0]
0x0DA4	0xF2400709  MOVW	R7, #9
0x0DA8	0xF2C00700  MOVT	R7, #0
0x0DAC	0xBF00    NOP
0x0DAE	0xBF00    NOP
L_init_lcd40:
0x0DB0	0x1E7F    SUBS	R7, R7, #1
0x0DB2	0xD1FD    BNE	L_init_lcd40
0x0DB4	0xBF00    NOP
0x0DB6	0xBF00    NOP
;lcd.c, 51 :: 		Delay_us(20);
0x0DB8	0xF24007D3  MOVW	R7, #211
0x0DBC	0xF2C00700  MOVT	R7, #0
L_init_lcd42:
0x0DC0	0x1E7F    SUBS	R7, R7, #1
0x0DC2	0xD1FD    BNE	L_init_lcd42
0x0DC4	0xBF00    NOP
0x0DC6	0xBF00    NOP
0x0DC8	0xBF00    NOP
0x0DCA	0xBF00    NOP
0x0DCC	0xBF00    NOP
0x0DCE	0xBF00    NOP
;lcd.c, 52 :: 		send_word(LCD_RETRN_HOME);
0x0DD0	0x4825    LDR	R0, [PC, #148]
0x0DD2	0x6800    LDR	R0, [R0, #0]
0x0DD4	0xF4405100  ORR	R1, R0, #8192
0x0DD8	0x4823    LDR	R0, [PC, #140]
0x0DDA	0x6001    STR	R1, [R0, #0]
0x0DDC	0x4822    LDR	R0, [PC, #136]
0x0DDE	0x6801    LDR	R1, [R0, #0]
0x0DE0	0xF06F000F  MVN	R0, #15
0x0DE4	0x4001    ANDS	R1, R0
0x0DE6	0x4820    LDR	R0, [PC, #128]
0x0DE8	0x6001    STR	R1, [R0, #0]
0x0DEA	0x481F    LDR	R0, [PC, #124]
0x0DEC	0x6801    LDR	R1, [R0, #0]
0x0DEE	0xF46F5000  MVN	R0, #8192
0x0DF2	0x4001    ANDS	R1, R0
0x0DF4	0x481C    LDR	R0, [PC, #112]
0x0DF6	0x6001    STR	R1, [R0, #0]
0x0DF8	0xF2400709  MOVW	R7, #9
0x0DFC	0xF2C00700  MOVT	R7, #0
L_init_lcd44:
0x0E00	0x1E7F    SUBS	R7, R7, #1
0x0E02	0xD1FD    BNE	L_init_lcd44
0x0E04	0xBF00    NOP
0x0E06	0xBF00    NOP
0x0E08	0xBF00    NOP
0x0E0A	0xBF00    NOP
0x0E0C	0x4816    LDR	R0, [PC, #88]
0x0E0E	0x6800    LDR	R0, [R0, #0]
0x0E10	0xF4405100  ORR	R1, R0, #8192
0x0E14	0x4814    LDR	R0, [PC, #80]
0x0E16	0x6001    STR	R1, [R0, #0]
0x0E18	0x4813    LDR	R0, [PC, #76]
0x0E1A	0x6801    LDR	R1, [R0, #0]
0x0E1C	0xF06F000F  MVN	R0, #15
0x0E20	0xEA010000  AND	R0, R1, R0, LSL #0
0x0E24	0xF0400102  ORR	R1, R0, #2
0x0E28	0x480F    LDR	R0, [PC, #60]
0x0E2A	0x6001    STR	R1, [R0, #0]
0x0E2C	0x480E    LDR	R0, [PC, #56]
0x0E2E	0x6801    LDR	R1, [R0, #0]
0x0E30	0xF46F5000  MVN	R0, #8192
0x0E34	0x4001    ANDS	R1, R0
0x0E36	0x480C    LDR	R0, [PC, #48]
0x0E38	0x6001    STR	R1, [R0, #0]
0x0E3A	0xF2400709  MOVW	R7, #9
0x0E3E	0xF2C00700  MOVT	R7, #0
L_init_lcd46:
0x0E42	0x1E7F    SUBS	R7, R7, #1
0x0E44	0xD1FD    BNE	L_init_lcd46
0x0E46	0xBF00    NOP
0x0E48	0xBF00    NOP
0x0E4A	0xBF00    NOP
0x0E4C	0xBF00    NOP
;lcd.c, 53 :: 		Delay_us(20);
0x0E4E	0xF24007D3  MOVW	R7, #211
0x0E52	0xF2C00700  MOVT	R7, #0
0x0E56	0xBF00    NOP
0x0E58	0xBF00    NOP
L_init_lcd48:
0x0E5A	0x1E7F    SUBS	R7, R7, #1
0x0E5C	0xD1FD    BNE	L_init_lcd48
0x0E5E	0xBF00    NOP
0x0E60	0xBF00    NOP
0x0E62	0xBF00    NOP
0x0E64	0xBF00    NOP
;lcd.c, 54 :: 		}
L_end_init_lcd:
0x0E66	0x4770    BX	LR
0x0E68	0x08144002  	GPIOC_ODR+0
; end of _init_lcd
_i2c_init:
;i2c.c, 277 :: 		void i2c_init() {
0x0888	0xB081    SUB	SP, SP, #4
0x088A	0xF8CDE000  STR	LR, [SP, #0]
;i2c.c, 280 :: 		enabl = 1;
0x088E	0x2101    MOVS	R1, #1
0x0890	0xB209    SXTH	R1, R1
0x0892	0x482B    LDR	R0, [PC, #172]
0x0894	0x8001    STRH	R1, [R0, #0]
;i2c.c, 281 :: 		should_start = 0;
0x0896	0x2100    MOVS	R1, #0
0x0898	0xB209    SXTH	R1, R1
0x089A	0x482A    LDR	R0, [PC, #168]
0x089C	0x8001    STRH	R1, [R0, #0]
;i2c.c, 282 :: 		address = 0;
0x089E	0x2100    MOVS	R1, #0
0x08A0	0x4829    LDR	R0, [PC, #164]
0x08A2	0x7001    STRB	R1, [R0, #0]
;i2c.c, 284 :: 		RCC_APB1ENRbits.I2C2EN = 1;
0x08A4	0x2101    MOVS	R1, #1
0x08A6	0xB249    SXTB	R1, R1
0x08A8	0x4828    LDR	R0, [PC, #160]
0x08AA	0x6001    STR	R1, [R0, #0]
;i2c.c, 285 :: 		i2c_config(); //config pins for i2c
0x08AC	0xF7FFFC86  BL	_i2c_config+0
;i2c.c, 287 :: 		NVIC_IntEnable(IVT_INT_I2C2_EV); //set interrupts
0x08B0	0xF2400031  MOVW	R0, #49
0x08B4	0xF7FFFDAA  BL	_NVIC_IntEnable+0
;i2c.c, 289 :: 		NVIC_IntEnable(IVT_INT_I2C2_ER); //set interrupts
0x08B8	0xF2400032  MOVW	R0, #50
0x08BC	0xF7FFFDA6  BL	_NVIC_IntEnable+0
;i2c.c, 290 :: 		EnableInterrupts(); //enable interrupts
0x08C0	0xF000FB70  BL	_EnableInterrupts+0
;i2c.c, 292 :: 		I2C2_CR1bits.PE = 0;
0x08C4	0x2400    MOVS	R4, #0
0x08C6	0xB264    SXTB	R4, R4
0x08C8	0x4821    LDR	R0, [PC, #132]
0x08CA	0x6004    STR	R4, [R0, #0]
;i2c.c, 293 :: 		I2C2_CR2bits.FREQ = 40;
0x08CC	0x2228    MOVS	R2, #40
0x08CE	0x4921    LDR	R1, [PC, #132]
0x08D0	0x7808    LDRB	R0, [R1, #0]
0x08D2	0xF3620005  BFI	R0, R2, #0, #6
0x08D6	0x7008    STRB	R0, [R1, #0]
;i2c.c, 296 :: 		I2C2_CCRbits.F_S = 1;
0x08D8	0x2301    MOVS	R3, #1
0x08DA	0xB25B    SXTB	R3, R3
0x08DC	0x481E    LDR	R0, [PC, #120]
0x08DE	0x6003    STR	R3, [R0, #0]
;i2c.c, 298 :: 		I2C2_CCRbits.CCR = 34;
0x08E0	0x2222    MOVS	R2, #34
0x08E2	0x491E    LDR	R1, [PC, #120]
0x08E4	0x8808    LDRH	R0, [R1, #0]
0x08E6	0xF362000B  BFI	R0, R2, #0, #12
0x08EA	0x8008    STRH	R0, [R1, #0]
;i2c.c, 299 :: 		I2C2_TRISEbits.TRISE = I2C2_CR2bits.FREQ*1000 / maxRTime + 1;
0x08EC	0x4819    LDR	R0, [PC, #100]
0x08EE	0x7800    LDRB	R0, [R0, #0]
0x08F0	0xF3C00005  UBFX	R0, R0, #0, #6
0x08F4	0xB2C1    UXTB	R1, R0
0x08F6	0xF24030E8  MOVW	R0, #1000
0x08FA	0xB200    SXTH	R0, R0
0x08FC	0x4341    MULS	R1, R0, R1
0x08FE	0xB209    SXTH	R1, R1
0x0900	0xF24030E8  MOVW	R0, #1000
0x0904	0xB200    SXTH	R0, R0
0x0906	0xFB91F0F0  SDIV	R0, R1, R0
0x090A	0xB200    SXTH	R0, R0
0x090C	0x1C40    ADDS	R0, R0, #1
0x090E	0xB2C2    UXTB	R2, R0
0x0910	0x4913    LDR	R1, [PC, #76]
0x0912	0x7808    LDRB	R0, [R1, #0]
0x0914	0xF3620005  BFI	R0, R2, #0, #6
0x0918	0x7008    STRB	R0, [R1, #0]
;i2c.c, 300 :: 		I2C2_CR1bits.PE = 1;
0x091A	0x480D    LDR	R0, [PC, #52]
0x091C	0x6003    STR	R3, [R0, #0]
;i2c.c, 301 :: 		NOSTRETCH_I2C = 0;
0x091E	0x4811    LDR	R0, [PC, #68]
0x0920	0x6004    STR	R4, [R0, #0]
;i2c.c, 302 :: 		I2C2_CR2bits.ITERREN = 1;
0x0922	0x4811    LDR	R0, [PC, #68]
0x0924	0x6003    STR	R3, [R0, #0]
;i2c.c, 303 :: 		ITBUFEN_I2C = 1;
0x0926	0x4811    LDR	R0, [PC, #68]
0x0928	0x6003    STR	R3, [R0, #0]
;i2c.c, 304 :: 		ITEVTEN_I2C = 1;
0x092A	0x4811    LDR	R0, [PC, #68]
0x092C	0x6003    STR	R3, [R0, #0]
;i2c.c, 305 :: 		I2C2_OAR1.B14 = 1;
0x092E	0x4811    LDR	R0, [PC, #68]
0x0930	0x6003    STR	R3, [R0, #0]
;i2c.c, 306 :: 		I2C2_OAR1bits.ADDMODE = 0;
0x0932	0x4811    LDR	R0, [PC, #68]
0x0934	0x6004    STR	R4, [R0, #0]
;i2c.c, 307 :: 		}
L_end_i2c_init:
0x0936	0xF8DDE000  LDR	LR, [SP, #0]
0x093A	0xB001    ADD	SP, SP, #4
0x093C	0x4770    BX	LR
0x093E	0xBF00    NOP
0x0940	0x006A2000  	_enabl+0
0x0944	0x00622000  	_should_start+0
0x0948	0x005E2000  	_address+0
0x094C	0x08584247  	RCC_APB1ENRbits+0
0x0950	0x0000420B  	I2C2_CR1bits+0
0x0954	0x58044000  	I2C2_CR2bits+0
0x0958	0x03BC420B  	I2C2_CCRbits+0
0x095C	0x581C4000  	I2C2_CCRbits+0
0x0960	0x58204000  	I2C2_TRISEbits+0
0x0964	0x001C420B  	I2C2_CR1bits+0
0x0968	0x00A0420B  	I2C2_CR2bits+0
0x096C	0x00A8420B  	I2C2_CR2bits+0
0x0970	0x00A4420B  	I2C2_CR2bits+0
0x0974	0x0138420B  	I2C2_OAR1+0
0x0978	0x013C420B  	I2C2_OAR1bits+0
; end of _i2c_init
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x040C	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x040E	0x2804    CMP	R0, #4
0x0410	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x0412	0x4919    LDR	R1, [PC, #100]
0x0414	0x6809    LDR	R1, [R1, #0]
0x0416	0xF4413280  ORR	R2, R1, #65536
0x041A	0x4917    LDR	R1, [PC, #92]
0x041C	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x041E	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x0420	0x2805    CMP	R0, #5
0x0422	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x0424	0x4914    LDR	R1, [PC, #80]
0x0426	0x6809    LDR	R1, [R1, #0]
0x0428	0xF4413200  ORR	R2, R1, #131072
0x042C	0x4912    LDR	R1, [PC, #72]
0x042E	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x0430	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x0432	0x2806    CMP	R0, #6
0x0434	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x0436	0x4910    LDR	R1, [PC, #64]
0x0438	0x6809    LDR	R1, [R1, #0]
0x043A	0xF4412280  ORR	R2, R1, #262144
0x043E	0x490E    LDR	R1, [PC, #56]
0x0440	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x0442	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x0444	0x280F    CMP	R0, #15
0x0446	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x0448	0x490C    LDR	R1, [PC, #48]
0x044A	0x6809    LDR	R1, [R1, #0]
0x044C	0xF0410202  ORR	R2, R1, #2
0x0450	0x490A    LDR	R1, [PC, #40]
0x0452	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x0454	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x0456	0x2810    CMP	R0, #16
0x0458	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x045A	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x045E	0x0961    LSRS	R1, R4, #5
0x0460	0x008A    LSLS	R2, R1, #2
0x0462	0x4907    LDR	R1, [PC, #28]
0x0464	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x0466	0xF004021F  AND	R2, R4, #31
0x046A	0xF04F0101  MOV	R1, #1
0x046E	0x4091    LSLS	R1, R2
0x0470	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x0472	0xB001    ADD	SP, SP, #4
0x0474	0x4770    BX	LR
0x0476	0xBF00    NOP
0x0478	0xED24E000  	SCB_SHCRS+0
0x047C	0xE010E000  	STK_CTRL+0
0x0480	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_4XX.c, 122 :: 		
0x0FA4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 125 :: 		
0x0FA6	0xF3EF8C10  MRS	R12, #16
0x0FAA	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 126 :: 		
0x0FAC	0xB662    CPSIE	i
;__Lib_System_4XX.c, 128 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 129 :: 		
L_end_EnableInterrupts:
0x0FAE	0xB001    ADD	SP, SP, #4
0x0FB0	0x4770    BX	LR
; end of _EnableInterrupts
_i2c_config:
;i2c.c, 309 :: 		void i2c_config() {
;i2c.c, 313 :: 		RCC_AHB1ENRbits.GPIOBEN = 1;
0x01BC	0x2301    MOVS	R3, #1
0x01BE	0xB25B    SXTB	R3, R3
0x01C0	0x481E    LDR	R0, [PC, #120]
0x01C2	0x6003    STR	R3, [R0, #0]
;i2c.c, 316 :: 		RCC_APB1RSTRbits.I2C2RST = 1;
0x01C4	0x481E    LDR	R0, [PC, #120]
0x01C6	0x6003    STR	R3, [R0, #0]
;i2c.c, 318 :: 		RCC_APB1RSTRbits.I2C2RST = 0;
0x01C8	0x2100    MOVS	R1, #0
0x01CA	0xB249    SXTB	R1, R1
0x01CC	0x481C    LDR	R0, [PC, #112]
0x01CE	0x6001    STR	R1, [R0, #0]
;i2c.c, 322 :: 		GPIOB_OTYPERbits.OT10 = 1;
0x01D0	0x481C    LDR	R0, [PC, #112]
0x01D2	0x6003    STR	R3, [R0, #0]
;i2c.c, 323 :: 		GPIOB_MODERbits.MODER10 = 2; //alternate function
0x01D4	0x2202    MOVS	R2, #2
0x01D6	0x491C    LDR	R1, [PC, #112]
0x01D8	0x6808    LDR	R0, [R1, #0]
0x01DA	0xF3625015  BFI	R0, R2, #20, #2
0x01DE	0x6008    STR	R0, [R1, #0]
;i2c.c, 324 :: 		GPIOB_PUPDRbits.PUPDR10 = 1;
0x01E0	0x2201    MOVS	R2, #1
0x01E2	0x491A    LDR	R1, [PC, #104]
0x01E4	0x6808    LDR	R0, [R1, #0]
0x01E6	0xF3625015  BFI	R0, R2, #20, #2
0x01EA	0x6008    STR	R0, [R1, #0]
;i2c.c, 325 :: 		GPIOB_OSPEEDRbits.OSPEEDR10 = 1;
0x01EC	0x2201    MOVS	R2, #1
0x01EE	0x4918    LDR	R1, [PC, #96]
0x01F0	0x6808    LDR	R0, [R1, #0]
0x01F2	0xF3625015  BFI	R0, R2, #20, #2
0x01F6	0x6008    STR	R0, [R1, #0]
;i2c.c, 326 :: 		GPIOB_AFRHbits.AFRH10 = 4; //i2c af
0x01F8	0x2204    MOVS	R2, #4
0x01FA	0x4916    LDR	R1, [PC, #88]
0x01FC	0x8808    LDRH	R0, [R1, #0]
0x01FE	0xF362200B  BFI	R0, R2, #8, #4
0x0202	0x8008    STRH	R0, [R1, #0]
;i2c.c, 328 :: 		GPIOB_OTYPERbits.OT11 = 1;
0x0204	0x4814    LDR	R0, [PC, #80]
0x0206	0x6003    STR	R3, [R0, #0]
;i2c.c, 329 :: 		GPIOB_MODERbits.MODER11 = 2; //alternate function
0x0208	0x2202    MOVS	R2, #2
0x020A	0x490F    LDR	R1, [PC, #60]
0x020C	0x6808    LDR	R0, [R1, #0]
0x020E	0xF3625097  BFI	R0, R2, #22, #2
0x0212	0x6008    STR	R0, [R1, #0]
;i2c.c, 330 :: 		GPIOB_PUPDRbits.PUPDR11 = 1;
0x0214	0x2201    MOVS	R2, #1
0x0216	0x490D    LDR	R1, [PC, #52]
0x0218	0x6808    LDR	R0, [R1, #0]
0x021A	0xF3625097  BFI	R0, R2, #22, #2
0x021E	0x6008    STR	R0, [R1, #0]
;i2c.c, 331 :: 		GPIOB_OSPEEDRbits.OSPEEDR10 = 1;
0x0220	0x2201    MOVS	R2, #1
0x0222	0x490B    LDR	R1, [PC, #44]
0x0224	0x6808    LDR	R0, [R1, #0]
0x0226	0xF3625015  BFI	R0, R2, #20, #2
0x022A	0x6008    STR	R0, [R1, #0]
;i2c.c, 332 :: 		GPIOB_AFRHbits.AFRH11 = 4; //i2c af
0x022C	0x2204    MOVS	R2, #4
0x022E	0x4909    LDR	R1, [PC, #36]
0x0230	0x8808    LDRH	R0, [R1, #0]
0x0232	0xF362300F  BFI	R0, R2, #12, #4
0x0236	0x8008    STRH	R0, [R1, #0]
;i2c.c, 333 :: 		}
L_end_i2c_config:
0x0238	0x4770    BX	LR
0x023A	0xBF00    NOP
0x023C	0x06044247  	RCC_AHB1ENRbits+0
0x0240	0x04584247  	RCC_APB1RSTRbits+0
0x0244	0x80A84240  	GPIOB_OTYPERbits+0
0x0248	0x04004002  	GPIOB_MODERbits+0
0x024C	0x040C4002  	GPIOB_PUPDRbits+0
0x0250	0x04084002  	GPIOB_OSPEEDRbits+0
0x0254	0x04244002  	GPIOB_AFRHbits+0
0x0258	0x80AC4240  	GPIOB_OTYPERbits+0
; end of _i2c_config
_read_who_am_i2:
;MyProject.c, 65 :: 		void read_who_am_i2() {
0x0E80	0xB08A    SUB	SP, SP, #40
0x0E82	0xF8CDE000  STR	LR, [SP, #0]
;MyProject.c, 66 :: 		char result = 11;
0x0E86	0x200B    MOVS	R0, #11
0x0E88	0xF88D0024  STRB	R0, [SP, #36]
0x0E8C	0x2007    MOVS	R0, #7
0x0E8E	0xF88D0025  STRB	R0, [SP, #37]
;MyProject.c, 67 :: 		char send_addr = 0x07;
;MyProject.c, 70 :: 		i2c_start_async();
0x0E92	0xF7FFF98B  BL	_i2c_start_async+0
;MyProject.c, 71 :: 		i2c_send_addr_async(0x0E, 0);
0x0E96	0x2100    MOVS	R1, #0
0x0E98	0xB209    SXTH	R1, R1
0x0E9A	0x200E    MOVS	R0, #14
0x0E9C	0xF7FFFA36  BL	_i2c_send_addr_async+0
;MyProject.c, 72 :: 		i2c_send_async(&send_addr, 1);
0x0EA0	0xF10D0025  ADD	R0, SP, #37
0x0EA4	0x2101    MOVS	R1, #1
0x0EA6	0xB209    SXTH	R1, R1
0x0EA8	0xF7FFFA8E  BL	_i2c_send_async+0
;MyProject.c, 73 :: 		Delay_ms(1000);
0x0EAC	0xF24C27A9  MOVW	R7, #49833
0x0EB0	0xF2C007A2  MOVT	R7, #162
0x0EB4	0xBF00    NOP
0x0EB6	0xBF00    NOP
L_read_who_am_i20:
0x0EB8	0x1E7F    SUBS	R7, R7, #1
0x0EBA	0xD1FD    BNE	L_read_who_am_i20
0x0EBC	0xBF00    NOP
0x0EBE	0xBF00    NOP
;MyProject.c, 74 :: 		i2c_start_async();
0x0EC0	0xF7FFF974  BL	_i2c_start_async+0
;MyProject.c, 75 :: 		i2c_send_addr_async(0x0E, 1);
0x0EC4	0x2101    MOVS	R1, #1
0x0EC6	0xB209    SXTH	R1, R1
0x0EC8	0x200E    MOVS	R0, #14
0x0ECA	0xF7FFFA1F  BL	_i2c_send_addr_async+0
;MyProject.c, 76 :: 		i2c_recv_async(&result, 1);
0x0ECE	0xA809    ADD	R0, SP, #36
0x0ED0	0x2101    MOVS	R1, #1
0x0ED2	0xB209    SXTH	R1, R1
0x0ED4	0xF7FFFA52  BL	_i2c_recv_async+0
;MyProject.c, 78 :: 		Delay_ms(1000);
0x0ED8	0xF24C27A9  MOVW	R7, #49833
0x0EDC	0xF2C007A2  MOVT	R7, #162
L_read_who_am_i22:
0x0EE0	0x1E7F    SUBS	R7, R7, #1
0x0EE2	0xD1FD    BNE	L_read_who_am_i22
0x0EE4	0xBF00    NOP
0x0EE6	0xBF00    NOP
0x0EE8	0xBF00    NOP
0x0EEA	0xBF00    NOP
;MyProject.c, 82 :: 		IntToHex(result, st);
0x0EEC	0xA801    ADD	R0, SP, #4
0x0EEE	0x4601    MOV	R1, R0
0x0EF0	0xF89D0024  LDRB	R0, [SP, #36]
0x0EF4	0xF7FFFA14  BL	_IntToHex+0
;MyProject.c, 83 :: 		clear_lcd();
0x0EF8	0xF000F80E  BL	_clear_lcd+0
;MyProject.c, 84 :: 		set_position(0, 0);
0x0EFC	0x2100    MOVS	R1, #0
0x0EFE	0x2000    MOVS	R0, #0
0x0F00	0xF7FFFB6E  BL	_set_position+0
;MyProject.c, 85 :: 		write_string(st);
0x0F04	0xA801    ADD	R0, SP, #4
0x0F06	0xF7FFFACF  BL	_write_string+0
;MyProject.c, 86 :: 		}
L_end_read_who_am_i2:
0x0F0A	0xF8DDE000  LDR	LR, [SP, #0]
0x0F0E	0xB00A    ADD	SP, SP, #40
0x0F10	0x4770    BX	LR
; end of _read_who_am_i2
_i2c_start_async:
;i2c.c, 186 :: 		void i2c_start_async() {
;i2c.c, 187 :: 		should_start = 1;
0x01AC	0x2101    MOVS	R1, #1
0x01AE	0xB209    SXTH	R1, R1
0x01B0	0x4801    LDR	R0, [PC, #4]
0x01B2	0x8001    STRH	R1, [R0, #0]
;i2c.c, 188 :: 		}
L_end_i2c_start_async:
0x01B4	0x4770    BX	LR
0x01B6	0xBF00    NOP
0x01B8	0x00622000  	_should_start+0
; end of _i2c_start_async
_i2c_send_addr_async:
;i2c.c, 190 :: 		void i2c_send_addr_async(char addr, int r_w) {
; r_w start address is: 4 (R1)
; addr start address is: 0 (R0)
; r_w end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
; r_w start address is: 4 (R1)
;i2c.c, 191 :: 		address = addr;
0x030C	0x4A02    LDR	R2, [PC, #8]
0x030E	0x7010    STRB	R0, [R2, #0]
; addr end address is: 0 (R0)
;i2c.c, 192 :: 		r_notw = r_w;
0x0310	0x4A02    LDR	R2, [PC, #8]
0x0312	0x8011    STRH	R1, [R2, #0]
; r_w end address is: 4 (R1)
;i2c.c, 193 :: 		}
L_end_i2c_send_addr_async:
0x0314	0x4770    BX	LR
0x0316	0xBF00    NOP
0x0318	0x005E2000  	_address+0
0x031C	0x00602000  	_r_notw+0
; end of _i2c_send_addr_async
_i2c_send_async:
;i2c.c, 195 :: 		int i2c_send_async(char* d, int num) {
; num start address is: 4 (R1)
; d start address is: 0 (R0)
0x03C8	0xB081    SUB	SP, SP, #4
0x03CA	0xF8CDE000  STR	LR, [SP, #0]
; num end address is: 4 (R1)
; d end address is: 0 (R0)
; d start address is: 0 (R0)
; num start address is: 4 (R1)
;i2c.c, 196 :: 		transfer = d;
0x03CE	0x4A0B    LDR	R2, [PC, #44]
0x03D0	0x6010    STR	R0, [R2, #0]
; d end address is: 0 (R0)
;i2c.c, 197 :: 		transfer_count = num;
0x03D2	0x4A0B    LDR	R2, [PC, #44]
0x03D4	0x8011    STRH	R1, [R2, #0]
; num end address is: 4 (R1)
;i2c.c, 200 :: 		address != 0) {
0x03D6	0x4A0B    LDR	R2, [PC, #44]
0x03D8	0xF9B22000  LDRSH	R2, [R2, #0]
0x03DC	0x2A01    CMP	R2, #1
0x03DE	0xD107    BNE	L__i2c_send_async69
0x03E0	0x4A09    LDR	R2, [PC, #36]
0x03E2	0x7812    LDRB	R2, [R2, #0]
0x03E4	0xB122    CBZ	R2, L__i2c_send_async68
L__i2c_send_async67:
;i2c.c, 201 :: 		i2c_start_();
0x03E6	0xF7FFFECF  BL	_i2c_start_+0
;i2c.c, 202 :: 		return 0;
0x03EA	0x2000    MOVS	R0, #0
0x03EC	0xB200    SXTH	R0, R0
0x03EE	0xE001    B	L_end_i2c_send_async
;i2c.c, 200 :: 		address != 0) {
L__i2c_send_async69:
L__i2c_send_async68:
;i2c.c, 204 :: 		return 1;
0x03F0	0x2001    MOVS	R0, #1
0x03F2	0xB200    SXTH	R0, R0
;i2c.c, 206 :: 		}
L_end_i2c_send_async:
0x03F4	0xF8DDE000  LDR	LR, [SP, #0]
0x03F8	0xB001    ADD	SP, SP, #4
0x03FA	0x4770    BX	LR
0x03FC	0x00642000  	_transfer+0
0x0400	0x00682000  	_transfer_count+0
0x0404	0x00622000  	_should_start+0
0x0408	0x005E2000  	_address+0
; end of _i2c_send_async
_i2c_start_:
;i2c.c, 162 :: 		void i2c_start_() {
0x0188	0xB081    SUB	SP, SP, #4
0x018A	0xF8CDE000  STR	LR, [SP, #0]
;i2c.c, 163 :: 		NVIC_IntEnable(IVT_INT_I2C2_EV);
0x018E	0xF2400031  MOVW	R0, #49
0x0192	0xF000F93B  BL	_NVIC_IntEnable+0
;i2c.c, 164 :: 		START_TR = 1;
0x0196	0x2101    MOVS	R1, #1
0x0198	0xB249    SXTB	R1, R1
0x019A	0x4803    LDR	R0, [PC, #12]
0x019C	0x6001    STR	R1, [R0, #0]
;i2c.c, 165 :: 		}
L_end_i2c_start_:
0x019E	0xF8DDE000  LDR	LR, [SP, #0]
0x01A2	0xB001    ADD	SP, SP, #4
0x01A4	0x4770    BX	LR
0x01A6	0xBF00    NOP
0x01A8	0x0020420B  	I2C2_CR1bits+0
; end of _i2c_start_
_i2c_recv_async:
;i2c.c, 208 :: 		int i2c_recv_async(char* d, int num) {
; num start address is: 4 (R1)
; d start address is: 0 (R0)
0x037C	0xB081    SUB	SP, SP, #4
0x037E	0xF8CDE000  STR	LR, [SP, #0]
; num end address is: 4 (R1)
; d end address is: 0 (R0)
; d start address is: 0 (R0)
; num start address is: 4 (R1)
;i2c.c, 209 :: 		transfer = d;
0x0382	0x4A0D    LDR	R2, [PC, #52]
0x0384	0x6010    STR	R0, [R2, #0]
; d end address is: 0 (R0)
;i2c.c, 210 :: 		transfer_count = num;
0x0386	0x4A0D    LDR	R2, [PC, #52]
0x0388	0x8011    STRH	R1, [R2, #0]
; num end address is: 4 (R1)
;i2c.c, 213 :: 		address != 0) {
0x038A	0x4A0D    LDR	R2, [PC, #52]
0x038C	0xF9B22000  LDRSH	R2, [R2, #0]
0x0390	0x2A01    CMP	R2, #1
0x0392	0xD10B    BNE	L__i2c_recv_async72
0x0394	0x4A0B    LDR	R2, [PC, #44]
0x0396	0x7812    LDRB	R2, [R2, #0]
0x0398	0xB142    CBZ	R2, L__i2c_recv_async71
L__i2c_recv_async70:
;i2c.c, 214 :: 		should_start = 0;
0x039A	0x2300    MOVS	R3, #0
0x039C	0xB21B    SXTH	R3, R3
0x039E	0x4A08    LDR	R2, [PC, #32]
0x03A0	0x8013    STRH	R3, [R2, #0]
;i2c.c, 215 :: 		i2c_start_();
0x03A2	0xF7FFFEF1  BL	_i2c_start_+0
;i2c.c, 216 :: 		return 0;
0x03A6	0x2000    MOVS	R0, #0
0x03A8	0xB200    SXTH	R0, R0
0x03AA	0xE001    B	L_end_i2c_recv_async
;i2c.c, 213 :: 		address != 0) {
L__i2c_recv_async72:
L__i2c_recv_async71:
;i2c.c, 218 :: 		return 1;
0x03AC	0x2001    MOVS	R0, #1
0x03AE	0xB200    SXTH	R0, R0
;i2c.c, 220 :: 		}
L_end_i2c_recv_async:
0x03B0	0xF8DDE000  LDR	LR, [SP, #0]
0x03B4	0xB001    ADD	SP, SP, #4
0x03B6	0x4770    BX	LR
0x03B8	0x00642000  	_transfer+0
0x03BC	0x00682000  	_transfer_count+0
0x03C0	0x00622000  	_should_start+0
0x03C4	0x005E2000  	_address+0
; end of _i2c_recv_async
_IntToHex:
;__Lib_Conversions.c, 25 :: 		
; output start address is: 4 (R1)
0x0320	0xB082    SUB	SP, SP, #8
0x0322	0xF8AD0004  STRH	R0, [SP, #4]
; output end address is: 4 (R1)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 26 :: 		
0x0326	0xAD01    ADD	R5, SP, #4
0x0328	0x1C6A    ADDS	R2, R5, #1
0x032A	0x7812    LDRB	R2, [R2, #0]
0x032C	0x0913    LSRS	R3, R2, #4
0x032E	0xB2DB    UXTB	R3, R3
0x0330	0x4A11    LDR	R2, [PC, #68]
0x0332	0x18D2    ADDS	R2, R2, R3
0x0334	0x7812    LDRB	R2, [R2, #0]
0x0336	0x700A    STRB	R2, [R1, #0]
;__Lib_Conversions.c, 27 :: 		
0x0338	0x1C4C    ADDS	R4, R1, #1
0x033A	0x1C6A    ADDS	R2, R5, #1
0x033C	0x7812    LDRB	R2, [R2, #0]
0x033E	0xF002030F  AND	R3, R2, #15
0x0342	0xB2DB    UXTB	R3, R3
0x0344	0x4A0C    LDR	R2, [PC, #48]
0x0346	0x18D2    ADDS	R2, R2, R3
0x0348	0x7812    LDRB	R2, [R2, #0]
0x034A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 28 :: 		
0x034C	0x1C8C    ADDS	R4, R1, #2
0x034E	0x782A    LDRB	R2, [R5, #0]
0x0350	0x0913    LSRS	R3, R2, #4
0x0352	0xB2DB    UXTB	R3, R3
0x0354	0x4A08    LDR	R2, [PC, #32]
0x0356	0x18D2    ADDS	R2, R2, R3
0x0358	0x7812    LDRB	R2, [R2, #0]
0x035A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 29 :: 		
0x035C	0x1CCC    ADDS	R4, R1, #3
0x035E	0x782A    LDRB	R2, [R5, #0]
0x0360	0xF002030F  AND	R3, R2, #15
0x0364	0xB2DB    UXTB	R3, R3
0x0366	0x4A04    LDR	R2, [PC, #16]
0x0368	0x18D2    ADDS	R2, R2, R3
0x036A	0x7812    LDRB	R2, [R2, #0]
0x036C	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 30 :: 		
0x036E	0x1D0B    ADDS	R3, R1, #4
; output end address is: 4 (R1)
0x0370	0x2200    MOVS	R2, #0
0x0372	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 31 :: 		
L_end_IntToHex:
0x0374	0xB002    ADD	SP, SP, #8
0x0376	0x4770    BX	LR
0x0378	0x16B20000  	__Lib_Conversions_Digits+0
; end of _IntToHex
_clear_lcd:
;lcd.c, 82 :: 		void clear_lcd() {
;lcd.c, 83 :: 		START_COMMAND;
0x0F18	0x2100    MOVS	R1, #0
0x0F1A	0x4821    LDR	R0, [PC, #132]
0x0F1C	0x6001    STR	R1, [R0, #0]
;lcd.c, 84 :: 		send_word(LCD_CLEAR_DISPLAY);
0x0F1E	0x4820    LDR	R0, [PC, #128]
0x0F20	0x6800    LDR	R0, [R0, #0]
0x0F22	0xF4405100  ORR	R1, R0, #8192
0x0F26	0x481E    LDR	R0, [PC, #120]
0x0F28	0x6001    STR	R1, [R0, #0]
0x0F2A	0x481D    LDR	R0, [PC, #116]
0x0F2C	0x6801    LDR	R1, [R0, #0]
0x0F2E	0xF06F000F  MVN	R0, #15
0x0F32	0x4001    ANDS	R1, R0
0x0F34	0x481A    LDR	R0, [PC, #104]
0x0F36	0x6001    STR	R1, [R0, #0]
0x0F38	0x4819    LDR	R0, [PC, #100]
0x0F3A	0x6801    LDR	R1, [R0, #0]
0x0F3C	0xF46F5000  MVN	R0, #8192
0x0F40	0x4001    ANDS	R1, R0
0x0F42	0x4817    LDR	R0, [PC, #92]
0x0F44	0x6001    STR	R1, [R0, #0]
0x0F46	0xF2400709  MOVW	R7, #9
0x0F4A	0xF2C00700  MOVT	R7, #0
0x0F4E	0xBF00    NOP
0x0F50	0xBF00    NOP
L_clear_lcd65:
0x0F52	0x1E7F    SUBS	R7, R7, #1
0x0F54	0xD1FD    BNE	L_clear_lcd65
0x0F56	0xBF00    NOP
0x0F58	0xBF00    NOP
0x0F5A	0x4811    LDR	R0, [PC, #68]
0x0F5C	0x6800    LDR	R0, [R0, #0]
0x0F5E	0xF4405100  ORR	R1, R0, #8192
0x0F62	0x480F    LDR	R0, [PC, #60]
0x0F64	0x6001    STR	R1, [R0, #0]
0x0F66	0x480E    LDR	R0, [PC, #56]
0x0F68	0x6801    LDR	R1, [R0, #0]
0x0F6A	0xF06F000F  MVN	R0, #15
0x0F6E	0xEA010000  AND	R0, R1, R0, LSL #0
0x0F72	0xF0400101  ORR	R1, R0, #1
0x0F76	0x480A    LDR	R0, [PC, #40]
0x0F78	0x6001    STR	R1, [R0, #0]
0x0F7A	0x4809    LDR	R0, [PC, #36]
0x0F7C	0x6801    LDR	R1, [R0, #0]
0x0F7E	0xF46F5000  MVN	R0, #8192
0x0F82	0x4001    ANDS	R1, R0
0x0F84	0x4806    LDR	R0, [PC, #24]
0x0F86	0x6001    STR	R1, [R0, #0]
0x0F88	0xF2400709  MOVW	R7, #9
0x0F8C	0xF2C00700  MOVT	R7, #0
L_clear_lcd67:
0x0F90	0x1E7F    SUBS	R7, R7, #1
0x0F92	0xD1FD    BNE	L_clear_lcd67
0x0F94	0xBF00    NOP
0x0F96	0xBF00    NOP
0x0F98	0xBF00    NOP
0x0F9A	0xBF00    NOP
;lcd.c, 85 :: 		}
L_end_clear_lcd:
0x0F9C	0x4770    BX	LR
0x0F9E	0xBF00    NOP
0x0FA0	0x08144002  	GPIOC_ODR+0
; end of _clear_lcd
_set_position:
;lcd.c, 56 :: 		void set_position(char x, char y){
; y start address is: 4 (R1)
; x start address is: 0 (R0)
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 0 (R0)
; y start address is: 4 (R1)
;lcd.c, 58 :: 		switch(x){
0x05E0	0xE007    B	L_set_position50
; x end address is: 0 (R0)
;lcd.c, 59 :: 		case 0: pos = y; break;
L_set_position52:
; pos start address is: 0 (R0)
0x05E2	0xB2C8    UXTB	R0, R1
; y end address is: 4 (R1)
; pos end address is: 0 (R0)
0x05E4	0xE00A    B	L_set_position51
;lcd.c, 60 :: 		case 1: pos = 0x40+y; break;
L_set_position53:
; y start address is: 4 (R1)
0x05E6	0xF2010240  ADDW	R2, R1, #64
; y end address is: 4 (R1)
; pos start address is: 0 (R0)
0x05EA	0xB2D0    UXTB	R0, R2
; pos end address is: 0 (R0)
0x05EC	0xE006    B	L_set_position51
;lcd.c, 61 :: 		default: pos = y;
L_set_position54:
; pos start address is: 0 (R0)
; y start address is: 4 (R1)
0x05EE	0xB2C8    UXTB	R0, R1
; y end address is: 4 (R1)
;lcd.c, 62 :: 		}
; pos end address is: 0 (R0)
0x05F0	0xE004    B	L_set_position51
L_set_position50:
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x05F2	0x2800    CMP	R0, #0
0x05F4	0xD0F5    BEQ	L_set_position52
0x05F6	0x2801    CMP	R0, #1
0x05F8	0xD0F5    BEQ	L_set_position53
; x end address is: 0 (R0)
0x05FA	0xE7F8    B	L_set_position54
; y end address is: 4 (R1)
L_set_position51:
;lcd.c, 64 :: 		GPIOC_ODR = W_RAM;
; pos start address is: 0 (R0)
0x05FC	0x2310    MOVS	R3, #16
0x05FE	0x4A14    LDR	R2, [PC, #80]
0x0600	0x6013    STR	R3, [R2, #0]
;lcd.c, 65 :: 		send_data(0x80 | pos);
0x0602	0x4A13    LDR	R2, [PC, #76]
0x0604	0x6812    LDR	R2, [R2, #0]
0x0606	0xF4425300  ORR	R3, R2, #8192
0x060A	0x4A11    LDR	R2, [PC, #68]
0x060C	0x6013    STR	R3, [R2, #0]
0x060E	0x4A10    LDR	R2, [PC, #64]
0x0610	0x6813    LDR	R3, [R2, #0]
0x0612	0xF06F020F  MVN	R2, #15
0x0616	0xEA030202  AND	R2, R3, R2, LSL #0
0x061A	0xF0420280  ORR	R2, R2, #128
0x061E	0xEA420300  ORR	R3, R2, R0, LSL #0
; pos end address is: 0 (R0)
0x0622	0x4A0B    LDR	R2, [PC, #44]
0x0624	0x6013    STR	R3, [R2, #0]
0x0626	0x4A0A    LDR	R2, [PC, #40]
0x0628	0x6813    LDR	R3, [R2, #0]
0x062A	0xF46F5200  MVN	R2, #8192
0x062E	0x4013    ANDS	R3, R2
0x0630	0x4A07    LDR	R2, [PC, #28]
0x0632	0x6013    STR	R3, [R2, #0]
;lcd.c, 66 :: 		Delay_ms(20);
0x0634	0xF2441753  MOVW	R7, #16723
0x0638	0xF2C00703  MOVT	R7, #3
0x063C	0xBF00    NOP
0x063E	0xBF00    NOP
L_set_position55:
0x0640	0x1E7F    SUBS	R7, R7, #1
0x0642	0xD1FD    BNE	L_set_position55
0x0644	0xBF00    NOP
0x0646	0xBF00    NOP
0x0648	0xBF00    NOP
0x064A	0xBF00    NOP
;lcd.c, 67 :: 		}
L_end_set_position:
0x064C	0x4770    BX	LR
0x064E	0xBF00    NOP
0x0650	0x08144002  	GPIOC_ODR+0
; end of _set_position
_write_string:
;lcd.c, 75 :: 		void write_string(char* c) {
; c start address is: 0 (R0)
0x04A8	0xB081    SUB	SP, SP, #4
0x04AA	0xF8CDE000  STR	LR, [SP, #0]
; c end address is: 0 (R0)
; c start address is: 0 (R0)
0x04AE	0x4603    MOV	R3, R0
; c end address is: 0 (R0)
;lcd.c, 76 :: 		while(*c != '\0') {
L_write_string63:
; c start address is: 12 (R3)
0x04B0	0x7819    LDRB	R1, [R3, #0]
0x04B2	0xB129    CBZ	R1, L_write_string64
;lcd.c, 77 :: 		write_lcd(*c);
0x04B4	0x7819    LDRB	R1, [R3, #0]
0x04B6	0xB2C8    UXTB	R0, R1
0x04B8	0xF7FFFED2  BL	_write_lcd+0
;lcd.c, 78 :: 		c++;
0x04BC	0x1C5B    ADDS	R3, R3, #1
;lcd.c, 79 :: 		}
; c end address is: 12 (R3)
0x04BE	0xE7F7    B	L_write_string63
L_write_string64:
;lcd.c, 80 :: 		}
L_end_write_string:
0x04C0	0xF8DDE000  LDR	LR, [SP, #0]
0x04C4	0xB001    ADD	SP, SP, #4
0x04C6	0x4770    BX	LR
; end of _write_string
_write_lcd:
;lcd.c, 69 :: 		void write_lcd(char c) {
; c start address is: 0 (R0)
; c end address is: 0 (R0)
; c start address is: 0 (R0)
;lcd.c, 70 :: 		GPIOC_ODR = W_RAM;
0x0260	0x2210    MOVS	R2, #16
0x0262	0x4929    LDR	R1, [PC, #164]
0x0264	0x600A    STR	R2, [R1, #0]
;lcd.c, 71 :: 		send_word(c);
0x0266	0x4928    LDR	R1, [PC, #160]
0x0268	0x6809    LDR	R1, [R1, #0]
0x026A	0xF4415200  ORR	R2, R1, #8192
0x026E	0x4926    LDR	R1, [PC, #152]
0x0270	0x600A    STR	R2, [R1, #0]
0x0272	0x4925    LDR	R1, [PC, #148]
0x0274	0x680A    LDR	R2, [R1, #0]
0x0276	0xF06F010F  MVN	R1, #15
0x027A	0x400A    ANDS	R2, R1
0x027C	0x0901    LSRS	R1, R0, #4
0x027E	0xB2C9    UXTB	R1, R1
0x0280	0x430A    ORRS	R2, R1
0x0282	0x4921    LDR	R1, [PC, #132]
0x0284	0x600A    STR	R2, [R1, #0]
0x0286	0x4920    LDR	R1, [PC, #128]
0x0288	0x680A    LDR	R2, [R1, #0]
0x028A	0xF46F5100  MVN	R1, #8192
0x028E	0x400A    ANDS	R2, R1
0x0290	0x491D    LDR	R1, [PC, #116]
0x0292	0x600A    STR	R2, [R1, #0]
0x0294	0xF2400709  MOVW	R7, #9
0x0298	0xF2C00700  MOVT	R7, #0
0x029C	0xBF00    NOP
0x029E	0xBF00    NOP
L_write_lcd57:
0x02A0	0x1E7F    SUBS	R7, R7, #1
0x02A2	0xD1FD    BNE	L_write_lcd57
0x02A4	0xBF00    NOP
0x02A6	0xBF00    NOP
0x02A8	0x4917    LDR	R1, [PC, #92]
0x02AA	0x6809    LDR	R1, [R1, #0]
0x02AC	0xF4415200  ORR	R2, R1, #8192
0x02B0	0x4915    LDR	R1, [PC, #84]
0x02B2	0x600A    STR	R2, [R1, #0]
0x02B4	0x4914    LDR	R1, [PC, #80]
0x02B6	0x680A    LDR	R2, [R1, #0]
0x02B8	0xF06F010F  MVN	R1, #15
0x02BC	0x400A    ANDS	R2, R1
0x02BE	0xF000010F  AND	R1, R0, #15
0x02C2	0xB2C9    UXTB	R1, R1
; c end address is: 0 (R0)
0x02C4	0x430A    ORRS	R2, R1
0x02C6	0x4910    LDR	R1, [PC, #64]
0x02C8	0x600A    STR	R2, [R1, #0]
0x02CA	0x490F    LDR	R1, [PC, #60]
0x02CC	0x680A    LDR	R2, [R1, #0]
0x02CE	0xF46F5100  MVN	R1, #8192
0x02D2	0x400A    ANDS	R2, R1
0x02D4	0x490C    LDR	R1, [PC, #48]
0x02D6	0x600A    STR	R2, [R1, #0]
0x02D8	0xF2400709  MOVW	R7, #9
0x02DC	0xF2C00700  MOVT	R7, #0
L_write_lcd59:
0x02E0	0x1E7F    SUBS	R7, R7, #1
0x02E2	0xD1FD    BNE	L_write_lcd59
0x02E4	0xBF00    NOP
0x02E6	0xBF00    NOP
0x02E8	0xBF00    NOP
0x02EA	0xBF00    NOP
;lcd.c, 72 :: 		Delay_us(20);
0x02EC	0xF24007D3  MOVW	R7, #211
0x02F0	0xF2C00700  MOVT	R7, #0
0x02F4	0xBF00    NOP
0x02F6	0xBF00    NOP
L_write_lcd61:
0x02F8	0x1E7F    SUBS	R7, R7, #1
0x02FA	0xD1FD    BNE	L_write_lcd61
0x02FC	0xBF00    NOP
0x02FE	0xBF00    NOP
0x0300	0xBF00    NOP
0x0302	0xBF00    NOP
;lcd.c, 73 :: 		}
L_end_write_lcd:
0x0304	0x4770    BX	LR
0x0306	0xBF00    NOP
0x0308	0x08144002  	GPIOC_ODR+0
; end of _write_lcd
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x1204	0xB082    SUB	SP, SP, #8
0x1206	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x120A	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x120C	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x120E	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1210	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1212	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x1214	0x2803    CMP	R0, #3
0x1216	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x121A	0x4893    LDR	R0, [PC, #588]
0x121C	0x4281    CMP	R1, R0
0x121E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x1220	0x4892    LDR	R0, [PC, #584]
0x1222	0x6800    LDR	R0, [R0, #0]
0x1224	0xF0400105  ORR	R1, R0, #5
0x1228	0x4890    LDR	R0, [PC, #576]
0x122A	0x6001    STR	R1, [R0, #0]
0x122C	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x122E	0x4890    LDR	R0, [PC, #576]
0x1230	0x4281    CMP	R1, R0
0x1232	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x1234	0x488D    LDR	R0, [PC, #564]
0x1236	0x6800    LDR	R0, [R0, #0]
0x1238	0xF0400104  ORR	R1, R0, #4
0x123C	0x488B    LDR	R0, [PC, #556]
0x123E	0x6001    STR	R1, [R0, #0]
0x1240	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1242	0x488C    LDR	R0, [PC, #560]
0x1244	0x4281    CMP	R1, R0
0x1246	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x1248	0x4888    LDR	R0, [PC, #544]
0x124A	0x6800    LDR	R0, [R0, #0]
0x124C	0xF0400103  ORR	R1, R0, #3
0x1250	0x4886    LDR	R0, [PC, #536]
0x1252	0x6001    STR	R1, [R0, #0]
0x1254	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1256	0xF64E2060  MOVW	R0, #60000
0x125A	0x4281    CMP	R1, R0
0x125C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x125E	0x4883    LDR	R0, [PC, #524]
0x1260	0x6800    LDR	R0, [R0, #0]
0x1262	0xF0400102  ORR	R1, R0, #2
0x1266	0x4881    LDR	R0, [PC, #516]
0x1268	0x6001    STR	R1, [R0, #0]
0x126A	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x126C	0xF2475030  MOVW	R0, #30000
0x1270	0x4281    CMP	R1, R0
0x1272	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x1274	0x487D    LDR	R0, [PC, #500]
0x1276	0x6800    LDR	R0, [R0, #0]
0x1278	0xF0400101  ORR	R1, R0, #1
0x127C	0x487B    LDR	R0, [PC, #492]
0x127E	0x6001    STR	R1, [R0, #0]
0x1280	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x1282	0x487A    LDR	R0, [PC, #488]
0x1284	0x6801    LDR	R1, [R0, #0]
0x1286	0xF06F0007  MVN	R0, #7
0x128A	0x4001    ANDS	R1, R0
0x128C	0x4877    LDR	R0, [PC, #476]
0x128E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x1290	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1292	0x2802    CMP	R0, #2
0x1294	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x1298	0x4877    LDR	R0, [PC, #476]
0x129A	0x4281    CMP	R1, R0
0x129C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x129E	0x4873    LDR	R0, [PC, #460]
0x12A0	0x6800    LDR	R0, [R0, #0]
0x12A2	0xF0400106  ORR	R1, R0, #6
0x12A6	0x4871    LDR	R0, [PC, #452]
0x12A8	0x6001    STR	R1, [R0, #0]
0x12AA	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12AC	0x4870    LDR	R0, [PC, #448]
0x12AE	0x4281    CMP	R1, R0
0x12B0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x12B2	0x486E    LDR	R0, [PC, #440]
0x12B4	0x6800    LDR	R0, [R0, #0]
0x12B6	0xF0400105  ORR	R1, R0, #5
0x12BA	0x486C    LDR	R0, [PC, #432]
0x12BC	0x6001    STR	R1, [R0, #0]
0x12BE	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12C0	0x486E    LDR	R0, [PC, #440]
0x12C2	0x4281    CMP	R1, R0
0x12C4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x12C6	0x4869    LDR	R0, [PC, #420]
0x12C8	0x6800    LDR	R0, [R0, #0]
0x12CA	0xF0400104  ORR	R1, R0, #4
0x12CE	0x4867    LDR	R0, [PC, #412]
0x12D0	0x6001    STR	R1, [R0, #0]
0x12D2	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12D4	0x486A    LDR	R0, [PC, #424]
0x12D6	0x4281    CMP	R1, R0
0x12D8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x12DA	0x4864    LDR	R0, [PC, #400]
0x12DC	0x6800    LDR	R0, [R0, #0]
0x12DE	0xF0400103  ORR	R1, R0, #3
0x12E2	0x4862    LDR	R0, [PC, #392]
0x12E4	0x6001    STR	R1, [R0, #0]
0x12E6	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12E8	0xF64B3080  MOVW	R0, #48000
0x12EC	0x4281    CMP	R1, R0
0x12EE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x12F0	0x485E    LDR	R0, [PC, #376]
0x12F2	0x6800    LDR	R0, [R0, #0]
0x12F4	0xF0400102  ORR	R1, R0, #2
0x12F8	0x485C    LDR	R0, [PC, #368]
0x12FA	0x6001    STR	R1, [R0, #0]
0x12FC	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12FE	0xF64550C0  MOVW	R0, #24000
0x1302	0x4281    CMP	R1, R0
0x1304	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x1306	0x4859    LDR	R0, [PC, #356]
0x1308	0x6800    LDR	R0, [R0, #0]
0x130A	0xF0400101  ORR	R1, R0, #1
0x130E	0x4857    LDR	R0, [PC, #348]
0x1310	0x6001    STR	R1, [R0, #0]
0x1312	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x1314	0x4855    LDR	R0, [PC, #340]
0x1316	0x6801    LDR	R1, [R0, #0]
0x1318	0xF06F0007  MVN	R0, #7
0x131C	0x4001    ANDS	R1, R0
0x131E	0x4853    LDR	R0, [PC, #332]
0x1320	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x1322	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1324	0x2801    CMP	R0, #1
0x1326	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x132A	0x4851    LDR	R0, [PC, #324]
0x132C	0x4281    CMP	R1, R0
0x132E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x1330	0x484E    LDR	R0, [PC, #312]
0x1332	0x6800    LDR	R0, [R0, #0]
0x1334	0xF0400107  ORR	R1, R0, #7
0x1338	0x484C    LDR	R0, [PC, #304]
0x133A	0x6001    STR	R1, [R0, #0]
0x133C	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x133E	0x4851    LDR	R0, [PC, #324]
0x1340	0x4281    CMP	R1, R0
0x1342	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x1344	0x4849    LDR	R0, [PC, #292]
0x1346	0x6800    LDR	R0, [R0, #0]
0x1348	0xF0400106  ORR	R1, R0, #6
0x134C	0x4847    LDR	R0, [PC, #284]
0x134E	0x6001    STR	R1, [R0, #0]
0x1350	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1352	0x4848    LDR	R0, [PC, #288]
0x1354	0x4281    CMP	R1, R0
0x1356	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1358	0x4844    LDR	R0, [PC, #272]
0x135A	0x6800    LDR	R0, [R0, #0]
0x135C	0xF0400105  ORR	R1, R0, #5
0x1360	0x4842    LDR	R0, [PC, #264]
0x1362	0x6001    STR	R1, [R0, #0]
0x1364	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1366	0x4846    LDR	R0, [PC, #280]
0x1368	0x4281    CMP	R1, R0
0x136A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x136C	0x483F    LDR	R0, [PC, #252]
0x136E	0x6800    LDR	R0, [R0, #0]
0x1370	0xF0400104  ORR	R1, R0, #4
0x1374	0x483D    LDR	R0, [PC, #244]
0x1376	0x6001    STR	R1, [R0, #0]
0x1378	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x137A	0xF24D20F0  MOVW	R0, #54000
0x137E	0x4281    CMP	R1, R0
0x1380	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x1382	0x483A    LDR	R0, [PC, #232]
0x1384	0x6800    LDR	R0, [R0, #0]
0x1386	0xF0400103  ORR	R1, R0, #3
0x138A	0x4838    LDR	R0, [PC, #224]
0x138C	0x6001    STR	R1, [R0, #0]
0x138E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1390	0xF64840A0  MOVW	R0, #36000
0x1394	0x4281    CMP	R1, R0
0x1396	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x1398	0x4834    LDR	R0, [PC, #208]
0x139A	0x6800    LDR	R0, [R0, #0]
0x139C	0xF0400102  ORR	R1, R0, #2
0x13A0	0x4832    LDR	R0, [PC, #200]
0x13A2	0x6001    STR	R1, [R0, #0]
0x13A4	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13A6	0xF2446050  MOVW	R0, #18000
0x13AA	0x4281    CMP	R1, R0
0x13AC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x13AE	0x482F    LDR	R0, [PC, #188]
0x13B0	0x6800    LDR	R0, [R0, #0]
0x13B2	0xF0400101  ORR	R1, R0, #1
0x13B6	0x482D    LDR	R0, [PC, #180]
0x13B8	0x6001    STR	R1, [R0, #0]
0x13BA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x13BC	0x482B    LDR	R0, [PC, #172]
0x13BE	0x6801    LDR	R1, [R0, #0]
0x13C0	0xF06F0007  MVN	R0, #7
0x13C4	0x4001    ANDS	R1, R0
0x13C6	0x4829    LDR	R0, [PC, #164]
0x13C8	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x13CA	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x13CC	0x2800    CMP	R0, #0
0x13CE	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x13D2	0x482D    LDR	R0, [PC, #180]
0x13D4	0x4281    CMP	R1, R0
0x13D6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x13D8	0x4824    LDR	R0, [PC, #144]
0x13DA	0x6800    LDR	R0, [R0, #0]
0x13DC	0xF0400107  ORR	R1, R0, #7
0x13E0	0x4822    LDR	R0, [PC, #136]
0x13E2	0x6001    STR	R1, [R0, #0]
0x13E4	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13E6	0x4825    LDR	R0, [PC, #148]
0x13E8	0x4281    CMP	R1, R0
0x13EA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x13EC	0x481F    LDR	R0, [PC, #124]
0x13EE	0x6800    LDR	R0, [R0, #0]
0x13F0	0xF0400106  ORR	R1, R0, #6
0x13F4	0x481D    LDR	R0, [PC, #116]
0x13F6	0x6001    STR	R1, [R0, #0]
0x13F8	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13FA	0x4824    LDR	R0, [PC, #144]
0x13FC	0x4281    CMP	R1, R0
0x13FE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x1400	0x481A    LDR	R0, [PC, #104]
0x1402	0x6800    LDR	R0, [R0, #0]
0x1404	0xF0400105  ORR	R1, R0, #5
0x1408	0x4818    LDR	R0, [PC, #96]
0x140A	0x6001    STR	R1, [R0, #0]
0x140C	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x140E	0xF5B14F7A  CMP	R1, #64000
0x1412	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1414	0x4815    LDR	R0, [PC, #84]
0x1416	0x6800    LDR	R0, [R0, #0]
0x1418	0xF0400104  ORR	R1, R0, #4
0x141C	0x4813    LDR	R0, [PC, #76]
0x141E	0x6001    STR	R1, [R0, #0]
0x1420	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1422	0xF64B3080  MOVW	R0, #48000
0x1426	0x4281    CMP	R1, R0
0x1428	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x142A	0x4810    LDR	R0, [PC, #64]
0x142C	0x6800    LDR	R0, [R0, #0]
0x142E	0xF0400103  ORR	R1, R0, #3
0x1432	0x480E    LDR	R0, [PC, #56]
0x1434	0x6001    STR	R1, [R0, #0]
0x1436	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1438	0xF5B14FFA  CMP	R1, #32000
0x143C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x143E	0x480B    LDR	R0, [PC, #44]
0x1440	0x6800    LDR	R0, [R0, #0]
0x1442	0xF0400102  ORR	R1, R0, #2
0x1446	0x4809    LDR	R0, [PC, #36]
0x1448	0x6001    STR	R1, [R0, #0]
0x144A	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x144C	0xF5B15F7A  CMP	R1, #16000
0x1450	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x1452	0xE01D    B	#58
0x1454	0x00810000  	#129
0x1458	0x00100400  	#67108880
0x145C	0x00000000  	#0
0x1460	0x00030000  	#3
0x1464	0x7D000000  	#32000
0x1468	0x49F00002  	#150000
0x146C	0x3C004002  	FLASH_ACR+0
0x1470	0xD4C00001  	#120000
0x1474	0x5F900001  	#90000
0x1478	0x32800002  	#144000
0x147C	0x77000001  	#96000
0x1480	0x19400001  	#72000
0x1484	0xA5E00001  	#108000
0x1488	0xB5800001  	#112000
0x148C	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x1490	0x482D    LDR	R0, [PC, #180]
0x1492	0x6800    LDR	R0, [R0, #0]
0x1494	0xF0400101  ORR	R1, R0, #1
0x1498	0x482B    LDR	R0, [PC, #172]
0x149A	0x6001    STR	R1, [R0, #0]
0x149C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x149E	0x482A    LDR	R0, [PC, #168]
0x14A0	0x6801    LDR	R1, [R0, #0]
0x14A2	0xF06F0007  MVN	R0, #7
0x14A6	0x4001    ANDS	R1, R0
0x14A8	0x4827    LDR	R0, [PC, #156]
0x14AA	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x14AC	0x2101    MOVS	R1, #1
0x14AE	0xB249    SXTB	R1, R1
0x14B0	0x4826    LDR	R0, [PC, #152]
0x14B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x14B4	0x4826    LDR	R0, [PC, #152]
0x14B6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x14B8	0xF7FFF816  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x14BC	0x4825    LDR	R0, [PC, #148]
0x14BE	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x14C0	0x4825    LDR	R0, [PC, #148]
0x14C2	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x14C4	0x4825    LDR	R0, [PC, #148]
0x14C6	0xEA020100  AND	R1, R2, R0, LSL #0
0x14CA	0x4825    LDR	R0, [PC, #148]
0x14CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x14CE	0xF0020001  AND	R0, R2, #1
0x14D2	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x14D4	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x14D6	0x4822    LDR	R0, [PC, #136]
0x14D8	0x6800    LDR	R0, [R0, #0]
0x14DA	0xF0000002  AND	R0, R0, #2
0x14DE	0x2800    CMP	R0, #0
0x14E0	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x14E2	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x14E4	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x14E6	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x14E8	0xF4023080  AND	R0, R2, #65536
0x14EC	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x14EE	0x481C    LDR	R0, [PC, #112]
0x14F0	0x6800    LDR	R0, [R0, #0]
0x14F2	0xF4003000  AND	R0, R0, #131072
0x14F6	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x14F8	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x14FA	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x14FC	0x460A    MOV	R2, R1
0x14FE	0x9901    LDR	R1, [SP, #4]
0x1500	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x1502	0x9101    STR	R1, [SP, #4]
0x1504	0x4611    MOV	R1, R2
0x1506	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1508	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x150C	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x150E	0x4814    LDR	R0, [PC, #80]
0x1510	0x6800    LDR	R0, [R0, #0]
0x1512	0xF0407180  ORR	R1, R0, #16777216
0x1516	0x4812    LDR	R0, [PC, #72]
0x1518	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x151A	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x151C	0x4810    LDR	R0, [PC, #64]
0x151E	0x6800    LDR	R0, [R0, #0]
0x1520	0xF0007000  AND	R0, R0, #33554432
0x1524	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x1526	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1528	0x460A    MOV	R2, R1
0x152A	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x152C	0x480A    LDR	R0, [PC, #40]
0x152E	0x6800    LDR	R0, [R0, #0]
0x1530	0xF000010C  AND	R1, R0, #12
0x1534	0x0090    LSLS	R0, R2, #2
0x1536	0xF000000C  AND	R0, R0, #12
0x153A	0x4281    CMP	R1, R0
0x153C	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x153E	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x1540	0xF8DDE000  LDR	LR, [SP, #0]
0x1544	0xB002    ADD	SP, SP, #8
0x1546	0x4770    BX	LR
0x1548	0x3C004002  	FLASH_ACR+0
0x154C	0x80204247  	FLASH_ACR+0
0x1550	0x80244247  	FLASH_ACR+0
0x1554	0x38044002  	RCC_PLLCFGR+0
0x1558	0x38084002  	RCC_CFGR+0
0x155C	0xFFFF000F  	#1048575
0x1560	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x04E8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x04EA	0x480D    LDR	R0, [PC, #52]
0x04EC	0x6800    LDR	R0, [R0, #0]
0x04EE	0xF0400101  ORR	R1, R0, #1
0x04F2	0x480B    LDR	R0, [PC, #44]
0x04F4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x04F6	0x2100    MOVS	R1, #0
0x04F8	0x480A    LDR	R0, [PC, #40]
0x04FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x04FC	0x4808    LDR	R0, [PC, #32]
0x04FE	0x6801    LDR	R1, [R0, #0]
0x0500	0x4809    LDR	R0, [PC, #36]
0x0502	0x4001    ANDS	R1, R0
0x0504	0x4806    LDR	R0, [PC, #24]
0x0506	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x0508	0x4908    LDR	R1, [PC, #32]
0x050A	0x4809    LDR	R0, [PC, #36]
0x050C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x050E	0x4804    LDR	R0, [PC, #16]
0x0510	0x6801    LDR	R1, [R0, #0]
0x0512	0xF46F2080  MVN	R0, #262144
0x0516	0x4001    ANDS	R1, R0
0x0518	0x4801    LDR	R0, [PC, #4]
0x051A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x051C	0xB001    ADD	SP, SP, #4
0x051E	0x4770    BX	LR
0x0520	0x38004002  	RCC_CR+0
0x0524	0x38084002  	RCC_CFGR+0
0x0528	0xFFFFFEF6  	#-17367041
0x052C	0x30102400  	#603992080
0x0530	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x11E0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x11E2	0x4904    LDR	R1, [PC, #16]
0x11E4	0x4804    LDR	R0, [PC, #16]
0x11E6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x11E8	0x4904    LDR	R1, [PC, #16]
0x11EA	0x4805    LDR	R0, [PC, #20]
0x11EC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x11EE	0xB001    ADD	SP, SP, #4
0x11F0	0x4770    BX	LR
0x11F2	0xBF00    NOP
0x11F4	0x7D000000  	#32000
0x11F8	0x006C2000  	___System_CLOCK_IN_KHZ+0
0x11FC	0x00030000  	#3
0x1200	0x00702000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1564	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x1566	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x1568	0xB001    ADD	SP, SP, #4
0x156A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x1628	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x162A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x162E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x1632	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x1634	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x1638	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x163A	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x163C	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x163E	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x1640	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x1642	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x1646	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x164A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x164E	0xB001    ADD	SP, SP, #4
0x1650	0x4770    BX	LR
; end of ___EnableFPU
0x16C4	0xB500    PUSH	(R14)
0x16C6	0xF8DFB014  LDR	R11, [PC, #20]
0x16CA	0xF8DFA014  LDR	R10, [PC, #20]
0x16CE	0xF8DFC014  LDR	R12, [PC, #20]
0x16D2	0xF7FFFBCB  BL	3692
0x16D6	0xBD00    POP	(R15)
0x16D8	0x4770    BX	LR
0x16DA	0xBF00    NOP
0x16DC	0x00002000  	#536870912
0x16E0	0x005E2000  	#536871006
0x16E4	0x16540000  	#5716
0x1744	0xB500    PUSH	(R14)
0x1746	0xF8DFB010  LDR	R11, [PC, #16]
0x174A	0xF8DFA010  LDR	R10, [PC, #16]
0x174E	0xF7FFF87D  BL	2124
0x1752	0xBD00    POP	(R15)
0x1754	0x4770    BX	LR
0x1756	0xBF00    NOP
0x1758	0x00002000  	#536870912
0x175C	0x007C2000  	#536871036
_interrupt2:
;i2c.c, 125 :: 		void interrupt2() iv  IVT_INT_I2C2_ER ics ICS_AUTO {
0x156C	0xF84D7D04  PUSH	(R7)
0x1570	0xB081    SUB	SP, SP, #4
0x1572	0xF8CDE000  STR	LR, [SP, #0]
;i2c.c, 126 :: 		DisableInterrupts();
0x1576	0xF7FEFFAF  BL	_DisableInterrupts+0
;i2c.c, 128 :: 		clear_lcd();
0x157A	0xF7FFFCCD  BL	_clear_lcd+0
;i2c.c, 129 :: 		set_position(0,0);
0x157E	0x2100    MOVS	R1, #0
0x1580	0x2000    MOVS	R0, #0
0x1582	0xF7FFF82D  BL	_set_position+0
;i2c.c, 131 :: 		write_string("AVAX");
0x1586	0x4819    LDR	R0, [PC, #100]
0x1588	0xF7FEFF8E  BL	_write_string+0
;i2c.c, 133 :: 		if(I2C2_SR1bits.BERR == 1){
0x158C	0x4918    LDR	R1, [PC, #96]
0x158E	0x6808    LDR	R0, [R1, #0]
0x1590	0xB110    CBZ	R0, L_interrupt236
;i2c.c, 134 :: 		write_string("BERR");
0x1592	0x4818    LDR	R0, [PC, #96]
0x1594	0xF7FEFF88  BL	_write_string+0
;i2c.c, 135 :: 		}
L_interrupt236:
;i2c.c, 137 :: 		if(I2C2_SR1bits.AF == 1){
0x1598	0x4917    LDR	R1, [PC, #92]
0x159A	0x6808    LDR	R0, [R1, #0]
0x159C	0xB110    CBZ	R0, L_interrupt237
;i2c.c, 138 :: 		write_string("AF");
0x159E	0x4817    LDR	R0, [PC, #92]
0x15A0	0xF7FEFF82  BL	_write_string+0
;i2c.c, 139 :: 		}
L_interrupt237:
;i2c.c, 141 :: 		if(I2C2_SR1bits.ARLO == 1){
0x15A4	0x4916    LDR	R1, [PC, #88]
0x15A6	0x6808    LDR	R0, [R1, #0]
0x15A8	0xB110    CBZ	R0, L_interrupt238
;i2c.c, 142 :: 		write_string("ARLO");
0x15AA	0x4816    LDR	R0, [PC, #88]
0x15AC	0xF7FEFF7C  BL	_write_string+0
;i2c.c, 143 :: 		}
L_interrupt238:
;i2c.c, 145 :: 		if(I2C2_SR1bits.OVR == 1){
0x15B0	0x4915    LDR	R1, [PC, #84]
0x15B2	0x6808    LDR	R0, [R1, #0]
0x15B4	0xB110    CBZ	R0, L_interrupt239
;i2c.c, 146 :: 		write_string("OVR");
0x15B6	0x4815    LDR	R0, [PC, #84]
0x15B8	0xF7FEFF76  BL	_write_string+0
;i2c.c, 147 :: 		}
L_interrupt239:
;i2c.c, 149 :: 		if(I2C2_SR1bits.PECERR == 1){
0x15BC	0x4914    LDR	R1, [PC, #80]
0x15BE	0x6808    LDR	R0, [R1, #0]
0x15C0	0xB110    CBZ	R0, L_interrupt240
;i2c.c, 150 :: 		write_string("PECERR");
0x15C2	0x4814    LDR	R0, [PC, #80]
0x15C4	0xF7FEFF70  BL	_write_string+0
;i2c.c, 151 :: 		}
L_interrupt240:
;i2c.c, 153 :: 		if(I2C2_SR1bits.TIMEOUT == 1){
0x15C8	0x4913    LDR	R1, [PC, #76]
0x15CA	0x6808    LDR	R0, [R1, #0]
0x15CC	0xB110    CBZ	R0, L_interrupt241
;i2c.c, 154 :: 		write_string("TIMEOUT");
0x15CE	0x4813    LDR	R0, [PC, #76]
0x15D0	0xF7FEFF6A  BL	_write_string+0
;i2c.c, 155 :: 		}
L_interrupt241:
;i2c.c, 157 :: 		if(I2C2_SR1bits.SMBALERT == 1){
0x15D4	0x4912    LDR	R1, [PC, #72]
0x15D6	0x6808    LDR	R0, [R1, #0]
0x15D8	0xB110    CBZ	R0, L_interrupt242
;i2c.c, 158 :: 		write_string("SMBALERT");
0x15DA	0x4812    LDR	R0, [PC, #72]
0x15DC	0xF7FEFF64  BL	_write_string+0
;i2c.c, 159 :: 		}
L_interrupt242:
;i2c.c, 160 :: 		}
L_end_interrupt2:
0x15E0	0xF8DDE000  LDR	LR, [SP, #0]
0x15E4	0xB001    ADD	SP, SP, #4
0x15E6	0xF85D7B04  POP	(R7)
0x15EA	0x4770    BX	LR
0x15EC	0x002C2000  	?lstr1_i2c+0
0x15F0	0x02A0420B  	I2C2_SR1bits+0
0x15F4	0x00312000  	?lstr2_i2c+0
0x15F8	0x02A8420B  	I2C2_SR1bits+0
0x15FC	0x00362000  	?lstr3_i2c+0
0x1600	0x02A4420B  	I2C2_SR1bits+0
0x1604	0x00392000  	?lstr4_i2c+0
0x1608	0x02AC420B  	I2C2_SR1bits+0
0x160C	0x003E2000  	?lstr5_i2c+0
0x1610	0x02B0420B  	I2C2_SR1bits+0
0x1614	0x00422000  	?lstr6_i2c+0
0x1618	0x02B8420B  	I2C2_SR1bits+0
0x161C	0x00492000  	?lstr7_i2c+0
0x1620	0x02BC420B  	I2C2_SR1bits+0
0x1624	0x00512000  	?lstr8_i2c+0
; end of _interrupt2
_DisableInterrupts:
;__Lib_System_4XX.c, 142 :: 		
0x04D8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 145 :: 		
0x04DA	0xF3EF8C10  MRS	R12, #16
0x04DE	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 146 :: 		
0x04E0	0xB672    CPSID	i
;__Lib_System_4XX.c, 148 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 149 :: 		
L_end_DisableInterrupts:
0x04E2	0xB001    ADD	SP, SP, #4
0x04E4	0x4770    BX	LR
; end of _DisableInterrupts
_interrupt:
;i2c.c, 60 :: 		void interrupt() iv  IVT_INT_I2C2_EV ics ICS_AUTO {
0x1004	0xB084    SUB	SP, SP, #16
0x1006	0xF8CDE000  STR	LR, [SP, #0]
;i2c.c, 61 :: 		DisableInterrupts();
0x100A	0xF7FFFA65  BL	_DisableInterrupts+0
;i2c.c, 63 :: 		switch(i2c_get_event()) {
0x100E	0xF7FFFAA1  BL	_i2c_get_event+0
0x1012	0xF8AD000C  STRH	R0, [SP, #12]
0x1016	0xE0A7    B	L_interrupt16
;i2c.c, 64 :: 		case STARTING:
L_interrupt18:
;i2c.c, 65 :: 		state_ = 1;
0x1018	0x2101    MOVS	R1, #1
0x101A	0xB209    SXTH	R1, R1
0x101C	0x4860    LDR	R0, [PC, #384]
0x101E	0x8001    STRH	R1, [R0, #0]
;i2c.c, 66 :: 		ACKN = 1;
0x1020	0x2101    MOVS	R1, #1
0x1022	0xB249    SXTB	R1, R1
0x1024	0x485F    LDR	R0, [PC, #380]
0x1026	0x6001    STR	R1, [R0, #0]
;i2c.c, 67 :: 		i2c_send_addr(address, r_notw);
0x1028	0x485F    LDR	R0, [PC, #380]
0x102A	0xF9B01000  LDRSH	R1, [R0, #0]
0x102E	0x485F    LDR	R0, [PC, #380]
0x1030	0x7800    LDRB	R0, [R0, #0]
0x1032	0xF7FFFA7F  BL	_i2c_send_addr+0
;i2c.c, 68 :: 		START_TR = 0;
0x1036	0x2100    MOVS	R1, #0
0x1038	0xB249    SXTB	R1, R1
0x103A	0x485D    LDR	R0, [PC, #372]
0x103C	0x6001    STR	R1, [R0, #0]
;i2c.c, 69 :: 		break;
0x103E	0xE0A4    B	L_interrupt17
;i2c.c, 70 :: 		case ADDRESS_SENT:
L_interrupt19:
;i2c.c, 71 :: 		state_ = 2;
0x1040	0x2102    MOVS	R1, #2
0x1042	0xB209    SXTH	R1, R1
0x1044	0x4856    LDR	R0, [PC, #344]
0x1046	0x8001    STRH	R1, [R0, #0]
;i2c.c, 73 :: 		if(transfer_count == 1) {
0x1048	0x485A    LDR	R0, [PC, #360]
0x104A	0xF9B00000  LDRSH	R0, [R0, #0]
0x104E	0x2801    CMP	R0, #1
0x1050	0xD104    BNE	L_interrupt20
;i2c.c, 74 :: 		ACKN = 0;
0x1052	0x2100    MOVS	R1, #0
0x1054	0xB249    SXTB	R1, R1
0x1056	0x4853    LDR	R0, [PC, #332]
0x1058	0x6001    STR	R1, [R0, #0]
;i2c.c, 75 :: 		} else {
0x105A	0xE003    B	L_interrupt21
L_interrupt20:
;i2c.c, 76 :: 		ACKN = 1;
0x105C	0x2101    MOVS	R1, #1
0x105E	0xB249    SXTB	R1, R1
0x1060	0x4850    LDR	R0, [PC, #320]
0x1062	0x6001    STR	R1, [R0, #0]
;i2c.c, 77 :: 		}
L_interrupt21:
;i2c.c, 79 :: 		dummy1 = I2C2_SR1;
0x1064	0x4854    LDR	R0, [PC, #336]
0x1066	0x6801    LDR	R1, [R0, #0]
0x1068	0x4854    LDR	R0, [PC, #336]
0x106A	0x8001    STRH	R1, [R0, #0]
;i2c.c, 80 :: 		dummy2 = I2C2_SR2;
0x106C	0x4854    LDR	R0, [PC, #336]
0x106E	0x6801    LDR	R1, [R0, #0]
0x1070	0x4854    LDR	R0, [PC, #336]
0x1072	0x8001    STRH	R1, [R0, #0]
;i2c.c, 82 :: 		cnt = cnt + 1;
0x1074	0x4954    LDR	R1, [PC, #336]
0x1076	0xF9B10000  LDRSH	R0, [R1, #0]
0x107A	0x1C40    ADDS	R0, R0, #1
0x107C	0x8008    STRH	R0, [R1, #0]
;i2c.c, 83 :: 		curr_transfer = 0;
0x107E	0x2100    MOVS	R1, #0
0x1080	0xB209    SXTH	R1, R1
0x1082	0x4852    LDR	R0, [PC, #328]
0x1084	0x8001    STRH	R1, [R0, #0]
;i2c.c, 84 :: 		break;
0x1086	0xE080    B	L_interrupt17
;i2c.c, 85 :: 		case TRANSMITTED:
L_interrupt22:
;i2c.c, 87 :: 		if(curr_transfer != transfer_count) { //transmiter
0x1088	0x484A    LDR	R0, [PC, #296]
0x108A	0xF9B01000  LDRSH	R1, [R0, #0]
0x108E	0x484F    LDR	R0, [PC, #316]
0x1090	0xF9B00000  LDRSH	R0, [R0, #0]
0x1094	0x4288    CMP	R0, R1
0x1096	0xD01B    BEQ	L_interrupt23
;i2c.c, 89 :: 		i2c_send(transfer[curr_transfer]);
0x1098	0x484C    LDR	R0, [PC, #304]
0x109A	0x9001    STR	R0, [SP, #4]
0x109C	0xF9B01000  LDRSH	R1, [R0, #0]
0x10A0	0x484B    LDR	R0, [PC, #300]
0x10A2	0x6800    LDR	R0, [R0, #0]
0x10A4	0x1840    ADDS	R0, R0, R1
0x10A6	0x7800    LDRB	R0, [R0, #0]
0x10A8	0xF7FFF9F4  BL	_i2c_send+0
;i2c.c, 90 :: 		state_ = 3;
0x10AC	0x2103    MOVS	R1, #3
0x10AE	0xB209    SXTH	R1, R1
0x10B0	0x483B    LDR	R0, [PC, #236]
0x10B2	0x8001    STRH	R1, [R0, #0]
;i2c.c, 91 :: 		if (curr_transfer != transfer_count)
0x10B4	0x483F    LDR	R0, [PC, #252]
0x10B6	0xF9B01000  LDRSH	R1, [R0, #0]
0x10BA	0x9801    LDR	R0, [SP, #4]
0x10BC	0xF9B00000  LDRSH	R0, [R0, #0]
0x10C0	0x4288    CMP	R0, R1
0x10C2	0xD004    BEQ	L_interrupt24
;i2c.c, 92 :: 		curr_transfer = curr_transfer +  1;
0x10C4	0x4941    LDR	R1, [PC, #260]
0x10C6	0xF9B10000  LDRSH	R0, [R1, #0]
0x10CA	0x1C40    ADDS	R0, R0, #1
0x10CC	0x8008    STRH	R0, [R1, #0]
L_interrupt24:
;i2c.c, 93 :: 		} else {
0x10CE	0xE001    B	L_interrupt25
L_interrupt23:
;i2c.c, 94 :: 		i2c_stop();
0x10D0	0xF7FFF9D8  BL	_i2c_stop+0
;i2c.c, 95 :: 		}
L_interrupt25:
;i2c.c, 96 :: 		case RECEIVED:
L_interrupt26:
;i2c.c, 98 :: 		if(curr_transfer != transfer_count) {
0x10D4	0x4837    LDR	R0, [PC, #220]
0x10D6	0xF9B01000  LDRSH	R1, [R0, #0]
0x10DA	0x483C    LDR	R0, [PC, #240]
0x10DC	0xF9B00000  LDRSH	R0, [R0, #0]
0x10E0	0x4288    CMP	R0, R1
0x10E2	0xD035    BEQ	L_interrupt27
;i2c.c, 99 :: 		transfer[curr_transfer] = i2c_recv();
0x10E4	0x4839    LDR	R0, [PC, #228]
0x10E6	0x9002    STR	R0, [SP, #8]
0x10E8	0xF9B01000  LDRSH	R1, [R0, #0]
0x10EC	0x4838    LDR	R0, [PC, #224]
0x10EE	0x6800    LDR	R0, [R0, #0]
0x10F0	0x1840    ADDS	R0, R0, R1
0x10F2	0x9001    STR	R0, [SP, #4]
0x10F4	0xF7FFF9E8  BL	_i2c_recv+0
0x10F8	0x9901    LDR	R1, [SP, #4]
0x10FA	0x7008    STRB	R0, [R1, #0]
;i2c.c, 100 :: 		curr_transfer = curr_transfer + 1;
0x10FC	0x9902    LDR	R1, [SP, #8]
0x10FE	0x4608    MOV	R0, R1
0x1100	0xF9B00000  LDRSH	R0, [R0, #0]
0x1104	0x1C42    ADDS	R2, R0, #1
0x1106	0xB212    SXTH	R2, R2
0x1108	0x800A    STRH	R2, [R1, #0]
;i2c.c, 101 :: 		state_ = 5;
0x110A	0x2105    MOVS	R1, #5
0x110C	0xB209    SXTH	R1, R1
0x110E	0x4824    LDR	R0, [PC, #144]
0x1110	0x8001    STRH	R1, [R0, #0]
;i2c.c, 103 :: 		if(curr_transfer+1 == transfer_count || curr_transfer == transfer_count) {
0x1112	0x1C51    ADDS	R1, R2, #1
0x1114	0xB209    SXTH	R1, R1
0x1116	0x4827    LDR	R0, [PC, #156]
0x1118	0xF9B00000  LDRSH	R0, [R0, #0]
0x111C	0x4281    CMP	R1, R0
0x111E	0xD008    BEQ	L__interrupt66
0x1120	0x4824    LDR	R0, [PC, #144]
0x1122	0xF9B01000  LDRSH	R1, [R0, #0]
0x1126	0x4829    LDR	R0, [PC, #164]
0x1128	0xF9B00000  LDRSH	R0, [R0, #0]
0x112C	0x4288    CMP	R0, R1
0x112E	0xD000    BEQ	L__interrupt65
0x1130	0xE00D    B	L_interrupt30
L__interrupt66:
L__interrupt65:
;i2c.c, 104 :: 		enabl = 0;
0x1132	0x2100    MOVS	R1, #0
0x1134	0xB209    SXTH	R1, R1
0x1136	0x4827    LDR	R0, [PC, #156]
0x1138	0x8001    STRH	R1, [R0, #0]
;i2c.c, 105 :: 		ACKN = 0;
0x113A	0x2100    MOVS	R1, #0
0x113C	0xB249    SXTB	R1, R1
0x113E	0x4819    LDR	R0, [PC, #100]
0x1140	0x6001    STR	R1, [R0, #0]
;i2c.c, 106 :: 		i2c_stop();
0x1142	0xF7FFF99F  BL	_i2c_stop+0
;i2c.c, 107 :: 		state_ = 6;
0x1146	0x2106    MOVS	R1, #6
0x1148	0xB209    SXTH	R1, R1
0x114A	0x4815    LDR	R0, [PC, #84]
0x114C	0x8001    STRH	R1, [R0, #0]
;i2c.c, 108 :: 		}
L_interrupt30:
;i2c.c, 109 :: 		} else {
0x114E	0xE001    B	L_interrupt31
L_interrupt27:
;i2c.c, 110 :: 		i2c_stop();
0x1150	0xF7FFF998  BL	_i2c_stop+0
;i2c.c, 111 :: 		}
L_interrupt31:
;i2c.c, 113 :: 		break;
0x1154	0xE019    B	L_interrupt17
;i2c.c, 114 :: 		case STOPING:
L_interrupt32:
;i2c.c, 115 :: 		if(I2C2_SR1bits.STOPF == 1)
0x1156	0x4920    LDR	R1, [PC, #128]
0x1158	0x6808    LDR	R0, [R1, #0]
0x115A	0xB118    CBZ	R0, L_interrupt33
;i2c.c, 116 :: 		I2C2_CR1bits.STOP_ = 0;
0x115C	0x2100    MOVS	R1, #0
0x115E	0xB249    SXTB	R1, R1
0x1160	0x481E    LDR	R0, [PC, #120]
0x1162	0x6001    STR	R1, [R0, #0]
L_interrupt33:
;i2c.c, 117 :: 		break;
0x1164	0xE011    B	L_interrupt17
;i2c.c, 118 :: 		case DEFAULT:
L_interrupt34:
;i2c.c, 119 :: 		break;
0x1166	0xE010    B	L_interrupt17
;i2c.c, 120 :: 		}
L_interrupt16:
0x1168	0xF9BD000C  LDRSH	R0, [SP, #12]
0x116C	0x2800    CMP	R0, #0
0x116E	0xF43FAF53  BEQ	L_interrupt18
0x1172	0x2801    CMP	R0, #1
0x1174	0xF43FAF64  BEQ	L_interrupt19
0x1178	0x2803    CMP	R0, #3
0x117A	0xF43FAF85  BEQ	L_interrupt22
0x117E	0x2802    CMP	R0, #2
0x1180	0xD0A8    BEQ	L_interrupt26
0x1182	0x2804    CMP	R0, #4
0x1184	0xD0E7    BEQ	L_interrupt32
0x1186	0x2805    CMP	R0, #5
0x1188	0xD0ED    BEQ	L_interrupt34
L_interrupt17:
;i2c.c, 121 :: 		if(enabl == 1)
0x118A	0x4812    LDR	R0, [PC, #72]
0x118C	0xF9B00000  LDRSH	R0, [R0, #0]
0x1190	0x2801    CMP	R0, #1
0x1192	0xD101    BNE	L_interrupt35
;i2c.c, 122 :: 		EnableInterrupts();
0x1194	0xF7FFFF06  BL	_EnableInterrupts+0
L_interrupt35:
;i2c.c, 123 :: 		}
L_end_interrupt:
0x1198	0xF8DDE000  LDR	LR, [SP, #0]
0x119C	0xB004    ADD	SP, SP, #16
0x119E	0x4770    BX	LR
0x11A0	0x005A2000  	_state_+0
0x11A4	0x0028420B  	I2C2_CR1bits+0
0x11A8	0x00602000  	_r_notw+0
0x11AC	0x005E2000  	_address+0
0x11B0	0x0020420B  	I2C2_CR1bits+0
0x11B4	0x00682000  	_transfer_count+0
0x11B8	0x58144000  	I2C2_SR1+0
0x11BC	0x00742000  	_dummy1+0
0x11C0	0x58184000  	I2C2_SR2+0
0x11C4	0x00762000  	_dummy2+0
0x11C8	0x005C2000  	_cnt+0
0x11CC	0x00782000  	_curr_transfer+0
0x11D0	0x00642000  	_transfer+0
0x11D4	0x006A2000  	_enabl+0
0x11D8	0x0290420B  	I2C2_SR1bits+0
0x11DC	0x0024420B  	I2C2_CR1bits+0
; end of _interrupt
_i2c_get_event:
;i2c.c, 36 :: 		int i2c_get_event() {
;i2c.c, 38 :: 		BUSY == 1 &&
0x0554	0x491A    LDR	R1, [PC, #104]
0x0556	0x6808    LDR	R0, [R1, #0]
0x0558	0xB140    CBZ	R0, L__i2c_get_event56
0x055A	0x491A    LDR	R1, [PC, #104]
0x055C	0x6808    LDR	R0, [R1, #0]
0x055E	0xB128    CBZ	R0, L__i2c_get_event55
;i2c.c, 39 :: 		MSL == 1) { //EV5
0x0560	0x4919    LDR	R1, [PC, #100]
0x0562	0x6808    LDR	R0, [R1, #0]
0x0564	0xB110    CBZ	R0, L__i2c_get_event54
L__i2c_get_event53:
;i2c.c, 40 :: 		return STARTING;
0x0566	0x2000    MOVS	R0, #0
0x0568	0xB200    SXTH	R0, R0
0x056A	0xE028    B	L_end_i2c_get_event
;i2c.c, 38 :: 		BUSY == 1 &&
L__i2c_get_event56:
L__i2c_get_event55:
;i2c.c, 39 :: 		MSL == 1) { //EV5
L__i2c_get_event54:
;i2c.c, 41 :: 		} else if(I2C2_SR1bits.STOPF == 1) {
0x056C	0x4917    LDR	R1, [PC, #92]
0x056E	0x6808    LDR	R0, [R1, #0]
0x0570	0xB110    CBZ	R0, L_i2c_get_event4
;i2c.c, 42 :: 		return STOPING;
0x0572	0x2004    MOVS	R0, #4
0x0574	0xB200    SXTH	R0, R0
0x0576	0xE022    B	L_end_i2c_get_event
;i2c.c, 43 :: 		} else if(
L_i2c_get_event4:
;i2c.c, 45 :: 		) { //EV6
0x0578	0x4915    LDR	R1, [PC, #84]
0x057A	0x6808    LDR	R0, [R1, #0]
0x057C	0xB110    CBZ	R0, L_i2c_get_event6
;i2c.c, 46 :: 		return ADDRESS_SENT;
0x057E	0x2001    MOVS	R0, #1
0x0580	0xB200    SXTH	R0, R0
0x0582	0xE01C    B	L_end_i2c_get_event
;i2c.c, 47 :: 		} else if(TRA == 1 &&
L_i2c_get_event6:
;i2c.c, 48 :: 		BUSY == 1 &&
0x0584	0x4913    LDR	R1, [PC, #76]
0x0586	0x6808    LDR	R0, [R1, #0]
0x0588	0xB158    CBZ	R0, L__i2c_get_event60
0x058A	0x490E    LDR	R1, [PC, #56]
0x058C	0x6808    LDR	R0, [R1, #0]
0x058E	0xB140    CBZ	R0, L__i2c_get_event59
;i2c.c, 49 :: 		MSL == 1 &&
0x0590	0x490D    LDR	R1, [PC, #52]
0x0592	0x6808    LDR	R0, [R1, #0]
0x0594	0xB128    CBZ	R0, L__i2c_get_event58
;i2c.c, 50 :: 		TxE_I2C == 1) { //EV8
0x0596	0x4910    LDR	R1, [PC, #64]
0x0598	0x6808    LDR	R0, [R1, #0]
0x059A	0xB110    CBZ	R0, L__i2c_get_event57
L__i2c_get_event52:
;i2c.c, 51 :: 		return TRANSMITTED;
0x059C	0x2003    MOVS	R0, #3
0x059E	0xB200    SXTH	R0, R0
0x05A0	0xE00D    B	L_end_i2c_get_event
;i2c.c, 48 :: 		BUSY == 1 &&
L__i2c_get_event60:
L__i2c_get_event59:
;i2c.c, 49 :: 		MSL == 1 &&
L__i2c_get_event58:
;i2c.c, 50 :: 		TxE_I2C == 1) { //EV8
L__i2c_get_event57:
;i2c.c, 53 :: 		MSL == 1 &&
0x05A2	0x4908    LDR	R1, [PC, #32]
0x05A4	0x6808    LDR	R0, [R1, #0]
0x05A6	0xB140    CBZ	R0, L__i2c_get_event63
0x05A8	0x4907    LDR	R1, [PC, #28]
0x05AA	0x6808    LDR	R0, [R1, #0]
0x05AC	0xB128    CBZ	R0, L__i2c_get_event62
;i2c.c, 54 :: 		RxNE_I2C) {
0x05AE	0x490B    LDR	R1, [PC, #44]
0x05B0	0x6808    LDR	R0, [R1, #0]
0x05B2	0xB110    CBZ	R0, L__i2c_get_event61
L__i2c_get_event51:
;i2c.c, 55 :: 		return RECEIVED;
0x05B4	0x2002    MOVS	R0, #2
0x05B6	0xB200    SXTH	R0, R0
0x05B8	0xE001    B	L_end_i2c_get_event
;i2c.c, 53 :: 		MSL == 1 &&
L__i2c_get_event63:
L__i2c_get_event62:
;i2c.c, 54 :: 		RxNE_I2C) {
L__i2c_get_event61:
;i2c.c, 57 :: 		return DEFAULT;
0x05BA	0x2005    MOVS	R0, #5
0x05BC	0xB200    SXTH	R0, R0
;i2c.c, 59 :: 		}
L_end_i2c_get_event:
0x05BE	0x4770    BX	LR
0x05C0	0x0280420B  	I2C2_SR1bits+0
0x05C4	0x0304420B  	I2C2_SR2bits+0
0x05C8	0x0300420B  	I2C2_SR2bits+0
0x05CC	0x0290420B  	I2C2_SR1bits+0
0x05D0	0x0284420B  	I2C2_SR1+0
0x05D4	0x0308420B  	I2C2_SR2bits+0
0x05D8	0x029C420B  	I2C2_SR1+0
0x05DC	0x0298420B  	I2C2_SR1+0
; end of _i2c_get_event
_i2c_send_addr:
;i2c.c, 171 :: 		void i2c_send_addr(char addr, int r_w) {
; r_w start address is: 4 (R1)
; addr start address is: 0 (R0)
; r_w end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
; r_w start address is: 4 (R1)
;i2c.c, 172 :: 		I2C2_DR = addr << 1 | r_w;
0x0534	0x0042    LSLS	R2, R0, #1
0x0536	0xB292    UXTH	R2, R2
; addr end address is: 0 (R0)
0x0538	0xEA420301  ORR	R3, R2, R1, LSL #0
0x053C	0xB29B    UXTH	R3, R3
; r_w end address is: 4 (R1)
0x053E	0x4A03    LDR	R2, [PC, #12]
0x0540	0x6013    STR	R3, [R2, #0]
;i2c.c, 173 :: 		address = 0;
0x0542	0x2300    MOVS	R3, #0
0x0544	0x4A02    LDR	R2, [PC, #8]
0x0546	0x7013    STRB	R3, [R2, #0]
;i2c.c, 174 :: 		}
L_end_i2c_send_addr:
0x0548	0x4770    BX	LR
0x054A	0xBF00    NOP
0x054C	0x58104000  	I2C2_DR+0
0x0550	0x005E2000  	_address+0
; end of _i2c_send_addr
_i2c_send:
;i2c.c, 176 :: 		void i2c_send(char d) {
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; d start address is: 0 (R0)
;i2c.c, 177 :: 		I2C2_DRbits.DR = d;
0x0494	0xB2C3    UXTB	R3, R0
; d end address is: 0 (R0)
0x0496	0x4A03    LDR	R2, [PC, #12]
0x0498	0x7811    LDRB	R1, [R2, #0]
0x049A	0xF3630107  BFI	R1, R3, #0, #8
0x049E	0x7011    STRB	R1, [R2, #0]
;i2c.c, 178 :: 		}
L_end_i2c_send:
0x04A0	0x4770    BX	LR
0x04A2	0xBF00    NOP
0x04A4	0x58104000  	I2C2_DRbits+0
; end of _i2c_send
_i2c_stop:
;i2c.c, 167 :: 		void i2c_stop() {
;i2c.c, 168 :: 		I2C2_CR1bits.STOP_ = 1;
0x0484	0x2101    MOVS	R1, #1
0x0486	0xB249    SXTB	R1, R1
0x0488	0x4801    LDR	R0, [PC, #4]
0x048A	0x6001    STR	R1, [R0, #0]
;i2c.c, 169 :: 		}
L_end_i2c_stop:
0x048C	0x4770    BX	LR
0x048E	0xBF00    NOP
0x0490	0x0024420B  	I2C2_CR1bits+0
; end of _i2c_stop
_i2c_recv:
;i2c.c, 180 :: 		char i2c_recv() {
;i2c.c, 181 :: 		char result = I2C2_DRbits.DR;
0x04C8	0x4802    LDR	R0, [PC, #8]
0x04CA	0x7800    LDRB	R0, [R0, #0]
0x04CC	0xF3C00007  UBFX	R0, R0, #0, #8
; result start address is: 0 (R0)
;i2c.c, 183 :: 		return result;
; result end address is: 0 (R0)
;i2c.c, 184 :: 		}
L_end_i2c_recv:
0x04D0	0x4770    BX	LR
0x04D2	0xBF00    NOP
0x04D4	0x58104000  	I2C2_DRbits+0
; end of _i2c_recv
;__Lib_USB_32F4xx.c,0 :: ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x1654	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+0
0x1658	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+4
0x165C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+8
0x1660	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+12
0x1664	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+16
0x1668	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+20
0x166C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+24
0x1670	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+28
0x1674	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+32
0x1678	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+36
0x167C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
;,0 :: _initBlock_1 [10]
; Containing: ?ICS?lstr1_i2c [5]
;             ?ICS?lstr2_i2c [5]
0x1680	0x58415641 ;_initBlock_1+0 : ?ICS?lstr1_i2c at 0x1680
0x1684	0x52454200 ;_initBlock_1+4 : ?ICS?lstr2_i2c at 0x1685
0x1688	0x0052 ;_initBlock_1+8
; end of _initBlock_1
;,0 :: _initBlock_2 [8]
; Containing: ?ICS?lstr3_i2c [3]
;             ?ICS?lstr4_i2c [5]
0x168A	0x41004641 ;_initBlock_2+0 : ?ICS?lstr3_i2c at 0x168A : ?ICS?lstr4_i2c at 0x168D
0x168E	0x004F4C52 ;_initBlock_2+4
; end of _initBlock_2
;i2c.c,0 :: ?ICS?lstr5_i2c [4]
0x1692	0x0052564F ;?ICS?lstr5_i2c+0
; end of ?ICS?lstr5_i2c
;,0 :: _initBlock_4 [24]
; Containing: ?ICS?lstr6_i2c [7]
;             ?ICS?lstr7_i2c [8]
;             ?ICS?lstr8_i2c [9]
0x1696	0x45434550 ;_initBlock_4+0 : ?ICS?lstr6_i2c at 0x1696
0x169A	0x54005252 ;_initBlock_4+4 : ?ICS?lstr7_i2c at 0x169D
0x169E	0x4F454D49 ;_initBlock_4+8
0x16A2	0x53005455 ;_initBlock_4+12 : ?ICS?lstr8_i2c at 0x16A5
0x16A6	0x4C41424D ;_initBlock_4+16
0x16AA	0x00545245 ;_initBlock_4+20
; end of _initBlock_4
;i2c.c,0 :: ?ICS_state_ [2]
0x16AE	0x0000 ;?ICS_state_+0
; end of ?ICS_state_
;i2c.c,0 :: ?ICS_cnt [2]
0x16B0	0x0000 ;?ICS_cnt+0
; end of ?ICS_cnt
;__Lib_Conversions.c,3 :: __Lib_Conversions_Digits [16]
0x16B2	0x33323130 ;__Lib_Conversions_Digits+0
0x16B6	0x37363534 ;__Lib_Conversions_Digits+4
0x16BA	0x42413938 ;__Lib_Conversions_Digits+8
0x16BE	0x46454443 ;__Lib_Conversions_Digits+12
; end of __Lib_Conversions_Digits
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [36]    _i2c_start_
0x01AC      [16]    _i2c_start_async
0x01BC     [160]    _i2c_config
0x0260     [172]    _write_lcd
0x030C      [20]    _i2c_send_addr_async
0x0320      [92]    _IntToHex
0x037C      [76]    _i2c_recv_async
0x03C8      [68]    _i2c_send_async
0x040C     [120]    _NVIC_IntEnable
0x0484      [16]    _i2c_stop
0x0494      [20]    _i2c_send
0x04A8      [32]    _write_string
0x04C8      [16]    _i2c_recv
0x04D8      [14]    _DisableInterrupts
0x04E8      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0534      [32]    _i2c_send_addr
0x0554     [140]    _i2c_get_event
0x05E0     [116]    _set_position
0x0654     [504]    _init_io
0x084C      [58]    ___FillZeros
0x0888     [244]    _i2c_init
0x0980    [1260]    _init_lcd
0x0E6C      [20]    ___CC2DW
0x0E80     [146]    _read_who_am_i2
0x0F18     [140]    _clear_lcd
0x0FA4      [14]    _EnableInterrupts
0x0FB8      [76]    _main
0x1004     [476]    _interrupt
0x11E0      [36]    __Lib_System_4XX_InitialSetUpFosc
0x1204     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x1564       [8]    ___GenExcept
0x156C     [188]    _interrupt2
0x1628      [42]    ___EnableFPU
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_ceil_x
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_Q31_Ftoi_f
0x0000       [4]    FARG_Q15_Ftoi_f
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x2000002C       [5]    ?lstr1_i2c
0x20000031       [5]    ?lstr2_i2c
0x20000036       [3]    ?lstr3_i2c
0x20000039       [5]    ?lstr4_i2c
0x2000003E       [4]    ?lstr5_i2c
0x20000042       [7]    ?lstr6_i2c
0x20000049       [8]    ?lstr7_i2c
0x20000051       [9]    ?lstr8_i2c
0x2000005A       [2]    _state_
0x2000005C       [2]    _cnt
0x2000005E       [1]    _address
0x20000060       [2]    _r_notw
0x20000062       [2]    _should_start
0x20000064       [4]    _transfer
0x20000068       [2]    _transfer_count
0x2000006A       [2]    _enabl
0x2000006C       [4]    ___System_CLOCK_IN_KHZ
0x20000070       [4]    __VOLTAGE_RANGE
0x20000074       [2]    _dummy1
0x20000076       [2]    _dummy2
0x20000078       [2]    _curr_transfer
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1654      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
0x1680       [5]    ?ICS?lstr1_i2c
0x1685       [5]    ?ICS?lstr2_i2c
0x168A       [3]    ?ICS?lstr3_i2c
0x168D       [5]    ?ICS?lstr4_i2c
0x1692       [4]    ?ICS?lstr5_i2c
0x1696       [7]    ?ICS?lstr6_i2c
0x169D       [8]    ?ICS?lstr7_i2c
0x16A5       [9]    ?ICS?lstr8_i2c
0x16AE       [2]    ?ICS_state_
0x16B0       [2]    ?ICS_cnt
0x16B2      [16]    __Lib_Conversions_Digits
