#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 30 13:44:32 2021
# Process ID: 17324
# Current directory: D:/CPE487A-DSD/Labs/read_image_VHDL/read_image_VHDL.runs/synth_1
# Command line: vivado.exe -log read_image_VHDL.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source read_image_VHDL.tcl
# Log file: D:/CPE487A-DSD/Labs/read_image_VHDL/read_image_VHDL.runs/synth_1/read_image_VHDL.vds
# Journal file: D:/CPE487A-DSD/Labs/read_image_VHDL/read_image_VHDL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source read_image_VHDL.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1020.734 ; gain = 0.000
Command: synth_design -top read_image_VHDL -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1020.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'read_image_VHDL' [D:/CPE487A-DSD/Labs/read_image_VHDL/read_image_VHDL.srcs/sources_1/new/read_image_VHDL.vhd:27]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_SIZE bound to: 15 - type: integer 
	Parameter IMAGE_FILE_NAME bound to: D:\CPE487A-DSD\Labs\read_image_VHDL\testimg.mif - type: string 
WARNING: [Synth 8-5640] Port 'data' is missing in component declaration [D:/CPE487A-DSD/Labs/read_image_VHDL/read_image_VHDL.srcs/sources_1/new/read_image_VHDL.vhd:49]
INFO: [Synth 8-3491] module 'leddec' declared at 'D:/CPE487A-DSD/Labs/read_image_VHDL/read_image_VHDL.srcs/sources_1/new/leddec.vhd:5' bound to instance 'L1' of component 'leddec' [D:/CPE487A-DSD/Labs/read_image_VHDL/read_image_VHDL.srcs/sources_1/new/read_image_VHDL.vhd:73]
ERROR: [Synth 8-3493] module 'leddec' declared at 'D:/CPE487A-DSD/Labs/read_image_VHDL/read_image_VHDL.srcs/sources_1/new/leddec.vhd:5' does not have matching formal port for component port 'data2' [D:/CPE487A-DSD/Labs/read_image_VHDL/read_image_VHDL.srcs/sources_1/new/read_image_VHDL.vhd:73]
ERROR: [Synth 8-285] failed synthesizing module 'read_image_VHDL' [D:/CPE487A-DSD/Labs/read_image_VHDL/read_image_VHDL.srcs/sources_1/new/read_image_VHDL.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1020.734 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Mar 30 13:46:18 2021...
