Analysis & Synthesis report for dvp_capture
Wed Jan 11 04:13:06 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state
 13. State Machine - |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate
 14. State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state
 15. State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next
 16. State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state
 17. State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next
 18. State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state
 19. State Machine - |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg
 20. State Machine - |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg
 21. State Machine - |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Registers Packed Into Inferred Megafunctions
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for c4e_dvp_core:u2|peridot_cam:cam
 30. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated
 31. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p
 32. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p
 33. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram
 34. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr
 35. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_8d9:rdfull_reg
 36. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_brp
 37. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_bwp
 38. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 39. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5
 40. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr
 41. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 42. Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8
 43. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram
 44. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated
 45. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p
 46. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p
 47. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram
 48. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr
 49. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp
 50. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12
 51. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr
 52. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_8d9:wrfull_reg
 53. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp
 54. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp
 55. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp
 56. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15
 57. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser
 58. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p
 59. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated
 60. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n
 61. Source assignments for c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated
 62. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux:cmd_demux
 63. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 64. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux_001:cmd_demux_002
 65. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_demux:rsp_demux
 66. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 67. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 70. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 71. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_demux:cmd_demux
 72. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux
 73. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux_001
 74. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux_002
 75. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux_003
 76. Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 77. Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 78. Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 79. Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 80. Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 81. Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 82. Source assignments for c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated
 83. Parameter Settings for User Entity Instance: syspll:u0|altpll:altpll_component
 84. Parameter Settings for User Entity Instance: xgapll:u1|altpll:altpll_component
 85. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_cam:cam
 86. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr
 87. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb
 88. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo
 89. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm
 90. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge
 91. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0
 92. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m
 93. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0
 94. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0
 95. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0
 96. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0
 97. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd
 98. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd
 99. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter:avalon_st_adapter
100. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001:avalon_st_adapter_001
101. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga
102. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync
103. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm
104. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix
105. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo
106. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_r_v
107. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_u
108. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_v
109. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_b_u
110. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser
111. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u
112. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u
113. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u
114. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser
115. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p
116. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n
117. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avmm_bridge_avm_translator
118. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator
119. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator
120. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator
121. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
122. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent
123. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent
124. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent
125. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent
126. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo
129. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
130. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
133. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router:router|c4e_dvp_core_mm_interconnect_0_router_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_001:router_001|c4e_dvp_core_mm_interconnect_0_router_001_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_001:router_002|c4e_dvp_core_mm_interconnect_0_router_001_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_003:router_003|c4e_dvp_core_mm_interconnect_0_router_003_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_004:router_004|c4e_dvp_core_mm_interconnect_0_router_004_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter
139. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
140. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
141. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
142. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
143. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
144. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
145. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
146. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
147. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
148. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
149. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
150. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
151. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
152. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
153. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
154. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
155. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
156. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
161. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
163. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
164. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
165. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
166. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
167. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
168. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
169. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
170. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
171. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
172. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
173. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator
174. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator
175. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator
176. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator
177. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator
178. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent
179. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent
180. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
182. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent
183. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo
185. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent
186. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
187. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
188. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent
189. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent|altera_merlin_burst_uncompressor:uncompressor
190. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo
191. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router:router|c4e_dvp_core_mm_interconnect_1_router_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_001|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_002|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_003|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_004|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter
197. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
200. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
201. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
202. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
203. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller
204. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
205. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
206. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_001
207. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
208. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
209. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_002
210. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
211. Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
212. Parameter Settings for Inferred Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0
213. altpll Parameter Settings by Entity Instance
214. lpm_mult Parameter Settings by Entity Instance
215. altsyncram Parameter Settings by Entity Instance
216. Port Connectivity Checks: "c4e_dvp_core:u2|altera_reset_controller:rst_controller_002"
217. Port Connectivity Checks: "c4e_dvp_core:u2|altera_reset_controller:rst_controller_001"
218. Port Connectivity Checks: "c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
219. Port Connectivity Checks: "c4e_dvp_core:u2|altera_reset_controller:rst_controller"
220. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
221. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_001|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode"
222. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router:router|c4e_dvp_core_mm_interconnect_1_router_default_decode:the_default_decode"
223. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo"
224. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent"
225. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
226. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent"
227. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo"
228. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent"
229. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
230. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent"
231. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent"
232. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator"
233. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator"
234. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator"
235. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator"
236. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator"
237. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
238. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
239. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
240. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
241. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
242. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
243. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
244. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
245. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
246. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
247. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
248. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
249. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
250. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
251. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
252. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
253. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_004:router_004|c4e_dvp_core_mm_interconnect_0_router_004_default_decode:the_default_decode"
254. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_003:router_003|c4e_dvp_core_mm_interconnect_0_router_003_default_decode:the_default_decode"
255. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_001:router_001|c4e_dvp_core_mm_interconnect_0_router_001_default_decode:the_default_decode"
256. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router:router|c4e_dvp_core_mm_interconnect_0_router_default_decode:the_default_decode"
257. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
258. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
259. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
260. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo"
261. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo"
262. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent"
263. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent"
264. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent"
265. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent"
266. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
267. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator"
268. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator"
269. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator"
270. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avmm_bridge_avm_translator"
271. Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u"
272. Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u"
273. Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u"
274. Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb"
275. Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm"
276. Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync"
277. Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga"
278. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd"
279. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd"
280. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0"
281. Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module"
282. Port Connectivity Checks: "c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge"
283. Port Connectivity Checks: "c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr"
284. Port Connectivity Checks: "c4e_dvp_core:u2|peridot_cam:cam"
285. Port Connectivity Checks: "c4e_dvp_core:u2"
286. Post-Synthesis Netlist Statistics for Top Partition
287. Elapsed Time Per Partition
288. Analysis & Synthesis Messages
289. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 11 04:13:06 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; dvp_capture                                 ;
; Top-level Entity Name              ; dvp_capture_top                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,020                                       ;
;     Total combinational functions  ; 3,045                                       ;
;     Dedicated logic registers      ; 2,530                                       ;
; Total registers                    ; 2546                                        ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 67,584                                      ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; dvp_capture_top    ; dvp_capture        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                   ; Library      ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; c4e_dvp_core/synthesis/c4e_dvp_core.v                                                                         ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v                                                                         ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_reset_controller.v                                                   ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_controller.v                                                   ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_reset_synchronizer.v                                                 ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_synchronizer.v                                                 ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v                                            ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v                                            ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter.v                          ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter.v                          ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv         ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv         ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux.sv                                   ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv                                                 ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv                                                 ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux.sv                                 ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux.sv                                   ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux.sv                                 ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_traffic_limiter.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_traffic_limiter.sv                                            ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v                                                     ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v                                                     ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router_001.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router_001.sv                                ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router.sv                                    ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv                                                ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv                                                ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                         ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_master_agent.sv                                               ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_agent.sv                                               ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_slave_translator.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_translator.sv                                           ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_master_translator.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_translator.sv                                          ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v                                            ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v                                            ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001.v                      ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001.v                      ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv     ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                  ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                  ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_avalon_st_clock_crosser.v                                            ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_clock_crosser.v                                            ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_std_synchronizer_nocut.v                                             ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_std_synchronizer_nocut.v                                             ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_width_adapter.sv                                              ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_width_adapter.sv                                              ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv                                          ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001.sv                               ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux.sv                                   ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001.sv                             ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux.sv                                 ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001.sv                               ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux.sv                                   ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001.sv                             ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux.sv                                 ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter.sv                                              ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter.sv                                              ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                         ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_004.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_004.sv                                ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_003.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_003.sv                                ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_001.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_001.sv                                ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router.sv                                    ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/peridot_vga.vhd                                                             ; yes             ; User VHDL File               ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd                                                             ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/peridot_vga_csr.vhd                                                         ; yes             ; User VHDL File               ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_csr.vhd                                                         ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd                                                         ; yes             ; User VHDL File               ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd                                                         ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd                                                     ; yes             ; User VHDL File               ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd                                                     ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd                                                       ; yes             ; User VHDL File               ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd                                                       ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/video_syncgen.vhd                                                           ; yes             ; User VHDL File               ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd                                                           ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd                                                                 ; yes             ; User VHDL File               ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd                                                                 ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v                                          ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v                                          ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001.v                    ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001.v                    ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0.sv ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter.v                        ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter.v                        ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv     ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv     ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/uart_module.v                                                               ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/uart_module.v                                                               ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                         ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                         ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                         ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                         ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v                                           ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v                                           ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sysid.v                                                        ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sysid.v                                                        ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v                                                        ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v                                                        ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/altera_avalon_mm_bridge.v                                                   ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_mm_bridge.v                                                   ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/c4e_dvp_core_led.v                                                          ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_led.v                                                          ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/peridot_cam.v                                                               ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.v                                                               ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/peridot_cam_avm.v                                                           ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avm.v                                                           ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/peridot_cam_avs.v                                                           ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avs.v                                                           ; c4e_dvp_core ;
; c4e_dvp_core/synthesis/submodules/peridot_cam_sccb.v                                                          ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_sccb.v                                                          ; c4e_dvp_core ;
; ip/pll/syspll.v                                                                                               ; yes             ; User Wizard-Generated File   ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/syspll.v                                                                                               ;              ;
; ip/pll/xgapll.v                                                                                               ; yes             ; User Wizard-Generated File   ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/xgapll.v                                                                                               ;              ;
; dvp_capture_top.v                                                                                             ; yes             ; User Verilog HDL File        ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v                                                                                             ;              ;
; altpll.tdf                                                                                                    ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altpll.tdf                                                                                           ;              ;
; aglobal201.inc                                                                                                ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/aglobal201.inc                                                                                       ;              ;
; stratix_pll.inc                                                                                               ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/stratix_pll.inc                                                                                      ;              ;
; stratixii_pll.inc                                                                                             ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                    ;              ;
; cycloneii_pll.inc                                                                                             ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                    ;              ;
; db/syspll_altpll.v                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v                                                                                            ;              ;
; db/xgapll_altpll.v                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/xgapll_altpll.v                                                                                            ;              ;
; dcfifo_mixed_widths.tdf                                                                                       ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                              ;              ;
; db/dcfifo_tid1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf                                                                                            ;              ;
; db/a_gray2bin_7ib.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/a_gray2bin_7ib.tdf                                                                                         ;              ;
; db/a_graycounter_677.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/a_graycounter_677.tdf                                                                                      ;              ;
; db/a_graycounter_1lc.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/a_graycounter_1lc.tdf                                                                                      ;              ;
; db/altsyncram_md11.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/altsyncram_md11.tdf                                                                                        ;              ;
; db/dffpipe_3dc.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_3dc.tdf                                                                                            ;              ;
; db/dffpipe_8d9.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_8d9.tdf                                                                                            ;              ;
; db/dffpipe_pe9.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_pe9.tdf                                                                                            ;              ;
; db/alt_synch_pipe_bpl.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_bpl.tdf                                                                                     ;              ;
; db/dffpipe_se9.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_se9.tdf                                                                                            ;              ;
; db/alt_synch_pipe_cpl.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_cpl.tdf                                                                                     ;              ;
; db/dffpipe_te9.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_te9.tdf                                                                                            ;              ;
; db/cmpr_o76.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/cmpr_o76.tdf                                                                                               ;              ;
; db/cntr_64e.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/cntr_64e.tdf                                                                                               ;              ;
; db/dcfifo_9ms1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_9ms1.tdf                                                                                            ;              ;
; db/a_graycounter_577.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/a_graycounter_577.tdf                                                                                      ;              ;
; db/a_graycounter_2lc.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/a_graycounter_2lc.tdf                                                                                      ;              ;
; db/altsyncram_dm31.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/altsyncram_dm31.tdf                                                                                        ;              ;
; db/alt_synch_pipe_dpl.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_dpl.tdf                                                                                     ;              ;
; db/dffpipe_ue9.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_ue9.tdf                                                                                            ;              ;
; db/alt_synch_pipe_epl.tdf                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_epl.tdf                                                                                     ;              ;
; db/dffpipe_ve9.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_ve9.tdf                                                                                            ;              ;
; db/cntr_54e.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/cntr_54e.tdf                                                                                               ;              ;
; lpm_mult.tdf                                                                                                  ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                         ;              ;
; lpm_add_sub.inc                                                                                               ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                      ;              ;
; multcore.inc                                                                                                  ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/multcore.inc                                                                                         ;              ;
; bypassff.inc                                                                                                  ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/bypassff.inc                                                                                         ;              ;
; altshift.inc                                                                                                  ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altshift.inc                                                                                         ;              ;
; db/mult_95o.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/mult_95o.tdf                                                                                               ;              ;
; altddio_out.tdf                                                                                               ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altddio_out.tdf                                                                                      ;              ;
; stratix_ddio.inc                                                                                              ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                     ;              ;
; cyclone_ddio.inc                                                                                              ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                     ;              ;
; lpm_mux.inc                                                                                                   ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;              ;
; stratix_lcell.inc                                                                                             ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                    ;              ;
; db/ddio_out_s9j.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/ddio_out_s9j.tdf                                                                                           ;              ;
; db/ddio_out_u6j.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/ddio_out_u6j.tdf                                                                                           ;              ;
; altsyncram.tdf                                                                                                ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;              ;
; stratix_ram_block.inc                                                                                         ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;              ;
; lpm_decode.inc                                                                                                ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;              ;
; a_rdenreg.inc                                                                                                 ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;              ;
; altrom.inc                                                                                                    ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altrom.inc                                                                                           ;              ;
; altram.inc                                                                                                    ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altram.inc                                                                                           ;              ;
; altdpram.inc                                                                                                  ; yes             ; Megafunction                 ; c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;              ;
; db/altsyncram_atg1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/altsyncram_atg1.tdf                                                                                        ;              ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,020                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 3045                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 1401                                                                            ;
;     -- 3 input functions                    ; 835                                                                             ;
;     -- <=2 input functions                  ; 809                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 2535                                                                            ;
;     -- arithmetic mode                      ; 510                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 2546                                                                            ;
;     -- Dedicated logic registers            ; 2530                                                                            ;
;     -- I/O registers                        ; 32                                                                              ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 80                                                                              ;
; Total memory bits                           ; 67584                                                                           ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 4                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 2                                                                               ;
;     -- PLLs                                 ; 2                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2175                                                                            ;
; Total fan-out                               ; 19605                                                                           ;
; Average fan-out                             ; 3.38                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                  ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |dvp_capture_top                                                                              ; 3045 (1)            ; 2530 (0)                  ; 67584       ; 4            ; 4       ; 0         ; 80   ; 0            ; |dvp_capture_top                                                                                                                                                                                                                     ; dvp_capture_top                              ; work         ;
;    |c4e_dvp_core:u2|                                                                          ; 3042 (0)            ; 2528 (0)                  ; 67584       ; 4            ; 4       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2                                                                                                                                                                                                     ; c4e_dvp_core                                 ; c4e_dvp_core ;
;       |altera_avalon_mm_bridge:peripheral_bridge|                                             ; 45 (45)             ; 119 (119)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge                                                                                                                                                           ; altera_avalon_mm_bridge                      ; c4e_dvp_core ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller_001                                                                                                                                                          ; altera_reset_controller                      ; c4e_dvp_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                               ; altera_reset_synchronizer                    ; c4e_dvp_core ;
;       |altera_reset_controller:rst_controller_002|                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller_002                                                                                                                                                          ; altera_reset_controller                      ; c4e_dvp_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                               ; altera_reset_synchronizer                    ; c4e_dvp_core ;
;       |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller                                                                                                                                                              ; altera_reset_controller                      ; c4e_dvp_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                   ; altera_reset_synchronizer                    ; c4e_dvp_core ;
;       |c4e_dvp_core_led:led|                                                                  ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_led:led                                                                                                                                                                                ; c4e_dvp_core_led                             ; c4e_dvp_core ;
;       |c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|                                      ; 1103 (0)            ; 872 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                    ; c4e_dvp_core_mm_interconnect_0               ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|                        ; 68 (68)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo                                                                                        ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|                          ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo                                                                                          ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                    ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                    ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                      ; 181 (181)           ; 184 (184)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                      ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                               ; 4 (0)               ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                               ; altera_avalon_st_handshake_clock_crosser     ; c4e_dvp_core ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 4 (4)               ; 72 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                      ; altera_avalon_st_clock_crosser               ; c4e_dvp_core ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ; altera_std_synchronizer_nocut                ; c4e_dvp_core ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ; altera_std_synchronizer_nocut                ; c4e_dvp_core ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                   ; 3 (0)               ; 94 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                   ; altera_avalon_st_handshake_clock_crosser     ; c4e_dvp_core ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 3 (3)               ; 94 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                          ; altera_avalon_st_clock_crosser               ; c4e_dvp_core ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer     ; altera_std_synchronizer_nocut                ; c4e_dvp_core ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer     ; altera_std_synchronizer_nocut                ; c4e_dvp_core ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                 ; 222 (0)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                 ; altera_merlin_burst_adapter                  ; c4e_dvp_core ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 222 (222)           ; 109 (109)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                 ; altera_merlin_burst_adapter_13_1             ; c4e_dvp_core ;
;          |altera_merlin_master_agent:cam_m1_agent|                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent                                                                                                            ; altera_merlin_master_agent                   ; c4e_dvp_core ;
;          |altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent|                           ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent                                                                                           ; altera_merlin_master_agent                   ; c4e_dvp_core ;
;          |altera_merlin_master_agent:vga_m1_agent|                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent                                                                                                            ; altera_merlin_master_agent                   ; c4e_dvp_core ;
;          |altera_merlin_master_translator:cam_m1_translator|                                  ; 77 (77)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator                                                                                                  ; altera_merlin_master_translator              ; c4e_dvp_core ;
;          |altera_merlin_master_translator:vga_m1_translator|                                  ; 75 (75)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator                                                                                                  ; altera_merlin_master_translator              ; c4e_dvp_core ;
;          |altera_merlin_slave_agent:peripheral_bridge_s0_agent|                               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent                                                                                               ; altera_merlin_slave_agent                    ; c4e_dvp_core ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                 ; altera_merlin_burst_uncompressor             ; c4e_dvp_core ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                           ; 49 (5)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                           ; altera_merlin_slave_agent                    ; c4e_dvp_core ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 44 (44)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                             ; altera_merlin_burst_uncompressor             ; c4e_dvp_core ;
;          |altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|                      ; 15 (15)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter                                                                                      ; altera_merlin_traffic_limiter                ; c4e_dvp_core ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                             ; 33 (33)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                             ; altera_merlin_width_adapter                  ; c4e_dvp_core ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                             ; 51 (51)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                             ; altera_merlin_width_adapter                  ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_cmd_demux:cmd_demux|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                 ; c4e_dvp_core_mm_interconnect_0_cmd_demux     ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                             ; 150 (140)           ; 7 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                             ; c4e_dvp_core_mm_interconnect_0_cmd_mux_001   ; c4e_dvp_core ;
;             |altera_merlin_arbitrator:arb|                                                    ; 10 (7)              ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                ; altera_merlin_arbitrator                     ; c4e_dvp_core ;
;                |altera_merlin_arb_adder:adder|                                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                  ; altera_merlin_arb_adder                      ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_router:router|                                       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router:router                                                                                                       ; c4e_dvp_core_mm_interconnect_0_router        ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_router_004:router_004|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_004:router_004                                                                                               ; c4e_dvp_core_mm_interconnect_0_router_004    ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                         ; c4e_dvp_core_mm_interconnect_0_rsp_demux_001 ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux|                                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                     ; c4e_dvp_core_mm_interconnect_0_rsp_mux       ; c4e_dvp_core ;
;       |c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|                                      ; 130 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1                                                                                                                                                    ; c4e_dvp_core_mm_interconnect_1               ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|                                        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo                                                                                                        ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                        ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                           ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                           ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|                                       ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo                                                                                                       ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_merlin_master_agent:peripheral_bridge_m0_agent|                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent                                                                                              ; altera_merlin_master_agent                   ; c4e_dvp_core ;
;          |altera_merlin_slave_agent:cam_s1_agent|                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent                                                                                                             ; altera_merlin_slave_agent                    ; c4e_dvp_core ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                ; altera_merlin_slave_agent                    ; c4e_dvp_core ;
;          |altera_merlin_slave_agent:vga_csr_agent|                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent                                                                                                            ; altera_merlin_slave_agent                    ; c4e_dvp_core ;
;          |altera_merlin_slave_translator:cam_s1_translator|                                   ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator                                                                                                   ; altera_merlin_slave_translator               ; c4e_dvp_core ;
;          |altera_merlin_slave_translator:led_s1_translator|                                   ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                   ; altera_merlin_slave_translator               ; c4e_dvp_core ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                      ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                      ; altera_merlin_slave_translator               ; c4e_dvp_core ;
;          |altera_merlin_slave_translator:vga_csr_translator|                                  ; 8 (8)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator                                                                                                  ; altera_merlin_slave_translator               ; c4e_dvp_core ;
;          |altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|                         ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter                                                                                         ; altera_merlin_traffic_limiter                ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_1_cmd_demux:cmd_demux|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                 ; c4e_dvp_core_mm_interconnect_1_cmd_demux     ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_1_router:router|                                       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router:router                                                                                                       ; c4e_dvp_core_mm_interconnect_1_router        ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux|                                     ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                     ; c4e_dvp_core_mm_interconnect_1_rsp_mux       ; c4e_dvp_core ;
;       |c4e_dvp_core_sdram:sdram|                                                              ; 277 (227)           ; 247 (157)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram                                                                                                                                                                            ; c4e_dvp_core_sdram                           ; c4e_dvp_core ;
;          |c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|    ; 50 (50)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module                                                                                            ; c4e_dvp_core_sdram_input_efifo_module        ; c4e_dvp_core ;
;       |c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|                                  ; 446 (0)             ; 266 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge                                                                                                                                                ; c4e_dvp_core_uart_to_avmm_bridge             ; c4e_dvp_core ;
;          |altera_avalon_packets_to_master:packets_to_master_0|                                ; 279 (0)             ; 149 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0                                                                                            ; altera_avalon_packets_to_master              ; c4e_dvp_core ;
;             |packets_to_master:p2m|                                                           ; 279 (279)           ; 149 (149)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m                                                                      ; packets_to_master                            ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:sc_fifo_0|                                                    ; 41 (41)             ; 28 (28)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0                                                                                                                ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;             |altsyncram:mem_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_atg1:auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated                                                            ; altsyncram_atg1                              ; work         ;
;          |altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|                            ; 16 (16)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0                                                                                        ; altera_avalon_st_bytes_to_packets            ; c4e_dvp_core ;
;          |altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|                            ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0                                                                                        ; altera_avalon_st_packets_to_bytes            ; c4e_dvp_core ;
;          |uart_to_bytes:uart_to_bytes_0|                                                      ; 80 (0)              ; 62 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0                                                                                                                  ; uart_to_bytes                                ; c4e_dvp_core ;
;             |uart_phy_rxd:u_rxd|                                                              ; 47 (47)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd                                                                                               ; uart_phy_rxd                                 ; c4e_dvp_core ;
;             |uart_phy_txd:u_txd|                                                              ; 33 (33)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd                                                                                               ; uart_phy_txd                                 ; c4e_dvp_core ;
;       |peridot_cam:cam|                                                                       ; 346 (13)            ; 343 (15)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam                                                                                                                                                                                     ; peridot_cam                                  ; c4e_dvp_core ;
;          |dcfifo_mixed_widths:u_fifo|                                                         ; 104 (0)             ; 136 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo                                                                                                                                                          ; dcfifo_mixed_widths                          ; work         ;
;             |dcfifo_tid1:auto_generated|                                                      ; 104 (20)            ; 136 (35)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated                                                                                                                               ; dcfifo_tid1                                  ; work         ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin|                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                               ; a_gray2bin_7ib                               ; work         ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin|                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                               ; a_gray2bin_7ib                               ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                  ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                   ; a_graycounter_1lc                            ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                  ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                   ; a_graycounter_677                            ; work         ;
;                |alt_synch_pipe_bpl:rs_dgwp|                                                   ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                    ; alt_synch_pipe_bpl                           ; work         ;
;                   |dffpipe_se9:dffpipe5|                                                      ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5                                                                               ; dffpipe_se9                                  ; work         ;
;                |alt_synch_pipe_cpl:ws_dgrp|                                                   ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                    ; alt_synch_pipe_cpl                           ; work         ;
;                   |dffpipe_te9:dffpipe8|                                                      ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8                                                                               ; dffpipe_te9                                  ; work         ;
;                |altsyncram_md11:fifo_ram|                                                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram                                                                                                      ; altsyncram_md11                              ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                      ; cmpr_o76                                     ; work         ;
;                |cmpr_o76:rdfull_eq_comp|                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cmpr_o76:rdfull_eq_comp                                                                                                       ; cmpr_o76                                     ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                       ; cmpr_o76                                     ; work         ;
;                |cntr_64e:cntr_b|                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b                                                                                                               ; cntr_64e                                     ; work         ;
;                |dffpipe_3dc:rdaclr|                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr                                                                                                            ; dffpipe_3dc                                  ; work         ;
;                |dffpipe_3dc:wraclr|                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr                                                                                                            ; dffpipe_3dc                                  ; work         ;
;                |dffpipe_8d9:rdfull_reg|                                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                        ; dffpipe_8d9                                  ; work         ;
;                |dffpipe_pe9:rs_brp|                                                           ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_brp                                                                                                            ; dffpipe_pe9                                  ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                           ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                            ; dffpipe_pe9                                  ; work         ;
;          |peridot_cam_avm:u_avm|                                                              ; 93 (93)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm                                                                                                                                                               ; peridot_cam_avm                              ; c4e_dvp_core ;
;          |peridot_cam_avs:u_csr|                                                              ; 136 (48)            ; 131 (66)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr                                                                                                                                                               ; peridot_cam_avs                              ; c4e_dvp_core ;
;             |peridot_cam_sccb:u_sccb|                                                         ; 88 (88)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb                                                                                                                                       ; peridot_cam_sccb                             ; c4e_dvp_core ;
;       |peridot_vga:vga|                                                                       ; 689 (15)            ; 562 (2)                   ; 32768       ; 4            ; 4       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga                                                                                                                                                                                     ; peridot_vga                                  ; c4e_dvp_core ;
;          |hdmi_tx:\gen_ser:u_ser|                                                             ; 253 (0)             ; 165 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser                                                                                                                                                              ; hdmi_tx                                      ; c4e_dvp_core ;
;             |hdmi_tx_pdiff_submodule:u_ser|                                                   ; 38 (38)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser                                                                                                                                ; hdmi_tx_pdiff_submodule                      ; c4e_dvp_core ;
;                |altddio_out:u_ddo_n|                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n                                                                                                            ; altddio_out                                  ; work         ;
;                   |ddio_out_u6j:auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated                                                                                ; ddio_out_u6j                                 ; work         ;
;                |altddio_out:u_ddo_p|                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p                                                                                                            ; altddio_out                                  ; work         ;
;                   |ddio_out_s9j:auto_generated|                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated                                                                                ; ddio_out_s9j                                 ; work         ;
;             |hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|                                     ; 75 (75)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u                                                                                                                  ; hdmi_tx_tmds_encoder_submodule               ; c4e_dvp_core ;
;             |hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|                                     ; 70 (70)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u                                                                                                                  ; hdmi_tx_tmds_encoder_submodule               ; c4e_dvp_core ;
;             |hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|                                     ; 70 (70)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u                                                                                                                  ; hdmi_tx_tmds_encoder_submodule               ; c4e_dvp_core ;
;          |peridot_vga_avm:u_avm|                                                              ; 122 (122)           ; 86 (86)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm                                                                                                                                                               ; peridot_vga_avm                              ; c4e_dvp_core ;
;          |peridot_vga_csr:u_csr|                                                              ; 52 (52)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr                                                                                                                                                               ; peridot_vga_csr                              ; c4e_dvp_core ;
;          |peridot_vga_pixel:u_pix|                                                            ; 195 (45)            ; 210 (36)                  ; 32768       ; 4            ; 4       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix                                                                                                                                                             ; peridot_vga_pixel                            ; c4e_dvp_core ;
;             |dcfifo_mixed_widths:u_fifo|                                                      ; 94 (0)              ; 133 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo                                                                                                                                  ; dcfifo_mixed_widths                          ; work         ;
;                |dcfifo_9ms1:auto_generated|                                                   ; 94 (15)             ; 133 (33)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated                                                                                                       ; dcfifo_9ms1                                  ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                       ; a_gray2bin_7ib                               ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                       ; a_gray2bin_7ib                               ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                               ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                           ; a_graycounter_2lc                            ; work         ;
;                   |a_graycounter_577:rdptr_g1p|                                               ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p                                                                           ; a_graycounter_577                            ; work         ;
;                   |alt_synch_pipe_dpl:rs_dgwp|                                                ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp                                                                            ; alt_synch_pipe_dpl                           ; work         ;
;                      |dffpipe_ue9:dffpipe12|                                                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12                                                      ; dffpipe_ue9                                  ; work         ;
;                   |alt_synch_pipe_epl:ws_dgrp|                                                ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp                                                                            ; alt_synch_pipe_epl                           ; work         ;
;                      |dffpipe_ve9:dffpipe15|                                                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15                                                      ; dffpipe_ve9                                  ; work         ;
;                   |altsyncram_dm31:fifo_ram|                                                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram                                                                              ; altsyncram_dm31                              ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                              ; cmpr_o76                                     ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                               ; cmpr_o76                                     ; work         ;
;                   |cntr_54e:cntr_b|                                                           ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b                                                                                       ; cntr_54e                                     ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr                                                                                    ; dffpipe_3dc                                  ; work         ;
;                   |dffpipe_3dc:wraclr|                                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr                                                                                    ; dffpipe_3dc                                  ; work         ;
;                   |dffpipe_8d9:wrfull_reg|                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_8d9:wrfull_reg                                                                                ; dffpipe_8d9                                  ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp                                                                                    ; dffpipe_pe9                                  ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp                                                                                    ; dffpipe_pe9                                  ; work         ;
;             |peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|                                       ; 56 (56)             ; 41 (41)                   ; 0           ; 4            ; 4       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb                                                                                                                   ; peridot_vga_yvu2rgb                          ; c4e_dvp_core ;
;                |lpm_mult:mul_b_u|                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u                                                                                                  ; lpm_mult                                     ; work         ;
;                   |mult_95o:auto_generated|                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated                                                                          ; mult_95o                                     ; work         ;
;                |lpm_mult:mul_g_u|                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u                                                                                                  ; lpm_mult                                     ; work         ;
;                   |mult_95o:auto_generated|                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated                                                                          ; mult_95o                                     ; work         ;
;                |lpm_mult:mul_g_v|                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v                                                                                                  ; lpm_mult                                     ; work         ;
;                   |mult_95o:auto_generated|                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated                                                                          ; mult_95o                                     ; work         ;
;                |lpm_mult:mul_r_v|                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v                                                                                                  ; lpm_mult                                     ; work         ;
;                   |mult_95o:auto_generated|                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated                                                                          ; mult_95o                                     ; work         ;
;          |video_syncgen:u_sync|                                                               ; 52 (52)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync                                                                                                                                                                ; video_syncgen                                ; c4e_dvp_core ;
;    |syspll:u0|                                                                                ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|syspll:u0                                                                                                                                                                                                           ; syspll                                       ; work         ;
;       |altpll:altpll_component|                                                               ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|syspll:u0|altpll:altpll_component                                                                                                                                                                                   ; altpll                                       ; work         ;
;          |syspll_altpll:auto_generated|                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                      ; syspll_altpll                                ; work         ;
;    |xgapll:u1|                                                                                ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|xgapll:u1                                                                                                                                                                                                           ; xgapll                                       ; work         ;
;       |altpll:altpll_component|                                                               ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|xgapll:u1|altpll:altpll_component                                                                                                                                                                                   ; altpll                                       ; work         ;
;          |xgapll_altpll:auto_generated|                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dvp_capture_top|xgapll:u1|altpll:altpll_component|xgapll_altpll:auto_generated                                                                                                                                                      ; xgapll_altpll                                ; work         ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 1024         ; 32           ; 32768 ; None ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 2048         ; 16           ; 32768 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                               ; IP Include File   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; ALTPLL                                   ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|syspll:u0                                                                                                                                                                                                                                    ; ip/pll/syspll.v   ;
; Altera ; ALTPLL                                   ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|xgapll:u1                                                                                                                                                                                                                                    ; ip/pll/xgapll.v   ;
; N/A    ; Qsys                                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2                                                                                                                                                                                                                              ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_pio                        ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_led:led                                                                                                                                                                                                         ; c4e_dvp_core.qsys ;
; Altera ; altera_mm_interconnect                   ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                             ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                         ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                  ; c4e_dvp_core.qsys ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0             ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_master_agent               ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent                                                                                                                                     ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_master_translator          ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator                                                                                                                           ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                  ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                  ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                              ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                            ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                        ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent                                                                                                                        ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo                                                                                                                 ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo                                                                                                                   ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator                                                                                                              ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router:router                                                                                                                                ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_001:router_001                                                                                                                        ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_001:router_002                                                                                                                        ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_003:router_003                                                                                                                        ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_004:router_004                                                                                                                        ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                  ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                              ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                    ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                             ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                               ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_width_adapter              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_width_adapter              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_master_agent               ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent                                                                                                                    ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter                                                                                                               ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_master_translator          ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avmm_bridge_avm_translator                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_master_agent               ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent                                                                                                                                     ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_master_translator          ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator                                                                                                                           ; c4e_dvp_core.qsys ;
; Altera ; altera_mm_interconnect                   ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                             ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                         ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                     ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                     ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                     ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent                                                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo                                                                                                                                 ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator                                                                                                                            ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                              ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent                                                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                 ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                            ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_master_agent               ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent                                                                                                                       ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter                                                                                                                  ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_master_translator          ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator                                                                                                             ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router:router                                                                                                                                ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_001                                                                                                                        ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_002                                                                                                                        ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_003                                                                                                                        ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_004                                                                                                                        ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                          ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                      ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                              ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                         ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                    ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                               ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent                                                                                                                                     ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo                                                                                                                                ; c4e_dvp_core.qsys ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator                                                                                                                           ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_mm_bridge                  ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge                                                                                                                                                                                    ; c4e_dvp_core.qsys ;
; Altera ; altera_reset_controller                  ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller                                                                                                                                                                                       ; c4e_dvp_core.qsys ;
; Altera ; altera_reset_controller                  ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller_001                                                                                                                                                                                   ; c4e_dvp_core.qsys ;
; Altera ; altera_reset_controller                  ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller_002                                                                                                                                                                                   ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram                                                                                                                                                                                                     ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sysid:sysid                                                                                                                                                                                                     ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter:avalon_st_adapter                                                                                                    ; c4e_dvp_core.qsys ;
; Altera ; channel_adapter                          ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter:avalon_st_adapter|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0:channel_adapter_0             ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001:avalon_st_adapter_001                                                                                            ; c4e_dvp_core.qsys ;
; Altera ; channel_adapter                          ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001:avalon_st_adapter_001|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0 ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_packets_to_master          ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0                                                                                                                     ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0                                                                                                                                         ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets        ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0                                                                                                                 ; c4e_dvp_core.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes        ; 20.1    ; N/A          ; N/A          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0                                                                                                                 ; c4e_dvp_core.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state                                                                             ;
+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+----------------+
; Name                 ; avm_state.LINE_LOOP ; avm_state.READ_DATA ; avm_state.READ_ISSUE ; avm_state.READ_START ; avm_state.READ_SETUP ; avm_state.LINE_INIT ; avm_state.IDLE ;
+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+----------------+
; avm_state.IDLE       ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0              ;
; avm_state.LINE_INIT  ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                   ; 1              ;
; avm_state.READ_SETUP ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                   ; 1              ;
; avm_state.READ_START ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                   ; 1              ;
; avm_state.READ_ISSUE ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                   ; 1              ;
; avm_state.READ_DATA  ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                   ; 1              ;
; avm_state.LINE_LOOP  ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 1              ;
+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+----------------------+--------------------+---------------------+----------------------+---------------------+---------------------+----------------------+-------------------+---------------------+----------------------+---------------------+---------------------+----------------------+----------------+---------------------+---------------------+----------------------+----------------+---------------+-------------------+-----------------+----------------+------------------+-----------------+---------------------+
; Name                 ; areastate.RIGHTBAND6 ; areastate.BLUELAMP ; areastate.LEFTBAND6 ; areastate.RIGHTBAND5 ; areastate.GREENLAMP ; areastate.LEFTBAND5 ; areastate.RIGHTBAND4 ; areastate.REDLAMP ; areastate.LEFTBAND4 ; areastate.RIGHTBAND3 ; areastate.WHITELAMP ; areastate.LEFTBAND3 ; areastate.RIGHTBAND2 ; areastate.GRAY ; areastate.FULLWHITE ; areastate.LEFTBAND2 ; areastate.RIGHTBAND1 ; areastate.BLUE ; areastate.RED ; areastate.MAGENTA ; areastate.GREEN ; areastate.CYAN ; areastate.YELLOW ; areastate.WHITE ; areastate.LEFTBAND1 ;
+----------------------+----------------------+--------------------+---------------------+----------------------+---------------------+---------------------+----------------------+-------------------+---------------------+----------------------+---------------------+---------------------+----------------------+----------------+---------------------+---------------------+----------------------+----------------+---------------+-------------------+-----------------+----------------+------------------+-----------------+---------------------+
; areastate.LEFTBAND1  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                   ;
; areastate.WHITE      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 1               ; 1                   ;
; areastate.YELLOW     ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 1                ; 0               ; 1                   ;
; areastate.CYAN       ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 1              ; 0                ; 0               ; 1                   ;
; areastate.GREEN      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 1               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.MAGENTA    ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 1                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RED        ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 1             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.BLUE       ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 1              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND1 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 1                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND2  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 1                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.FULLWHITE  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 1                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.GRAY       ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 1              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND2 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 1                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND3  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 1                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.WHITELAMP  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 1                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND3 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 1                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND4  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 1                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.REDLAMP    ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 1                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND4 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 1                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND5  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 1                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.GREENLAMP  ; 0                    ; 0                  ; 0                   ; 0                    ; 1                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND5 ; 0                    ; 0                  ; 0                   ; 1                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND6  ; 0                    ; 0                  ; 1                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.BLUELAMP   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND6 ; 1                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
+----------------------+----------------------+--------------------+---------------------+----------------------+---------------------+---------------------+----------------------+-------------------+---------------------+----------------------+---------------------+---------------------+----------------------+----------------+---------------------+---------------------+----------------------+----------------+---------------+-------------------+-----------------+----------------+------------------+-----------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state                                                                                                                                                            ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next             ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state                                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                   ;
+------------+------------+------------+------------+------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                            ;
+------------+------------+------------+------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg                                                                     ;
+-------------------------------+-------------------------------+--------------------------+--------------------------+-------------------------+-------------------------+
; Name                          ; avmstate_reg.STATE_BURSTWRITE ; avmstate_reg.STATE_START ; avmstate_reg.STATE_SETUP ; avmstate_reg.STATE_IDLE ; avmstate_reg.STATE_LOOP ;
+-------------------------------+-------------------------------+--------------------------+--------------------------+-------------------------+-------------------------+
; avmstate_reg.STATE_IDLE       ; 0                             ; 0                        ; 0                        ; 0                       ; 0                       ;
; avmstate_reg.STATE_SETUP      ; 0                             ; 0                        ; 1                        ; 1                       ; 0                       ;
; avmstate_reg.STATE_START      ; 0                             ; 1                        ; 0                        ; 1                       ; 0                       ;
; avmstate_reg.STATE_BURSTWRITE ; 1                             ; 0                        ; 0                        ; 1                       ; 0                       ;
; avmstate_reg.STATE_LOOP       ; 0                             ; 0                        ; 0                        ; 1                       ; 1                       ;
+-------------------------------+-------------------------------+--------------------------+--------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg ;
+----------------------------+----------------------------+----------------------------+--------------------------------------+
; Name                       ; state_io_reg.STATE_IO_HOLD ; state_io_reg.STATE_IO_SET1 ; state_io_reg.STATE_IO_SET0           ;
+----------------------------+----------------------------+----------------------------+--------------------------------------+
; state_io_reg.STATE_IO_HOLD ; 0                          ; 0                          ; 0                                    ;
; state_io_reg.STATE_IO_SET0 ; 1                          ; 0                          ; 1                                    ;
; state_io_reg.STATE_IO_SET1 ; 1                          ; 1                          ; 0                                    ;
+----------------------------+----------------------------+----------------------------+--------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg                                        ;
+-----------------------+----------------------+----------------------+---------------------+-----------------------+----------------------+----------------------+
; Name                  ; state_reg.STATE_WAIT ; state_reg.STATE_STOP ; state_reg.STATE_BIT ; state_reg.STATE_START ; state_reg.STATE_IDLE ; state_reg.STATE_DONE ;
+-----------------------+----------------------+----------------------+---------------------+-----------------------+----------------------+----------------------+
; state_reg.STATE_IDLE  ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ;
; state_reg.STATE_START ; 0                    ; 0                    ; 0                   ; 1                     ; 1                    ; 0                    ;
; state_reg.STATE_BIT   ; 0                    ; 0                    ; 1                   ; 0                     ; 1                    ; 0                    ;
; state_reg.STATE_STOP  ; 0                    ; 1                    ; 0                   ; 0                     ; 1                    ; 0                    ;
; state_reg.STATE_WAIT  ; 1                    ; 0                    ; 0                   ; 0                     ; 1                    ; 0                    ;
; state_reg.STATE_DONE  ; 0                    ; 0                    ; 0                   ; 0                     ; 1                    ; 1                    ;
+-----------------------+----------------------+----------------------+---------------------+-----------------------+----------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                                                                                          ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]                                                                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                                                                                           ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                                                                                           ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                                                                                           ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                                                                                           ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                    ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                    ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[10]                                                  ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[10]                                                  ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[9]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[8]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[7]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[6]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[5]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[4]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[3]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[2]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[1]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15|dffe16a[0]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                                                                           ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                                                                            ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                                                                             ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[10]                                                  ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[8]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[9]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[6]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[7]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[4]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[5]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[2]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[3]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[0]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe14a[1]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[10]                                                  ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[8]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[9]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[6]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[7]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[4]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[5]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[2]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[3]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[0]                                                   ; yes                                                              ; yes                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a[1]                                                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 162                                                                                                                                                                                  ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4..31]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[7,9,10,14,22,26..28]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,77..84,96]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,77..84,96]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..11]                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0..2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91,93]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1,2]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_beginbursttransfer                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|c_reg[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|c_reg[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[2,3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[8]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_addr[5]                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][66]                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][65]                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][66]                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][66]                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][65]                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][66]                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][65]                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|last_dest_id[1]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][95]                                                                                              ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][96]                                                                                              ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[8,9]                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[7]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[6]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[5]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[4]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[2]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[0,1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[8,9]                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[7]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[6]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[5]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[4]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[2]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[0,1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..10]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][66]                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][65]                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][66]                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][65]                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][66]                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][65]                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][66]                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][65]                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                      ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                     ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                   ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                    ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..10]                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0..2]                                                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][96]                                                                                              ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][95]                                                                                              ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_varchannel                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[10]                                                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10]                                                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[10]                                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[10]                                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[1]                                                                                     ; Merged with c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[2]                                                                               ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[2]                                                                                     ; Merged with c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[3]                                                                               ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[3]                                                                                     ; Merged with c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[4]                                                                               ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[4]                                                                                     ; Merged with c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[5]                                                                               ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[5]                                                                                     ; Merged with c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[6]                                                                               ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[6]                                                                                     ; Merged with c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[7]                                                                               ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[7]                                                                                     ; Merged with c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                               ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                 ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][46]                                                                                                            ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][53]                                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][52]                                                                                                            ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][53]                                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][52]                                                                                                            ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][53]                                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][46]                                                                                                            ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][53]                                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][52]                                                                                                           ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][53]                                                                                                     ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][46]                                                                                                           ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][53]                                                                                                     ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][52]                                                                                               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][53]                                                                                         ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][46]                                                                                               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][53]                                                                                         ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[8,17]                                                                               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31]                                                                           ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1..3,5,6,11..13,15,18..20,23..25]                                                   ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                           ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]             ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|last_channel[1]                                                                                     ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|last_dest_id[0]                                                                               ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][83]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][81]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][77]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][80]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][82]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][74]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][79]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][78]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                        ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[0..7]                                                                                                                  ; Merged with c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]                                                                                                               ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_addr[0..4,6..11]                                                                                                                                                                        ; Merged with c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_addr[12]                                                                                                                                                                          ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|ctsin_reg[0]                                                                                                 ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold            ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][93]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|waitrequest_reset_override                                                                                       ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                       ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|waitrequest_reset_override                                                                                      ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]          ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]  ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sel_dly_reg[1]                                                                                                                  ; Merged with c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                            ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sel_dly_reg[1]                                                                                                                  ; Merged with c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                            ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sel_dly_reg[0]                                                                                                                  ; Merged with c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0]                                                                                                            ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sel_dly_reg[0]                                                                                                                  ; Merged with c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0]                                                                                                            ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][91]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][93]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][52]                                                                                               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][46]                                                                                         ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                               ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][46]                                                                                         ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][52]                                                                                                           ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][46]                                                                                                     ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][53]                                                                                                           ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][46]                                                                                                     ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52]                                                                                                            ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][46]                                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][53]                                                                                                            ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][46]                                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][52]                                                                                                            ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][46]                                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][53]                                                                                                            ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][46]                                                                                                      ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sel_reg[1]                                                                                                                      ; Merged with c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                                                                ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sel_reg[1]                                                                                                                      ; Merged with c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                                                                ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sel_reg[0]                                                                                                                      ; Merged with c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[0]                                                                                                                ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sel_reg[0]                                                                                                                      ; Merged with c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[0]                                                                                                                ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][91]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][93]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][74]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][75]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][77]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][78]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][79]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][80]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][81]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][82]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][83]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][84]                                                                                              ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][91]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][93]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][91]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][93]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4,16,21,29]                                                                         ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                            ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][91]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][93]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][91]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][93]                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent|hold_waitrequest                                                                                                          ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent|hold_waitrequest                                                                                                    ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][53]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][53]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][53]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][53]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|channel_needs_esc                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][46]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][46]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][46]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][46]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..11]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|channel_escaped                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..10] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|s_reg[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|s_reg[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|s_reg[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[9]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[8]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[7]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[5,6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[2..4]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[0,1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[9]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[8]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[7]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[5,6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[2..4]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[0,1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[9]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[8]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[7]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[5,6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[2..4]                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[0,1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[0,1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[0,1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]            ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]          ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][54]                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][54]                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][54]                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                      ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                     ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                                              ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_burstcount[0]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_burstcount[0]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burst_stalled                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][82]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][82]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][82]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][82]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state~20                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state~21                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state~22                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state~23                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next~9                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next~10                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next~13                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next~14                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next~16                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next~4                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next~5                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next~6                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state~14                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state~15                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state~16                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg~9                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg~10                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg~12                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg~13                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg~8                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg~9                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg~10                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg~8                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg~9                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg~10                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg~12                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.LEFTBAND1                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.WHITE                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.YELLOW                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.CYAN                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.GREEN                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.MAGENTA                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.RED                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.BLUE                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.RIGHTBAND1                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.LEFTBAND2                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.FULLWHITE                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.GRAY                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.RIGHTBAND2                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.LEFTBAND3                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.WHITELAMP                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.RIGHTBAND3                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.LEFTBAND4                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.REDLAMP                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.RIGHTBAND4                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.LEFTBAND5                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.GREENLAMP                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.RIGHTBAND5                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.LEFTBAND6                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.BLUELAMP                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|areastate.RIGHTBAND6                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                             ; Merged with c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                      ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[29..31]                                                                     ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25..31]   ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31]                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[30]                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29]                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28]                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]           ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                                                                            ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|topaddr_out_reg[25..31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[25..31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|address_reg[25..31]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                              ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineaddr_reg[25..31]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 838                                                                                                                                                                                            ;                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                           ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                      ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                   ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                   ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                   ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                   ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[10],                                                                               ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[7],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                        ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31] ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],    ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],        ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],        ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],        ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],        ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28],                                                                                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],        ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],        ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25],                                                                                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[25],                                                                                                                                                              ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[26],                                                                                                                                                              ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[27],                                                                                                                                                              ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[28],                                                                                                                                                              ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[29],                                                                                                                                                              ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[30],                                                                                                                                                              ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[31],                                                                                                                                                              ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineaddr_reg[25],                                                                                                                                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineaddr_reg[26],                                                                                                                                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineaddr_reg[27],                                                                                                                                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineaddr_reg[28],                                                                                                                                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineaddr_reg[29],                                                                                                                                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineaddr_reg[30],                                                                                                                                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineaddr_reg[31]                                                                                                                                                           ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]           ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[10], ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[31],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[30],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[29],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31],                                                                                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[30],                                                                                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29],                                                                                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]         ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68],                                                                                           ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                           ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                            ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                            ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                            ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                            ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                            ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                            ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_burstcount[0]                                                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|s_reg[3]                                                                                                                  ; Stuck at GND                   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[9],                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[8],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[7],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[6],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[5],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[4],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[3],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[2],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[1],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[0]                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|s_reg[3]                                                                                                                  ; Stuck at GND                   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[9],                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[8],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[7],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[6],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[5],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[4],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[3],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[2],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[1],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[0]                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|c_reg[3]                                                                                                                  ; Stuck at GND                   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[9],                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[8],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[7],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[6],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[5],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[4],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[3],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[2],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[1],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[0]                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|c_reg[3]                                                                                                                  ; Stuck at GND                   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[9],                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[8],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[7],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[6],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[5],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[4],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[3],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[2],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[1],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[0]                                                                                                                   ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|s_reg[3]                                                                                                                  ; Stuck at GND                   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[9],                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[8],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[7],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[6],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[5],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[4],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[3],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[2],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[1],                                                                                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[0]                                                                                                                   ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                         ;
;                                                                                                                                                                                                                              ; due to stuck port clock_enable ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                           ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                    ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48],                                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][53]                                                                                                      ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][46],                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                           ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][53]                                                                                                      ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][46],                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                          ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                           ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][53]                                                                                                     ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][46],                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][53]                                                                                         ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][46],                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                             ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                             ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                             ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                              ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84],                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                            ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][95]                                                                                        ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95],                                                  ;
;                                                                                                                                                                                                                              ;                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][95]                                                                                            ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[1]                                                                               ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag,                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                           ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]          ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[8]                                                                               ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|channel_escaped                                                                                     ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][66]                                                                                                      ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][66]                                                                                                          ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][65]                                                                                                          ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][66]                                                                                                      ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][66]                                                                                                          ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][65]                                                                                                          ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][66]                                                                                                     ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][66]                                                                                                         ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][65]                                                                                                     ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][65]                                                                                                         ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][66]                                                                                         ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][66]                                                                                             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][65]                                                                                         ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][65]                                                                                             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][96]                                                                                        ; Lost Fanouts                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][96]                                                                                            ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[96]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[96]                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]          ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[0]                                                                               ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                                         ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][82]                                                                                                     ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][82]                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                      ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][82]                                                                                                      ; Stuck at GND                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][82]                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                                                                ; Stuck at GND                   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                                ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2530  ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 300   ;
; Number of registers using Asynchronous Clear ; 1710  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1539  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                        ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]                                                                                                                        ; 1       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]                                                                                                                        ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                                                                        ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]                                                                                                                        ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                        ; 2       ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; 888     ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[2]                                                                                                                        ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[1]                                                                                                                        ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[0]                                                                                                                        ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_addr[12]                                                                                                                      ; 12      ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_counter[14]                                                                                                             ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_counter[11]                                                                                                             ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_counter[10]                                                                                                             ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_counter[9]                                                                                                              ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_counter[5]                                                                                                              ; 2       ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; 1       ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; 468     ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                                  ; 11      ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|cout_reg                                                                                   ; 1       ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|dout_reg                                                                                   ; 1       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[0]                                         ; 1       ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]                                                                ; 3       ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]                                                                ; 2       ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]                                                                ; 3       ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]                                                                ; 2       ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]                                                                ; 3       ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]                                                                ; 2       ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; 1       ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent|hold_waitrequest                                                ; 9       ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent|hold_waitrequest                               ; 3       ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                        ; 43      ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                  ; 3       ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                 ; 1       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[1]                                         ; 1       ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; 2       ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; 3       ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 3       ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; 71      ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                           ; 3       ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_waitrequest                                                                                             ; 5       ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                 ; 1       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[2]                                         ; 1       ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; 3       ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; 4       ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; 4       ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; 4       ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; 4       ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; 1       ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                   ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[3]                                         ; 1       ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; 1       ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                                      ; 5       ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                             ; 7       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; 7       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|empty                                                               ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[4]                                         ; 1       ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[2]                                                                                                     ; 3       ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                                     ; 4       ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                ; 4       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; 4       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[2]                                       ; 6       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[5]                                         ; 1       ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[0]                                                                                                     ; 1       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                       ; 3       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[6]                                         ; 1       ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|done_reg                                                                                                           ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]                                       ; 1       ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                                          ; 1       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[7]                                         ; 1       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                  ; 1       ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|camreset_reg                                                                                                       ; 2       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[8]                                         ; 1       ;
; Total number of inverted registers = 72                                                                                                                                  ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                   ; Megafunction                                                                                                   ; Type ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|internal_out_payload[0..7] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[5]                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg[3]                                                                                               ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[11]                                                                                               ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[25]                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[4]                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[1]                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[3]                                                                                                                                                             ;
; 4:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[10]                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[1]                                                                                               ;
; 4:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[8]                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|bout_reg[4]                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|gout_reg[3]                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|rout_reg[6]                                                                                                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[8]                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|bitcount_reg[0]                                                                                               ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[10]                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|unshifted_byteenable[0]                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                                 ;
; 5:1                ; 23 bits   ; 69 LEs        ; 23 LEs               ; 46 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineaddr_reg[30]                                                                                                                                                              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[5]                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[5]                                                                                                                                                                ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|address_reg[26]                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[28]                                                                                                                                        ;
; 5:1                ; 19 bits   ; 57 LEs        ; 19 LEs               ; 38 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|bitcount[0]                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]                                                                                                                                                                                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[9]                                                                                                                                                                ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[3]                                                                                                                                                             ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[4]                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[12]                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[2]                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]                                                                                                                                                                                  ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|divcount[5]                                                                                                                                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[15]                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[15]                                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]                                                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|out_data[7]                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]                                                                                                                                                                                  ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|active_data[5]                                                                                                                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                                      ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[6]                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|txd_reg[1]                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router:router|src_data[67]                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|Add16                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|Add16                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|Add16                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|Selector50                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|Selector3                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|Selector1                                                                                                                                                                     ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; No         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|Selector4                                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|Selector35                                                                                                                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|Selector0                                                                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|Selector28                                                                                                                                                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state                                                                                ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state                                                                                ;
; 18:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|Selector7                                                                                                                                                                      ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; No         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|Selector2                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam ;
+---------------------+-------+------+-------------------+
; Assignment          ; Value ; From ; To                ;
+---------------------+-------+------+-------------------+
; FAST_INPUT_REGISTER ; ON    ; -    ; camvsync_reg      ;
; FAST_INPUT_REGISTER ; ON    ; -    ; camhref_reg       ;
; FAST_INPUT_REGISTER ; ON    ; -    ; camdata_reg[0]    ;
; FAST_INPUT_REGISTER ; ON    ; -    ; camdata_reg[1]    ;
; FAST_INPUT_REGISTER ; ON    ; -    ; camdata_reg[2]    ;
; FAST_INPUT_REGISTER ; ON    ; -    ; camdata_reg[3]    ;
; FAST_INPUT_REGISTER ; ON    ; -    ; camdata_reg[4]    ;
; FAST_INPUT_REGISTER ; ON    ; -    ; camdata_reg[5]    ;
; FAST_INPUT_REGISTER ; ON    ; -    ; camdata_reg[6]    ;
; FAST_INPUT_REGISTER ; ON    ; -    ; camdata_reg[7]    ;
+---------------------+-------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                    ;
+---------------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                     ;
+---------------------------------------+-------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram ;
+-----------------------------+-------+------+--------------------+
; Assignment                  ; Value ; From ; To                 ;
+-----------------------------+-------+------+--------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0    ;
+-----------------------------+-------+------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                            ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser ;
+---------------------------+-------+------+------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                               ;
+---------------------------+-------+------+------------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; data_n_reg[0]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_n_reg[0]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_n_reg[1]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_n_reg[1]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_n_reg[2]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_n_reg[2]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_n_reg[3]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_n_reg[3]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_n_reg[4]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_n_reg[4]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_n_reg[5]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_n_reg[5]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_n_reg[6]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_n_reg[6]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_n_reg[7]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_n_reg[7]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[0]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[0]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[1]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[1]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[2]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[2]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[3]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[3]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[4]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[4]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[5]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[5]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[6]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[6]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[7]                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[7]                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[0]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[0]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[1]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[1]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[2]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[2]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[3]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[3]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[4]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[4]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[5]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[5]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[6]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[6]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[7]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[7]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[8]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[8]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[9]                                                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[9]                                                       ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[10]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[10]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[11]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[11]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[12]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[12]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[13]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[13]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[14]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[14]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[15]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[15]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[16]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[16]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[17]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[17]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[18]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[18]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[19]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[19]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[20]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[20]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[21]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[21]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[22]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[22]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[23]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[23]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[24]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[24]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[25]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[25]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[26]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[26]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[27]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[27]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[28]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[28]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[29]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[29]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[30]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[30]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[31]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[31]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[32]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[32]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[33]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[33]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[34]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[34]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[35]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[35]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[36]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[36]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[37]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[37]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[38]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[38]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[39]                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[39]                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; start_reg[0]                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; start_reg[0]                                                     ;
; PRESERVE_REGISTER         ; on    ; -    ; start_reg[1]                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; start_reg[1]                                                     ;
; PRESERVE_REGISTER         ; on    ; -    ; start_reg[2]                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; start_reg[2]                                                     ;
; PRESERVE_REGISTER         ; on    ; -    ; start_reg[3]                                                     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; start_reg[3]                                                     ;
+---------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux_001:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syspll:u0|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------+
; Parameter Name                ; Value                    ; Type                ;
+-------------------------------+--------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped             ;
; PLL_TYPE                      ; AUTO                     ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=syspll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped             ;
; LOCK_HIGH                     ; 1                        ; Untyped             ;
; LOCK_LOW                      ; 1                        ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped             ;
; SKIP_VCO                      ; OFF                      ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped             ;
; BANDWIDTH                     ; 0                        ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped             ;
; DOWN_SPREAD                   ; 0                        ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 12                       ; Signed Integer      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 2                        ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK3_DIVIDE_BY                ; 25                       ; Signed Integer      ;
; CLK2_DIVIDE_BY                ; 2                        ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK0_PHASE_SHIFT              ; -3250                    ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped             ;
; DPA_DIVIDER                   ; 0                        ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped             ;
; VCO_MIN                       ; 0                        ; Untyped             ;
; VCO_MAX                       ; 0                        ; Untyped             ;
; VCO_CENTER                    ; 0                        ; Untyped             ;
; PFD_MIN                       ; 0                        ; Untyped             ;
; PFD_MAX                       ; 0                        ; Untyped             ;
; M_INITIAL                     ; 0                        ; Untyped             ;
; M                             ; 0                        ; Untyped             ;
; N                             ; 1                        ; Untyped             ;
; M2                            ; 1                        ; Untyped             ;
; N2                            ; 1                        ; Untyped             ;
; SS                            ; 1                        ; Untyped             ;
; C0_HIGH                       ; 0                        ; Untyped             ;
; C1_HIGH                       ; 0                        ; Untyped             ;
; C2_HIGH                       ; 0                        ; Untyped             ;
; C3_HIGH                       ; 0                        ; Untyped             ;
; C4_HIGH                       ; 0                        ; Untyped             ;
; C5_HIGH                       ; 0                        ; Untyped             ;
; C6_HIGH                       ; 0                        ; Untyped             ;
; C7_HIGH                       ; 0                        ; Untyped             ;
; C8_HIGH                       ; 0                        ; Untyped             ;
; C9_HIGH                       ; 0                        ; Untyped             ;
; C0_LOW                        ; 0                        ; Untyped             ;
; C1_LOW                        ; 0                        ; Untyped             ;
; C2_LOW                        ; 0                        ; Untyped             ;
; C3_LOW                        ; 0                        ; Untyped             ;
; C4_LOW                        ; 0                        ; Untyped             ;
; C5_LOW                        ; 0                        ; Untyped             ;
; C6_LOW                        ; 0                        ; Untyped             ;
; C7_LOW                        ; 0                        ; Untyped             ;
; C8_LOW                        ; 0                        ; Untyped             ;
; C9_LOW                        ; 0                        ; Untyped             ;
; C0_INITIAL                    ; 0                        ; Untyped             ;
; C1_INITIAL                    ; 0                        ; Untyped             ;
; C2_INITIAL                    ; 0                        ; Untyped             ;
; C3_INITIAL                    ; 0                        ; Untyped             ;
; C4_INITIAL                    ; 0                        ; Untyped             ;
; C5_INITIAL                    ; 0                        ; Untyped             ;
; C6_INITIAL                    ; 0                        ; Untyped             ;
; C7_INITIAL                    ; 0                        ; Untyped             ;
; C8_INITIAL                    ; 0                        ; Untyped             ;
; C9_INITIAL                    ; 0                        ; Untyped             ;
; C0_MODE                       ; BYPASS                   ; Untyped             ;
; C1_MODE                       ; BYPASS                   ; Untyped             ;
; C2_MODE                       ; BYPASS                   ; Untyped             ;
; C3_MODE                       ; BYPASS                   ; Untyped             ;
; C4_MODE                       ; BYPASS                   ; Untyped             ;
; C5_MODE                       ; BYPASS                   ; Untyped             ;
; C6_MODE                       ; BYPASS                   ; Untyped             ;
; C7_MODE                       ; BYPASS                   ; Untyped             ;
; C8_MODE                       ; BYPASS                   ; Untyped             ;
; C9_MODE                       ; BYPASS                   ; Untyped             ;
; C0_PH                         ; 0                        ; Untyped             ;
; C1_PH                         ; 0                        ; Untyped             ;
; C2_PH                         ; 0                        ; Untyped             ;
; C3_PH                         ; 0                        ; Untyped             ;
; C4_PH                         ; 0                        ; Untyped             ;
; C5_PH                         ; 0                        ; Untyped             ;
; C6_PH                         ; 0                        ; Untyped             ;
; C7_PH                         ; 0                        ; Untyped             ;
; C8_PH                         ; 0                        ; Untyped             ;
; C9_PH                         ; 0                        ; Untyped             ;
; L0_HIGH                       ; 1                        ; Untyped             ;
; L1_HIGH                       ; 1                        ; Untyped             ;
; G0_HIGH                       ; 1                        ; Untyped             ;
; G1_HIGH                       ; 1                        ; Untyped             ;
; G2_HIGH                       ; 1                        ; Untyped             ;
; G3_HIGH                       ; 1                        ; Untyped             ;
; E0_HIGH                       ; 1                        ; Untyped             ;
; E1_HIGH                       ; 1                        ; Untyped             ;
; E2_HIGH                       ; 1                        ; Untyped             ;
; E3_HIGH                       ; 1                        ; Untyped             ;
; L0_LOW                        ; 1                        ; Untyped             ;
; L1_LOW                        ; 1                        ; Untyped             ;
; G0_LOW                        ; 1                        ; Untyped             ;
; G1_LOW                        ; 1                        ; Untyped             ;
; G2_LOW                        ; 1                        ; Untyped             ;
; G3_LOW                        ; 1                        ; Untyped             ;
; E0_LOW                        ; 1                        ; Untyped             ;
; E1_LOW                        ; 1                        ; Untyped             ;
; E2_LOW                        ; 1                        ; Untyped             ;
; E3_LOW                        ; 1                        ; Untyped             ;
; L0_INITIAL                    ; 1                        ; Untyped             ;
; L1_INITIAL                    ; 1                        ; Untyped             ;
; G0_INITIAL                    ; 1                        ; Untyped             ;
; G1_INITIAL                    ; 1                        ; Untyped             ;
; G2_INITIAL                    ; 1                        ; Untyped             ;
; G3_INITIAL                    ; 1                        ; Untyped             ;
; E0_INITIAL                    ; 1                        ; Untyped             ;
; E1_INITIAL                    ; 1                        ; Untyped             ;
; E2_INITIAL                    ; 1                        ; Untyped             ;
; E3_INITIAL                    ; 1                        ; Untyped             ;
; L0_MODE                       ; BYPASS                   ; Untyped             ;
; L1_MODE                       ; BYPASS                   ; Untyped             ;
; G0_MODE                       ; BYPASS                   ; Untyped             ;
; G1_MODE                       ; BYPASS                   ; Untyped             ;
; G2_MODE                       ; BYPASS                   ; Untyped             ;
; G3_MODE                       ; BYPASS                   ; Untyped             ;
; E0_MODE                       ; BYPASS                   ; Untyped             ;
; E1_MODE                       ; BYPASS                   ; Untyped             ;
; E2_MODE                       ; BYPASS                   ; Untyped             ;
; E3_MODE                       ; BYPASS                   ; Untyped             ;
; L0_PH                         ; 0                        ; Untyped             ;
; L1_PH                         ; 0                        ; Untyped             ;
; G0_PH                         ; 0                        ; Untyped             ;
; G1_PH                         ; 0                        ; Untyped             ;
; G2_PH                         ; 0                        ; Untyped             ;
; G3_PH                         ; 0                        ; Untyped             ;
; E0_PH                         ; 0                        ; Untyped             ;
; E1_PH                         ; 0                        ; Untyped             ;
; E2_PH                         ; 0                        ; Untyped             ;
; E3_PH                         ; 0                        ; Untyped             ;
; M_PH                          ; 0                        ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped             ;
; CLK0_COUNTER                  ; G0                       ; Untyped             ;
; CLK1_COUNTER                  ; G0                       ; Untyped             ;
; CLK2_COUNTER                  ; G0                       ; Untyped             ;
; CLK3_COUNTER                  ; G0                       ; Untyped             ;
; CLK4_COUNTER                  ; G0                       ; Untyped             ;
; CLK5_COUNTER                  ; G0                       ; Untyped             ;
; CLK6_COUNTER                  ; E0                       ; Untyped             ;
; CLK7_COUNTER                  ; E1                       ; Untyped             ;
; CLK8_COUNTER                  ; E2                       ; Untyped             ;
; CLK9_COUNTER                  ; E3                       ; Untyped             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped             ;
; M_TIME_DELAY                  ; 0                        ; Untyped             ;
; N_TIME_DELAY                  ; 0                        ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped             ;
; VCO_POST_SCALE                ; 0                        ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                ; Untyped             ;
; PORT_CLK2                     ; PORT_USED                ; Untyped             ;
; PORT_CLK3                     ; PORT_USED                ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped             ;
; CBXI_PARAMETER                ; syspll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE      ;
+-------------------------------+--------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xgapll:u1|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------+
; Parameter Name                ; Value                    ; Type                ;
+-------------------------------+--------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped             ;
; PLL_TYPE                      ; AUTO                     ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=xgapll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped             ;
; LOCK_HIGH                     ; 1                        ; Untyped             ;
; LOCK_LOW                      ; 1                        ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped             ;
; SKIP_VCO                      ; OFF                      ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped             ;
; BANDWIDTH                     ; 0                        ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped             ;
; DOWN_SPREAD                   ; 0                        ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 13                       ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 13                       ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK1_DIVIDE_BY                ; 2                        ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 10                       ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped             ;
; DPA_DIVIDER                   ; 0                        ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped             ;
; VCO_MIN                       ; 0                        ; Untyped             ;
; VCO_MAX                       ; 0                        ; Untyped             ;
; VCO_CENTER                    ; 0                        ; Untyped             ;
; PFD_MIN                       ; 0                        ; Untyped             ;
; PFD_MAX                       ; 0                        ; Untyped             ;
; M_INITIAL                     ; 0                        ; Untyped             ;
; M                             ; 0                        ; Untyped             ;
; N                             ; 1                        ; Untyped             ;
; M2                            ; 1                        ; Untyped             ;
; N2                            ; 1                        ; Untyped             ;
; SS                            ; 1                        ; Untyped             ;
; C0_HIGH                       ; 0                        ; Untyped             ;
; C1_HIGH                       ; 0                        ; Untyped             ;
; C2_HIGH                       ; 0                        ; Untyped             ;
; C3_HIGH                       ; 0                        ; Untyped             ;
; C4_HIGH                       ; 0                        ; Untyped             ;
; C5_HIGH                       ; 0                        ; Untyped             ;
; C6_HIGH                       ; 0                        ; Untyped             ;
; C7_HIGH                       ; 0                        ; Untyped             ;
; C8_HIGH                       ; 0                        ; Untyped             ;
; C9_HIGH                       ; 0                        ; Untyped             ;
; C0_LOW                        ; 0                        ; Untyped             ;
; C1_LOW                        ; 0                        ; Untyped             ;
; C2_LOW                        ; 0                        ; Untyped             ;
; C3_LOW                        ; 0                        ; Untyped             ;
; C4_LOW                        ; 0                        ; Untyped             ;
; C5_LOW                        ; 0                        ; Untyped             ;
; C6_LOW                        ; 0                        ; Untyped             ;
; C7_LOW                        ; 0                        ; Untyped             ;
; C8_LOW                        ; 0                        ; Untyped             ;
; C9_LOW                        ; 0                        ; Untyped             ;
; C0_INITIAL                    ; 0                        ; Untyped             ;
; C1_INITIAL                    ; 0                        ; Untyped             ;
; C2_INITIAL                    ; 0                        ; Untyped             ;
; C3_INITIAL                    ; 0                        ; Untyped             ;
; C4_INITIAL                    ; 0                        ; Untyped             ;
; C5_INITIAL                    ; 0                        ; Untyped             ;
; C6_INITIAL                    ; 0                        ; Untyped             ;
; C7_INITIAL                    ; 0                        ; Untyped             ;
; C8_INITIAL                    ; 0                        ; Untyped             ;
; C9_INITIAL                    ; 0                        ; Untyped             ;
; C0_MODE                       ; BYPASS                   ; Untyped             ;
; C1_MODE                       ; BYPASS                   ; Untyped             ;
; C2_MODE                       ; BYPASS                   ; Untyped             ;
; C3_MODE                       ; BYPASS                   ; Untyped             ;
; C4_MODE                       ; BYPASS                   ; Untyped             ;
; C5_MODE                       ; BYPASS                   ; Untyped             ;
; C6_MODE                       ; BYPASS                   ; Untyped             ;
; C7_MODE                       ; BYPASS                   ; Untyped             ;
; C8_MODE                       ; BYPASS                   ; Untyped             ;
; C9_MODE                       ; BYPASS                   ; Untyped             ;
; C0_PH                         ; 0                        ; Untyped             ;
; C1_PH                         ; 0                        ; Untyped             ;
; C2_PH                         ; 0                        ; Untyped             ;
; C3_PH                         ; 0                        ; Untyped             ;
; C4_PH                         ; 0                        ; Untyped             ;
; C5_PH                         ; 0                        ; Untyped             ;
; C6_PH                         ; 0                        ; Untyped             ;
; C7_PH                         ; 0                        ; Untyped             ;
; C8_PH                         ; 0                        ; Untyped             ;
; C9_PH                         ; 0                        ; Untyped             ;
; L0_HIGH                       ; 1                        ; Untyped             ;
; L1_HIGH                       ; 1                        ; Untyped             ;
; G0_HIGH                       ; 1                        ; Untyped             ;
; G1_HIGH                       ; 1                        ; Untyped             ;
; G2_HIGH                       ; 1                        ; Untyped             ;
; G3_HIGH                       ; 1                        ; Untyped             ;
; E0_HIGH                       ; 1                        ; Untyped             ;
; E1_HIGH                       ; 1                        ; Untyped             ;
; E2_HIGH                       ; 1                        ; Untyped             ;
; E3_HIGH                       ; 1                        ; Untyped             ;
; L0_LOW                        ; 1                        ; Untyped             ;
; L1_LOW                        ; 1                        ; Untyped             ;
; G0_LOW                        ; 1                        ; Untyped             ;
; G1_LOW                        ; 1                        ; Untyped             ;
; G2_LOW                        ; 1                        ; Untyped             ;
; G3_LOW                        ; 1                        ; Untyped             ;
; E0_LOW                        ; 1                        ; Untyped             ;
; E1_LOW                        ; 1                        ; Untyped             ;
; E2_LOW                        ; 1                        ; Untyped             ;
; E3_LOW                        ; 1                        ; Untyped             ;
; L0_INITIAL                    ; 1                        ; Untyped             ;
; L1_INITIAL                    ; 1                        ; Untyped             ;
; G0_INITIAL                    ; 1                        ; Untyped             ;
; G1_INITIAL                    ; 1                        ; Untyped             ;
; G2_INITIAL                    ; 1                        ; Untyped             ;
; G3_INITIAL                    ; 1                        ; Untyped             ;
; E0_INITIAL                    ; 1                        ; Untyped             ;
; E1_INITIAL                    ; 1                        ; Untyped             ;
; E2_INITIAL                    ; 1                        ; Untyped             ;
; E3_INITIAL                    ; 1                        ; Untyped             ;
; L0_MODE                       ; BYPASS                   ; Untyped             ;
; L1_MODE                       ; BYPASS                   ; Untyped             ;
; G0_MODE                       ; BYPASS                   ; Untyped             ;
; G1_MODE                       ; BYPASS                   ; Untyped             ;
; G2_MODE                       ; BYPASS                   ; Untyped             ;
; G3_MODE                       ; BYPASS                   ; Untyped             ;
; E0_MODE                       ; BYPASS                   ; Untyped             ;
; E1_MODE                       ; BYPASS                   ; Untyped             ;
; E2_MODE                       ; BYPASS                   ; Untyped             ;
; E3_MODE                       ; BYPASS                   ; Untyped             ;
; L0_PH                         ; 0                        ; Untyped             ;
; L1_PH                         ; 0                        ; Untyped             ;
; G0_PH                         ; 0                        ; Untyped             ;
; G1_PH                         ; 0                        ; Untyped             ;
; G2_PH                         ; 0                        ; Untyped             ;
; G3_PH                         ; 0                        ; Untyped             ;
; E0_PH                         ; 0                        ; Untyped             ;
; E1_PH                         ; 0                        ; Untyped             ;
; E2_PH                         ; 0                        ; Untyped             ;
; E3_PH                         ; 0                        ; Untyped             ;
; M_PH                          ; 0                        ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped             ;
; CLK0_COUNTER                  ; G0                       ; Untyped             ;
; CLK1_COUNTER                  ; G0                       ; Untyped             ;
; CLK2_COUNTER                  ; G0                       ; Untyped             ;
; CLK3_COUNTER                  ; G0                       ; Untyped             ;
; CLK4_COUNTER                  ; G0                       ; Untyped             ;
; CLK5_COUNTER                  ; G0                       ; Untyped             ;
; CLK6_COUNTER                  ; E0                       ; Untyped             ;
; CLK7_COUNTER                  ; E1                       ; Untyped             ;
; CLK8_COUNTER                  ; E2                       ; Untyped             ;
; CLK9_COUNTER                  ; E3                       ; Untyped             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped             ;
; M_TIME_DELAY                  ; 0                        ; Untyped             ;
; N_TIME_DELAY                  ; 0                        ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped             ;
; VCO_POST_SCALE                ; 0                        ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped             ;
; CBXI_PARAMETER                ; xgapll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE      ;
+-------------------------------+--------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_cam:cam ;
+-------------------+-----------+----------------------------------------------+
; Parameter Name    ; Value     ; Type                                         ;
+-------------------+-----------+----------------------------------------------+
; AVM_CLOCKFREQ     ; 100000000 ; Signed Integer                               ;
; AVS_CLOCKFREQ     ; 25000000  ; Signed Integer                               ;
; BURSTCOUNT_WIDTH  ; 8         ; Signed Integer                               ;
; TRANSCYCLE_WIDTH  ; 22        ; Signed Integer                               ;
; DVP_FIFO_DEPTH    ; 12        ; Signed Integer                               ;
; DVP_BYTESWAP      ; OFF       ; String                                       ;
; USE_SCCBINTERFACE ; ON        ; String                                       ;
; USE_PERIDOT_I2C   ; OFF       ; String                                       ;
; SCCB_CLOCKFREQ    ; 400000    ; Signed Integer                               ;
+-------------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr ;
+-------------------+----------+---------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                ;
+-------------------+----------+---------------------------------------------------------------------+
; AVS_CLOCKFREQ     ; 25000000 ; Signed Integer                                                      ;
; USE_SCCBINTERFACE ; ON       ; String                                                              ;
; USE_PERIDOT_I2C   ; OFF      ; String                                                              ;
; SCCB_CLOCKFREQ    ; 400000   ; Signed Integer                                                      ;
+-------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb ;
+----------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                           ;
+----------------+----------+------------------------------------------------------------------------------------------------+
; AVS_CLOCKFREQ  ; 25000000 ; Signed Integer                                                                                 ;
; SCCB_CLOCKFREQ ; 400000   ; Signed Integer                                                                                 ;
+----------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo ;
+-------------------------------------------+-------------+-----------------------------------------------+
; Parameter Name                            ; Value       ; Type                                          ;
+-------------------------------------------+-------------+-----------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                       ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                       ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                       ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                       ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                       ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                       ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                       ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                       ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                       ;
; LPM_NUMWORDS                              ; 4096        ; Signed Integer                                ;
; LPM_SHOWAHEAD                             ; ON          ; Untyped                                       ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                ;
; LPM_WIDTHU                                ; 13          ; Signed Integer                                ;
; LPM_WIDTHU_R                              ; 11          ; Signed Integer                                ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                       ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                       ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                       ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                ;
; READ_ACLR_SYNCH                           ; ON          ; Untyped                                       ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                       ;
; USE_EAB                                   ; ON          ; Untyped                                       ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                       ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                ;
; CBXI_PARAMETER                            ; dcfifo_tid1 ; Untyped                                       ;
+-------------------------------------------+-------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm ;
+------------------+-------+-------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                    ;
+------------------+-------+-------------------------------------------------------------------------+
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                          ;
; TRANSCYCLE_WIDTH ; 22    ; Signed Integer                                                          ;
+------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge ;
+-------------------+-------+----------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                             ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                             ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                             ;
; HDL_ADDR_WIDTH    ; 10    ; Signed Integer                                                             ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                             ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                             ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                             ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                             ;
+-------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0 ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                        ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                        ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                        ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 256   ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                   ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                   ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0 ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                              ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 100000000 ; Signed Integer                                                                                                    ;
; UART_BAUDRATE   ; 230400    ; Signed Integer                                                                                                    ;
; UART_STOPBIT    ; 1         ; Signed Integer                                                                                                    ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                 ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 100000000 ; Signed Integer                                                                                                                       ;
; UART_BAUDRATE   ; 230400    ; Signed Integer                                                                                                                       ;
; UART_STOPBIT    ; 1         ; Signed Integer                                                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                 ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 100000000 ; Signed Integer                                                                                                                       ;
; UART_BAUDRATE   ; 230400    ; Signed Integer                                                                                                                       ;
; UART_STOPBIT    ; 1         ; Signed Integer                                                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 1     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 8     ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 8     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 8     ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 0     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 1     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 8     ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 8     ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 8     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga ;
+---------------------+--------------+-----------------------------------------+
; Parameter Name      ; Value        ; Type                                    ;
+---------------------+--------------+-----------------------------------------+
; device_family       ; Cyclone IV E ; String                                  ;
; video_interface     ; DVI          ; String                                  ;
; pixel_colororder    ; YUV422       ; String                                  ;
; pixel_dataorder     ; BYTE         ; String                                  ;
; lineoffsetbytes     ; 2560         ; Signed Integer                          ;
; burstcount_width    ; 8            ; Signed Integer                          ;
; fiforesetcount      ; 10           ; Signed Integer                          ;
; fifodepth_width     ; 10           ; Signed Integer                          ;
; vgaclock_frequency  ; 65000000     ; Signed Integer                          ;
; h_total             ; 1344         ; Signed Integer                          ;
; h_sync              ; 136          ; Signed Integer                          ;
; h_backp             ; 160          ; Signed Integer                          ;
; h_active            ; 1024         ; Signed Integer                          ;
; v_total             ; 806          ; Signed Integer                          ;
; v_sync              ; 6            ; Signed Integer                          ;
; v_backp             ; 29           ; Signed Integer                          ;
; v_active            ; 768          ; Signed Integer                          ;
; pcmsample_frequency ; 44100        ; Signed Integer                          ;
; use_audiostream     ; OFF          ; String                                  ;
+---------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; BAR_MODE       ; WIDE  ; String                                                                   ;
; COLORSPACE     ; RGB   ; String                                                                   ;
; start_sig      ; WIDTH ; String                                                                   ;
; early_req      ; 4     ; Signed Integer                                                           ;
; h_total        ; 1344  ; Signed Integer                                                           ;
; h_sync         ; 136   ; Signed Integer                                                           ;
; h_backp        ; 160   ; Signed Integer                                                           ;
; h_active       ; 1024  ; Signed Integer                                                           ;
; v_total        ; 806   ; Signed Integer                                                           ;
; v_sync         ; 6     ; Signed Integer                                                           ;
; v_backp        ; 29    ; Signed Integer                                                           ;
; v_active       ; 768   ; Signed Integer                                                           ;
; FRAME_TOP      ; 0     ; Signed Integer                                                           ;
; start_hpos     ; 0     ; Signed Integer                                                           ;
; start_vpos     ; 805   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm ;
+------------------+-------+-------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                    ;
+------------------+-------+-------------------------------------------------------------------------+
; linenumber       ; 768   ; Signed Integer                                                          ;
; transcycle       ; 512   ; Signed Integer                                                          ;
; lineoffsetbytes  ; 2560  ; Signed Integer                                                          ;
; burstcount_width ; 8     ; Signed Integer                                                          ;
+------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix ;
+------------------+--------+--------------------------------------------------------------------------+
; Parameter Name   ; Value  ; Type                                                                     ;
+------------------+--------+--------------------------------------------------------------------------+
; fiforesetcount   ; 10     ; Signed Integer                                                           ;
; fifodepth_width  ; 10     ; Signed Integer                                                           ;
; pixel_colororder ; YUV422 ; String                                                                   ;
; pixel_dataorder  ; BYTE   ; String                                                                   ;
+------------------+--------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                  ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                               ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                               ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                               ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                               ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                               ;
; DELAY_RDUSEDW                             ; 1           ; Signed Integer                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Signed Integer                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                               ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                               ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                                        ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                               ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                        ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                        ;
; LPM_WIDTHU                                ; 11          ; Signed Integer                                                        ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                                        ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                               ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                               ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                               ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                        ;
; READ_ACLR_SYNCH                           ; ON          ; Untyped                                                               ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                               ;
; USE_EAB                                   ; ON          ; Untyped                                                               ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                               ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                        ;
; CBXI_PARAMETER                            ; dcfifo_9ms1 ; Untyped                                                               ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_r_v ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                            ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                  ;
; LPM_WIDTHB                                     ; 9            ; Signed Integer                                                                                  ;
; LPM_WIDTHP                                     ; 17           ; Signed Integer                                                                                  ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Signed Integer                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                         ;
; CBXI_PARAMETER                                 ; mult_95o     ; Untyped                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                         ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_u ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                            ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                  ;
; LPM_WIDTHB                                     ; 9            ; Signed Integer                                                                                  ;
; LPM_WIDTHP                                     ; 17           ; Signed Integer                                                                                  ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Signed Integer                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                         ;
; CBXI_PARAMETER                                 ; mult_95o     ; Untyped                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                         ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_v ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                            ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                  ;
; LPM_WIDTHB                                     ; 9            ; Signed Integer                                                                                  ;
; LPM_WIDTHP                                     ; 17           ; Signed Integer                                                                                  ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Signed Integer                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                         ;
; CBXI_PARAMETER                                 ; mult_95o     ; Untyped                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                         ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_b_u ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                            ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                  ;
; LPM_WIDTHB                                     ; 9            ; Signed Integer                                                                                  ;
; LPM_WIDTHP                                     ; 17           ; Signed Integer                                                                                  ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Signed Integer                                                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                         ;
; CBXI_PARAMETER                                 ; mult_95o     ; Untyped                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                         ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser ;
+------------------+--------------+-------------------------------------------------------------------+
; Parameter Name   ; Value        ; Type                                                              ;
+------------------+--------------+-------------------------------------------------------------------+
; device_family    ; Cyclone IV E ; String                                                            ;
; clock_frequency  ; 65.0         ; Signed Float                                                      ;
; encode_mode      ; DVI          ; String                                                            ;
; use_extcontrol   ; ON           ; String                                                            ;
; sync_polarity    ; NEGATIVE     ; String                                                            ;
; scanmode         ; UNDER        ; String                                                            ;
; pictureaspect    ; NONE         ; String                                                            ;
; formataspect     ; NONE         ; String                                                            ;
; picturescaling   ; NONE         ; String                                                            ;
; colorspace       ; RGB          ; String                                                            ;
; ycc_datarange    ; LIMITED      ; String                                                            ;
; contenttype      ; GRAPHICS     ; String                                                            ;
; repetition       ; 0            ; Signed Integer                                                    ;
; video_code       ; 0            ; Signed Integer                                                    ;
; use_audio_packet ; OFF          ; String                                                            ;
; audio_frequency  ; 44.1         ; Signed Float                                                      ;
; pcmfifo_depth    ; 8            ; Signed Integer                                                    ;
; category_code    ; 00000000     ; Unsigned Binary                                                   ;
+------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; tmds_channel   ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; tmds_channel   ; 1     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; tmds_channel   ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser ;
+----------------+--------------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                              ;
+----------------+--------------+---------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone IV E ; String                                                                                            ;
+----------------+--------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                ;
; WIDTH                  ; 4            ; Signed Integer                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                ;
; WIDTH                  ; 4            ; Signed Integer                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_u6j ; Untyped                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avmm_bridge_avm_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 9     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 11    ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 9     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 11    ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 85    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 11    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 85    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 11    ; Signed Integer                                                                                                    ;
; ID                        ; 2     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 11    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 85    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 11    ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 11    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 85    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 11    ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 67    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 11    ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router:router|c4e_dvp_core_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_001:router_001|c4e_dvp_core_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_001:router_002|c4e_dvp_core_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_003:router_003|c4e_dvp_core_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_004:router_004|c4e_dvp_core_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                          ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                               ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                               ;
; OUT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 67    ; Signed Integer                                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                               ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                             ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 11    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                               ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 66    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 67    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 67    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 68    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 70    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 71    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 72    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                               ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                               ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 11    ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                               ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 84    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 85    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 85    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 86    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 88    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 89    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 90    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                               ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 66    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                               ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 3     ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 3     ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 10    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 10    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 64    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 64    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 62    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 62    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 61    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 61    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 76    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 73    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 69    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 79    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 81    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 10    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 79    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 81    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 83    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 83    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 79    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 81    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 83    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 83    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 79    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 81    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 83    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 83    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 79    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 81    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 83    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 83    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router:router|c4e_dvp_core_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_001|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_002|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_003|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_004|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_atg1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 2                                 ;
; Entity Instance               ; syspll:u0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
; Entity Instance               ; xgapll:u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                             ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                              ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                                                  ;
; Entity Instance                       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_r_v ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_u ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_v ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_b_u ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 17                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                         ;
; Entity Instance                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_001|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router:router|c4e_dvp_core_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cam_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                   ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                   ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[11]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[11]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; b[11]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; diff[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[11]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; b[11]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; diff[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[11]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; b[11..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; diff[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[11]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; b[11..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; diff[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[11]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; b[11]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; diff[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                   ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[10..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; d[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                              ;
; d[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_004:router_004|c4e_dvp_core_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_003:router_003|c4e_dvp_core_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_001:router_001|c4e_dvp_core_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router:router|c4e_dvp_core_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avmm_bridge_avm_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; mode[2..1] ; Input ; Info     ; Stuck at GND                                                                                   ;
; c_in       ; Input ; Info     ; Stuck at GND                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; mode[2..1] ; Input ; Info     ; Stuck at GND                                                                                   ;
; c_in       ; Input ; Info     ; Stuck at GND                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; mode[2..1] ; Input ; Info     ; Stuck at GND                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                            ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm"                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync"                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; framestart ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; linestart  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; csync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; hblank     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; vblank     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cb_rout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cb_gout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cb_bout    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|peridot_vga:vga"  ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; ins_csr_irq     ; Output ; Info     ; Explicitly unconnected ;
; coe_pcm_fs      ; Input  ; Info     ; Stuck at GND           ;
; coe_pcm_l       ; Input  ; Info     ; Stuck at GND           ;
; coe_pcm_r       ; Input  ; Info     ; Stuck at GND           ;
; coe_vga_clk     ; Input  ; Info     ; Stuck at GND           ;
; coe_vga_active  ; Output ; Info     ; Explicitly unconnected ;
; coe_vga_rout    ; Output ; Info     ; Explicitly unconnected ;
; coe_vga_gout    ; Output ; Info     ; Explicitly unconnected ;
; coe_vga_bout    ; Output ; Info     ; Explicitly unconnected ;
; coe_vga_hsync_n ; Output ; Info     ; Explicitly unconnected ;
; coe_vga_vsync_n ; Output ; Info     ; Explicitly unconnected ;
; coe_vga_csync_n ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; clk_ena   ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge" ;
+-------------+--------+----------+-----------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                             ;
+-------------+--------+----------+-----------------------------------------------------+
; s0_response ; Output ; Info     ; Explicitly unconnected                              ;
; m0_response ; Input  ; Info     ; Stuck at GND                                        ;
+-------------+--------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr"                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; capcycle_num[23..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2|peridot_cam:cam" ;
+------------+--------+----------+----------------------------+
; Port       ; Type   ; Severity ; Details                    ;
+------------+--------+----------+----------------------------+
; avs_s1_irq ; Output ; Info     ; Explicitly unconnected     ;
+------------+--------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c4e_dvp_core:u2"                                                                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; host_cts      ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; host_rts      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; dvp_reseto_n  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; led_export    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "led_export[3..2]" have no fanouts ;
; led_export[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 2530                        ;
;     CLR               ; 736                         ;
;     CLR SCLR          ; 5                           ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 421                         ;
;     ENA CLR           ; 798                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SCLR SLD  ; 11                          ;
;     ENA CLR SLD       ; 134                         ;
;     ENA SLD           ; 152                         ;
;     plain             ; 247                         ;
; cycloneiii_io_obuf    ; 27                          ;
; cycloneiii_lcell_comb ; 3050                        ;
;     arith             ; 510                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 406                         ;
;         3 data inputs ; 102                         ;
;     normal            ; 2540                        ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 333                         ;
;         3 data inputs ; 733                         ;
;         4 data inputs ; 1401                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jan 11 04:12:32 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dvp_capture -c dvp_capture
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/c4e_dvp_core.v
    Info (12023): Found entity 1: c4e_dvp_core File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_1 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_avalon_st_adapter File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_1_rsp_mux File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_1_rsp_demux File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_1_cmd_mux File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_1_cmd_demux File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_1_router_001_default_decode File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: c4e_dvp_core_mm_interconnect_1_router_001 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_1_router_default_decode File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: c4e_dvp_core_mm_interconnect_1_router File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_rsp_mux_001 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_rsp_mux File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_rsp_demux_001 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_rsp_demux File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_cmd_mux_001 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_cmd_mux File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_cmd_demux_001 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_cmd_demux File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_router_004_default_decode File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: c4e_dvp_core_mm_interconnect_0_router_004 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_router_003_default_decode File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: c4e_dvp_core_mm_interconnect_0_router_003 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_router_001_default_decode File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: c4e_dvp_core_mm_interconnect_0_router_001 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: c4e_dvp_core_mm_interconnect_0_router_default_decode File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: c4e_dvp_core_mm_interconnect_0_router File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/peridot_vga.vhd
    Info (12022): Found design unit 1: peridot_vga-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd Line: 114
    Info (12023): Found entity 1: peridot_vga File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/peridot_vga_csr.vhd
    Info (12022): Found design unit 1: peridot_vga_csr-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_csr.vhd Line: 60
    Info (12023): Found entity 1: peridot_vga_csr File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_csr.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd
    Info (12022): Found design unit 1: peridot_vga_avm-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 71
    Info (12023): Found entity 1: peridot_vga_avm File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd
    Info (12022): Found design unit 1: peridot_vga_yvu2rgb-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 61
    Info (12023): Found entity 1: peridot_vga_yvu2rgb File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd
    Info (12022): Found design unit 1: peridot_vga_pixel-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd Line: 69
    Info (12023): Found entity 1: peridot_vga_pixel File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/video_syncgen.vhd
    Info (12022): Found design unit 1: video_syncgen-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd Line: 140
    Info (12023): Found entity 1: video_syncgen File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd Line: 45
Info (12021): Found 16 design units, including 8 entities, in source file c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd
    Info (12022): Found design unit 1: hdmi_tx_scfifo-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 149
    Info (12022): Found design unit 2: hdmi_tx_delay-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 252
    Info (12022): Found design unit 3: hdmi_tx_audiopacket_submodule-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 319
    Info (12022): Found design unit 4: hdmi_tx_infopacket_submodule-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 605
    Info (12022): Found design unit 5: hdmi_tx_dataisland_submodule-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 865
    Info (12022): Found design unit 6: hdmi_tx_tmds_encoder_submodule-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1060
    Info (12022): Found design unit 7: hdmi_tx_pdiff_submodule-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1273
    Info (12022): Found design unit 8: hdmi_tx-RTL File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1448
    Info (12023): Found entity 1: hdmi_tx_scfifo File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 128
    Info (12023): Found entity 2: hdmi_tx_delay File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 237
    Info (12023): Found entity 3: hdmi_tx_audiopacket_submodule File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 293
    Info (12023): Found entity 4: hdmi_tx_infopacket_submodule File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 546
    Info (12023): Found entity 5: hdmi_tx_dataisland_submodule File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 842
    Info (12023): Found entity 6: hdmi_tx_tmds_encoder_submodule File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1039
    Info (12023): Found entity 7: hdmi_tx_pdiff_submodule File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1254
    Info (12023): Found entity 8: hdmi_tx File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1373
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v
    Info (12023): Found entity 1: c4e_dvp_core_uart_to_avmm_bridge File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001.v
    Info (12023): Found entity 1: c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0.sv
    Info (12023): Found entity 1: c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter.v
    Info (12023): Found entity 1: c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 3 design units, including 3 entities, in source file c4e_dvp_core/synthesis/submodules/uart_module.v
    Info (12023): Found entity 1: uart_phy_txd File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/uart_module.v Line: 42
    Info (12023): Found entity 2: uart_phy_rxd File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/uart_module.v Line: 141
    Info (12023): Found entity 3: uart_to_bytes File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/uart_module.v Line: 287
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 7 design units, including 7 entities, in source file c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sysid.v
    Info (12023): Found entity 1: c4e_dvp_core_sysid File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sysid.v Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v
    Info (12023): Found entity 1: c4e_dvp_core_sdram_input_efifo_module File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 21
    Info (12023): Found entity 2: c4e_dvp_core_sdram File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/c4e_dvp_core_led.v
    Info (12023): Found entity 1: c4e_dvp_core_led File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/peridot_cam.v
    Info (12023): Found entity 1: peridot_cam File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/peridot_cam_avm.v
    Info (12023): Found entity 1: peridot_cam_avm File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avm.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/peridot_cam_avs.v
    Info (12023): Found entity 1: peridot_cam_avs File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avs.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file c4e_dvp_core/synthesis/submodules/peridot_cam_sccb.v
    Info (12023): Found entity 1: peridot_cam_sccb File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_sccb.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/syspll.v
    Info (12023): Found entity 1: syspll File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/syspll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/vgapll.v
    Info (12023): Found entity 1: vgapll File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/vgapll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/wvgapll.v
    Info (12023): Found entity 1: wvgapll File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/wvgapll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/svgapll.v
    Info (12023): Found entity 1: svgapll File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/svgapll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/xgapll.v
    Info (12023): Found entity 1: xgapll File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/xgapll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/hdpll.v
    Info (12023): Found entity 1: hdpll File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/hdpll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dvp_capture_top.v
    Info (12023): Found entity 1: dvp_capture_top File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 34
Warning (10037): Verilog HDL or VHDL warning at c4e_dvp_core_sdram.v(318): conditional expression evaluates to a constant File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at c4e_dvp_core_sdram.v(328): conditional expression evaluates to a constant File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at c4e_dvp_core_sdram.v(338): conditional expression evaluates to a constant File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at c4e_dvp_core_sdram.v(682): conditional expression evaluates to a constant File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 682
Info (12127): Elaborating entity "dvp_capture_top" for the top level hierarchy
Info (12128): Elaborating entity "syspll" for hierarchy "syspll:u0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 147
Info (12128): Elaborating entity "altpll" for hierarchy "syspll:u0|altpll:altpll_component" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/syspll.v Line: 116
Info (12130): Elaborated megafunction instantiation "syspll:u0|altpll:altpll_component" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/syspll.v Line: 116
Info (12133): Instantiated megafunction "syspll:u0|altpll:altpll_component" with the following parameter: File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/syspll.v Line: 116
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-3250"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=syspll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/syspll_altpll.v
    Info (12023): Found entity 1: syspll_altpll File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 31
Info (12128): Elaborating entity "syspll_altpll" for hierarchy "syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated" File: c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "xgapll" for hierarchy "xgapll:u1" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 160
Info (12128): Elaborating entity "altpll" for hierarchy "xgapll:u1|altpll:altpll_component" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/xgapll.v Line: 108
Info (12130): Elaborated megafunction instantiation "xgapll:u1|altpll:altpll_component" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/xgapll.v Line: 108
Info (12133): Instantiated megafunction "xgapll:u1|altpll:altpll_component" with the following parameter: File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/pll/xgapll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "13"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=xgapll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/xgapll_altpll.v
    Info (12023): Found entity 1: xgapll_altpll File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/xgapll_altpll.v Line: 31
Info (12128): Elaborating entity "xgapll_altpll" for hierarchy "xgapll:u1|altpll:altpll_component|xgapll_altpll:auto_generated" File: c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "c4e_dvp_core" for hierarchy "c4e_dvp_core:u2" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 203
Info (12128): Elaborating entity "peridot_cam" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 144
Info (12128): Elaborating entity "peridot_cam_avs" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.v Line: 166
Warning (10036): Verilog HDL or VHDL warning at peridot_cam_avs.v(115): object "sccb_clk_sig" assigned a value but never read File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avs.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at peridot_cam_avs.v(115): object "sccb_data_sig" assigned a value but never read File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avs.v Line: 115
Info (12128): Elaborating entity "peridot_cam_sccb" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avs.v Line: 234
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.v Line: 204
Info (12130): Elaborated megafunction instantiation "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.v Line: 204
Info (12133): Instantiated megafunction "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo" with the following parameter: File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.v Line: 204
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_tid1.tdf
    Info (12023): Found entity 1: dcfifo_tid1 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_tid1" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated" File: c:/develop/quartus/20.1le/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/a_gray2bin_7ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/a_graycounter_677.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_677:rdptr_g1p" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/a_graycounter_1lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md11.tdf
    Info (12023): Found entity 1: altsyncram_md11 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/altsyncram_md11.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_md11" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|altsyncram_md11:fifo_ram" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_3dc:rdaclr" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_8d9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_8d9:rdfull_reg" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|dffpipe_pe9:rs_brp" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_cpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_te9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_cpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/cmpr_o76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cmpr_o76:rdempty_eq_comp" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf
    Info (12023): Found entity 1: cntr_64e File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/cntr_64e.tdf Line: 26
Info (12128): Elaborating entity "cntr_64e" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_tid1:auto_generated|cntr_64e:cntr_b" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_tid1.tdf Line: 81
Info (12128): Elaborating entity "peridot_cam_avm" for hierarchy "c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.v Line: 258
Info (12128): Elaborating entity "c4e_dvp_core_led" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_led:led" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 155
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 189
Info (12128): Elaborating entity "c4e_dvp_core_sdram" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 212
Info (12128): Elaborating entity "c4e_dvp_core_sdram_input_efifo_module" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 298
Info (12128): Elaborating entity "c4e_dvp_core_sysid" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_sysid:sysid" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 219
Info (12128): Elaborating entity "c4e_dvp_core_uart_to_avmm_bridge" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 236
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v Line: 80
Info (12128): Elaborating entity "packets_to_master" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v Line: 121
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v Line: 138
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v Line: 155
Info (12128): Elaborating entity "uart_to_bytes" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v Line: 174
Info (12128): Elaborating entity "uart_phy_txd" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/uart_module.v Line: 330
Info (12128): Elaborating entity "uart_phy_rxd" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/uart_module.v Line: 347
Info (12128): Elaborating entity "c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter:avalon_st_adapter" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v Line: 207
Info (12128): Elaborating entity "c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter:avalon_st_adapter|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0:channel_adapter_0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv(78): object "out_channel" assigned a value but never read File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv Line: 78
Warning (10230): Verilog HDL assignment warning at c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 8 to match size of target (1) File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv Line: 90
Info (12128): Elaborating entity "c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v Line: 240
Info (12128): Elaborating entity "c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001:avalon_st_adapter_001|c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001.v Line: 208
Info (12128): Elaborating entity "peridot_vga" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 291
Warning (10036): Verilog HDL or VHDL warning at peridot_vga.vhd(146): object "csync_sig" assigned a value but never read File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd Line: 146
Info (12128): Elaborating entity "video_syncgen" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd Line: 336
Warning (10036): Verilog HDL or VHDL warning at video_syncgen.vhd(294): object "hsync_rise" assigned a value but never read File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd Line: 294
Info (12128): Elaborating entity "peridot_vga_csr" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd Line: 366
Info (12128): Elaborating entity "peridot_vga_avm" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd Line: 386
Info (12128): Elaborating entity "peridot_vga_pixel" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd Line: 414
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd Line: 142
Info (12133): Instantiated megafunction "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo" with the following parameter: File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd Line: 142
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "delay_rdusedw" = "1"
    Info (12134): Parameter "delay_wrusedw" = "1"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "dcfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_9ms1.tdf
    Info (12023): Found entity 1: dcfifo_9ms1 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_9ms1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_9ms1" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated" File: c:/develop/quartus/20.1le/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/a_graycounter_577.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_9ms1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/a_graycounter_2lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_9ms1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf
    Info (12023): Found entity 1: altsyncram_dm31 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/altsyncram_dm31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dm31" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_9ms1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_dpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_9ms1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_ue9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe12" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_dpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_epl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_9ms1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dffpipe_ve9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe15" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/alt_synch_pipe_epl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/cntr_54e.tdf Line: 26
Info (12128): Elaborating entity "cntr_54e" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/dcfifo_9ms1.tdf Line: 80
Info (12128): Elaborating entity "peridot_vga_yvu2rgb" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd Line: 194
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_r_v" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 115
Info (12130): Elaborated megafunction instantiation "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_r_v" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 115
Info (12133): Instantiated megafunction "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_r_v" with the following parameter: File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 115
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_95o.tdf
    Info (12023): Found entity 1: mult_95o File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/mult_95o.tdf Line: 29
Info (12128): Elaborating entity "mult_95o" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_r_v|mult_95o:auto_generated" File: c:/develop/quartus/20.1le/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_u" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_u" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 134
Info (12133): Instantiated megafunction "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_u" with the following parameter: File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 134
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_v" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 148
Info (12130): Elaborated megafunction instantiation "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_v" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 148
Info (12133): Instantiated megafunction "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_g_v" with the following parameter: File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 148
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_b_u" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 167
Info (12130): Elaborated megafunction instantiation "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_b_u" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 167
Info (12133): Instantiated megafunction "c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|LPM_MULT:mul_b_u" with the following parameter: File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd Line: 167
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "hdmi_tx" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd Line: 456
Warning (10540): VHDL Signal Declaration warning at hdmi_tx.vhd(1475): used explicit default value for signal "ready_sig" because signal was never assigned a value File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1475
Info (12128): Elaborating entity "hdmi_tx_tmds_encoder_submodule" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1719
Info (12128): Elaborating entity "hdmi_tx_tmds_encoder_submodule" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1719
Info (12128): Elaborating entity "hdmi_tx_tmds_encoder_submodule" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1719
Info (12128): Elaborating entity "hdmi_tx_pdiff_submodule" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1733
Info (12128): Elaborating entity "altddio_out" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1329
Info (12130): Elaborated megafunction instantiation "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1329
Info (12133): Instantiated megafunction "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p" with the following parameter: File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1329
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/ddio_out_s9j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated" File: c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "altddio_out" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1343
Info (12130): Elaborated megafunction instantiation "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1343
Info (12133): Instantiated megafunction "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n" with the following parameter: File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd Line: 1343
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "ON"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_u6j.tdf
    Info (12023): Found entity 1: ddio_out_u6j File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/ddio_out_u6j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_u6j" for hierarchy "c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated" File: c:/develop/quartus/20.1le/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 338
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avmm_bridge_avm_translator" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 385
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 445
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 505
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 569
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 633
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 714
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 795
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 876
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 960
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1001
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1042
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1126
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1167
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1208
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_router" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router:router" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1224
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_router_default_decode" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router:router|c4e_dvp_core_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router.sv Line: 180
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_router_001" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_001:router_001" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1240
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_router_001_default_decode" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_001:router_001|c4e_dvp_core_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_router_003" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_003:router_003" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1272
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_router_003_default_decode" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_003:router_003|c4e_dvp_core_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_router_004" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_004:router_004" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1288
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_router_004_default_decode" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_004:router_004|c4e_dvp_core_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_004.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1338
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1388
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 11 to match size of target (1) File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_cmd_demux" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1411
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_cmd_demux_001" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1428
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_cmd_mux" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1462
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_cmd_mux_001" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1491
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_rsp_demux" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1508
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_rsp_demux_001" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1537
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_rsp_mux" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1560
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_rsp_mux_001" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1577
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1660
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1726
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1760
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_avalon_st_adapter" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1823
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v Line: 1852
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_1" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 371
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 369
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 433
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 497
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 625
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 706
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 790
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 831
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_1_router" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router:router" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 1222
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_1_router_default_decode" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router:router|c4e_dvp_core_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router.sv Line: 187
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_1_router_001" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_001" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 1238
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_1_router_001_default_decode" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router_001:router_001|c4e_dvp_core_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 1336
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_1_cmd_demux" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 1371
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_1_cmd_mux" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 1388
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_1_rsp_demux" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 1456
Info (12128): Elaborating entity "c4e_dvp_core_mm_interconnect_1_rsp_mux" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v Line: 1542
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "c4e_dvp_core:u2|altera_reset_controller:rst_controller" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v Line: 434
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_controller.v Line: 220
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_atg1.tdf
    Info (12023): Found entity 1: altsyncram_atg1 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/altsyncram_atg1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GROVE2_D[1]" and its non-tri-state driver. File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 86
Info (13000): Registers with preset signals will power-up high File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GROVE2_D[1]~synth" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 86
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "EPCS_CSO_N" is stuck at VCC File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 40
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 41
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 42
    Warning (13410): Pin "SD_PWR_N" is stuck at VCC File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 52
    Warning (13410): Pin "SDR_CKE" is stuck at VCC File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 59
    Warning (13410): Pin "WSLED" is stuck at GND File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 87
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9] will power up to High File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd Line: 332
    Critical Warning (18010): Register c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8] will power up to High File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd Line: 332
    Critical Warning (18010): Register c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5] will power up to High File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd Line: 332
    Critical Warning (18010): Register c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2] will power up to High File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd Line: 332
    Critical Warning (18010): Register c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0] will power up to High File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd Line: 332
Info (17049): 413 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/output_files/dvp_capture.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 43
    Warning (15610): No output dependent on input pin "SD_DAT0" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW_CD_N" File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 55
Info (21057): Implemented 4370 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 22 bidirectional pins
    Info (21061): Implemented 4244 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4904 megabytes
    Info: Processing ended: Wed Jan 11 04:13:07 2023
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/output_files/dvp_capture.map.smsg.


