---
title: "riscv32 npc"
tags: ["软硬件协同", "电路"]
article_header:
  type: cover
  image:
    src: /assets/cover_images/tree.jpg
---

暂时没学会怎么设密码
要独立完成任务的请止步

### 自讨苦吃
1. chisel type? hardware type? 
  ![]({{ "/assets/post_images/npc/gprVec.png" | relative_url }})
  ```scala
  val r = RegInit(Vec(32, UInt(32.W))) // reg initializer 'UInt<32>[32]' must be hardware, not a bare Chisel type
  val r = RegInit(0.Vec(32, UInt(32.W))) // value Vec is not a member of Int
  val r = RegInit(0.U.asTypeOf(Vec(32, UInt(32.W)))) // GpRegisterTop.gpr_r: Reg[UInt<32>[32]]' must be a Chisel type, not hardware
  // 问题在于把(Reg)r这个硬件包裹在(bundle) gpr中 (为什么这样呢?是我这个蠢货东抄西抄)
  ```
2. UInt怎么放的是符号数??
   复位值`val RESETPC = 0x80000000.U(32.W)`,但是
  ![]({{ "/assets/post_images/npc/uintRESETPC.png" | relative_url }})
  符号位确实是1,于是0x80000000$\rightarrow$-2147483648.怎么办呢? `val RESETPC = "h80000000".U`可以解决(顺便说一句二进制数也是这么输进去)
  
3. 尝试用ChiselEnum生成gpr的序号
  ```
  [error] /npc/vsrc/src/main/scala/spp/Gpr.scala:5:24: not found: type ChiselEnum
  [error] object gprName extends ChiselEnum {
  [error]                        ^
  [error] /npc/vsrc/src/main/scala/spp/Gpr.scala:6:134: not found: value Value
  [error]   val ra, sp, gp, tp, t0, t1, t2, s0, s1, a0, a1, a2, a3, a4, a5, a6, a7, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, t3, t4, t5, t6 = Value
  [error]                                                                                                                                      ^
  [error] two errors found
  ```
  solution: import chisel3.experimental.ChiselEnum

4. 尝试用MuxLookup生成各种对照表
  - trying to match io.inst to BitPat(), 但是类型不匹配 (类似的代码在ALU是正确的, 猜测与BitPat有关)
  ```
  [error] /npc/vsrc/src/main/scala/spp/Decode.scala:36:20: inferred type arguments [chisel3.SourceInfoDoc,chisel3.UInt] do not conform to method apply's type parameter bounds [S <: chisel3.UInt,T <: chisel3.Data]
  [error]   val controlSig = MuxLookup(io.inst, 0.U, Array(
  [error]                    ^
  [error] /npc/vsrc/src/main/scala/spp/Decode.scala:36:33: type mismatch;
  [error]  found   : chisel3.UInt
  [error]  required: S
  [error]   val controlSig = MuxLookup(io.inst, 0.U, Array(
  [error]                                 ^
  [error] /npc/vsrc/src/main/scala/spp/Decode.scala:36:41: type mismatch;
  [error]  found   : chisel3.UInt
  [error]  required: T
  [error]   val controlSig = MuxLookup(io.inst, 0.U, Array(
  [error]                                         ^
  [error] /npc/vsrc/src/main/scala/spp/Decode.scala:36:49: type mismatch;
  [error]  found   : scala.collection.mutable.WrappedArray[(chisel3.util.BitPat, chisel3.UInt)]
  [error]  required: Seq[(S, T)]
  [error]   val controlSig = MuxLookup(io.inst, 0.U, Array(
  ```

  - 如果用 Seq
  ```
  [error] /npc/vsrc/src/main/scala/spp/Decode.scala:47:29: not enough arguments for method apply: (key: S, default: T, mapping: Seq[(S, T)])T in object MuxLookup.
  [error] Unspecified value parameter mapping.
  [error]   io.imm        := MuxLookup(opcode, ZERO_WORD) (Seq(
  [error]                             ^
  [error] /npc/vsrc/src/main/scala/spp/top.scala:24:19: value opcode is not a member of chisel3.Bundle{val inst: chisel3.UInt; val controlSig: common.ControlSig; val regrAddr1: chisel3.UInt; val regrAddr2: chisel3.UInt; val regwAddr: chisel3.UInt; val imm: chisel3.UInt}
  [error]     instDecode.io.opcode := inst(6,0)
  [error]                   ^
  ```

## 支持RV32E的单周期NPC
### 常数的管理
所有的常数，例如位宽、指令，被放在单独的文件，并分在common package下
`const.scala`
```scala
object const {
val RV32E = true
  val WORD_LEN = 32
  val ADDR_LEN = 5
  val MEM_ADDR_LEN = 32
  val GPR_NUM = if(RV32E) 16 else 32

  val BYTE_IN_WORD = 4
  val BYTE_IN_HALFWORD = 2

  val ZERO_WORD = 0.U(WORD_LEN.W)
  val FULL_WORD = Fill(WORD_LEN, 1.U)
  val RESETPC = "h80000000".U

  val OPCODE_LEN = 7
  val FUNC3_LEN = 3 
  val FUNC7_LEN = 7

  /* single bit control */
  val TRUE = 1.U
  val FALSE = 0.U

  /* alu control */
  val ALU_ADD  = "b000".U(FUNC3_LEN.W) // add / sub
  val ALU_SLL  = "b001".U(FUNC3_LEN.W) // shift left logical
  val ALU_SLT  = "b010".U(FUNC3_LEN.W) // set less than
  val ALU_SLTU = "b011".U(FUNC3_LEN.W) // set less than unsigned
  val ALU_XOR  = "b100".U(FUNC3_LEN.W) 
  val ALU_SRL  = "b101".U(FUNC3_LEN.W) // shift right logical
  val ALU_OR   = "b110".U(FUNC3_LEN.W)
  val ALU_AND  = "b111".U(FUNC3_LEN.W)

}

class ReadIO (x: Int) extends Bundle {
    val addr = Input(UInt(x.W))
    val data = Output(UInt(const.WORD_LEN.W))
}
class WriteIO (x: Int) extends Bundle {
    val addr = Input(UInt(x.W))
    val data = Input(UInt(const.WORD_LEN.W))
    val en   = Input(Bool())
}

class ControlSig extends Bundle {
    val isImm   = Output(Bool())
    val isR1    = Output(Bool())
    val isPC    = Output(Bool())
    val isR2    = Output(Bool())
    val isW     = Output(Bool())
    val aluSel  = Output(UInt(const.FUNC3_LEN.W))
    val asSigned= Output(Bool())
    val enJ     = Output(Bool())
    val enB     = Output(Bool())
}

class lsSig extends Bundle {
    val l   = Output(Bool())
    val s   = Output(Bool())
    val mask= Output(UInt(const.BYTE_IN_WORD.W))
}

class bSig extends Bundle {
    val inv  = Output(Bool())
}

object opcode {
  val u1  = "b0110111".U(const.OPCODE_LEN.W) // U type: lui
  val u2  = "b0010111".U(const.OPCODE_LEN.W) // U type: auipc
  val j   = "b1101111".U(const.OPCODE_LEN.W) // J type: jal
  val iJalr= "b1100111".U(const.OPCODE_LEN.W) // I type: jalr
  val iL  = "b0000011".U(const.OPCODE_LEN.W) // I type: load
  val iAl = "b0010011".U(const.OPCODE_LEN.W)  // I type: Arith and Logic
  val r   = "b0110011".U(const.OPCODE_LEN.W)  // R type
  val s   = "b0100011".U(const.OPCODE_LEN.W)  // S type
  val b   = "b1100011".U(const.OPCODE_LEN.W)  // B type
  val env = "b1110011".U(const.OPCODE_LEN.W)  // environment
}
```

`Instructions.scala`用BitPat来模糊匹配，这些指令可以很容易地从nemu迁移过来
```scala
object instructions {
	/* R        type */
	val ADD     = BitPat("b0000000_?????_?????_000_?????_0110011")
	val SUB     = BitPat("b0100000_?????_?????_000_?????_0110011")
	val SLL     = BitPat("b0000000_?????_?????_001_?????_0110011")
	val SLT     = BitPat("b0000000_?????_?????_010_?????_0110011")
	val SLTU    = BitPat("b0000000_?????_?????_011_?????_0110011")
	val XOR     = BitPat("b0000000_?????_?????_100_?????_0110011")
	val SRL     = BitPat("b0000000_?????_?????_101_?????_0110011")
	val SRA     = BitPat("b0100000_?????_?????_101_?????_0110011")
	val OR      = BitPat("b0000000_?????_?????_110_?????_0110011")
	val AND     = BitPat("b0000000_?????_?????_111_?????_0110011")

	val MUL     = BitPat("b0000001_?????_?????_000_?????_0110011")
	val MULH    = BitPat("b0000001_?????_?????_001_?????_0110011")
	val DIV     = BitPat("b0000001_?????_?????_100_?????_0110011")
	val DIVU    = BitPat("b0000001_?????_?????_101_?????_0110011")
	val REM     = BitPat("b0000001_?????_?????_110_?????_0110011")
	val REMU    = BitPat("b0000001_?????_?????_111_?????_0110011")

	/* U        Type */     
	val AUIPC   = BitPat("b???????_?????_?????_???_?????_0010111")
	val LUI     = BitPat("b???????_?????_?????_???_?????_0110111")
                            
	/* I        Type */    
	// Load from memory   
	val LBU     = BitPat("b???????_?????_?????_100_?????_0000011")
	val LH      = BitPat("b???????_?????_?????_001_?????_0000011")
	val LHU     = BitPat("b???????_?????_?????_101_?????_0000011")
	val LW      = BitPat("b???????_?????_?????_010_?????_0000011")
                           
	val ADDI    = BitPat("b???????_?????_?????_000_?????_0010011")
	val SLLI    = BitPat("b0000000_?????_?????_001_?????_0010011")
	val SLTIU   = BitPat("b???????_?????_?????_011_?????_0010011")
	val XORI    = BitPat("b???????_?????_?????_100_?????_0010011")
	val SRLI    = BitPat("b0000000_?????_?????_101_?????_0010011")
	val SRAI    = BitPat("b0100000_?????_?????_101_?????_0010011")
	val ORI     = BitPat("b???????_?????_?????_110_?????_0010011")
	val ANDI    = BitPat("b???????_?????_?????_111_?????_0010011")
                            
	val JALR    = BitPat("b???????_?????_?????_000_?????_1100111")
	                       
                               
	/* B        Type */           
	val BEQ     = BitPat("b???????_?????_?????_000_?????_1100011")
	val BNE     = BitPat("b???????_?????_?????_001_?????_1100011")
                              
	val BLT     = BitPat("b???????_?????_?????_100_?????_1100011")
	val BLTU    = BitPat("b???????_?????_?????_110_?????_1100011")
	val BGE     = BitPat("b???????_?????_?????_101_?????_1100011")
	val BGEU    = BitPat("b???????_?????_?????_111_?????_1100011")
                              
	/* S        store byte/halfword/word */ 
	val SB      = BitPat("b???????_?????_?????_000_?????_0100011")
	val SH      = BitPat("b???????_?????_?????_001_?????_0100011")
	val SW      = BitPat("b???????_?????_?????_010_?????_0100011")
                                
	/* J        Unconditional jump */  
	val JAL     = BitPat("b???????_?????_?????_???_?????_1101111")
                      
	val EBREAK  = BitPat("b0000000_00001_00000_000_00000_1110011")
	val INV     = BitPat("b???????_?????_?????_???_?????_???????")
}
```

### 基本模块的准备
`Gpr.scala`定义了包括16或32个寄存器的通用寄存器组，当`w1.en`有效时在posedge写入数据，随时以组合逻辑读取
```scala
object gprName extends ChiselEnum {
  if (RV32E) {
    val zero, ra, sp, gp, tp, 
    t0, t1, t2, s0, s1, a0, 
    a1, a2, a3, a4, a5 = Value(ADDR_LEN.U)
  } else {
    val zero, ra, sp, gp, tp,
    t0, t1, t2, s0, s1, a0, a1, a2, a3, a4, a5, 
    a6, a7, s2, s3, s4, s5, s6, s7, s8, s9, 
    s10, s11, t3, t4, t5, t6 = Value(ADDR_LEN.U)
  }
}
//gprName.all.foreach(println)


class GpRegister extends Module {
  var io = IO(new Bundle {
    val r1 = new ReadIO(ADDR_LEN)
    val r2 = new ReadIO(ADDR_LEN)
    val w1 = new WriteIO(ADDR_LEN)
  })

  val r = RegInit(0.U.asTypeOf(Vec(GPR_NUM, UInt(WORD_LEN.W))))
  io.r1.data := r(io.r1.addr)
  io.r2.data := r(io.r2.addr)
  r(io.w1.addr) := Mux(io.w1.en, io.w1.data, r(io.w1.addr))
  r(0) := ZERO_WORD
}
```

`alu.scala`定义ALU模块，对于很多指令，这里的选择端就是`FUNC3`
```scala
class Alu extends Module {
  val io = IO(new Bundle {
    val sel = Input(UInt(FUNC3_LEN.W))
    val sign = Input(Bool())
    val a = Input(UInt(WORD_LEN.W))
    val b = Input(UInt(WORD_LEN.W))
    val result = Output(UInt(WORD_LEN.W))
  })

  val adderEnable = (io.sel === ALU_ADD) | (io.sel === ALU_SLT) | (io.sel === ALU_SLTU)
  val a = io.a
  val b = Mux(io.sign&adderEnable, (-io.b.asSInt).asUInt, io.b)

  val adderResult = Mux(adderEnable, (a + b), 0.U((WORD_LEN + 1).W))
  val carry = adderResult(WORD_LEN)
  val addResult = adderResult(WORD_LEN - 1, 0)
  val overflow = (a(WORD_LEN - 1) === ~io.b(WORD_LEN - 1))&&(addResult(WORD_LEN - 1) =/= a(WORD_LEN - 1))

  // sel = func3 for I, R type
  val result = MuxLookup(io.sel, ZERO_WORD, Array(
    (ALU_ADD)   -> addResult.pad(WORD_LEN), 
    (ALU_SLL)   -> (a << b(4,0)).pad(WORD_LEN), 
    (ALU_SLT)   -> (addResult(WORD_LEN - 1) ^ overflow.asUInt).pad(WORD_LEN),
    (ALU_SLTU)  -> ((addResult(WORD_LEN - 1) & ( ~a(WORD_LEN - 1).asUInt | io.b(WORD_LEN - 1).asUInt )) | (~a(WORD_LEN - 1) & io.b(WORD_LEN - 1)) ).pad(WORD_LEN),
    (ALU_XOR)   -> (a ^ b), 
    (ALU_SRL)   -> Mux(io.sign, (a.asSInt >> b(4,0)).asUInt, (a >> b(4,0))),
    (ALU_OR )   -> (a | b), 
    (ALU_AND)   -> (a & b)
  ))
  io.result := result
}
```

### npc的流程设计
`top.scala`
```scala
class SppTop extends Module {
	var io = IO(new Bundle {
		val pc = Output(UInt(WORD_LEN.W))
		val npc = Output(UInt(WORD_LEN.W))
		val inst = Output(UInt(WORD_LEN.W))
		val rd = Output(UInt(WORD_LEN.W))
	})

    /* IF: fetch instruction from memory */
    val IF = Module(new IF())
    val pc = IF.io.pc
    val inst = IF.io.inst    
  
    
    /* ID: decode instruction */
    val instDecode = Module(new InstDecode())
    instDecode.io.inst := IF.io.inst

    /* connect gpr */
    val gpReg = Module(new GpRegister())
    gpReg.io.r1.addr := instDecode.io.regrAddr1// rs1, seg inst
    gpReg.io.r2.addr := instDecode.io.regrAddr2// rs2, seg inst
    gpReg.io.w1.addr := instDecode.io.regwAddr // rd, seg inst
    gpReg.io.w1.en   := instDecode.io.controlSig.isW // only write rd when enable

    /* EX: Alu */
    val ex = Module(new EX())
    /* data read & write */
    ex.io.pc      := IF.io.pc
    ex.io.rs1Data := gpReg.io.r1.data
    ex.io.rs2Data := gpReg.io.r2.data
    ex.io.imm := instDecode.io.imm
    gpReg.io.w1.data := ex.io.rdData
    IF.io.dnpc := ex.io.dnpc
    /* control signals */
    ex.io.controlSig := instDecode.io.controlSig
    ex.io.lsSig := instDecode.io.lsSig
    ex.io.bSig := instDecode.io.bSig

    io.pc := IF.io.pc // output pc for debugging
    io.npc := IF.io.dnpc // output pc for debugging
    io.rd := ex.io.rdData
    io.inst := IF.io.inst    // output inst for debugging
}

object sppTopMain extends App {
  (new chisel3.stage.ChiselStage).emitVerilog(new spp.SppTop(), Array("--target-dir", "generated", "--split-verilog"))
}
```
### 译码
```scala
class InstDecode extends Module {
  var io = IO(new Bundle {
    /* input */
    val inst = Input(UInt(WORD_LEN.W))
    /* output */
    val controlSig = new ControlSig()
    val lsSig = new lsSig()
    val bSig = new bSig()
    val regrAddr1, regrAddr2 = Output(UInt(ADDR_LEN.W))
    val regwAddr = Output(UInt(ADDR_LEN.W))
    val imm = Output(UInt(WORD_LEN.W))
  })

  /* ID control LUT: isImm, isR1, isPC, isR2, isW, aluSel[3], asSigned, enJ, enB*/
  val instructionLUT = Seq(
	/* R        Type */    
    ADD   -> Cat(FALSE, TRUE , FALSE, TRUE , TRUE , ALU_ADD , FALSE, FALSE, FALSE),
    SUB   -> Cat(FALSE, TRUE , FALSE, TRUE , TRUE , ALU_ADD , TRUE , FALSE, FALSE),
    SLL   -> Cat(FALSE, TRUE , FALSE, TRUE , TRUE , ALU_SLL , FALSE, FALSE, FALSE),
    SLT   -> Cat(FALSE, TRUE , FALSE, TRUE , TRUE , ALU_SLT , TRUE , FALSE, FALSE),
    SLTU  -> Cat(FALSE, TRUE , FALSE, TRUE , TRUE , ALU_SLTU, TRUE , FALSE, FALSE),
    XOR   -> Cat(FALSE, TRUE , FALSE, TRUE , TRUE , ALU_XOR , FALSE, FALSE, FALSE),
    SRL   -> Cat(FALSE, TRUE , FALSE, TRUE , TRUE , ALU_SRL , FALSE, FALSE, FALSE),
    SRA   -> Cat(FALSE, TRUE , FALSE, TRUE , TRUE , ALU_SRL , TRUE , FALSE, FALSE),
    OR    -> Cat(FALSE, TRUE , FALSE, TRUE , TRUE , ALU_OR  , FALSE, FALSE, FALSE),
    AND   -> Cat(FALSE, TRUE , FALSE, TRUE , TRUE , ALU_AND , FALSE, FALSE, FALSE),
	/* U        Type */    
    LUI   -> Cat(TRUE , FALSE, FALSE, FALSE, TRUE , ALU_ADD , FALSE, FALSE, FALSE),
    AUIPC -> Cat(TRUE , FALSE, TRUE , FALSE, TRUE , ALU_ADD , FALSE, FALSE, FALSE),
	/* I        Type */    
    LB    -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_ADD , TRUE , FALSE, FALSE),
    LH    -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_ADD , TRUE , FALSE, FALSE),
    LW    -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_ADD , FALSE, FALSE, FALSE),
    LBU   -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_ADD , FALSE, FALSE, FALSE),
    LHU   -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_ADD , FALSE, FALSE, FALSE),

    ADDI  -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_ADD , FALSE, FALSE, FALSE),
    ANDI  -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_AND , FALSE, FALSE, FALSE),
    SLTIU -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_SLTU, TRUE , FALSE, FALSE),
    XORI  -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_XOR , FALSE, FALSE, FALSE),
    SLLI  -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_SLL , FALSE, FALSE, FALSE),
    SRLI  -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_SRL , FALSE, FALSE, FALSE),
    SRAI  -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_SRL , TRUE , FALSE, FALSE),
    JALR  -> Cat(TRUE , TRUE , FALSE, FALSE, TRUE , ALU_ADD , FALSE, TRUE , FALSE),
	/* B        Type */    
    BEQ   -> Cat(TRUE , TRUE , TRUE , TRUE , FALSE, ALU_ADD , TRUE , TRUE , TRUE ),
    BNE   -> Cat(TRUE , TRUE , TRUE , TRUE , FALSE, ALU_ADD , TRUE , TRUE , TRUE ),
    BLT   -> Cat(TRUE , TRUE , TRUE , TRUE , FALSE, ALU_SLT , TRUE , TRUE , TRUE ),
    BGE   -> Cat(TRUE , TRUE , TRUE , TRUE , FALSE, ALU_SLT , TRUE , TRUE , TRUE ),
    BLTU  -> Cat(TRUE , TRUE , TRUE , TRUE , FALSE, ALU_SLTU, TRUE , TRUE , TRUE ),
    BGEU  -> Cat(TRUE , TRUE , TRUE , TRUE , FALSE, ALU_SLTU, TRUE , TRUE , TRUE ),
	/* S        Type */   // this inst is nop now 
    SB    -> Cat(TRUE , TRUE , FALSE, FALSE, FALSE, ALU_ADD , FALSE, FALSE, FALSE),
    SH    -> Cat(TRUE , TRUE , FALSE, FALSE, FALSE, ALU_ADD , FALSE, FALSE, FALSE),
    SW    -> Cat(TRUE , TRUE , FALSE, FALSE, FALSE, ALU_ADD , FALSE, FALSE, FALSE),
	/* J        Type */    
    JAL   -> Cat(TRUE , FALSE, TRUE , FALSE, TRUE , ALU_ADD , FALSE, TRUE , FALSE),
    EBREAK-> Cat(FALSE, FALSE, FALSE, FALSE, FALSE, ALU_ADD , FALSE, FALSE, FALSE)
  )

  // Use MuxLookup to select the control signals
  val controlSig = MuxCase(0.U(11.W), instructionLUT.map {
    case (pat, ctrl) => (pat === io.inst) -> ctrl
  })
  io.controlSig.isImm  := controlSig(10) 
  io.controlSig.isR1   := controlSig(9) 
  io.controlSig.isPC   := controlSig(8) 
  io.controlSig.isR2   := controlSig(7) 
  io.controlSig.isW    := controlSig(6) 
  io.controlSig.aluSel := controlSig(5, 3) 
  io.controlSig.asSigned  := controlSig(2) 
  io.controlSig.enJ  := controlSig(1) 
  io.controlSig.enB  := controlSig(0) 

  /* load/store control LUT: L, S, mask*/
  val lsLUT = Seq(
    SB    -> Cat(FALSE, TRUE , "b0001".U(4.W)),
    SH    -> Cat(FALSE, TRUE , "b0011".U(4.W)),
    SW    -> Cat(FALSE, TRUE , "b1111".U(4.W)),
    LB    -> Cat(TRUE , FALSE, "b0001".U(4.W)),
    LH    -> Cat(TRUE , FALSE, "b0011".U(4.W)),
    LW    -> Cat(TRUE , FALSE, "b1111".U(4.W)),
    LBU   -> Cat(TRUE , FALSE, "b0001".U(4.W)),
    LHU   -> Cat(TRUE , FALSE, "b0011".U(4.W))
  )
  val lsSig = MuxCase(0.U(6.W), lsLUT.map {
    case (pat, ctrl) => (pat === io.inst) -> ctrl
  })
  io.lsSig.l := lsSig(5)
  io.lsSig.s := lsSig(4)
  io.lsSig.mask := lsSig(3, 0)

  /* branch control LUT: inv*/
  val bLUT = Seq(
    BEQ   -> Cat(FALSE),
    BNE   -> Cat(TRUE ),
    BLT   -> Cat(TRUE ),
    BGE   -> Cat(FALSE),
    BLTU  -> Cat(TRUE ),
    BGEU  -> Cat(FALSE)
  )
  val bSig = MuxCase(0.U, bLUT.map {
    case (pat, ctrl) => (pat === io.inst) -> ctrl
  })
  io.bSig.inv := bSig(0)

  // ebreak DPI-C
  // break when ebreak or invalid inst
  val ebreakModule = Module(new Ebreak())
  ebreakModule.io.ebreakFlag := (controlSig === 0.U) 
  ebreakModule.io.retFlag := (io.inst === EBREAK) 
  ebreakModule.io.clock := clock
  ebreakModule.io.reset := reset

  /* ID operand LUT:  */
  io.regrAddr1  := io.inst(19, 15)
  io.regrAddr2  := io.inst(24, 20)
  io.regwAddr   := io.inst(OPCODE_LEN + ADDR_LEN -1, OPCODE_LEN)
  val immLUT = Seq(
    opcode.u1  -> Cat(io.inst(WORD_LEN - 1, 12), Fill(12,0.U)).asSInt.pad(WORD_LEN).asUInt,
    opcode.u2  -> Cat(io.inst(WORD_LEN - 1, 12), Fill(12,0.U)).asSInt.pad(WORD_LEN).asUInt,
    opcode.j   -> Cat(
      io.inst(WORD_LEN - 1),
      io.inst(19, 12), io.inst(20), io.inst(30, 21), 0.U
    ).asSInt.pad(WORD_LEN).asUInt,
    opcode.iJalr-> Cat(io.inst(WORD_LEN - 1, 20)).asSInt.pad(WORD_LEN).asUInt,
    opcode.iL  -> Cat(io.inst(WORD_LEN - 1, 20)).asSInt.pad(WORD_LEN).asUInt,
    opcode.iAl -> Cat(io.inst(WORD_LEN - 1, 20)).asSInt.pad(WORD_LEN).asUInt,
    //opcode.r -> ZERO_WORD,
    opcode.s   -> Cat(
      io.inst(31, 25),
      io.inst(11, OPCODE_LEN)
    ).asSInt.pad(WORD_LEN).asUInt,
    opcode.b   -> Cat(
      io.inst(OPCODE_LEN),
      io.inst(30, 25),
      io.inst(11, OPCODE_LEN + 1), 0.U
    ).asSInt.pad(WORD_LEN).asUInt,
    //opcode.env -> ZERO_WORD
  )
  io.imm := MuxLookup(io.inst(OPCODE_LEN - 1, 0), ZERO_WORD, immLUT)

}
```
### 执行
```scala
class EX extends Module {
  var io = IO(new Bundle {
    val pc      = Input(UInt(WORD_LEN.W))
    val rs1Data = Input(UInt(WORD_LEN.W))
    val rs2Data = Input(UInt(WORD_LEN.W))
    val imm     = Input(UInt(WORD_LEN.W))
    val rdData  = Output(UInt(WORD_LEN.W))
    val dnpc    = Output(UInt(WORD_LEN.W))
    val controlSig = Flipped(new ControlSig())
    val lsSig   = Flipped(new lsSig())
    val bSig   = Flipped(new bSig())
  })

  // alu module
  val alu = Module(new Alu())
  alu.io.sel := io.controlSig.aluSel
  alu.io.sign := io.controlSig.asSigned
  // op1 = mux(rs1, pc, zero)
  val aluOp1 = MuxCase(0.U, Seq(
    (io.controlSig.isR1 === true.B)  -> io.rs1Data,
    (io.controlSig.isPC === true.B)  -> io.pc,
  ))
  alu.io.a := aluOp1

  // op2 = mux(rs2, imm/shamt)
  val aluOp2 = MuxCase(0.U, Seq(
    (io.controlSig.isR2 === true.B)  -> io.rs2Data,
    (io.controlSig.isImm === true.B) -> io.imm
  ))
  alu.io.b := aluOp2

  val aluResult = Wire(UInt(WORD_LEN.W))
  aluResult := alu.io.result.asUInt

  // data memory module
  val dataMem = Module(new DataMem())
  dataMem.io.valid:= io.lsSig.s | io.lsSig.l
  dataMem.io.wen  := io.lsSig.s
  dataMem.io.addr := aluResult
  dataMem.io.mask := io.lsSig.mask
  dataMem.io.dataIn := io.rs2Data

  val loadData = Mux(io.controlSig.asSigned,
    MuxCase(dataMem.io.dataOut, Seq(
      (io.lsSig.mask === "b0001".U) -> dataMem.io.dataOut(7, 0).asSInt.pad(WORD_LEN).asUInt,  
      (io.lsSig.mask === "b0011".U) -> dataMem.io.dataOut(15, 0).asSInt.pad(WORD_LEN).asUInt  
    )),
    dataMem.io.dataOut
  )

  // if aluResult == 0 && inv = FALSE, branch is enabled; else not
  val branchCond = ((aluResult === 0.U) ^ io.bSig.inv)

  io.rdData := MuxCase(aluResult, Seq(
    (io.controlSig.enJ) ->  (io.pc + 4.U),
    (io.lsSig.l)        ->  loadData
  ))
  io.dnpc := MuxCase(io.pc + 4.U, Seq(
    io.controlSig.enB   ->  Mux(branchCond, (io.pc + io.imm), io.pc + 4.U),
    io.controlSig.enJ   ->  aluResult
  ))
}

object ExMain extends App {
  (new chisel3.stage.ChiselStage).emitVerilog(new spp.EX(), Array("--target-dir", "generated"))
}

```

## 从AM启动NPC
### 从命令行中读入NPC需要执行的程序 & 一键编译并在NPC上运行AM程序
- 修改AM
  模仿nemu的流程，修改`./am/scripts/platform/npc.mk`加上对应的选项（当然，最好是把npc的Makefile里的选项改成与其他统一的）
  ```Makefile
  sim: image
  	$(MAKE) -C $(NPC_HOME) sim IMG=$(IMAGE).bin
  ```
  确保am-kernels/cpu-tests的makefile也有对应选项
- 修改NPC
  ```Makefile
  npc的makefile
  IMG ?=
  sim: $(VSRCS) $(CSRCS_SIM) # run gtkwave
  	$(call git_commit, "sim RTL") # DO NOT REMOVE THIS LINE!!!
  	@echo "build"
  	$(VERILATOR) $(VERILATOR_CFLAGS_SIM) \
  		--trace-fst\
  		--clk clock\
  		--top-module $(TOPNAME) $^  \
  		--Mdir $(OBJ_DIR) --exe -o $(abspath $(BIN))
  	@echo "run"
  	$(BIN) $(ARGS) $(IMG)
  	@echo "open in gtkwave"
  	gtkwave $(TOPNAME).fst
  ```
  `npc/csrcs/tb.cpp`直接照搬nemu从参数读入`img_file`即可

### 实现riscv32e-npc中的halt()函数
注意到`./am/scripts/platform/nemu.mk`有一条`CFLAGS += -I$(AM_HOME)/am/src/platform/nemu/include`,其中的`nemu_trap`宏即`ebreak`的内联汇编（见PA2.2，设置结束码/返回值）。nemu的`./am/src/platform/nemu/ioe/trm.c`中用这个宏来停止程序。
但是npc没有这个文件.我们从`./am/src/riscv/npc/trm.c`可以找到`_trm_init()`和`halt()`的定义。现在我们可以像在NEMU一样运行程序了，输出：

```
/am-kernels/tests/cpu-tests$ make ARCH=riscv32e-npc ALL=dummy sim
# Building dummy-sim [riscv32e-npc]
# Building am-archive [riscv32e-npc]
+ CC src/riscv/npc/trm.c
+ AR -> build/am-riscv32e-npc.a
# Building klib-archive [riscv32e-npc]
+ LD -> build/dummy-riscv32e-npc.elf
# Creating image [riscv32e-npc]
+ OBJCOPY -> build/dummy-riscv32e-npc.bin
build
run
reading image from path: /am-kernels/tests/cpu-tests/build/dummy-riscv32e-npc.binThe image is /am-kernels/tests/cpu-tests/build/dummy-riscv32e-npc.bin, size = 57
memcpy done, image size = 57
memory starts      413
reset done, clk = 1, rst = 0
sim_init done, clk = 1, rst = 0
start execution at pc = 80000000
instruction fetched
0: pc=80000000	inst=413	rd=0
instruction fetched
1: pc=80000004	inst=9117	rd=80009004
instruction fetched
2: pc=80000008	inst=ffc10113	rd=80009000
instruction fetched
3: pc=8000000c	inst=c000ef	rd=80000010
instruction fetched
4: pc=80000018	inst=ff410113	rd=80008ff4
instruction fetched
5: pc=8000001c	inst=517	rd=8000001c
instruction fetched
6: pc=80000020	inst=1c50513	rd=80000038
instruction fetched
7: pc=80000024	inst=112423	rd=0
instruction fetched
8: pc=80000028	inst=fe9ff0ef	rd=8000002c
instruction fetched
9: pc=80000010	inst=513	rd=0
instruction fetched
10: pc=80000014	inst=8067	rd=80000018
instruction fetched
11: pc=8000002c	inst=50513	rd=0
instruction fetched
12: pc=80000030	inst=100073	rd=0
exit simulation
ebreak calls sim_exit
open in gtkwave
WM Destroy
test list [1 item(s)]: dummy
[         dummy] PASS
```

## 为NPC搭建sdb
单步执行, 打印寄存器和扫描内存
itrace, mtrace和ftrace
difftest(DUT=NPC, REF=NEMU)

## 使用dpi-c机制访存
```scala
class DataMem extends BlackBox with HasBlackBoxInline {
  var io = IO(new Bundle {
    val valid= Input(Bool())
    val wen  = Input(Bool())
    val addr = Input(UInt(WORD_LEN.W))
    val mask = Input(UInt(BYTE_IN_WORD.W))
    val dataIn = Input(UInt(WORD_LEN.W))
    val dataOut = Output(UInt(WORD_LEN.W))
  })

  setInline("DataMem.sv",
	"""import "DPI-C" function void pmem_read (input bit [31:0] addr, input byte mask, output bit [31:0] result);
	  |import "DPI-C" function void pmem_write (input bit [31:0] addr, input byte mask, input bit [31:0] data);
    |
	  |module DataMem(input valid, input wen, input [31:0] addr, input [3:0] mask, input [31:0] dataIn, output reg [31:0] dataOut);
    |
	  |always@(*) begin // load
    | if (valid) begin
	  |	  pmem_read(addr, mask, dataOut);
    |   if (wen) begin
	  |		pmem_write(addr, mask, dataIn); // store
    |   end
    | end
    | else begin
    |   dataOut = 0;
    | end
	  |end
	  |endmodule
	""".stripMargin)
}
```

```C
void pmem_read(const svBitVecVal* addr, char mask, svBitVecVal* result) {
	//uint32_t addr_val = addr[0] & ~0x3u;
	uint32_t addr_val = addr[0];
	if ((addr_val < MBASE) | (addr_val > MBASE + MSIZE)) return;
    switch (mask) {
        case 0x1:
            result[0] = *(uint8_t *)guest_to_host(addr_val); break;
        case 0x3:
            result[0] = *(uint16_t *)guest_to_host(addr_val); break;
        case 0x15:
            result[0] = *(uint32_t *)guest_to_host(addr_val); break;
        default:
            result[0] = *(uint32_t *)guest_to_host(addr_val); break;
    }
}

void pmem_write(const svBitVecVal* addr, char mask, const svBitVecVal* data) {
	//uint32_t addr_val = addr[0] & ~0x3u;
	uint32_t addr_val = addr[0];
	uint32_t data_val = data[0];
	if ((addr_val < MBASE) | (addr_val > MBASE + MSIZE)) return;
    switch (mask) {
        case 0x1:
            *(uint8_t *)guest_to_host(addr_val) = data_val; break;
        case 0x3:
            *(uint16_t *)guest_to_host(addr_val) = data_val; break;
        case 0x15:
            *(uint32_t *)guest_to_host(addr_val) = data_val; break;
        default:
            *(uint32_t *)guest_to_host(addr_val) = data_val; break;
    }
}
```