// Seed: 711499898
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    output tri id_4,
    output tri1 id_5
    , id_10,
    input wand id_6,
    output wor id_7,
    input uwire id_8
);
  assign id_3 = id_1;
  assign id_7 = 1;
  assign module_1.id_2 = 0;
  wire id_11;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output wor id_2,
    output wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    output uwire id_7,
    output tri id_8,
    output wand id_9,
    output tri1 id_10,
    input tri1 id_11,
    output uwire id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri1 id_15,
    input wire id_16,
    output wire id_17
);
  assign id_12 = id_6 ? 1 : -1;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_17,
      id_2,
      id_2,
      id_3,
      id_4,
      id_10,
      id_11
  );
endmodule
