INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_18/project_18.ip_user_files/bd/sunii/ipshared/4cee/src/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_18/project_18.ip_user_files/bd/sunii/ip/sunii_halfadder_0_0/sim/sunii_halfadder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sunii_halfadder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_18/project_18.ip_user_files/bd/sunii/ip/sunii_halfadder_0_1/sim/sunii_halfadder_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sunii_halfadder_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_18/project_18.ip_user_files/bd/sunii/ip/sunii_util_vector_logic_0_0/sim/sunii_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sunii_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_18/project_18.ip_user_files/bd/sunii/sim/sunii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sunii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_18/project_18.gen/sources_1/bd/sunii/hdl/sunii_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sunii_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_18/project_18.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
