# Tarik Ibrahimoviƒá  
**Electronics Engineer | FPGA & Digital Design**  

üìç Milan, Italy | MSc Electronics Engineering @ Politecnico di Milano  

## Skills  
- **Digital Design & Verification**: Verilog, SystemVerilog, FPGA prototyping, Synthesis & Timing  
- **Embedded Systems**: RISC-V, ARM (STM32, RPi), Bare-metal, FreeRTOS  
- **EDA & ASIC Tools**: Vivado, Yosys, ModelSim, Verilator, OpenLane 
- **Programming**: C, C++, MATLAB, some Python  

## Notable Contributions  
- **[eduSOC / eduBOS5](https://github.com/tarik-ibrahimovic/eduBOS5)** ‚Äì RISC-V SoC  
- **[FPGA Stress Testing](https://github.com/chili-chips-ba/openCologne)** ‚Äì Spicing up Cologne Chips GateMate 

## Talks & Presentations  
- **[FPGA Ignite 2024 (Heidelberg)](https://www.linkedin.com/posts/chili-chips_fpga-riscv-edubos5-activity-7226492853118451713-fMGO?utm_source=share&utm_medium=member_desktop)** ‚Äì Presentation on eduBOS5  

## Get in Touch  
- **LinkedIn**: [Tarik Ibrahimoviƒá](https://linkedin.com/in/tarik-ibrahimovic)  
- **Email**: tarik.ibrahimovic@chili-chips.xyz  
