// SPDX-License-Identifier: GPL-2.0-only
/* Atlantic Network Driver
 * Copyright (C) 2020 Marvell International Ltd.
 */

/* File hw_atl2.c: Definition of Atlantic hardware specific functions. */

#include "aq_hw.h"
#include "aq_hw_utils.h"
#include "aq_ring.h"
#include "aq_nic.h"
#include "aq_ptp.h"
#include "aq_trace.h"
#include "hw_atl/hw_atl_b0.h"
#include "hw_atl/hw_atl_llh.h"
#include "hw_atl/hw_atl_llh_internal.h"
#include "hw_atl2.h"
#include "hw_atl2_utils.h"
#include "hw_atl2_llh.h"
#include "hw_atl2_internal.h"
#include "hw_atl2_llh_internal.h"

static int hw_atl2_act_rslvr_table_set(struct aq_hw_s *self, u8 location,
				       u32 tag, u32 mask, u32 action);

static void hw_atl2_enable_ptp(struct aq_hw_s *self,
			       unsigned int param, int enable);
static int hw_atl2_hw_tx_ptp_ring_init(struct aq_hw_s *self,
				     struct aq_ring_s *aq_ring);
static int hw_atl2_hw_rx_ptp_ring_init(struct aq_hw_s *self,
				     struct aq_ring_s *aq_ring);
static void aq_get_ptp_ts(struct aq_hw_s *self, u64 *stamp);
static int hw_atl2_adj_clock_freq(struct aq_hw_s *self, s32 ppb);

#define DEFAULT_BOARD_BASIC_CAPABILITIES \
	.is_64_dma = true,		  \
	.op64bit = true,		  \
	.msix_irqs = 8U,		  \
	.irq_mask = ~0U,		  \
	.vecs = HW_ATL2_RSS_MAX,	  \
	.tcs_max = HW_ATL2_TC_MAX,	  \
	.rxd_alignment = 1U,		  \
	.rxd_size = HW_ATL2_RXD_SIZE,   \
	.rxds_max = HW_ATL2_MAX_RXD,    \
	.rxds_min = HW_ATL2_MIN_RXD,    \
	.txd_alignment = 1U,		  \
	.txd_size = HW_ATL2_TXD_SIZE,   \
	.txds_max = HW_ATL2_MAX_TXD,    \
	.txds_min = HW_ATL2_MIN_TXD,    \
	.txhwb_alignment = 4096U,	  \
	.tx_rings = HW_ATL2_TX_RINGS,   \
	.rx_rings = HW_ATL2_RX_RINGS,   \
	.hw_features = NETIF_F_HW_CSUM |  \
			NETIF_F_RXCSUM |  \
			NETIF_F_RXHASH |  \
			NETIF_F_SG |      \
			NETIF_F_TSO |     \
			NETIF_F_TSO6 |    \
			NETIF_F_LRO |     \
			NETIF_F_NTUPLE |  \
			NETIF_F_HW_VLAN_CTAG_FILTER | \
			NETIF_F_HW_VLAN_CTAG_RX |     \
			NETIF_F_HW_VLAN_CTAG_TX |     \
			NETIF_F_GSO_UDP_L4      |     \
			NETIF_F_GSO_PARTIAL     |     \
			NETIF_F_HW_TC,                \
	.hw_priv_flags = IFF_UNICAST_FLT, \
	.flow_control = true,		  \
	.mtu = HW_ATL2_MTU_JUMBO,	  \
	.mac_regs_count = 72,		  \
	.hw_alive_check_addr = 0x10U,     \
	.priv_data_len = sizeof(struct hw_atl2_priv)

const struct aq_hw_caps_s hw_atl2_caps_aqc113 = {
	DEFAULT_BOARD_BASIC_CAPABILITIES,
	.media_type = AQ_HW_MEDIA_TYPE_TP,
	.link_speed_msk = AQ_NIC_RATE_10G |
			  AQ_NIC_RATE_5G  |
			  AQ_NIC_RATE_2G5 |
			  AQ_NIC_RATE_1G  |
			  AQ_NIC_RATE_100M      |
			  AQ_NIC_RATE_10M,
};

const struct aq_hw_caps_s hw_atl2_caps_aqc115c = {
	DEFAULT_BOARD_BASIC_CAPABILITIES,
	.media_type = AQ_HW_MEDIA_TYPE_TP,
	.link_speed_msk = AQ_NIC_RATE_2G5 |
			  AQ_NIC_RATE_1G  |
			  AQ_NIC_RATE_100M      |
			  AQ_NIC_RATE_10M,
};

const struct aq_hw_caps_s hw_atl2_caps_aqc116c = {
	DEFAULT_BOARD_BASIC_CAPABILITIES,
	.media_type = AQ_HW_MEDIA_TYPE_TP,
	.link_speed_msk = AQ_NIC_RATE_1G  |
			  AQ_NIC_RATE_100M      |
			  AQ_NIC_RATE_10M,
};

static u32 hw_atl2_sem_act_rslvr_get(struct aq_hw_s *self)
{
	return hw_atl_reg_glb_cpu_sem_get(self, HW_ATL2_FW_SM_ACT_RSLVR);
}

static int hw_atl2_hw_reset(struct aq_hw_s *self)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	int err;
	int i;

	err = hw_atl2_utils_soft_reset(self);
	if (err)
		return err;

	memset(&priv->l3_active_filters, 0, sizeof(priv->l3_active_filters));
	memset(&priv->last_stats, 0, sizeof(priv->last_stats));
	memset(priv->l3_v4_filters, 0, sizeof(priv->l3_v4_filters));
	memset(priv->l3_v6_filters, 0, sizeof(priv->l3_v6_filters));
	memset(priv->l4_filters, 0, sizeof(priv->l4_filters));
	memset(priv->etype_policy, 0, sizeof(priv->etype_policy));
	for (i = 0; i < HW_ATL2_RPF_L3L4_FILTERS; i++) {
		priv->l3l4_filters[i].l3_index = -1;
		priv->l3l4_filters[i].l4_index = -1;
	}

	if (self->clk_select != -1)
		hw_atl2_enable_ptp(self,
			self->clk_select,
			aq_utils_obj_test(&self->flags, AQ_HW_PTP_AVAILABLE) ?
				1 : 0);

	self->aq_fw_ops->set_state(self, MPI_RESET);

	err = aq_hw_err_from_flags(self);

	return err;
}

static int hw_atl2_tc_ptp_set(struct aq_hw_s *self)
{
	/* Init TC2 for PTP_TX */
	hw_atl_tpb_tx_pkt_buff_size_per_tc_set(self, HW_ATL2_PTP_TXBUF_SIZE,
					       AQ_HW_PTP_TC);

	/* Init TC2 for PTP_RX */
	hw_atl_rpb_rx_pkt_buff_size_per_tc_set(self, HW_ATL2_PTP_RXBUF_SIZE,
					       AQ_HW_PTP_TC);

	/* No flow control for PTP */
	hw_atl_rpb_rx_xoff_en_per_tc_set(self, 0U, AQ_HW_PTP_TC);

	hw_atl2_tpb_tps_highest_priority_tc_set(self, AQ_HW_PTP_TC);

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_hw_queue_to_tc_map_set(struct aq_hw_s *self)
{
	struct aq_nic_cfg_s *cfg = self->aq_nic_cfg;
	unsigned int tcs, q_per_tc;
	unsigned int tc, q;
	u32 rx_map = 0;
	u32 tx_map = 0;

	hw_atl2_tpb_tx_tc_q_rand_map_en_set(self, 1U);

	switch (cfg->tc_mode) {
	case AQ_TC_MODE_8TCS:
		tcs = 8;
		q_per_tc = 4;
		break;
	case AQ_TC_MODE_4TCS:
		tcs = 4;
		q_per_tc = 8;
		break;
	default:
		return -EINVAL;
	}

	for (tc = 0; tc != tcs; tc++) {
		unsigned int tc_q_offset = tc * q_per_tc;

		for (q = tc_q_offset; q != tc_q_offset + q_per_tc; q++) {
			rx_map |= tc << HW_ATL2_RX_Q_TC_MAP_SHIFT(q);
			if (HW_ATL2_RX_Q_TC_MAP_ADR(q) !=
			    HW_ATL2_RX_Q_TC_MAP_ADR(q + 1)) {
				aq_hw_write_reg(self,
						HW_ATL2_RX_Q_TC_MAP_ADR(q),
						rx_map);
				rx_map = 0;
			}

			tx_map |= tc << HW_ATL2_TX_Q_TC_MAP_SHIFT(q);
			if (HW_ATL2_TX_Q_TC_MAP_ADR(q) !=
			    HW_ATL2_TX_Q_TC_MAP_ADR(q + 1)) {
				aq_hw_write_reg(self,
						HW_ATL2_TX_Q_TC_MAP_ADR(q),
						tx_map);
				tx_map = 0;
			}
		}
	}

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_hw_qos_set(struct aq_hw_s *self)
{
	struct aq_nic_cfg_s *cfg = self->aq_nic_cfg;
	u32 tx_buff_size = HW_ATL2_TXBUF_MAX;
	u32 rx_buff_size = HW_ATL2_RXBUF_MAX;
	unsigned int prio = 0U;
	u32 tc = 0U;

	if (cfg->is_ptp) {
		tx_buff_size -= HW_ATL2_PTP_TXBUF_SIZE;
		rx_buff_size -= HW_ATL2_PTP_RXBUF_SIZE;
	}

	/* TPS Descriptor rate init */
	hw_atl_tps_tx_pkt_shed_desc_rate_curr_time_res_set(self, 0x0U);
	hw_atl_tps_tx_pkt_shed_desc_rate_lim_set(self, 0xA);

	/* TPS VM init */
	hw_atl_tps_tx_pkt_shed_desc_vm_arb_mode_set(self, 0U);

	tx_buff_size /= cfg->tcs;
	rx_buff_size /= cfg->tcs;
	for (tc = 0; tc < cfg->tcs; tc++) {
		u32 threshold = 0U;

		/* Tx buf size TC0 */
		hw_atl_tpb_tx_pkt_buff_size_per_tc_set(self, tx_buff_size, tc);

		threshold = (tx_buff_size * (1024 / 32U) * 66U) / 100U;
		hw_atl_tpb_tx_buff_hi_threshold_per_tc_set(self, threshold, tc);

		threshold = (tx_buff_size * (1024 / 32U) * 50U) / 100U;
		hw_atl_tpb_tx_buff_lo_threshold_per_tc_set(self, threshold, tc);

		/* QoS Rx buf size per TC */
		hw_atl_rpb_rx_pkt_buff_size_per_tc_set(self, rx_buff_size, tc);

		threshold = (rx_buff_size * (1024U / 32U) * 66U) / 100U;
		hw_atl_rpb_rx_buff_hi_threshold_per_tc_set(self, threshold, tc);

		threshold = (rx_buff_size * (1024U / 32U) * 50U) / 100U;
		hw_atl_rpb_rx_buff_lo_threshold_per_tc_set(self, threshold, tc);

		hw_atl_b0_set_fc(self, self->aq_nic_cfg->fc.req, tc);
	}

	if (cfg->is_ptp)
		hw_atl2_tc_ptp_set(self);

	/* QoS 802.1p priority -> TC mapping */
	for (prio = 0; prio < 8; ++prio)
		hw_atl_rpf_rpb_user_priority_tc_map_set(self, prio,
							cfg->prio_tc_map[prio]);

	/* ATL2 Apply ring to TC mapping */
	hw_atl2_hw_queue_to_tc_map_set(self);

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_hw_rss_set(struct aq_hw_s *self,
			      struct aq_rss_parameters *rss_params)
{
	u8 *indirection_table = rss_params->indirection_table;
	const u32 num_tcs = aq_hw_num_tcs(self);
	u32 rpf_redir2_enable;
	u32 queue;
	u32 tc;
	u32 i;

	rpf_redir2_enable = num_tcs > 4 ? 1 : 0;

	hw_atl2_rpf_redirection_table2_select_set(self, rpf_redir2_enable);

	for (i = HW_ATL2_RSS_REDIRECTION_MAX; i--;) {
		for (tc = 0; tc != num_tcs; tc++) {
			queue = tc * aq_hw_q_per_tc(self) +
				indirection_table[i];
			hw_atl2_new_rpf_rss_redir_set(self, tc, i, queue);
		}
	}

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_hw_init_tx_tc_rate_limit(struct aq_hw_s *self)
{
	static const u32 max_weight = BIT(HW_ATL2_TPS_DATA_TCTWEIGHT_WIDTH) - 1;
	/* Scale factor is based on the number of bits in fractional portion */
	static const u32 scale = BIT(HW_ATL_TPS_DESC_RATE_Y_WIDTH);
	static const u32 frac_msk = HW_ATL_TPS_DESC_RATE_Y_MSK >>
				    HW_ATL_TPS_DESC_RATE_Y_SHIFT;
	const u32 link_speed = self->aq_link_status.mbps;
	struct aq_nic_cfg_s *nic_cfg = self->aq_nic_cfg;
	unsigned long num_min_rated_tcs = 0;
	u32 tc_weight[AQ_CFG_TCS_MAX];
	u32 fixed_max_credit_4b;
	u32 fixed_max_credit;
	u8 min_rate_msk = 0;
	u32 sum_weight = 0;
	int tc;

	/* By default max_credit is based upon MTU (in unit of 64b) */
	fixed_max_credit = nic_cfg->aq_hw_caps->mtu / 64;
	/* in unit of 4b */
	fixed_max_credit_4b = nic_cfg->aq_hw_caps->mtu / 4;

	if (link_speed) {
		min_rate_msk = nic_cfg->tc_min_rate_msk &
			       (BIT(nic_cfg->tcs) - 1);
		num_min_rated_tcs = hweight8(min_rate_msk);
	}

	/* First, calculate weights where min_rate is specified */
	if (num_min_rated_tcs) {
		for (tc = 0; tc != nic_cfg->tcs; tc++) {
			if (!nic_cfg->tc_min_rate[tc]) {
				tc_weight[tc] = 0;
				continue;
			}

			tc_weight[tc] = (-1L + link_speed +
					 nic_cfg->tc_min_rate[tc] *
					 max_weight) /
					link_speed;
			tc_weight[tc] = min(tc_weight[tc], max_weight);
			sum_weight += tc_weight[tc];
		}
	}

	/* WSP, if min_rate is set for at least one TC.
	 * RR otherwise.
	 */
	hw_atl2_tps_tx_pkt_shed_data_arb_mode_set(self, min_rate_msk ? 1U : 0U);
	/* Data TC Arbiter takes precedence over Descriptor TC Arbiter,
	 * leave Descriptor TC Arbiter as RR.
	 */
	hw_atl_tps_tx_pkt_shed_desc_tc_arb_mode_set(self, 0U);

	hw_atl_tps_tx_desc_rate_mode_set(self, nic_cfg->is_qos ? 1U : 0U);

	for (tc = 0; tc != nic_cfg->tcs; tc++) {
		const u32 en = (nic_cfg->tc_max_rate[tc] != 0) ? 1U : 0U;
		const u32 desc = AQ_NIC_CFG_TCVEC2RING(nic_cfg, tc, 0);
		u32 weight, max_credit;

		hw_atl_tps_tx_pkt_shed_desc_tc_max_credit_set(self, tc,
							      fixed_max_credit);
		hw_atl_tps_tx_pkt_shed_desc_tc_weight_set(self, tc, 0x1E);

		if (num_min_rated_tcs) {
			weight = tc_weight[tc];

			if (!weight && sum_weight < max_weight)
				weight = (max_weight - sum_weight) /
					 (nic_cfg->tcs - num_min_rated_tcs);
			else if (!weight)
				weight = 0x640;

			max_credit = max(2 * weight, fixed_max_credit_4b);
		} else {
			weight = 0x640;
			max_credit = 0xFFF0;
		}

		hw_atl2_tps_tx_pkt_shed_tc_data_weight_set(self, tc, weight);
		hw_atl2_tps_tx_pkt_shed_tc_data_max_credit_set(self, tc,
							       max_credit);

		hw_atl_tps_tx_desc_rate_en_set(self, desc, en);

		if (en) {
			/* Nominal rate is always 10G */
			const u32 rate = 10000U * scale /
					 nic_cfg->tc_max_rate[tc];
			const u32 rate_int = rate >>
					     HW_ATL_TPS_DESC_RATE_Y_WIDTH;
			const u32 rate_frac = rate & frac_msk;

			hw_atl_tps_tx_desc_rate_x_set(self, desc, rate_int);
			hw_atl_tps_tx_desc_rate_y_set(self, desc, rate_frac);
		} else {
			/* A value of 1 indicates the queue is not
			 * rate controlled.
			 */
			hw_atl_tps_tx_desc_rate_x_set(self, desc, 1U);
			hw_atl_tps_tx_desc_rate_y_set(self, desc, 0U);
		}
	}
	for (tc = nic_cfg->tcs; tc != AQ_CFG_TCS_MAX; tc++) {
		const u32 desc = AQ_NIC_CFG_TCVEC2RING(nic_cfg, tc, 0);

		hw_atl_tps_tx_desc_rate_en_set(self, desc, 0U);
		hw_atl_tps_tx_desc_rate_x_set(self, desc, 1U);
		hw_atl_tps_tx_desc_rate_y_set(self, desc, 0U);
	}

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_hw_init_tx_path(struct aq_hw_s *self)
{
	struct aq_nic_cfg_s *nic_cfg = self->aq_nic_cfg;

	/* Tx TC/RSS number config */
	hw_atl_tpb_tps_tx_tc_mode_set(self, nic_cfg->tc_mode);

	hw_atl_thm_lso_tcp_flag_of_first_pkt_set(self, 0x0FF6U);
	hw_atl_thm_lso_tcp_flag_of_middle_pkt_set(self, 0x0FF6U);
	hw_atl_thm_lso_tcp_flag_of_last_pkt_set(self, 0x0F7FU);

	/* Tx interrupts */
	hw_atl_tdm_tx_desc_wr_wb_irq_en_set(self, 1U);

	/* misc */
	hw_atl_tdm_tx_dca_en_set(self, 0U);
	hw_atl_tdm_tx_dca_mode_set(self, 0U);

	hw_atl_tpb_tx_path_scp_ins_en_set(self, 1U);

	hw_atl2_tpb_tx_buf_clk_gate_en_set(self, 0U);

	if (hw_atl2_phi_ext_tag_get(self)) {
		hw_atl2_tdm_tx_data_read_req_limit_set(self, 0x7F);
		hw_atl2_tdm_tx_desc_read_req_limit_set(self, 0x0F);
	}

	return aq_hw_err_from_flags(self);
}

/** Initialise new rx filters
 * L2 promisc OFF
 * VLAN promisc OFF
 *
 * User prioryty to TC
 */
static void hw_atl2_hw_init_new_rx_filters(struct aq_hw_s *self)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	u8 *prio_tc_map = self->aq_nic_cfg->prio_tc_map;
	u32 art_first_sec, art_last_sec;
	u32 art_mask = 0;
	u16 action;
	u8 index;
	int i;

	/* tag MC frames always */
	hw_atl_rpfl2_accept_all_mc_packets_set(self, 1);

	/* Action Resolver Table (ART) is used by RPF to decide which action
	 * to take with a packet based upon input tag and tag mask, where:
	 *  - input tag is a combination of 3-bit VLan Prio (PTP) and
	 *    29-bit concatenation of all tags from filter block;
	 *  - tag mask is a mask used for matching against input tag.
	 * The input_tag is compared with the all the Requested_tags in the
	 * Record table to find a match. Action field of the selected matched
	 * REC entry is used for further processing. If multiple entries match,
	 * the lowest REC entry, Action field will be selected.
	 */
	art_last_sec = priv->art_base_index / 8 + priv->art_count / 8;
	art_first_sec = priv->art_base_index / 8;
	art_mask = (BIT(art_last_sec) - 1) - (BIT(art_first_sec) - 1);
	hw_atl2_rpf_act_rslvr_section_en_set(self,
			hw_atl2_rpf_act_rslvr_section_en_get(self) | art_mask);
	hw_atl2_rpf_l3_v6_v4_select_set(self, 1);
	hw_atl2_rpfl2_uc_flr_tag_set(self, HW_ATL2_RPF_TAG_BASE_UC,
				     priv->l2_filters_base_index);
	hw_atl2_rpfl2_bc_flr_tag_set(self, HW_ATL2_RPF_TAG_BC);

	/* FW reserves the beginning of ART, thus all driver entries must
	 * start from the offset specified in FW caps.
	 */
	index = priv->art_base_index + HW_ATL2_RPF_L2_PROMISC_OFF_INDEX;
	hw_atl2_act_rslvr_table_set(self, index, 0,
				    HW_ATL2_RPF_TAG_UC_MASK |
				    HW_ATL2_RPF_TAG_ALLMC_MASK,
				    HW_ATL2_ACTION_DROP);

	index = priv->art_base_index + HW_ATL2_RPF_VLAN_PROMISC_OFF_INDEX;
	hw_atl2_act_rslvr_table_set(self, index, 0,
				    HW_ATL2_RPF_TAG_VLAN_MASK |
				    HW_ATL2_RPF_TAG_UNTAG_MASK,
				    HW_ATL2_ACTION_DROP);

	/* Configure ART to map given VLan Prio (PCP) to the TC index for
	 * RSS redirection table.
	 */
	for (i = 0; i < AQ_CFG_TCS_MAX; i++) {
		action = HW_ATL2_ACTION_ASSIGN_TC(prio_tc_map[i]);

		index = priv->art_base_index + HW_ATL2_RPF_PCP_TO_TC_INDEX + i;
		hw_atl2_act_rslvr_table_set(self, index,
					    i << HW_ATL2_RPF_TAG_PCP_OFFSET,
					    HW_ATL2_RPF_TAG_PCP_MASK, action);
	}
}

static void hw_atl2_hw_new_rx_filter_vlan_promisc(struct aq_hw_s *self,
						  bool promisc)
{
	u16 off_action = (!promisc &&
			  !hw_atl_rpfl2promiscuous_mode_en_get(self)) ?
				HW_ATL2_ACTION_DROP : HW_ATL2_ACTION_DISABLE;
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	u8 index;

	index = priv->art_base_index + HW_ATL2_RPF_VLAN_PROMISC_OFF_INDEX;
	hw_atl2_act_rslvr_table_set(self, index, 0,
				    HW_ATL2_RPF_TAG_VLAN_MASK |
				    HW_ATL2_RPF_TAG_UNTAG_MASK, off_action);
}

static void hw_atl2_hw_new_rx_filter_promisc(struct aq_hw_s *self, bool promisc,
					     bool allmulti)
{
	u32 mask = allmulti ? (HW_ATL2_RPF_TAG_UC_MASK |
			       HW_ATL2_RPF_TAG_ALLMC_MASK) :
			      HW_ATL2_RPF_TAG_UC_MASK;
	u16 off_action = promisc ? HW_ATL2_ACTION_DISABLE : HW_ATL2_ACTION_DROP;
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	bool vlan_promisc_enable;
	u8 index;

	index = priv->art_base_index + HW_ATL2_RPF_L2_PROMISC_OFF_INDEX;
	hw_atl2_act_rslvr_table_set(self, index, 0,
				    mask,
				    off_action);

	/* turn VLAN promisc mode too */
	vlan_promisc_enable = hw_atl_rpf_vlan_prom_mode_en_get(self);
	hw_atl2_hw_new_rx_filter_vlan_promisc(self, promisc |
					      vlan_promisc_enable);
}

static int hw_atl2_act_rslvr_table_set(struct aq_hw_s *self, u8 location,
				       u32 tag, u32 mask, u32 action)
{
	u32 val;
	int err;

	err = readx_poll_timeout_atomic(hw_atl2_sem_act_rslvr_get,
					self, val, val == 1,
					1, 10000U);
	if (err)
		return err;

	hw_atl2_rpf_act_rslvr_record_set(self, location, tag, mask,
					 action);

	hw_atl_reg_glb_cpu_sem_set(self, 1, HW_ATL2_FW_SM_ACT_RSLVR);

	return err;
}

static int hw_atl2_hw_init_rx_path(struct aq_hw_s *self)
{
	struct aq_nic_cfg_s *cfg = self->aq_nic_cfg;

	/* Rx TC/RSS number config */
	hw_atl_rpb_rpf_rx_traf_class_mode_set(self, cfg->tc_mode);

	/* Rx flow control */
	hw_atl_rpb_rx_flow_ctl_mode_set(self, 1U);

	hw_atl2_rpf_rss_hash_type_set(self, HW_ATL2_RPF_RSS_HASH_TYPE_ALL);

	/* RSS Ring selection */
	hw_atl_b0_hw_init_rx_rss_ctrl1(self);

	/* Multicast filters */
	hw_atl_reg_rx_flr_mcst_flr_msk_set(self, 0x00000000U);
	hw_atl_reg_rx_flr_mcst_flr_set(self, HW_ATL_MCAST_FLT_ANY_TO_HOST, 0U);

	/* Vlan filters */
	hw_atl_rpf_vlan_outer_etht_set(self, ETH_P_8021AD);
	hw_atl_rpf_vlan_inner_etht_set(self, ETH_P_8021Q);

	hw_atl_rpf_vlan_prom_mode_en_set(self, 1);

	/* Always accept untagged packets */
	hw_atl_rpf_vlan_accept_untagged_packets_set(self, 1U);
	hw_atl_rpf_vlan_untagged_act_set(self, 1U);

	hw_atl2_hw_init_new_rx_filters(self);

	/* Rx Interrupts */
	hw_atl_rdm_rx_desc_wr_wb_irq_en_set(self, 1U);

	hw_atl_rpfl2broadcast_flr_act_set(self,
				hw_atl_rpfl2broadcast_flr_act_get(self) | 1);
	hw_atl_rpfl2broadcast_count_threshold_set(self, 0xFFFFU & (~0U / 256U));

	hw_atl_rdm_rx_dca_en_set(self, 0U);
	hw_atl_rdm_rx_dca_mode_set(self, 0U);

	/* RDM extended tag */
	if (hw_atl2_phi_ext_tag_get(self))
		aq_hw_write_reg(self, HW_ATL2_RDM_RX_DESC_RD_REQ_LIMIT_ADR,
				0x10);

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_hw_mac_addr_set(struct aq_hw_s *self, const u8 *mac_addr)
{

	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	u32 location = priv->l2_filters_base_index;
	unsigned int h = 0U;
	unsigned int l = 0U;
	int err = 0;

	if (!mac_addr) {
		err = -EINVAL;
		goto err_exit;
	}
	h = (mac_addr[0] << 8) | (mac_addr[1]);
	l = (mac_addr[2] << 24) | (mac_addr[3] << 16) |
		(mac_addr[4] << 8) | mac_addr[5];

	hw_atl_rpfl2_uc_flr_en_set(self, 0U, location);
	hw_atl_rpfl2unicast_dest_addresslsw_set(self, l, location);
	hw_atl_rpfl2unicast_dest_addressmsw_set(self, h, location);
	hw_atl_rpfl2unicast_flr_act_set(self, 1U, location);
	hw_atl2_rpfl2_uc_flr_tag_set(self, HW_ATL2_RPF_TAG_BASE_UC, location);
	hw_atl_rpfl2_uc_flr_en_set(self, 1U, location);

	err = aq_hw_err_from_flags(self);

err_exit:
	return err;
}

static int hw_atl2_hw_init(struct aq_hw_s *self, const u8 *mac_addr)
{
	static u32 aq_hw_atl2_igcr_table_[4][2] = {
		[AQ_HW_IRQ_INVALID] = { 0x20000000U, 0x20000000U },
		[AQ_HW_IRQ_LEGACY]  = { 0x20000080U, 0x20000080U },
		[AQ_HW_IRQ_MSI]     = { 0x20000021U, 0x20000025U },
		[AQ_HW_IRQ_MSIX]    = { 0x20000022U, 0x20000026U },
	};
	struct aq_nic_cfg_s *aq_nic_cfg = self->aq_nic_cfg;
	u32 val;
	int err;

	// TODO: PCI perf optimization tryouts:

	// 8 queues mode
	//aq_hw_write_reg(self, 0xC9C, 3);

	/* PCIe extended bit support */
	if (aq_enable_wa & AQ_WA_FORCE_PCIE_EXTTAG) {
		hw_atl2_phi_ext_tag_set(self, 1);
		aq_pr_err("Enabled: AQ_WA_FORCE_PCIE_EXTTAG 0x%x\n",
			  (int)AQ_WA_FORCE_PCIE_EXTTAG);
	}

	hw_atl2_init_launchtime(self);

	hw_atl2_hw_init_tx_path(self);
	hw_atl2_hw_init_rx_path(self);

	hw_atl2_hw_mac_addr_set(self, mac_addr);

	self->aq_fw_ops->set_link_speed(self, aq_nic_cfg->link_speed_msk);
	self->aq_fw_ops->set_state(self, MPI_INIT);

	hw_atl2_hw_qos_set(self);
	hw_atl2_hw_rss_set(self, &aq_nic_cfg->aq_rss);
	hw_atl_b0_hw_rss_hash_set(self, &aq_nic_cfg->aq_rss);

	if (aq_enable_wa & AQ_WA_MRRS_LIMIT) {
		/* Force limit MRRS on RDM/TDM to 2K */
		val = aq_hw_read_reg(self, HW_ATL_PCI_REG_CONTROL6_ADR);
		aq_hw_write_reg(self, HW_ATL_PCI_REG_CONTROL6_ADR,
				(val & ~0x707) | 0x404);
	}

	if (aq_enable_wa & AQ_WA_DMA_REQ_LIMIT) {
		/* TX DMA total request limit. A2 hardware is not capable to
		 * handle more than (8K-MRRS) incoming DMA data.
		 * Value 24 in 256byte units
		 */
		aq_hw_write_reg(self, HW_ATL_TX_DMA_TOTAL_REQ_LIMIT_ADR, 24);
	}

	/* Continue service with the subsequent packet, if TX DMA could
	 * accommodate it within the target byte count set.
	 */
	if (!(aq_enable_wa & AQ_WA_EARLY_PKT_BRK))
		hw_atl_tdm_tx_early_pkt_brk_set(self, 0);

	hw_atl2_rpf_new_enable_set(self, 1);

	/* Reset link status and read out initial hardware counters */
	self->aq_link_status.mbps = 0;
	self->aq_fw_ops->update_stats(self);

	err = aq_hw_err_from_flags(self);
	if (err < 0)
		goto err_exit;

	/* Interrupts */
	hw_atl_reg_irq_glb_ctl_set(self,
				   aq_hw_atl2_igcr_table_[aq_nic_cfg->irq_type]
						 [(aq_nic_cfg->num_irq_vecs > 1U) ?
						  1 : 0]);

	hw_atl_itr_irq_auto_masklsw_set(self, aq_nic_cfg->aq_hw_caps->irq_mask);

	/* Interrupts */
	hw_atl_reg_gen_irq_map_set(self,
				   ((HW_ATL2_ERR_INT << 0x18) |
				    (1U << 0x1F)) |
				   ((HW_ATL2_ERR_INT << 0x10) |
				    (1U << 0x17)), 0U);

	hw_atl_b0_hw_offload_set(self, aq_nic_cfg);

err_exit:
	return err;
}

static int hw_atl2_hw_ring_rx_init(struct aq_hw_s *self,
				   struct aq_ring_s *aq_ring,
				   struct aq_ring_param_s *aq_ring_param)
{
	int res = hw_atl_b0_hw_ring_rx_init(self, aq_ring, aq_ring_param);

	if (aq_ptp_ring(aq_ring))
		hw_atl2_hw_rx_ptp_ring_init(self, aq_ring);

	return res;
}

static int hw_atl2_hw_ring_tx_init(struct aq_hw_s *self,
				   struct aq_ring_s *aq_ring,
				   struct aq_ring_param_s *aq_ring_param)
{
	int res = hw_atl_b0_hw_ring_tx_init(self, aq_ring, aq_ring_param);

	if (aq_ptp_ring(aq_ring))
		hw_atl2_hw_tx_ptp_ring_init(self, aq_ring);

	return res;
}

#define IS_FILTER_ENABLED(_F_) ((packet_filter & (_F_)) ? 1U : 0U)

static int hw_atl2_hw_packet_filter_set(struct aq_hw_s *self,
					unsigned int packet_filter)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	struct aq_nic_cfg_s *cfg = self->aq_nic_cfg;
	unsigned int i, location;
	u32 vlan_promisc;
	u32 l2_promisc;

	l2_promisc = IS_FILTER_ENABLED(IFF_PROMISC) ||
		     !!(cfg->priv_flags & BIT(AQ_HW_LOOPBACK_DMA_NET));
	vlan_promisc = l2_promisc || cfg->is_vlan_force_promisc;

	hw_atl_rpfl2promiscuous_mode_en_set(self, l2_promisc);

	hw_atl_rpf_vlan_prom_mode_en_set(self, vlan_promisc);

	hw_atl_rpfl2broadcast_en_set(self, IS_FILTER_ENABLED(IFF_BROADCAST));

	hw_atl2_hw_new_rx_filter_promisc(self,
					 IS_FILTER_ENABLED(IFF_PROMISC),
					 IS_FILTER_ENABLED(IFF_ALLMULTI) &&
					 IS_FILTER_ENABLED(IFF_MULTICAST));

	hw_atl2_utils_set_filter_policy(self, IS_FILTER_ENABLED(IFF_PROMISC),
					IS_FILTER_ENABLED(IFF_ALLMULTI) &&
					IS_FILTER_ENABLED(IFF_MULTICAST));

	for (i = 0, location = priv->l2_filters_base_index + 1;
	     location < priv->l2_filters_base_index + priv->l2_filter_count;
	     location++, i++)
		hw_atl_rpfl2_uc_flr_en_set(self,
					   (cfg->is_mc_list_enabled &&
					    (i < cfg->mc_list_count)) ?
					    1U : 0U, location);

	return aq_hw_err_from_flags(self);
}

#undef IS_FILTER_ENABLED

static int hw_atl2_hw_multicast_list_set(struct aq_hw_s *self,
					 u8 ar_mac
					 [AQ_HW_MULTICAST_ADDRESS_MAX]
					 [ETH_ALEN],
					 u32 count)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	u32 base_location = priv->l2_filters_base_index + 1;
	struct aq_nic_cfg_s *cfg = self->aq_nic_cfg;
	int err = 0;

	if (count > (HW_ATL2_MAC_MAX - HW_ATL2_MAC_MIN)) {
		err = -EBADRQC;
		goto err_exit;
	}
	for (cfg->mc_list_count = 0U;
			cfg->mc_list_count < count;
			++cfg->mc_list_count) {
		u32 i = cfg->mc_list_count;
		u32 h = (ar_mac[i][0] << 8) | (ar_mac[i][1]);
		u32 l = (ar_mac[i][2] << 24) | (ar_mac[i][3] << 16) |
					(ar_mac[i][4] << 8) | ar_mac[i][5];

		hw_atl_rpfl2_uc_flr_en_set(self, 0U, base_location + i);

		hw_atl_rpfl2unicast_dest_addresslsw_set(self, l,
							base_location + i);

		hw_atl_rpfl2unicast_dest_addressmsw_set(self, h,
							base_location + i);
		hw_atl_rpfl2unicast_flr_act_set(self, 1U, base_location + i);

		hw_atl2_rpfl2_uc_flr_tag_set(self, HW_ATL2_RPF_TAG_BASE_UC,
					     base_location + i);

		hw_atl_rpfl2_uc_flr_en_set(self,
					   (cfg->is_mc_list_enabled),
					   base_location + i);
	}

	err = aq_hw_err_from_flags(self);

err_exit:
	return err;
}

static int hw_atl2_hw_interrupt_moderation_set(struct aq_hw_s *self)
{
	unsigned int i = 0U;
	u32 itr_tx = 2U;
	u32 itr_rx = 2U;

	switch (self->aq_nic_cfg->itr) {
	case  AQ_CFG_INTERRUPT_MODERATION_ON:
	case  AQ_CFG_INTERRUPT_MODERATION_AUTO:
		hw_atl_tdm_tx_desc_wr_wb_irq_en_set(self, 0U);
		hw_atl_tdm_tdm_intr_moder_en_set(self, 1U);
		hw_atl_rdm_rx_desc_wr_wb_irq_en_set(self, 0U);
		hw_atl_rdm_rdm_intr_moder_en_set(self, 1U);

		if (self->aq_nic_cfg->itr == AQ_CFG_INTERRUPT_MODERATION_ON) {
			/* HW timers are in 2us units */
			int tx_max_timer = self->aq_nic_cfg->tx_itr / 2;
			int tx_min_timer = tx_max_timer / 2;

			int rx_max_timer = self->aq_nic_cfg->rx_itr / 2;
			int rx_min_timer = rx_max_timer / 2;

			tx_max_timer = min(HW_ATL2_INTR_MODER_MAX,
					   tx_max_timer);
			tx_min_timer = min(HW_ATL2_INTR_MODER_MIN,
					   tx_min_timer);
			rx_max_timer = min(HW_ATL2_INTR_MODER_MAX,
					   rx_max_timer);
			rx_min_timer = min(HW_ATL2_INTR_MODER_MIN,
					   rx_min_timer);

			itr_tx |= tx_min_timer << 0x8U;
			itr_tx |= tx_max_timer << 0x10U;
			itr_rx |= rx_min_timer << 0x8U;
			itr_rx |= rx_max_timer << 0x10U;
		} else {
			static unsigned int hw_atl2_timers_table_tx_[][2] = {
				{0xfU, 0xffU}, /* 10Gbit */
				{0xfU, 0x1ffU}, /* 5Gbit */
				{0xfU, 0x1ffU}, /* 5Gbit 5GS */
				{0xfU, 0x1ffU}, /* 2.5Gbit */
				{0xfU, 0x1ffU}, /* 1Gbit */
				{0xfU, 0x1ffU}, /* 100Mbit */
			};
			static unsigned int hw_atl2_timers_table_rx_[][2] = {
				{0x6U, 0x38U},/* 10Gbit */
				{0xCU, 0x70U},/* 5Gbit */
				{0xCU, 0x70U},/* 5Gbit 5GS */
				{0x18U, 0xE0U},/* 2.5Gbit */
				{0x30U, 0x80U},/* 1Gbit */
				{0x4U, 0x50U},/* 100Mbit */
			};
			unsigned int mbps = self->aq_link_status.mbps;
			unsigned int speed_index;

			speed_index = hw_atl_utils_mbps_2_speed_index(mbps);

			/* Update user visible ITR settings */
			self->aq_nic_cfg->tx_itr = hw_atl2_timers_table_tx_
							[speed_index][1] * 2;
			self->aq_nic_cfg->rx_itr = hw_atl2_timers_table_rx_
							[speed_index][1] * 2;

			itr_tx |= hw_atl2_timers_table_tx_
						[speed_index][0] << 0x8U;
			itr_tx |= hw_atl2_timers_table_tx_
						[speed_index][1] << 0x10U;

			itr_rx |= hw_atl2_timers_table_rx_
						[speed_index][0] << 0x8U;
			itr_rx |= hw_atl2_timers_table_rx_
						[speed_index][1] << 0x10U;
		}
		break;
	case AQ_CFG_INTERRUPT_MODERATION_OFF:
		hw_atl_tdm_tx_desc_wr_wb_irq_en_set(self, 1U);
		hw_atl_tdm_tdm_intr_moder_en_set(self, 0U);
		hw_atl_rdm_rx_desc_wr_wb_irq_en_set(self, 1U);
		hw_atl_rdm_rdm_intr_moder_en_set(self, 0U);
		itr_tx = 0U;
		itr_rx = 0U;
		break;
	}

	for (i = HW_ATL2_RINGS_MAX; i--;) {
		hw_atl2_reg_tx_intr_moder_ctrl_set(self, itr_tx, i);
		hw_atl_reg_rx_intr_moder_ctrl_set(self, itr_rx, i);
	}

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_hw_stop(struct aq_hw_s *self)
{
	int err;
	u32 val;

	hw_atl_b0_hw_irq_disable(self, HW_ATL2_INT_MASK);

	if (aq_enable_wa & AQ_WA_RDM_CACHE_CLEAR) {
		/* Invalidate Descriptor Cache to prevent writing to the cached
		 * descriptors and to the data pointer of those descriptors
		 */
		hw_atl_rdm_rx_dma_desc_cache_init_tgl(self);
		err = readx_poll_timeout_atomic(
				hw_atl_rdm_rx_dma_desc_cache_init_done_get,
				self, val, val == 1, 1000U, 10000U);
		WARN_ON(err);
	}
	return 0;
}

static struct aq_stats_s *hw_atl2_utils_get_hw_stats(struct aq_hw_s *self)
{
	return &self->curr_stats;
}

static u32 hw_atl2_tsg_int_clk_freq(struct aq_hw_s *self)
{
	return AQ2_HW_PTP_COUNTER_HZ;
}

static u32 hw_atl2_312p5_clk_freq(struct aq_hw_s *self)
{
	if (ATL_HW_IS_CHIP_FEATURE(self, FPGA))
		return AQ2_HW_312P5_COUNTER_HZ / 4;

	return AQ2_HW_312P5_COUNTER_HZ;
}

static void hw_atl2_enable_ptp(struct aq_hw_s *self,
			       unsigned int param, int enable)
{
	self->clk_select = param;

	/* enable tsg counter */
	hw_atl2_tsg_clock_reset(self, self->clk_select);
	hw_atl2_tsg_clock_en(self, !self->clk_select, enable);
	hw_atl2_tsg_clock_en(self, self->clk_select, enable);

	if (enable)
		hw_atl2_adj_clock_freq(self, 0);

	hw_atl2_tpb_tps_highest_priority_tc_enable_set(self, enable);

	if (ATL_HW_IS_CHIP_FEATURE(self, FPGA) &&
			ATL_HW_IS_CHIP_FEATURE(self, REVISION_B0))
		hw_atl2_prim_ts_clk_sel_set(self, self->clk_select);
}

static void aq_get_ptp_ts(struct aq_hw_s *self, u64 *stamp)
{
	if (stamp)
		*stamp = hw_atl2_tsg_clock_read(self, self->clk_select);
}

static u64 hw_atl2_hw_ring_tx_ptp_get_ts(struct aq_ring_s *ring)
{
	struct hw_atl2_txts_s *txts;

	txts = (struct hw_atl2_txts_s *)&ring->dx_ring[ring->sw_head *
						HW_ATL2_TXD_SIZE];
	/* DD + TS_VALID */
	if (txts->ctrl & BIT(3) && txts->ctrl & BIT(20))
		return txts->ts;

	return 0;
}

static u16 hw_atl2_hw_rx_extract_ts(struct aq_hw_s *self, u8 *p,
				    unsigned int len, u64 *timestamp)
{
	unsigned int offset = HW_ATL2_RX_TS_SIZE;
	u8 *ptr;

	if (len <= offset || !timestamp)
		return 0;

	ptr = p + (len - offset);
	memcpy(timestamp, ptr, sizeof(*timestamp));

	return HW_ATL2_RX_TS_SIZE;
}

static int hw_atl2_adj_sys_clock(struct aq_hw_s *self, s64 delta)
{
	if (delta >= 0)
		hw_atl2_tsg_clock_add(self, self->clk_select, (u64)delta, 0);
	else
		hw_atl2_tsg_clock_sub(self, self->clk_select, (u64)(-delta), 0);

	return 0;
}

static int hw_atl2_adj_clock_freq(struct aq_hw_s *self, s32 ppb)
{
	u32 freq = hw_atl2_tsg_int_clk_freq(self);
	u64 divisor = 0, base_ns;
	u32 nsi_frac = 0, nsi;
	u32 adj = ppb;
	u32 nsi_rem;

	base_ns = div_u64(mul_u32_u32(adj + NSEC_PER_SEC, NSEC_PER_SEC), freq);
	nsi = (u32)div_u64_rem(base_ns, NSEC_PER_SEC, &nsi_rem);
	if (nsi_rem != 0) {
		divisor = div_u64(mul_u32_u32(NSEC_PER_SEC, NSEC_PER_SEC),
				  nsi_rem);
		nsi_frac = (u32)div64_u64(AQ_FRAC_PER_NS * NSEC_PER_SEC,
					  divisor);
	}

	hw_atl2_tsg_clock_increment_set(self, self->clk_select, nsi, nsi_frac);

	if (ATL_HW_IS_CHIP_FEATURE(self, FPGA) &&
			ATL_HW_IS_CHIP_FEATURE(self, REVISION_B0)) {
		freq = hw_atl2_312p5_clk_freq(self);
		base_ns = ((adj + NSEC_PER_SEC) * NSEC_PER_SEC) / freq;
		nsi = base_ns / NSEC_PER_SEC;

		if (base_ns != nsi * NSEC_PER_SEC) {
			divisor = div_u64(mul_u32_u32(NSEC_PER_SEC,
						      NSEC_PER_SEC),
				base_ns - mul_u32_u32(nsi, NSEC_PER_SEC));
			nsi_frac = (u32)div64_u64(AQ_FRAC_PER_NS * NSEC_PER_SEC,
						  divisor);
		}

		hw_atl2_fifo312p5_fns_inc_val_set(self, nsi_frac);
		hw_atl2_fifo312p5_corr_period_set(self, 0);
		hw_atl2_fifo312p5_ns_inc_set(self, nsi);
		hw_atl2_fifo312p5_fns_corr_set(self, 0);
	}

	return 0;
}

static int hw_atl2_hw_tx_ptp_ring_init(struct aq_hw_s *self,
				       struct aq_ring_s *aq_ring)
{
	hw_atl2_tdm_tx_desc_timestamp_writeback_en_set(self, true,
						       aq_ring->idx);
	hw_atl2_tdm_tx_desc_timestamp_en_set(self, true, aq_ring->idx);
	hw_atl2_tdm_tx_desc_avb_en_set(self, true, aq_ring->idx);

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_hw_rx_ptp_ring_init(struct aq_hw_s *self,
				       struct aq_ring_s *aq_ring)
{
	hw_atl2_rpf_rx_desc_timestamp_req_set(self,
			self->clk_select == ATL_TSG_CLOCK_SEL_1 ? 2 : 1,
			aq_ring->idx);
	return aq_hw_err_from_flags(self);
}

static u32 hw_atl2_hw_get_clk_sel(struct aq_hw_s *self)
{
	return self->clk_select;
}

static u32 ext_int_flags;

static int hw_atl2_ptp_ext_interrupt_en(struct aq_hw_s *self,
					int on, u32 flags)
{
	struct aq_nic_cfg_s *aq_nic_cfg = self->aq_nic_cfg;

	if ((!ext_int_flags && on) ||
		(!(ext_int_flags ^ flags) && !on)) {
		hw_atl2_tsg_ext_isr_to_host_set(self, on);
		hw_atl_reg_gen_irq_map_set(self,
			(BIT(0x7) |
			aq_nic_cfg->link_irq_vec) |
			(on ? BIT(0xF) |
			((aq_nic_cfg->link_irq_vec + 2) << 0x8) : 0),
			3U); //MIF2
	}

	if (on)
		ext_int_flags |= flags;
	else
		ext_int_flags &= ~flags;

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_ptp_gpio_in_en(struct aq_hw_s *self, u32 index,
				  u32 channel, int on)
{
	hw_atl2_tsg_gpio_isr_to_host_set(self, on, channel);
	hw_atl2_tsg_gpio_clear_status(self, channel);
	hw_atl2_tsg_gpio_input_set(self, on, index, channel);

	if (ATL_HW_IS_CHIP_FEATURE(self, FPGA)) {
		hw_atl2_fpga_tsg_gpio_input_set(self, channel);
	} else {
		hw_atl2_tsg0_ext_gpio_ts_input_select_set(self,
			(channel == ATL_TSG_CLOCK_SEL_0) && on ? index : 0);
		hw_atl2_tsg1_ext_gpio_ts_input_select_set(self,
			(channel == ATL_TSG_CLOCK_SEL_1) && on ? index : 0);
	}

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_gpio_pulse(struct aq_hw_s *self, u32 index, u32 clk_sel,
			      u64 start, u32 period, u32 hightime)
{
	if (ATL_HW_IS_CHIP_FEATURE(self, FPGA)) {
		hw_atl2_fpga_tsg_ptp_gpio_gen_pulse(self, clk_sel, start > 0);
	} else if (index == 1 || index == 3) { //Hardware limitation
		hw_atl2_gpio_special_mode_set(self,
			start == 0 ? HW_ATL2_GPIO_PIN_SPEC_MODE_GPIO :
				(clk_sel == ATL_TSG_CLOCK_SEL_0 ?
				HW_ATL2_GPIO_PIN_SPEC_MODE_TSG0_EVENT_OUTPUT :
				HW_ATL2_GPIO_PIN_SPEC_MODE_TSG1_EVENT_OUTPUT),
			index);
	}

	hw_atl2_tsg_ptp_gpio_gen_pulse(self, clk_sel, start, period, hightime);

	return 0;
}

static u64 hw_atl2_ptp_gpio_get_event(struct aq_hw_s *self, u32 channel,
				      u32 *event_count)
{
	u64 event_ts;

	hw_atl2_tsg_gpio_clear_status(self, channel);
	hw_atl2_tsg_gpio_input_event_info_get(self, channel, event_count,
					      &event_ts);
	return aq_hw_err_from_flags(self) ? (u64)-1 : event_ts;
}

static int hw_atl2_rxf_l3_is_equal(struct hw_atl2_l3_filter *f1,
				   struct hw_atl2_l3_filter *f2)
{
	if (f1->cmd != f2->cmd)
		return false;

	if (f1->cmd & HW_ATL2_RPF_L3_CMD_SA_EN)
		if (f1->srcip[0] != f2->srcip[0])
			return false;

	if (f1->cmd & HW_ATL2_RPF_L3_CMD_DA_EN)
		if (f1->dstip[0] != f2->dstip[0])
			return false;

	if (f1->cmd & (HW_ATL2_RPF_L3_CMD_PROTO_EN |
		       HW_ATL2_RPF_L3_V6_CMD_PROTO_EN))
		if (f1->proto != f2->proto)
			return false;

	if (f1->cmd & HW_ATL2_RPF_L3_V6_CMD_SA_EN)
		if (memcmp(f1->srcip, f2->srcip, 16))
			return false;

	if (f1->cmd & HW_ATL2_RPF_L3_V6_CMD_DA_EN)
		if (memcmp(f1->dstip, f2->dstip, 16))
			return false;

	return true;
}

static s8 hw_atl2_new_fl3l4_find_l3(struct aq_hw_s *self,
				    struct hw_atl2_l3_filter *l3)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	struct hw_atl2_l3_filter *l3_filters;
	int i, first, last;

	if (l3->cmd & HW_ATL2_RPF_L3_V6_CMD_EN) {
		l3_filters = priv->l3_v6_filters;
		first = priv->l3_v6_filter_base_index;
		last = priv->l3_v6_filter_base_index +
		       priv->l3_v6_filter_count;
	} else {
		l3_filters = priv->l3_v4_filters;
		first = priv->l3_v4_filter_base_index;
		last = priv->l3_v4_filter_base_index +
		       priv->l3_v4_filter_count;
	}
	for (i = first; i < last; i++) {
		if (hw_atl2_rxf_l3_is_equal(&l3_filters[i], l3))
			return i;
	}

	for (i = first; i < last; i++) {
		u32 l3_enable_mask = HW_ATL2_RPF_L3_CMD_EN |
				     HW_ATL2_RPF_L3_V6_CMD_EN;

		if (!(l3_filters[i].cmd & l3_enable_mask))
			return i;
	}

	return -ENOSPC;
}

static void hw_atl2_rxf_l3_get(struct aq_hw_s *self,
			       struct hw_atl2_l3_filter *l3, int idx,
			       const struct hw_atl2_l3_filter *_l3)
{
	int i;

	l3->usage++;
	if (l3->usage == 1) {
		l3->cmd = _l3->cmd;
		for (i = 0; i < 4; i++) {
			l3->srcip[i] = _l3->srcip[i];
			l3->dstip[i] = _l3->dstip[i];
		}
		l3->proto = _l3->proto;

		if (l3->cmd & HW_ATL2_RPF_L3_CMD_EN) {
			hw_atl2_rpf_l3_v4_cmd_set(self, l3->cmd, idx);
			hw_atl2_rpf_l3_v4_tag_set(self, idx + 1, idx);
			hw_atl2_rpf_l3_v4_dest_addr_set(self,
							idx,
							l3->dstip[0]);
			hw_atl2_rpf_l3_v4_src_addr_set(self,
						       idx,
						       l3->srcip[0]);
		} else {
			hw_atl2_rpf_l3_v6_cmd_set(self, l3->cmd, idx);
			hw_atl2_rpf_l3_v6_tag_set(self, idx + 1, idx);
			hw_atl2_rpf_l3_v6_dest_addr_set(self,
							idx,
							l3->dstip);
			hw_atl2_rpf_l3_v6_src_addr_set(self,
						       idx,
						       l3->srcip);
		}
	}
}

static void hw_atl2_rxf_l3_put(struct aq_hw_s *self,
			       struct hw_atl2_l3_filter *l3, int idx)
{
	if (l3->usage)
		l3->usage--;

	if (!l3->usage) {
		if (l3->cmd & HW_ATL2_RPF_L3_V6_CMD_EN)
			hw_atl2_rpf_l3_v6_cmd_set(self, 0, idx);
		else
			hw_atl2_rpf_l3_v4_cmd_set(self, 0, idx);
		l3->cmd = 0;
	}
}

static int hw_atl2_rxf_l4_is_equal(struct hw_atl2_l4_filter *f1,
				   struct hw_atl2_l4_filter *f2)
{
	if (f1->cmd != f2->cmd)
		return false;

	if (f1->cmd & HW_ATL2_RPF_L4_CMD_SP_EN)
		if (f1->sport != f2->sport)
			return false;

	if (f1->cmd & HW_ATL2_RPF_L4_CMD_DP_EN)
		if (f1->dport != f2->dport)
			return false;

	return true;
}

static s8 hw_atl2_new_fl3l4_find_l4(struct aq_hw_s *self,
				    struct hw_atl2_l4_filter *l4)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	int i, first, last;

	first = priv->l4_filter_base_index;
	last = priv->l4_filter_base_index + priv->l4_filter_count;

	for (i = first; i < last; i++)
		if (hw_atl2_rxf_l4_is_equal(&priv->l4_filters[i], l4))
			return i;

	for (i = first; i < last; i++)
		if ((priv->l4_filters[i].cmd & HW_ATL2_RPF_L4_CMD_EN) == 0)
			return i;

	WARN(1, "L4 filter table inconsistent");
	return -1;
}

static void hw_atl2_rxf_l4_put(struct aq_hw_s *self,
			       struct hw_atl2_l4_filter *l4, int idx)
{
	if (l4->usage)
		l4->usage--;

	if (!l4->usage) {
		l4->cmd = 0;
		hw_atl2_rpf_l4_cmd_set(self, l4->cmd, idx);
	}
}

static void hw_atl2_rxf_l4_get(struct aq_hw_s *self,
			       struct hw_atl2_l4_filter *l4, int idx,
			       const struct hw_atl2_l4_filter *_l4)
{
	l4->usage++;
	if (l4->usage == 1) {
		l4->cmd = _l4->cmd;
		l4->sport = _l4->sport;
		l4->dport = _l4->dport;

		hw_atl2_rpf_l4_cmd_set(self, l4->cmd, idx);
		hw_atl2_rpf_l4_tag_set(self, idx + 1, idx);
		hw_atl_rpf_l4_spd_set(self, l4->sport, idx);
		hw_atl_rpf_l4_dpd_set(self, l4->dport, idx);
	}
}

static int hw_atl2_new_fl3l4_configure(struct aq_hw_s *self,
				       struct aq_rx_filter_l3l4 *data)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	s8 old_l3_index = priv->l3l4_filters[data->location].l3_index;
	s8 old_l4_index = priv->l3l4_filters[data->location].l4_index;
	u8 old_ipv6 = priv->l3l4_filters[data->location].ipv6;
	struct hw_atl2_l3_filter *l3_filters;
	struct hw_atl2_l3_filter l3;
	struct hw_atl2_l4_filter l4;
	s8 l3_idx = -1;
	s8 l4_idx = -1;

	if (!(data->cmd & HW_ATL_RX_ENABLE_FLTR_L3L4))
		return 0;

	memset(&l3, 0, sizeof(l3));
	memset(&l4, 0, sizeof(l4));

	/* convert legacy filter to new */
	if (data->cmd & HW_ATL_RX_ENABLE_CMP_PROT_L4) {
		l3.cmd |= data->is_ipv6 ? HW_ATL2_RPF_L3_V6_CMD_PROTO_EN :
					  HW_ATL2_RPF_L3_CMD_PROTO_EN;
		l3.cmd |= data->is_ipv6 ? HW_ATL2_RPF_L3_V6_CMD_EN :
					  HW_ATL2_RPF_L3_CMD_EN;
		switch (data->cmd & 0x7) {
		case HW_ATL_RX_TCP:
			l3.cmd |= IPPROTO_TCP << (data->is_ipv6 ? 0x18 : 8);
			break;
		case HW_ATL_RX_UDP:
			l3.cmd |= IPPROTO_UDP << (data->is_ipv6 ? 0x18 : 8);
			break;
		case HW_ATL_RX_SCTP:
			l3.cmd |= IPPROTO_SCTP << (data->is_ipv6 ? 0x18 : 8);
			break;
		case HW_ATL_RX_ICMP:
			l3.cmd |= IPPROTO_ICMP << (data->is_ipv6 ? 0x18 : 8);
			break;
		}
	}

	if (data->cmd & HW_ATL_RX_ENABLE_CMP_SRC_ADDR_L3) {
		if (data->is_ipv6) {
			l3.cmd |= HW_ATL2_RPF_L3_V6_CMD_SA_EN |
				  HW_ATL2_RPF_L3_V6_CMD_EN;
			memcpy(l3.srcip, data->ip_src, sizeof(l3.srcip));
		} else {
			l3.cmd |= HW_ATL2_RPF_L3_CMD_SA_EN |
				  HW_ATL2_RPF_L3_CMD_EN;
			l3.srcip[0] = data->ip_src[0];
		}
	}
	if (data->cmd & HW_ATL_RX_ENABLE_CMP_DEST_ADDR_L3) {
		if (data->is_ipv6) {
			l3.cmd |= HW_ATL2_RPF_L3_V6_CMD_DA_EN |
				  HW_ATL2_RPF_L3_V6_CMD_EN;
			memcpy(l3.dstip, data->ip_dst, sizeof(l3.dstip));
		} else {
			l3.cmd |= HW_ATL2_RPF_L3_CMD_DA_EN |
				  HW_ATL2_RPF_L3_CMD_EN;
			l3.dstip[0] = data->ip_dst[0];
		}
	}

	if (data->cmd & HW_ATL_RX_ENABLE_CMP_DEST_PORT_L4) {
		l4.cmd |= HW_ATL2_RPF_L4_CMD_DP_EN | HW_ATL2_RPF_L4_CMD_EN;
		l4.dport = data->p_dst;
	}
	if (data->cmd & HW_ATL_RX_ENABLE_CMP_SRC_PORT_L4) {
		l4.cmd |= HW_ATL2_RPF_L4_CMD_SP_EN | HW_ATL2_RPF_L4_CMD_EN;
		l4.sport = data->p_src;
	}

	/* find L3 and L4 filters */
	if (l3.cmd & (HW_ATL2_RPF_L3_CMD_EN | HW_ATL2_RPF_L3_V6_CMD_EN)) {
		l3_idx = hw_atl2_new_fl3l4_find_l3(self, &l3);
		if (l3_idx < 0)
			return l3_idx;

		if (l3.cmd & HW_ATL2_RPF_L3_V6_CMD_EN)
			l3_filters = priv->l3_v6_filters;
		else
			l3_filters = priv->l3_v4_filters;

		if (priv->l3l4_filters[data->location].l3_index != l3_idx)
			hw_atl2_rxf_l3_get(self, &l3_filters[l3_idx],
					   l3_idx, &l3);
	}

	if (old_l3_index != -1) {
		if (old_ipv6)
			l3_filters = priv->l3_v6_filters;
		else
			l3_filters = priv->l3_v4_filters;


		if (!(hw_atl2_rxf_l3_is_equal(&l3,
					      &l3_filters[old_l3_index]))) {
			hw_atl2_rxf_l3_put(self,
					   &l3_filters[old_l3_index],
					   old_l3_index);
		}
	}
	if (l3.cmd & HW_ATL2_RPF_L3_V6_CMD_EN)
		priv->l3l4_filters[data->location].ipv6 = 1;
	else
		priv->l3l4_filters[data->location].ipv6 = 0;
	priv->l3l4_filters[data->location].l3_index = l3_idx;

	if (l4.cmd & HW_ATL2_RPF_L4_CMD_EN) {
		l4_idx = hw_atl2_new_fl3l4_find_l4(self, &l4);
		if (l4_idx == -1)
			return -EINVAL;

		if (priv->l3l4_filters[data->location].l4_index != l4_idx)
			hw_atl2_rxf_l4_get(self, &priv->l4_filters[l4_idx],
					   l4_idx, &l4);
	}

	if (old_l4_index != -1) {
		if (!(hw_atl2_rxf_l4_is_equal(&priv->l4_filters[old_l4_index],
					      &l4))) {
			hw_atl2_rxf_l4_put(self,
					   &priv->l4_filters[old_l4_index],
					   old_l4_index);
		}
	}
	priv->l3l4_filters[data->location].l4_index = l4_idx;

	return 0;
}

static int hw_atl2_hw_fl3l4_set(struct aq_hw_s *self,
				struct aq_rx_filter_l3l4 *data)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	struct hw_atl2_l3_filter *l3_filters;
	struct hw_atl2_l3_filter *l3 = NULL;
	struct hw_atl2_l4_filter *l4 = NULL;
	u8 location = data->location;
	u32 req_tag = 0;
	u16 action = 0;
	int l3_index;
	int l4_index;
	u32 mask = 0;
	u8 index;
	u8 ipv6;
	int res;

	res = hw_atl2_new_fl3l4_configure(self, data);
	if (res)
		return res;

	l3_index = priv->l3l4_filters[location].l3_index;
	l4_index = priv->l3l4_filters[location].l4_index;
	ipv6 = priv->l3l4_filters[location].ipv6;
	if (ipv6)
		l3_filters = priv->l3_v6_filters;
	else
		l3_filters = priv->l3_v4_filters;

	if (!(data->cmd & HW_ATL_RX_ENABLE_FLTR_L3L4)) {
		if (l3_index > -1)
			hw_atl2_rxf_l3_put(self, &l3_filters[l3_index],
					   l3_index);

		if (l4_index > -1)
			hw_atl2_rxf_l4_put(self, &priv->l4_filters[l4_index],
					   l4_index);

		priv->l3l4_filters[location].l3_index = -1;
		priv->l3l4_filters[location].l4_index = -1;
		index = priv->art_base_index + HW_ATL2_RPF_L3L4_USER_INDEX +
			location;
		hw_atl2_act_rslvr_table_set(self, index, 0, 0,
					    HW_ATL2_ACTION_DISABLE);

		return 0;
	}

	if (l3_index != -1)
		l3 = &l3_filters[l3_index];
	if (l4_index != -1)
		l4 = &priv->l4_filters[l4_index];

	if (l4 && (l4->cmd & HW_ATL2_RPF_L4_CMD_EN)) {
		req_tag |= (l4_index + 1) << HW_ATL2_RPF_TAG_L4_OFFSET;
		mask |= HW_ATL2_RPF_TAG_L4_MASK;
	}

	if (l3) {
		if (l3->cmd & HW_ATL2_RPF_L3_V6_CMD_EN) {
			req_tag |= (l3_index + 1) <<
				   HW_ATL2_RPF_TAG_L3_V6_OFFSET;
			mask |= HW_ATL2_RPF_TAG_L3_V6_MASK;
		} else {
			req_tag |= (l3_index + 1) <<
				   HW_ATL2_RPF_TAG_L3_V4_OFFSET;
			mask |= HW_ATL2_RPF_TAG_L3_V4_MASK;
		}
	}

	if (data->cmd & (HW_ATL_RX_HOST << HW_ATL2_RPF_L3_L4_ACTF_SHIFT))
		action = HW_ATL2_ACTION_ASSIGN_QUEUE(
				(data->cmd  & HW_ATL2_RPF_L3_L4_RXQF_MSK) >>
				HW_ATL2_RPF_L3_L4_RXQF_SHIFT);
	else if (data->cmd)
		action = HW_ATL2_ACTION_DROP;
	else
		action = HW_ATL2_ACTION_DISABLE;

	index = priv->art_base_index + HW_ATL2_RPF_L3L4_USER_INDEX + location;
	hw_atl2_act_rslvr_table_set(self, index, req_tag, mask, action);
	return 0;
}

static int hw_atl2_hw_fl2_set(struct aq_hw_s *self,
			      struct aq_rx_filter_l2 *data)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	u32 mask = HW_ATL2_RPF_TAG_ET_MASK;
	u32 req_tag = 0;
	u16 action = 0;
	u32 location;
	u8 index;
	int tag;

	location = priv->etype_filter_base_index + data->location;
	hw_atl_rpf_etht_flr_set(self, data->ethertype, location);
	hw_atl_rpf_etht_user_priority_en_set(self,
					     !!data->user_priority_en,
					     location);
	if (data->user_priority_en) {
		hw_atl_rpf_etht_user_priority_set(self,
						  data->user_priority,
						  location);
		req_tag |= data->user_priority << HW_ATL2_RPF_TAG_PCP_OFFSET;
		mask |= HW_ATL2_RPF_TAG_PCP_MASK;
	}

	if (data->queue < 0) {
		hw_atl_rpf_etht_flr_act_set(self, 0U, location);
		hw_atl_rpf_etht_rx_queue_en_set(self, 0U, location);
		action = HW_ATL2_ACTION_DROP;
	} else {
		hw_atl_rpf_etht_flr_act_set(self, 1U, location);
		hw_atl_rpf_etht_rx_queue_en_set(self, 1U, location);
		hw_atl_rpf_etht_rx_queue_set(self, data->queue, location);
		action = HW_ATL2_ACTION_ASSIGN_QUEUE(data->queue);
	}

	tag = hw_atl2_filter_tag_get(priv->etype_policy,
				     priv->etype_filter_tag_top,
				     action);

	if (tag < 0)
		return -ENOSPC;

	req_tag |= tag << HW_ATL2_RPF_TAG_ET_OFFSET;
	hw_atl2_rpf_etht_flr_tag_set(self, tag, location);
	index = priv->art_base_index + HW_ATL2_RPF_ET_PCP_USER_INDEX +
		data->location;
	hw_atl2_act_rslvr_table_set(self, index, req_tag, mask, action);

	hw_atl_rpf_etht_flr_en_set(self, 1U, location);

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_hw_fl2_clear(struct aq_hw_s *self,
				struct aq_rx_filter_l2 *data)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	u32 location;
	u8 index;
	u32 tag;

	location = priv->etype_filter_base_index + data->location;
	hw_atl_rpf_etht_flr_en_set(self, 0U, location);
	hw_atl_rpf_etht_flr_set(self, 0U, location);
	hw_atl_rpf_etht_user_priority_en_set(self, 0U, location);

	index = priv->art_base_index + HW_ATL2_RPF_ET_PCP_USER_INDEX +
		data->location;
	hw_atl2_act_rslvr_table_set(self, index, 0, 0,
				    HW_ATL2_ACTION_DISABLE);
	tag = hw_atl2_rpf_etht_flr_tag_get(self, location);
	hw_atl2_filter_tag_put(priv->etype_policy, tag);

	return aq_hw_err_from_flags(self);
}

/**
 * @brief Set VLAN filter table
 * @details Configure VLAN filter table to accept (and assign the queue) traffic
 *  for the particular vlan ids.
 * Note: use this function under vlan promisc mode not to lost the traffic
 *
 * @param aq_hw_s
 * @param aq_rx_filter_vlan VLAN filter configuration
 * @return 0 - OK, <0 - error
 */
static int hw_atl2_hw_vlan_set(struct aq_hw_s *self,
			       struct aq_rx_filter_vlan *aq_vlans)
{
	struct hw_atl2_priv *priv = (struct hw_atl2_priv *)self->priv;
	u16 location;
	u16 queue;
	u8 index;
	int i;

	hw_atl_rpf_vlan_prom_mode_en_set(self, 1U);

	for (i = 0; i < priv->vlan_filter_count; i++) {
		queue = HW_ATL2_ACTION_ASSIGN_QUEUE(aq_vlans[i].queue);
		location = priv->vlan_filter_base_index + i;

		hw_atl_rpf_vlan_flr_en_set(self, 0U, location);
		hw_atl_rpf_vlan_rxq_en_flr_set(self, 0U, location);
		index = priv->art_base_index + HW_ATL2_RPF_VLAN_USER_INDEX + i;
		hw_atl2_act_rslvr_table_set(self, index, 0, 0,
					    HW_ATL2_ACTION_DISABLE);
		if (aq_vlans[i].enable) {
			hw_atl_rpf_vlan_id_flr_set(self,
						   aq_vlans[i].vlan_id,
						   location);
			hw_atl_rpf_vlan_flr_act_set(self, 1U, location);
			hw_atl_rpf_vlan_flr_en_set(self, 1U, location);

			if (aq_vlans[i].queue != 0xFF) {
				hw_atl_rpf_vlan_rxq_flr_set(self,
							    aq_vlans[i].queue,
							    location);
				hw_atl_rpf_vlan_rxq_en_flr_set(self, 1U,
							       location);

				hw_atl2_rpf_vlan_flr_tag_set(self, i + 2,
							     location);

				hw_atl2_act_rslvr_table_set(self, index,
					(i + 2) << HW_ATL2_RPF_TAG_VLAN_OFFSET,
					HW_ATL2_RPF_TAG_VLAN_MASK, queue);
			} else {
				hw_atl2_rpf_vlan_flr_tag_set(self, 1, location);
			}
		}
	}

	return aq_hw_err_from_flags(self);
}

static int hw_atl2_hw_vlan_ctrl(struct aq_hw_s *self, bool enable)
{
	/* set promisc in case of disabing the vlan filter */
	hw_atl_rpf_vlan_prom_mode_en_set(self, !enable);
	hw_atl2_hw_new_rx_filter_vlan_promisc(self, !enable);

	return aq_hw_err_from_flags(self);
}

const struct aq_hw_ops hw_atl2_ops = {
	.hw_soft_reset        = hw_atl2_utils_soft_reset,
	.hw_prepare           = hw_atl2_utils_initfw,
	.hw_set_mac_address   = hw_atl2_hw_mac_addr_set,
	.hw_init              = hw_atl2_hw_init,
	.hw_reset             = hw_atl2_hw_reset,
	.hw_start             = hw_atl_b0_hw_start,
	.hw_ring_tx_start     = hw_atl_b0_hw_ring_tx_start,
	.hw_ring_tx_stop      = hw_atl_b0_hw_ring_tx_stop,
	.hw_ring_rx_start     = hw_atl_b0_hw_ring_rx_start,
	.hw_ring_rx_stop      = hw_atl_b0_hw_ring_rx_stop,
	.hw_stop              = hw_atl2_hw_stop,
	.hw_get_version       = hw_atl2_get_hw_version,

	.hw_ring_tx_xmit         = hw_atl_b0_hw_ring_tx_xmit,
	.hw_ring_tx_head_update  = hw_atl_b0_hw_ring_tx_head_update,

	.hw_ring_rx_receive      = hw_atl_b0_hw_ring_rx_receive,
	.hw_ring_rx_fill         = hw_atl_b0_hw_ring_rx_fill,

	.hw_irq_enable           = hw_atl_b0_hw_irq_enable,
	.hw_irq_disable          = hw_atl_b0_hw_irq_disable,
	.hw_irq_read             = hw_atl_b0_hw_irq_read,

	.hw_ring_rx_init             = hw_atl2_hw_ring_rx_init,
	.hw_ring_tx_init             = hw_atl2_hw_ring_tx_init,
	.hw_packet_filter_set        = hw_atl2_hw_packet_filter_set,
	.hw_filter_l2_set            = hw_atl2_hw_fl2_set,
	.hw_filter_l2_clear          = hw_atl2_hw_fl2_clear,
	.hw_filter_l3l4_set          = hw_atl2_hw_fl3l4_set,
	.hw_filter_vlan_set          = hw_atl2_hw_vlan_set,
	.hw_filter_vlan_ctrl         = hw_atl2_hw_vlan_ctrl,
	.hw_multicast_list_set       = hw_atl2_hw_multicast_list_set,
	.hw_interrupt_moderation_set = hw_atl2_hw_interrupt_moderation_set,
	.hw_rss_set                  = hw_atl2_hw_rss_set,
	.hw_rss_hash_set             = hw_atl_b0_hw_rss_hash_set,
	.hw_tc_rate_limit_set        = hw_atl2_hw_init_tx_tc_rate_limit,
	.hw_get_regs                 = hw_atl2_utils_hw_get_regs,
	.hw_get_hw_stats             = hw_atl2_utils_get_hw_stats,
	.hw_get_fw_version           = hw_atl2_utils_get_fw_version,
	.hw_set_offload              = hw_atl_b0_hw_offload_set,
	.hw_set_loopback             = hw_atl_b0_set_loopback,
	.hw_set_fc                   = hw_atl_b0_set_fc,

	.hw_ring_hwts_rx_fill        = NULL,
	.hw_ring_hwts_rx_receive     = NULL,

	.hw_get_ptp_ts           = aq_get_ptp_ts,
	.hw_adj_clock_freq       = hw_atl2_adj_clock_freq,
	.hw_adj_sys_clock        = hw_atl2_adj_sys_clock,
	.hw_gpio_pulse           = hw_atl2_gpio_pulse,
	.hw_ext_interrupr_en     = hw_atl2_ptp_ext_interrupt_en,
	.hw_extts_gpio_enable    = hw_atl2_ptp_gpio_in_en,
	.hw_ptp_gpio_get_event   = hw_atl2_ptp_gpio_get_event,

	.enable_ptp              = hw_atl2_enable_ptp,
	.hw_ring_tx_ptp_get_ts   = hw_atl2_hw_ring_tx_ptp_get_ts,
	.rx_extract_ts           = hw_atl2_hw_rx_extract_ts,
	.hw_tx_ptp_ring_init     = hw_atl2_hw_tx_ptp_ring_init,
	.hw_rx_ptp_ring_init     = hw_atl2_hw_rx_ptp_ring_init,
	.hw_get_clk_sel          = hw_atl2_hw_get_clk_sel,
	.extract_hwts            = NULL,
};
