
raspbian-preinstalled/ping:     file format elf32-littlearm


Disassembly of section .init:

0001159c <.init>:
   1159c:	push	{r3, lr}
   115a0:	bl	128c8 <nettle_md5_digest@plt+0xeb0>
   115a4:	pop	{r3, pc}

Disassembly of section .plt:

000115a8 <nettle_md5_update@plt-0x14>:
   115a8:	push	{lr}		; (str lr, [sp, #-4]!)
   115ac:	ldr	lr, [pc, #4]	; 115b8 <nettle_md5_update@plt-0x4>
   115b0:	add	lr, pc, lr
   115b4:	ldr	pc, [lr, #8]!
   115b8:	andeq	fp, r1, r8, asr #20

000115bc <nettle_md5_update@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #110592	; 0x1b000
   115c4:	ldr	pc, [ip, #2632]!	; 0xa48

000115c8 <raise@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #110592	; 0x1b000
   115d0:	ldr	pc, [ip, #2624]!	; 0xa40

000115d4 <inet_aton@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #110592	; 0x1b000
   115dc:	ldr	pc, [ip, #2616]!	; 0xa38

000115e0 <setitimer@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #110592	; 0x1b000
   115e8:	ldr	pc, [ip, #2608]!	; 0xa30

000115ec <setbuf@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #110592	; 0x1b000
   115f4:	ldr	pc, [ip, #2600]!	; 0xa28

000115f8 <strcmp@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #110592	; 0x1b000
   11600:	ldr	pc, [ip, #2592]!	; 0xa20

00011604 <strtol@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #110592	; 0x1b000
   1160c:	ldr	pc, [ip, #2584]!	; 0xa18

00011610 <setsockopt@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #110592	; 0x1b000
   11618:	ldr	pc, [ip, #2576]!	; 0xa10

0001161c <getifaddrs@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #110592	; 0x1b000
   11624:	ldr	pc, [ip, #2568]!	; 0xa08

00011628 <fflush@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #110592	; 0x1b000
   11630:	ldr	pc, [ip, #2560]!	; 0xa00

00011634 <getuid@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #110592	; 0x1b000
   1163c:	ldr	pc, [ip, #2552]!	; 0x9f8

00011640 <sigprocmask@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #110592	; 0x1b000
   11648:	ldr	pc, [ip, #2544]!	; 0x9f0

0001164c <_setjmp@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #110592	; 0x1b000
   11654:	ldr	pc, [ip, #2536]!	; 0x9e8

00011658 <free@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #110592	; 0x1b000
   11660:	ldr	pc, [ip, #2528]!	; 0x9e0

00011664 <gai_strerror@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #110592	; 0x1b000
   1166c:	ldr	pc, [ip, #2520]!	; 0x9d8

00011670 <inet_pton@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #110592	; 0x1b000
   11678:	ldr	pc, [ip, #2512]!	; 0x9d0

0001167c <memcpy@plt>:
   1167c:	add	ip, pc, #0, 12
   11680:	add	ip, ip, #110592	; 0x1b000
   11684:	ldr	pc, [ip, #2504]!	; 0x9c8

00011688 <sendmsg@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #110592	; 0x1b000
   11690:	ldr	pc, [ip, #2496]!	; 0x9c0

00011694 <memcmp@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #110592	; 0x1b000
   1169c:	ldr	pc, [ip, #2488]!	; 0x9b8

000116a0 <inet_ntoa@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #110592	; 0x1b000
   116a8:	ldr	pc, [ip, #2480]!	; 0x9b0

000116ac <freeifaddrs@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #110592	; 0x1b000
   116b4:	ldr	pc, [ip, #2472]!	; 0x9a8

000116b8 <idn2_strerror@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #110592	; 0x1b000
   116c0:	ldr	pc, [ip, #2464]!	; 0x9a0

000116c4 <strdup@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #110592	; 0x1b000
   116cc:	ldr	pc, [ip, #2456]!	; 0x998

000116d0 <__stack_chk_fail@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #110592	; 0x1b000
   116d8:	ldr	pc, [ip, #2448]!	; 0x990

000116dc <geteuid@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #110592	; 0x1b000
   116e4:	ldr	pc, [ip, #2440]!	; 0x988

000116e8 <perror@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #110592	; 0x1b000
   116f0:	ldr	pc, [ip, #2432]!	; 0x980

000116f4 <poll@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #110592	; 0x1b000
   116fc:	ldr	pc, [ip, #2424]!	; 0x978

00011700 <sigaction@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #110592	; 0x1b000
   11708:	ldr	pc, [ip, #2416]!	; 0x970

0001170c <__memcpy_chk@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #110592	; 0x1b000
   11714:	ldr	pc, [ip, #2408]!	; 0x968

00011718 <fwrite@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #110592	; 0x1b000
   11720:	ldr	pc, [ip, #2400]!	; 0x960

00011724 <getsockopt@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #110592	; 0x1b000
   1172c:	ldr	pc, [ip, #2392]!	; 0x958

00011730 <ioctl@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #110592	; 0x1b000
   11738:	ldr	pc, [ip, #2384]!	; 0x950

0001173c <gettimeofday@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #110592	; 0x1b000
   11744:	ldr	pc, [ip, #2376]!	; 0x948

00011748 <sched_yield@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #110592	; 0x1b000
   11750:	ldr	pc, [ip, #2368]!	; 0x940

00011754 <cap_get_flag@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #110592	; 0x1b000
   1175c:	ldr	pc, [ip, #2360]!	; 0x938

00011760 <puts@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #110592	; 0x1b000
   11768:	ldr	pc, [ip, #2352]!	; 0x930

0001176c <cap_set_proc@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #110592	; 0x1b000
   11774:	ldr	pc, [ip, #2344]!	; 0x928

00011778 <malloc@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #110592	; 0x1b000
   11780:	ldr	pc, [ip, #2336]!	; 0x920

00011784 <__libc_start_main@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #110592	; 0x1b000
   1178c:	ldr	pc, [ip, #2328]!	; 0x918

00011790 <strerror@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #110592	; 0x1b000
   11798:	ldr	pc, [ip, #2320]!	; 0x910

0001179c <__ctype_tolower_loc@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #110592	; 0x1b000
   117a4:	ldr	pc, [ip, #2312]!	; 0x908

000117a8 <__gmon_start__@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #110592	; 0x1b000
   117b0:	ldr	pc, [ip, #2304]!	; 0x900

000117b4 <__ctype_b_loc@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #110592	; 0x1b000
   117bc:	ldr	pc, [ip, #2296]!	; 0x8f8

000117c0 <getpid@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #110592	; 0x1b000
   117c8:	ldr	pc, [ip, #2288]!	; 0x8f0

000117cc <exit@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #110592	; 0x1b000
   117d4:	ldr	pc, [ip, #2280]!	; 0x8e8

000117d8 <strtoul@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #110592	; 0x1b000
   117e0:	ldr	pc, [ip, #2272]!	; 0x8e0

000117e4 <strlen@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #110592	; 0x1b000
   117ec:	ldr	pc, [ip, #2264]!	; 0x8d8

000117f0 <cap_init@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #110592	; 0x1b000
   117f8:	ldr	pc, [ip, #2256]!	; 0x8d0

000117fc <strchr@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #110592	; 0x1b000
   11804:	ldr	pc, [ip, #2248]!	; 0x8c8

00011808 <getopt@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #110592	; 0x1b000
   11810:	ldr	pc, [ip, #2240]!	; 0x8c0

00011814 <__errno_location@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #110592	; 0x1b000
   1181c:	ldr	pc, [ip, #2232]!	; 0x8b8

00011820 <cap_get_proc@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #110592	; 0x1b000
   11828:	ldr	pc, [ip, #2224]!	; 0x8b0

0001182c <__sprintf_chk@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #110592	; 0x1b000
   11834:	ldr	pc, [ip, #2216]!	; 0x8a8

00011838 <snprintf@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #110592	; 0x1b000
   11840:	ldr	pc, [ip, #2208]!	; 0x8a0

00011844 <bind@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #110592	; 0x1b000
   1184c:	ldr	pc, [ip, #2200]!	; 0x898

00011850 <memset@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #110592	; 0x1b000
   11858:	ldr	pc, [ip, #2192]!	; 0x890

0001185c <putchar@plt>:
   1185c:	add	ip, pc, #0, 12
   11860:	add	ip, ip, #110592	; 0x1b000
   11864:	ldr	pc, [ip, #2184]!	; 0x888

00011868 <strncpy@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #110592	; 0x1b000
   11870:	ldr	pc, [ip, #2176]!	; 0x880

00011874 <__dn_expand@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #110592	; 0x1b000
   1187c:	ldr	pc, [ip, #2168]!	; 0x878

00011880 <nettle_md5_init@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #110592	; 0x1b000
   11888:	ldr	pc, [ip, #2160]!	; 0x870

0001188c <__printf_chk@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #110592	; 0x1b000
   11894:	ldr	pc, [ip, #2152]!	; 0x868

00011898 <prctl@plt>:
   11898:	add	ip, pc, #0, 12
   1189c:	add	ip, ip, #110592	; 0x1b000
   118a0:	ldr	pc, [ip, #2144]!	; 0x860

000118a4 <strtod@plt>:
   118a4:	add	ip, pc, #0, 12
   118a8:	add	ip, ip, #110592	; 0x1b000
   118ac:	ldr	pc, [ip, #2136]!	; 0x858

000118b0 <write@plt>:
   118b0:	add	ip, pc, #0, 12
   118b4:	add	ip, ip, #110592	; 0x1b000
   118b8:	ldr	pc, [ip, #2128]!	; 0x850

000118bc <__fprintf_chk@plt>:
   118bc:	add	ip, pc, #0, 12
   118c0:	add	ip, ip, #110592	; 0x1b000
   118c4:	ldr	pc, [ip, #2120]!	; 0x848

000118c8 <memchr@plt>:
   118c8:	add	ip, pc, #0, 12
   118cc:	add	ip, ip, #110592	; 0x1b000
   118d0:	ldr	pc, [ip, #2112]!	; 0x840

000118d4 <idn2_lookup_ul@plt>:
   118d4:	add	ip, pc, #0, 12
   118d8:	add	ip, ip, #110592	; 0x1b000
   118dc:	ldr	pc, [ip, #2104]!	; 0x838

000118e0 <__longjmp_chk@plt>:
   118e0:	add	ip, pc, #0, 12
   118e4:	add	ip, ip, #110592	; 0x1b000
   118e8:	ldr	pc, [ip, #2096]!	; 0x830

000118ec <sendto@plt>:
   118ec:	add	ip, pc, #0, 12
   118f0:	add	ip, ip, #110592	; 0x1b000
   118f4:	ldr	pc, [ip, #2088]!	; 0x828

000118f8 <setlocale@plt>:
   118f8:	add	ip, pc, #0, 12
   118fc:	add	ip, ip, #110592	; 0x1b000
   11900:	ldr	pc, [ip, #2080]!	; 0x820

00011904 <sigemptyset@plt>:
   11904:	add	ip, pc, #0, 12
   11908:	add	ip, ip, #110592	; 0x1b000
   1190c:	ldr	pc, [ip, #2072]!	; 0x818

00011910 <getnameinfo@plt>:
   11910:	add	ip, pc, #0, 12
   11914:	add	ip, ip, #110592	; 0x1b000
   11918:	ldr	pc, [ip, #2064]!	; 0x810

0001191c <__dn_comp@plt>:
   1191c:	add	ip, pc, #0, 12
   11920:	add	ip, ip, #110592	; 0x1b000
   11924:	ldr	pc, [ip, #2056]!	; 0x808

00011928 <fputc@plt>:
   11928:	add	ip, pc, #0, 12
   1192c:	add	ip, ip, #110592	; 0x1b000
   11930:	ldr	pc, [ip, #2048]!	; 0x800

00011934 <setuid@plt>:
   11934:	add	ip, pc, #0, 12
   11938:	add	ip, ip, #110592	; 0x1b000
   1193c:	ldr	pc, [ip, #2040]!	; 0x7f8

00011940 <sscanf@plt>:
   11940:	add	ip, pc, #0, 12
   11944:	add	ip, ip, #110592	; 0x1b000
   11948:	ldr	pc, [ip, #2032]!	; 0x7f0

0001194c <cap_free@plt>:
   1194c:	add	ip, pc, #0, 12
   11950:	add	ip, ip, #110592	; 0x1b000
   11954:	ldr	pc, [ip, #2024]!	; 0x7e8

00011958 <putc@plt>:
   11958:	add	ip, pc, #0, 12
   1195c:	add	ip, ip, #110592	; 0x1b000
   11960:	ldr	pc, [ip, #2016]!	; 0x7e0

00011964 <getsockname@plt>:
   11964:	add	ip, pc, #0, 12
   11968:	add	ip, ip, #110592	; 0x1b000
   1196c:	ldr	pc, [ip, #2008]!	; 0x7d8

00011970 <recvmsg@plt>:
   11970:	add	ip, pc, #0, 12
   11974:	add	ip, ip, #110592	; 0x1b000
   11978:	ldr	pc, [ip, #2000]!	; 0x7d0

0001197c <cap_set_flag@plt>:
   1197c:	add	ip, pc, #0, 12
   11980:	add	ip, ip, #110592	; 0x1b000
   11984:	ldr	pc, [ip, #1992]!	; 0x7c8

00011988 <freeaddrinfo@plt>:
   11988:	add	ip, pc, #0, 12
   1198c:	add	ip, ip, #110592	; 0x1b000
   11990:	ldr	pc, [ip, #1984]!	; 0x7c0

00011994 <getaddrinfo@plt>:
   11994:	add	ip, pc, #0, 12
   11998:	add	ip, ip, #110592	; 0x1b000
   1199c:	ldr	pc, [ip, #1976]!	; 0x7b8

000119a0 <inet_ntop@plt>:
   119a0:	add	ip, pc, #0, 12
   119a4:	add	ip, ip, #110592	; 0x1b000
   119a8:	ldr	pc, [ip, #1968]!	; 0x7b0

000119ac <socket@plt>:
   119ac:	add	ip, pc, #0, 12
   119b0:	add	ip, ip, #110592	; 0x1b000
   119b4:	ldr	pc, [ip, #1960]!	; 0x7a8

000119b8 <if_nametoindex@plt>:
   119b8:	add	ip, pc, #0, 12
   119bc:	add	ip, ip, #110592	; 0x1b000
   119c0:	ldr	pc, [ip, #1952]!	; 0x7a0

000119c4 <isatty@plt>:
   119c4:	add	ip, pc, #0, 12
   119c8:	add	ip, ip, #110592	; 0x1b000
   119cc:	ldr	pc, [ip, #1944]!	; 0x798

000119d0 <strncmp@plt>:
   119d0:	add	ip, pc, #0, 12
   119d4:	add	ip, ip, #110592	; 0x1b000
   119d8:	ldr	pc, [ip, #1936]!	; 0x790

000119dc <abort@plt>:
   119dc:	add	ip, pc, #0, 12
   119e0:	add	ip, ip, #110592	; 0x1b000
   119e4:	ldr	pc, [ip, #1928]!	; 0x788

000119e8 <close@plt>:
   119e8:	add	ip, pc, #0, 12
   119ec:	add	ip, ip, #110592	; 0x1b000
   119f0:	ldr	pc, [ip, #1920]!	; 0x780

000119f4 <connect@plt>:
   119f4:	add	ip, pc, #0, 12
   119f8:	add	ip, ip, #110592	; 0x1b000
   119fc:	ldr	pc, [ip, #1912]!	; 0x778

00011a00 <__snprintf_chk@plt>:
   11a00:	add	ip, pc, #0, 12
   11a04:	add	ip, ip, #110592	; 0x1b000
   11a08:	ldr	pc, [ip, #1904]!	; 0x770

00011a0c <__assert_fail@plt>:
   11a0c:	add	ip, pc, #0, 12
   11a10:	add	ip, ip, #110592	; 0x1b000
   11a14:	ldr	pc, [ip, #1896]!	; 0x768

00011a18 <nettle_md5_digest@plt>:
   11a18:	add	ip, pc, #0, 12
   11a1c:	add	ip, ip, #110592	; 0x1b000
   11a20:	ldr	pc, [ip, #1888]!	; 0x760

Disassembly of section .text:

00011a28 <.text>:
   11a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11a2c:	vpush	{d8-d11}
   11a30:	ldr	r7, [pc, #1104]	; 11e88 <nettle_md5_digest@plt+0x470>
   11a34:	mov	r3, #194	; 0xc2
   11a38:	mov	r6, #0
   11a3c:	sub	sp, sp, #68	; 0x44
   11a40:	ldr	r2, [r7]
   11a44:	mov	r5, r1
   11a48:	str	r2, [sp, #60]	; 0x3c
   11a4c:	mov	r1, #2
   11a50:	mov	r2, #17
   11a54:	str	r3, [sp, #28]
   11a58:	mvn	r3, #0
   11a5c:	str	r3, [sp, #12]
   11a60:	str	r3, [sp, #20]
   11a64:	str	r2, [sp, #40]	; 0x28
   11a68:	mov	r4, r0
   11a6c:	str	r6, [sp, #44]	; 0x2c
   11a70:	str	r6, [sp, #32]
   11a74:	str	r6, [sp, #48]	; 0x30
   11a78:	str	r6, [sp, #52]	; 0x34
   11a7c:	str	r6, [sp, #56]	; 0x38
   11a80:	str	r6, [sp, #16]
   11a84:	str	r6, [sp, #24]
   11a88:	str	r1, [sp, #36]	; 0x24
   11a8c:	bl	15358 <nettle_md5_digest@plt+0x3940>
   11a90:	ldr	r1, [pc, #1072]	; 11ec8 <nettle_md5_digest@plt+0x4b0>
   11a94:	mov	r0, #6
   11a98:	bl	118f8 <setlocale@plt>
   11a9c:	mov	r1, r6
   11aa0:	mov	r0, #6
   11aa4:	bl	118f8 <setlocale@plt>
   11aa8:	ldr	r1, [pc, #1044]	; 11ec4 <nettle_md5_digest@plt+0x4ac>
   11aac:	bl	115f8 <strcmp@plt>
   11ab0:	cmp	r0, r6
   11ab4:	ldr	r6, [r5]
   11ab8:	ldreq	r3, [sp, #28]
   11abc:	mov	r0, r6
   11ac0:	biceq	r3, r3, #128	; 0x80
   11ac4:	streq	r3, [sp, #28]
   11ac8:	bl	117e4 <strlen@plt>
   11acc:	add	r0, r6, r0
   11ad0:	ldrb	r3, [r0, #-1]
   11ad4:	cmp	r3, #52	; 0x34
   11ad8:	moveq	r3, #2
   11adc:	streq	r3, [sp, #32]
   11ae0:	beq	11af0 <nettle_md5_digest@plt+0xd8>
   11ae4:	cmp	r3, #54	; 0x36
   11ae8:	moveq	r3, #10
   11aec:	streq	r3, [sp, #32]
   11af0:	vldr	d11, [pc, #888]	; 11e70 <nettle_md5_digest@plt+0x458>
   11af4:	vldr	d10, [pc, #892]	; 11e78 <nettle_md5_digest@plt+0x460>
   11af8:	vldr	d9, [pc, #896]	; 11e80 <nettle_md5_digest@plt+0x468>
   11afc:	ldr	r6, [pc, #904]	; 11e8c <nettle_md5_digest@plt+0x474>
   11b00:	ldr	r8, [pc, #904]	; 11e90 <nettle_md5_digest@plt+0x478>
   11b04:	ldr	r9, [pc, #904]	; 11e94 <nettle_md5_digest@plt+0x47c>
   11b08:	mov	r2, r6
   11b0c:	mov	r1, r5
   11b10:	mov	r0, r4
   11b14:	bl	11808 <getopt@plt>
   11b18:	cmn	r0, #1
   11b1c:	beq	12418 <nettle_md5_digest@plt+0xa00>
   11b20:	sub	r0, r0, #52	; 0x34
   11b24:	cmp	r0, #67	; 0x43
   11b28:	ldrls	pc, [pc, r0, lsl #2]
   11b2c:	b	12698 <nettle_md5_digest@plt+0xc80>
   11b30:	andeq	r1, r1, r0, lsl #25
   11b34:	muleq	r1, r8, r6
   11b38:	andeq	r1, r1, r8, ror #24
   11b3c:	muleq	r1, r8, r6
   11b40:	muleq	r1, r8, r6
   11b44:	muleq	r1, r8, r6
   11b48:	muleq	r1, r8, r6
   11b4c:	muleq	r1, r8, r6
   11b50:	muleq	r1, r8, r6
   11b54:	muleq	r1, r8, r6
   11b58:	muleq	r1, r8, r6
   11b5c:	muleq	r1, r8, r6
   11b60:	muleq	r1, r8, r6
   11b64:	andeq	r1, r1, r4, asr ip
   11b68:	andeq	r1, r1, r0, asr #24
   11b6c:	muleq	r1, r8, r6
   11b70:	andeq	r2, r1, r8, ror r3
   11b74:	muleq	r1, r8, r6
   11b78:	andeq	r2, r1, ip, lsl #6
   11b7c:	muleq	r1, r8, r6
   11b80:	muleq	r1, r8, r6
   11b84:	andeq	r2, r1, r4, lsl #5
   11b88:	muleq	r1, r8, r6
   11b8c:	muleq	r1, r8, r6
   11b90:	andeq	r2, r1, r0, ror r2
   11b94:	andeq	r2, r1, r8, asr #4
   11b98:	andeq	r2, r1, ip, lsr #4
   11b9c:	andeq	r2, r1, r8, lsl r2
   11ba0:	muleq	r1, r8, r6
   11ba4:			; <UNDEFINED> instruction: 0x000121bc
   11ba8:	andeq	r2, r1, r0, lsr #3
   11bac:	andeq	r2, r1, r0, ror #2
   11bb0:	andeq	r2, r1, r4, lsr #2
   11bb4:	andeq	r2, r1, r0, lsl r1
   11bb8:	strdeq	r2, [r1], -r8
   11bbc:	andeq	r2, r1, r8, asr #1
   11bc0:	muleq	r1, r8, r6
   11bc4:	muleq	r1, r8, r6
   11bc8:	muleq	r1, r8, r6
   11bcc:	muleq	r1, r8, r6
   11bd0:	muleq	r1, r8, r6
   11bd4:	muleq	r1, r8, r6
   11bd8:	muleq	r1, r8, r6
   11bdc:	muleq	r1, r8, r6
   11be0:	muleq	r1, r8, r6
   11be4:	strheq	r2, [r1], -r4
   11be8:	andeq	r2, r1, r4, lsr #1
   11bec:	andeq	r2, r1, r4, rrx
   11bf0:	andeq	r2, r1, r0, asr r0
   11bf4:	muleq	r1, r8, r6
   11bf8:	andeq	r2, r1, ip, lsr #32
   11bfc:	muleq	r1, r8, r6
   11c00:	muleq	r1, r8, r6
   11c04:	andeq	r1, r1, ip, lsl #31
   11c08:	muleq	r1, r8, r6
   11c0c:	muleq	r1, r8, r6
   11c10:	andeq	r1, r1, ip, lsl #28
   11c14:	andeq	r1, r1, r8, asr #27
   11c18:			; <UNDEFINED> instruction: 0x00011db4
   11c1c:	muleq	r1, r8, r6
   11c20:	muleq	r1, r0, sp
   11c24:	andeq	r1, r1, ip, ror sp
   11c28:	andeq	r1, r1, r8, ror #26
   11c2c:	andeq	r1, r1, ip, lsr #26
   11c30:	andeq	r1, r1, ip, ror #25
   11c34:	muleq	r1, r8, r6
   11c38:	ldrdeq	r1, [r1], -r8
   11c3c:	muleq	r1, r8, ip
   11c40:	ldr	r2, [pc, #696]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   11c44:	ldr	r3, [r2]
   11c48:	orr	r3, r3, #32768	; 0x8000
   11c4c:	str	r3, [r2]
   11c50:	b	11b08 <nettle_md5_digest@plt+0xf0>
   11c54:	ldr	r2, [pc, #676]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   11c58:	ldr	r3, [r2]
   11c5c:	orr	r3, r3, #16384	; 0x4000
   11c60:	str	r3, [r2]
   11c64:	b	11b08 <nettle_md5_digest@plt+0xf0>
   11c68:	ldr	r3, [sp, #32]
   11c6c:	cmp	r3, #0
   11c70:	bne	12840 <nettle_md5_digest@plt+0xe28>
   11c74:	mov	r3, #10
   11c78:	str	r3, [sp, #32]
   11c7c:	b	11b08 <nettle_md5_digest@plt+0xf0>
   11c80:	ldr	r3, [sp, #32]
   11c84:	cmp	r3, #0
   11c88:	bne	12840 <nettle_md5_digest@plt+0xe28>
   11c8c:	mov	r3, #2
   11c90:	str	r3, [sp, #32]
   11c94:	b	11b08 <nettle_md5_digest@plt+0xf0>
   11c98:	mov	r2, #10
   11c9c:	mov	r1, #0
   11ca0:	ldr	r0, [r8]
   11ca4:	bl	11604 <strtol@plt>
   11ca8:	ldr	r3, [pc, #488]	; 11e98 <nettle_md5_digest@plt+0x480>
   11cac:	cmp	r0, #0
   11cb0:	str	r0, [r3]
   11cb4:	bge	11b08 <nettle_md5_digest@plt+0xf0>
   11cb8:	ldr	r3, [pc, #708]	; 11f84 <nettle_md5_digest@plt+0x56c>
   11cbc:	mov	r2, #21
   11cc0:	mov	r1, #1
   11cc4:	ldr	r3, [r3]
   11cc8:	ldr	r0, [pc, #460]	; 11e9c <nettle_md5_digest@plt+0x484>
   11ccc:	bl	11718 <fwrite@plt>
   11cd0:	mov	r0, #2
   11cd4:	bl	117cc <exit@plt>
   11cd8:	ldr	r2, [pc, #544]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   11cdc:	ldr	r3, [r2]
   11ce0:	orr	r3, r3, #256	; 0x100
   11ce4:	str	r3, [r2]
   11ce8:	b	11b08 <nettle_md5_digest@plt+0xf0>
   11cec:	ldr	ip, [pc, #524]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   11cf0:	mov	r2, #10
   11cf4:	mov	r1, #0
   11cf8:	ldr	r3, [ip]
   11cfc:	ldr	r0, [r8]
   11d00:	orr	r3, r3, #131072	; 0x20000
   11d04:	str	r3, [ip]
   11d08:	bl	11604 <strtol@plt>
   11d0c:	ldr	r3, [pc, #396]	; 11ea0 <nettle_md5_digest@plt+0x488>
   11d10:	cmp	r0, #255	; 0xff
   11d14:	str	r0, [r3]
   11d18:	bls	11b08 <nettle_md5_digest@plt+0xf0>
   11d1c:	ldr	r1, [pc, #608]	; 11f84 <nettle_md5_digest@plt+0x56c>
   11d20:	mov	r3, r0
   11d24:	ldr	r2, [pc, #376]	; 11ea4 <nettle_md5_digest@plt+0x48c>
   11d28:	b	126a4 <nettle_md5_digest@plt+0xc8c>
   11d2c:	mov	r2, #10
   11d30:	mov	r1, #0
   11d34:	ldr	r0, [r8]
   11d38:	bl	11604 <strtol@plt>
   11d3c:	ldr	r3, [pc, #356]	; 11ea8 <nettle_md5_digest@plt+0x490>
   11d40:	cmp	r0, #0
   11d44:	str	r0, [r3]
   11d48:	blt	1273c <nettle_md5_digest@plt+0xd24>
   11d4c:	ldr	r3, [pc, #344]	; 11eac <nettle_md5_digest@plt+0x494>
   11d50:	cmp	r0, r3
   11d54:	ble	11b08 <nettle_md5_digest@plt+0xf0>
   11d58:	ldr	r1, [pc, #548]	; 11f84 <nettle_md5_digest@plt+0x56c>
   11d5c:	mov	r3, r0
   11d60:	ldr	r2, [pc, #328]	; 11eb0 <nettle_md5_digest@plt+0x498>
   11d64:	b	126a4 <nettle_md5_digest@plt+0xc8c>
   11d68:	ldr	r2, [pc, #400]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   11d6c:	ldr	r3, [r2]
   11d70:	orr	r3, r3, #128	; 0x80
   11d74:	str	r3, [r2]
   11d78:	b	11b08 <nettle_md5_digest@plt+0xf0>
   11d7c:	ldr	r2, [pc, #380]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   11d80:	ldr	r3, [r2]
   11d84:	orr	r3, r3, #16
   11d88:	str	r3, [r2]
   11d8c:	b	11b08 <nettle_md5_digest@plt+0xf0>
   11d90:	ldr	ip, [pc, #360]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   11d94:	mov	r2, #128000	; 0x1f400
   11d98:	ldr	r1, [pc, #276]	; 11eb4 <nettle_md5_digest@plt+0x49c>
   11d9c:	ldr	r3, [ip]
   11da0:	ldr	r0, [r8]
   11da4:	orr	r3, r3, #8
   11da8:	str	r3, [ip]
   11dac:	bl	1561c <nettle_md5_digest@plt+0x3c04>
   11db0:	b	11b08 <nettle_md5_digest@plt+0xf0>
   11db4:	ldr	r2, [pc, #324]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   11db8:	ldr	r3, [r2]
   11dbc:	orr	r3, r3, #4
   11dc0:	str	r3, [r2]
   11dc4:	b	11b08 <nettle_md5_digest@plt+0xf0>
   11dc8:	mov	r2, #10
   11dcc:	add	r1, sp, #8
   11dd0:	ldr	r0, [r8]
   11dd4:	bl	117d8 <strtoul@plt>
   11dd8:	ldr	r3, [pc, #216]	; 11eb8 <nettle_md5_digest@plt+0x4a0>
   11ddc:	cmp	r0, #0
   11de0:	str	r0, [r3]
   11de4:	blt	1271c <nettle_md5_digest@plt+0xd04>
   11de8:	ldr	r3, [sp, #8]
   11dec:	ldrb	r3, [r3]
   11df0:	cmp	r3, #0
   11df4:	bne	1271c <nettle_md5_digest@plt+0xd04>
   11df8:	ldr	r2, [pc, #256]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   11dfc:	ldr	r3, [r2]
   11e00:	orr	r3, r3, #262144	; 0x40000
   11e04:	str	r3, [r2]
   11e08:	b	11b08 <nettle_md5_digest@plt+0xf0>
   11e0c:	mov	r2, #10
   11e10:	mov	r1, #0
   11e14:	ldr	r0, [r8]
   11e18:	bl	11604 <strtol@plt>
   11e1c:	ldr	r3, [pc, #152]	; 11ebc <nettle_md5_digest@plt+0x4a4>
   11e20:	cmp	r0, #0
   11e24:	str	r0, [r3]
   11e28:	ble	1270c <nettle_md5_digest@plt+0xcf4>
   11e2c:	cmp	r0, #65536	; 0x10000
   11e30:	bgt	123fc <nettle_md5_digest@plt+0x9e4>
   11e34:	ldr	r3, [pc, #216]	; 11f14 <nettle_md5_digest@plt+0x4fc>
   11e38:	ldr	r3, [r3]
   11e3c:	cmp	r3, #0
   11e40:	beq	11b08 <nettle_md5_digest@plt+0xf0>
   11e44:	cmp	r0, #3
   11e48:	ble	11b08 <nettle_md5_digest@plt+0xf0>
   11e4c:	ldr	r3, [pc, #304]	; 11f84 <nettle_md5_digest@plt+0x56c>
   11e50:	mov	r2, #38	; 0x26
   11e54:	mov	r1, #1
   11e58:	ldr	r3, [r3]
   11e5c:	ldr	r0, [pc, #92]	; 11ec0 <nettle_md5_digest@plt+0x4a8>
   11e60:	bl	11718 <fwrite@plt>
   11e64:	mov	r0, #2
   11e68:	bl	117cc <exit@plt>
   11e6c:	nop			; (mov r0, r0)
   11e70:			; <UNDEFINED> instruction: 0xffffffff
   11e74:	svcvc	0x00efffff
   11e78:	sbcspl	lr, r0, #96, 10	; 0x18000000
   11e7c:	cmpmi	r0, sp, asr #4
   11e80:	andeq	r0, r0, r0
   11e84:	addmi	r4, pc, r0
   11e88:	andeq	ip, r2, r0, ror #29
   11e8c:	andeq	sl, r1, r0, lsl #25
   11e90:	strdeq	sp, [r2], -r0
   11e94:	andeq	sp, r2, r0, lsl #4
   11e98:	andeq	lr, r2, r0, lsl #10
   11e9c:	andeq	sl, r1, r0, asr ip
   11ea0:	muleq	r5, r0, fp
   11ea4:	andeq	sl, r1, ip, lsl #24
   11ea8:	andeq	sp, r2, ip, lsl r2
   11eac:	strdeq	pc, [r1], -r8
   11eb0:	andeq	sl, r1, ip, asr #23
   11eb4:	ldrdeq	r1, [r3], -r4
   11eb8:	andeq	r0, r5, r0, ror fp
   11ebc:	andeq	sp, r2, ip, lsl #4
   11ec0:			; <UNDEFINED> instruction: 0x0001aab4
   11ec4:	andeq	sl, r1, r0, lsr #18
   11ec8:	andeq	fp, r1, r0, lsl #27
   11ecc:	strdeq	sp, [r2], -ip
   11ed0:	andeq	sp, r2, ip, ror #7
   11ed4:	andeq	r0, r5, ip, ror #22
   11ed8:	andeq	sl, r1, r4, lsl #20
   11edc:	andeq	r0, r0, r3, ror #16
   11ee0:	andeq	sl, r1, r8, lsr #24
   11ee4:	andeq	sl, r1, r4, lsr ip
   11ee8:	andeq	sl, r1, ip, ror r9
   11eec:	andeq	r1, r3, r8, asr #11
   11ef0:	strdeq	sl, [r1], -r0
   11ef4:	strdeq	sl, [r1], -r8
   11ef8:			; <UNDEFINED> instruction: 0x0002d3b8
   11efc:			; <UNDEFINED> instruction: 0x00050bbc
   11f00:	ldrdeq	r1, [r3], -r0
   11f04:	strdeq	sl, [r1], -ip
   11f08:	andeq	sl, r1, r4, lsl #22
   11f0c:	andeq	sl, r1, r4, lsl #19
   11f10:	muleq	r1, r0, r9
   11f14:	andeq	r0, r5, r4, ror fp
   11f18:	andeq	sp, r2, r0, ror #7
   11f1c:			; <UNDEFINED> instruction: 0x00050bb4
   11f20:	andeq	sp, r2, ip, lsr r4
   11f24:	ldrdeq	sp, [r2], -ip
   11f28:			; <UNDEFINED> instruction: 0x0002f5b0
   11f2c:	strdeq	sp, [r2], -r8
   11f30:	muleq	r2, r0, r1
   11f34:			; <UNDEFINED> instruction: 0x0001acb8
   11f38:	andeq	sl, r1, r0, ror r3
   11f3c:	andeq	r0, r0, r7, lsl r2
   11f40:	andeq	sl, r1, r8, lsr #9
   11f44:	ldrdeq	sl, [r1], -ip
   11f48:	andeq	sl, r1, r0, lsr sl
   11f4c:	andeq	sl, r1, r8, ror #24
   11f50:	andeq	sl, r1, r8, lsl #21
   11f54:	ldrdeq	sl, [r1], -ip
   11f58:	andeq	sl, r1, r4, lsr #23
   11f5c:	andeq	sl, r1, ip, asr #20
   11f60:	andeq	sl, r1, r4, ror #20
   11f64:	andeq	sl, r1, ip, lsl #22
   11f68:	muleq	r1, ip, r9
   11f6c:	andeq	sl, r1, r8, asr #22
   11f70:	andeq	sl, r1, r8, ror #22
   11f74:			; <UNDEFINED> instruction: 0x0001a9b4
   11f78:	ldrdeq	sl, [r1], -r8
   11f7c:	andeq	sl, r1, r8, asr r9
   11f80:	andeq	sl, r1, r4, lsr #18
   11f84:	andeq	sp, r2, r8, ror #7
   11f88:	andeq	sl, r1, r8, asr #10
   11f8c:	bl	11814 <__errno_location@plt>
   11f90:	mov	r3, #0
   11f94:	ldr	r1, [pc, #-216]	; 11ec4 <nettle_md5_digest@plt+0x4ac>
   11f98:	str	r3, [r0]
   11f9c:	mov	sl, r0
   11fa0:	mov	r0, #6
   11fa4:	bl	118f8 <setlocale@plt>
   11fa8:	add	r1, sp, #8
   11fac:	ldr	r0, [r8]
   11fb0:	bl	118a4 <strtod@plt>
   11fb4:	ldr	r1, [pc, #-244]	; 11ec8 <nettle_md5_digest@plt+0x4b0>
   11fb8:	mov	r0, #6
   11fbc:	vmov.f64	d8, d0
   11fc0:	bl	118f8 <setlocale@plt>
   11fc4:	ldr	r3, [sl]
   11fc8:	cmp	r3, #0
   11fcc:	bne	126cc <nettle_md5_digest@plt+0xcb4>
   11fd0:	ldr	r3, [sp, #8]
   11fd4:	ldrb	r3, [r3]
   11fd8:	cmp	r3, #0
   11fdc:	bne	126cc <nettle_md5_digest@plt+0xcb4>
   11fe0:	vabs.f64	d7, d8
   11fe4:	vcmp.f64	d7, d11
   11fe8:	vmrs	APSR_nzcv, fpscr
   11fec:	bhi	126cc <nettle_md5_digest@plt+0xcb4>
   11ff0:	vcmpe.f64	d8, #0.0
   11ff4:	vmrs	APSR_nzcv, fpscr
   11ff8:	bmi	126cc <nettle_md5_digest@plt+0xcb4>
   11ffc:	vcmpe.f64	d8, d10
   12000:	vmrs	APSR_nzcv, fpscr
   12004:	bge	126cc <nettle_md5_digest@plt+0xcb4>
   12008:	vmul.f64	d8, d8, d9
   1200c:	ldr	r2, [pc, #-276]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   12010:	ldr	r1, [pc, #-332]	; 11ecc <nettle_md5_digest@plt+0x4b4>
   12014:	ldr	r3, [r2]
   12018:	orr	r3, r3, #2
   1201c:	str	r3, [r2]
   12020:	vcvt.s32.f64	s16, d8
   12024:	vstr	s16, [r1]
   12028:	b	11b08 <nettle_md5_digest@plt+0xf0>
   1202c:	ldr	r2, [pc, #-308]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   12030:	ldr	r1, [pc, #-360]	; 11ed0 <nettle_md5_digest@plt+0x4b8>
   12034:	ldr	r3, [r2]
   12038:	ldr	r0, [r1]
   1203c:	orr	r3, r3, #5
   12040:	mov	r1, #0
   12044:	str	r3, [r2]
   12048:	bl	115ec <setbuf@plt>
   1204c:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12050:	ldr	r2, [pc, #-344]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   12054:	ldr	r3, [r2]
   12058:	orr	r3, r3, #64	; 0x40
   1205c:	str	r3, [r2]
   12060:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12064:	mov	r2, #10
   12068:	mov	r1, #0
   1206c:	ldr	r0, [r8]
   12070:	bl	11604 <strtol@plt>
   12074:	ldr	r3, [pc, #-424]	; 11ed4 <nettle_md5_digest@plt+0x4bc>
   12078:	cmp	r0, #0
   1207c:	str	r0, [r3]
   12080:	bgt	11b08 <nettle_md5_digest@plt+0xf0>
   12084:	ldr	r3, [pc, #-264]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12088:	mov	r2, #41	; 0x29
   1208c:	mov	r1, #1
   12090:	ldr	r3, [r3]
   12094:	ldr	r0, [pc, #-452]	; 11ed8 <nettle_md5_digest@plt+0x4c0>
   12098:	bl	11718 <fwrite@plt>
   1209c:	mov	r0, #2
   120a0:	bl	117cc <exit@plt>
   120a4:	ldr	r3, [pc, #-384]	; 11f2c <nettle_md5_digest@plt+0x514>
   120a8:	mov	r2, #1
   120ac:	str	r2, [r3, #72]	; 0x48
   120b0:	b	11b08 <nettle_md5_digest@plt+0xf0>
   120b4:	ldr	r2, [pc, #-444]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   120b8:	ldr	r3, [r2]
   120bc:	orr	r3, r3, #8192	; 0x2000
   120c0:	str	r3, [r2]
   120c4:	b	11b08 <nettle_md5_digest@plt+0xf0>
   120c8:	mov	r2, #10
   120cc:	mov	r1, #0
   120d0:	ldr	r0, [r8]
   120d4:	bl	11604 <strtol@plt>
   120d8:	ldr	r3, [pc, #-516]	; 11edc <nettle_md5_digest@plt+0x4c4>
   120dc:	cmp	r0, r3
   120e0:	str	r0, [r9]
   120e4:	bhi	126ec <nettle_md5_digest@plt+0xcd4>
   120e8:	mov	r3, #1000	; 0x3e8
   120ec:	mul	r3, r3, r0
   120f0:	str	r3, [r9]
   120f4:	b	11b08 <nettle_md5_digest@plt+0xf0>
   120f8:	ldr	r2, [pc, #-544]	; 11ee0 <nettle_md5_digest@plt+0x4c8>
   120fc:	ldr	r1, [pc, #-544]	; 11ee4 <nettle_md5_digest@plt+0x4cc>
   12100:	mov	r0, #1
   12104:	bl	1188c <__printf_chk@plt>
   12108:	mov	r0, #0
   1210c:	bl	117cc <exit@plt>
   12110:	ldr	r2, [pc, #-536]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   12114:	ldr	r3, [r2]
   12118:	orr	r3, r3, #4096	; 0x1000
   1211c:	str	r3, [r2]
   12120:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12124:	ldr	r2, [pc, #-556]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   12128:	ldr	r3, [r2]
   1212c:	tst	r3, #32
   12130:	bne	12820 <nettle_md5_digest@plt+0xe08>
   12134:	ldr	sl, [r8]
   12138:	orr	r3, r3, #512	; 0x200
   1213c:	mov	r0, sl
   12140:	ldr	r1, [pc, #-608]	; 11ee8 <nettle_md5_digest@plt+0x4d0>
   12144:	str	r3, [r2]
   12148:	bl	115f8 <strcmp@plt>
   1214c:	cmp	r0, #0
   12150:	bne	123c4 <nettle_md5_digest@plt+0x9ac>
   12154:	ldr	r3, [pc, #-560]	; 11f2c <nettle_md5_digest@plt+0x514>
   12158:	str	r0, [r3, #20]
   1215c:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12160:	mov	r2, #10
   12164:	mov	r1, #0
   12168:	ldr	r0, [r8]
   1216c:	bl	11604 <strtol@plt>
   12170:	ldr	r3, [pc, #-652]	; 11eec <nettle_md5_digest@plt+0x4d4>
   12174:	cmp	r0, #0
   12178:	str	r0, [r3]
   1217c:	bgt	11b08 <nettle_md5_digest@plt+0xf0>
   12180:	ldr	r3, [pc, #-516]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12184:	mov	r2, #24
   12188:	mov	r1, #1
   1218c:	ldr	r3, [r3]
   12190:	ldr	r0, [pc, #-680]	; 11ef0 <nettle_md5_digest@plt+0x4d8>
   12194:	bl	11718 <fwrite@plt>
   12198:	mov	r0, #2
   1219c:	bl	117cc <exit@plt>
   121a0:	ldr	r2, [pc, #-680]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   121a4:	ldr	r3, [r2]
   121a8:	tst	r3, #512	; 0x200
   121ac:	bne	12820 <nettle_md5_digest@plt+0xe08>
   121b0:	orr	r3, r3, #32
   121b4:	str	r3, [r2]
   121b8:	b	11b08 <nettle_md5_digest@plt+0xf0>
   121bc:	ldr	sl, [r8]
   121c0:	ldrb	r3, [sl]
   121c4:	cmp	r3, #48	; 0x30
   121c8:	bne	121dc <nettle_md5_digest@plt+0x7c4>
   121cc:	ldrb	r3, [sl, #1]
   121d0:	and	r3, r3, #223	; 0xdf
   121d4:	cmp	r3, #88	; 0x58
   121d8:	beq	12644 <nettle_md5_digest@plt+0xc2c>
   121dc:	mov	r2, #10
   121e0:	add	r1, sp, #8
   121e4:	mov	r0, sl
   121e8:	bl	11604 <strtol@plt>
   121ec:	ldr	r3, [sp, #8]
   121f0:	ldrb	r3, [r3]
   121f4:	cmp	r3, #0
   121f8:	bne	127c0 <nettle_md5_digest@plt+0xda8>
   121fc:	cmp	r0, #255	; 0xff
   12200:	bgt	127d0 <nettle_md5_digest@plt+0xdb8>
   12204:	ldr	r2, [pc, #-736]	; 11f2c <nettle_md5_digest@plt+0x514>
   12208:	ldr	r3, [pc, #-756]	; 11f1c <nettle_md5_digest@plt+0x504>
   1220c:	str	r0, [r2, #68]	; 0x44
   12210:	str	r0, [r3]
   12214:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12218:	ldr	r2, [pc, #-800]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   1221c:	ldr	r3, [r2]
   12220:	orr	r3, r3, #1048576	; 0x100000
   12224:	str	r3, [r2]
   12228:	b	11b08 <nettle_md5_digest@plt+0xf0>
   1222c:	ldr	r0, [r8]
   12230:	bl	18ddc <nettle_md5_digest@plt+0x73c4>
   12234:	cmp	r0, #0
   12238:	blt	12810 <nettle_md5_digest@plt+0xdf8>
   1223c:	mov	r3, #3
   12240:	str	r3, [sp, #36]	; 0x24
   12244:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12248:	ldr	sl, [r8]
   1224c:	ldr	r1, [pc, #-864]	; 11ef4 <nettle_md5_digest@plt+0x4dc>
   12250:	mov	r0, sl
   12254:	bl	115f8 <strcmp@plt>
   12258:	cmp	r0, #0
   1225c:	bne	1238c <nettle_md5_digest@plt+0x974>
   12260:	ldr	r3, [pc, #-824]	; 11f30 <nettle_md5_digest@plt+0x518>
   12264:	mov	r2, #2
   12268:	str	r2, [r3, #88]	; 0x58
   1226c:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12270:	ldr	r2, [pc, #-888]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   12274:	ldr	r3, [r2]
   12278:	orr	r3, r3, #65536	; 0x10000
   1227c:	str	r3, [r2]
   12280:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12284:	ldr	sl, [r8]
   12288:	mov	r1, #58	; 0x3a
   1228c:	mov	r0, sl
   12290:	bl	117fc <strchr@plt>
   12294:	cmp	r0, #0
   12298:	beq	12600 <nettle_md5_digest@plt+0xbe8>
   1229c:	mov	r0, sl
   122a0:	bl	116c4 <strdup@plt>
   122a4:	subs	fp, r0, #0
   122a8:	beq	1274c <nettle_md5_digest@plt+0xd34>
   122ac:	mov	r1, #37	; 0x25
   122b0:	bl	117fc <strchr@plt>
   122b4:	cmp	r0, #0
   122b8:	beq	122d8 <nettle_md5_digest@plt+0x8c0>
   122bc:	sub	r3, r0, fp
   122c0:	ldr	r2, [pc, #-928]	; 11f28 <nettle_md5_digest@plt+0x510>
   122c4:	add	r3, r3, #1
   122c8:	add	sl, sl, r3
   122cc:	mov	r3, #0
   122d0:	str	sl, [r2]
   122d4:	strb	r3, [r0]
   122d8:	ldr	r2, [pc, #-1000]	; 11ef8 <nettle_md5_digest@plt+0x4e0>
   122dc:	mov	r1, fp
   122e0:	mov	r0, #10
   122e4:	bl	11670 <inet_pton@plt>
   122e8:	cmp	r0, #0
   122ec:	ble	1276c <nettle_md5_digest@plt+0xd54>
   122f0:	ldr	r2, [pc, #-1016]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   122f4:	mov	r0, fp
   122f8:	ldr	r3, [r2]
   122fc:	orr	r3, r3, #32768	; 0x8000
   12300:	str	r3, [r2]
   12304:	bl	11658 <free@plt>
   12308:	b	11b08 <nettle_md5_digest@plt+0xf0>
   1230c:	ldr	sl, [r8]
   12310:	ldrb	r3, [sl]
   12314:	cmp	r3, #48	; 0x30
   12318:	bne	1232c <nettle_md5_digest@plt+0x914>
   1231c:	ldrb	r3, [sl, #1]
   12320:	and	r3, r3, #223	; 0xdf
   12324:	cmp	r3, #88	; 0x58
   12328:	beq	12658 <nettle_md5_digest@plt+0xc40>
   1232c:	mov	r2, #10
   12330:	add	r1, sp, #8
   12334:	mov	r0, sl
   12338:	bl	117d8 <strtoul@plt>
   1233c:	ldr	r3, [sp, #8]
   12340:	ldrb	r3, [r3]
   12344:	cmp	r3, #0
   12348:	bne	127f0 <nettle_md5_digest@plt+0xdd8>
   1234c:	lsr	r2, r0, #20
   12350:	lsl	r2, r2, #20
   12354:	cmp	r2, #0
   12358:	bne	12800 <nettle_md5_digest@plt+0xde8>
   1235c:	ldr	r2, [pc, #-1124]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   12360:	ldr	r1, [pc, #-1132]	; 11efc <nettle_md5_digest@plt+0x4e4>
   12364:	ldr	r3, [r2]
   12368:	str	r0, [r1]
   1236c:	orr	r3, r3, #2097152	; 0x200000
   12370:	str	r3, [r2]
   12374:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12378:	ldr	r2, [pc, #-1152]	; 11f00 <nettle_md5_digest@plt+0x4e8>
   1237c:	ldr	r3, [r2]
   12380:	orr	r3, r3, #524288	; 0x80000
   12384:	str	r3, [r2]
   12388:	b	11b08 <nettle_md5_digest@plt+0xf0>
   1238c:	ldr	r1, [pc, #-1168]	; 11f04 <nettle_md5_digest@plt+0x4ec>
   12390:	mov	r0, sl
   12394:	bl	115f8 <strcmp@plt>
   12398:	cmp	r0, #0
   1239c:	beq	12638 <nettle_md5_digest@plt+0xc20>
   123a0:	mov	r0, sl
   123a4:	ldr	r1, [pc, #-1188]	; 11f08 <nettle_md5_digest@plt+0x4f0>
   123a8:	bl	115f8 <strcmp@plt>
   123ac:	cmp	r0, #0
   123b0:	bne	12780 <nettle_md5_digest@plt+0xd68>
   123b4:	ldr	r3, [pc, #-1164]	; 11f30 <nettle_md5_digest@plt+0x518>
   123b8:	mov	r2, #1
   123bc:	str	r2, [r3, #88]	; 0x58
   123c0:	b	11b08 <nettle_md5_digest@plt+0xf0>
   123c4:	ldr	r1, [pc, #-1216]	; 11f0c <nettle_md5_digest@plt+0x4f4>
   123c8:	mov	r0, sl
   123cc:	bl	115f8 <strcmp@plt>
   123d0:	cmp	r0, #0
   123d4:	beq	12628 <nettle_md5_digest@plt+0xc10>
   123d8:	mov	r0, sl
   123dc:	ldr	r1, [pc, #-1236]	; 11f10 <nettle_md5_digest@plt+0x4f8>
   123e0:	bl	115f8 <strcmp@plt>
   123e4:	cmp	r0, #0
   123e8:	bne	127a0 <nettle_md5_digest@plt+0xd88>
   123ec:	ldr	r3, [pc, #-1224]	; 11f2c <nettle_md5_digest@plt+0x514>
   123f0:	mov	r2, #3
   123f4:	str	r2, [r3, #20]
   123f8:	b	11b08 <nettle_md5_digest@plt+0xf0>
   123fc:	ldr	r2, [pc, #-1264]	; 11f14 <nettle_md5_digest@plt+0x4fc>
   12400:	mov	r1, #65536	; 0x10000
   12404:	str	r1, [r3]
   12408:	ldr	r3, [r2]
   1240c:	cmp	r3, #0
   12410:	beq	11b08 <nettle_md5_digest@plt+0xf0>
   12414:	b	11e4c <nettle_md5_digest@plt+0x434>
   12418:	ldr	r3, [pc, #-1288]	; 11f18 <nettle_md5_digest@plt+0x500>
   1241c:	ldr	r3, [r3]
   12420:	subs	r8, r4, r3
   12424:	add	r5, r5, r3, lsl #2
   12428:	beq	12698 <nettle_md5_digest@plt+0xc80>
   1242c:	sub	r3, r8, #-1073741823	; 0xc0000001
   12430:	mov	r1, #1
   12434:	mov	r0, #13
   12438:	ldr	r4, [r5, r3, lsl #2]
   1243c:	bl	15510 <nettle_md5_digest@plt+0x3af8>
   12440:	ldr	r3, [sp, #32]
   12444:	cmp	r3, #10
   12448:	bne	12588 <nettle_md5_digest@plt+0xb70>
   1244c:	ldr	r3, [sp, #12]
   12450:	mov	r2, #58	; 0x3a
   12454:	cmn	r3, #1
   12458:	movne	r3, #0
   1245c:	moveq	r3, #1
   12460:	add	r1, sp, #24
   12464:	strd	r2, [sp]
   12468:	add	r0, sp, #20
   1246c:	ldr	r3, [sp, #36]	; 0x24
   12470:	mov	r2, #10
   12474:	bl	12bc8 <nettle_md5_digest@plt+0x11b0>
   12478:	mov	r1, #0
   1247c:	mov	r0, #13
   12480:	bl	15510 <nettle_md5_digest@plt+0x3af8>
   12484:	ldr	r3, [sp, #32]
   12488:	cmp	r3, #0
   1248c:	bne	125c0 <nettle_md5_digest@plt+0xba8>
   12490:	ldr	r0, [sp, #12]
   12494:	cmn	r0, #1
   12498:	moveq	r3, #10
   1249c:	streq	r3, [sp, #32]
   124a0:	beq	124c4 <nettle_md5_digest@plt+0xaac>
   124a4:	ldr	r3, [pc, #-1408]	; 11f2c <nettle_md5_digest@plt+0x514>
   124a8:	ldr	r2, [sp, #20]
   124ac:	ldr	r3, [r3, #68]	; 0x44
   124b0:	cmn	r2, #1
   124b4:	moveq	r2, #2
   124b8:	streq	r2, [sp, #32]
   124bc:	cmp	r3, #0
   124c0:	bne	125dc <nettle_md5_digest@plt+0xbc4>
   124c4:	ldr	r3, [pc, #-1456]	; 11f1c <nettle_md5_digest@plt+0x504>
   124c8:	ldr	r2, [r3]
   124cc:	cmp	r2, #0
   124d0:	bne	1266c <nettle_md5_digest@plt+0xc54>
   124d4:	add	r3, sp, #8
   124d8:	add	r2, sp, #28
   124dc:	mov	r1, #0
   124e0:	mov	r0, r4
   124e4:	bl	11994 <getaddrinfo@plt>
   124e8:	subs	r6, r0, #0
   124ec:	bne	12860 <nettle_md5_digest@plt+0xe48>
   124f0:	ldr	r4, [sp, #8]
   124f4:	cmp	r4, #0
   124f8:	bne	1252c <nettle_md5_digest@plt+0xb14>
   124fc:	b	12560 <nettle_md5_digest@plt+0xb48>
   12500:	add	r3, sp, #12
   12504:	mov	r2, r4
   12508:	mov	r1, r5
   1250c:	mov	r0, r8
   12510:	bl	12de8 <nettle_md5_digest@plt+0x13d0>
   12514:	mov	r6, r0
   12518:	cmp	r6, #0
   1251c:	bge	12560 <nettle_md5_digest@plt+0xb48>
   12520:	ldr	r4, [r4, #28]
   12524:	cmp	r4, #0
   12528:	beq	126b8 <nettle_md5_digest@plt+0xca0>
   1252c:	ldr	r3, [r4, #4]
   12530:	cmp	r3, #2
   12534:	beq	12500 <nettle_md5_digest@plt+0xae8>
   12538:	cmp	r3, #10
   1253c:	bne	1269c <nettle_md5_digest@plt+0xc84>
   12540:	add	r3, sp, #20
   12544:	mov	r2, r4
   12548:	mov	r1, r5
   1254c:	mov	r0, r8
   12550:	bl	19108 <nettle_md5_digest@plt+0x76f0>
   12554:	mov	r6, r0
   12558:	cmp	r6, #0
   1255c:	blt	12520 <nettle_md5_digest@plt+0xb08>
   12560:	ldr	r0, [sp, #8]
   12564:	bl	11988 <freeaddrinfo@plt>
   12568:	ldr	r2, [sp, #60]	; 0x3c
   1256c:	ldr	r3, [r7]
   12570:	mov	r0, r6
   12574:	cmp	r2, r3
   12578:	bne	1277c <nettle_md5_digest@plt+0xd64>
   1257c:	add	sp, sp, #68	; 0x44
   12580:	vpop	{d8-d11}
   12584:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12588:	mov	r2, #1
   1258c:	sub	r3, r3, #2
   12590:	clz	r3, r3
   12594:	lsr	r3, r3, #5
   12598:	add	r1, sp, #16
   1259c:	strd	r2, [sp]
   125a0:	add	r0, sp, #12
   125a4:	ldr	r3, [sp, #36]	; 0x24
   125a8:	mov	r2, #2
   125ac:	bl	12bc8 <nettle_md5_digest@plt+0x11b0>
   125b0:	ldr	r3, [sp, #32]
   125b4:	cmp	r3, #2
   125b8:	beq	12478 <nettle_md5_digest@plt+0xa60>
   125bc:	b	1244c <nettle_md5_digest@plt+0xa34>
   125c0:	ldr	r3, [pc, #-1692]	; 11f2c <nettle_md5_digest@plt+0x514>
   125c4:	ldr	r3, [r3, #68]	; 0x44
   125c8:	cmp	r3, #0
   125cc:	beq	124c4 <nettle_md5_digest@plt+0xaac>
   125d0:	ldr	r0, [sp, #12]
   125d4:	cmn	r0, #1
   125d8:	beq	124c4 <nettle_md5_digest@plt+0xaac>
   125dc:	mov	r3, #4
   125e0:	str	r3, [sp]
   125e4:	mov	r2, #1
   125e8:	ldr	r3, [pc, #-1744]	; 11f20 <nettle_md5_digest@plt+0x508>
   125ec:	mov	r1, #0
   125f0:	bl	11610 <setsockopt@plt>
   125f4:	cmn	r0, #1
   125f8:	bne	124c4 <nettle_md5_digest@plt+0xaac>
   125fc:	bl	12d1c <nettle_md5_digest@plt+0x1304>
   12600:	mov	r1, sl
   12604:	ldr	r2, [pc, #-1768]	; 11f24 <nettle_md5_digest@plt+0x50c>
   12608:	mov	r0, #2
   1260c:	bl	11670 <inet_pton@plt>
   12610:	cmp	r0, #0
   12614:	bgt	11c40 <nettle_md5_digest@plt+0x228>
   12618:	ldr	r3, [pc, #-1784]	; 11f28 <nettle_md5_digest@plt+0x510>
   1261c:	ldr	r2, [r8]
   12620:	str	r2, [r3]
   12624:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12628:	ldr	r3, [pc, #-1796]	; 11f2c <nettle_md5_digest@plt+0x514>
   1262c:	mov	r2, #1
   12630:	str	r2, [r3, #20]
   12634:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12638:	ldr	r3, [pc, #-1808]	; 11f30 <nettle_md5_digest@plt+0x518>
   1263c:	str	r0, [r3, #88]	; 0x58
   12640:	b	11b08 <nettle_md5_digest@plt+0xf0>
   12644:	mov	r2, #16
   12648:	add	r1, sp, #8
   1264c:	add	r0, sl, #2
   12650:	bl	11604 <strtol@plt>
   12654:	b	121ec <nettle_md5_digest@plt+0x7d4>
   12658:	mov	r2, #16
   1265c:	add	r1, sp, #8
   12660:	add	r0, sl, #2
   12664:	bl	117d8 <strtoul@plt>
   12668:	b	1233c <nettle_md5_digest@plt+0x924>
   1266c:	ldr	r0, [sp, #20]
   12670:	cmn	r0, #1
   12674:	beq	124d4 <nettle_md5_digest@plt+0xabc>
   12678:	mov	r2, #4
   1267c:	str	r2, [sp]
   12680:	mov	r1, #41	; 0x29
   12684:	mov	r2, #67	; 0x43
   12688:	bl	11610 <setsockopt@plt>
   1268c:	cmn	r0, #1
   12690:	bne	124d4 <nettle_md5_digest@plt+0xabc>
   12694:	b	125fc <nettle_md5_digest@plt+0xbe4>
   12698:	bl	1297c <nettle_md5_digest@plt+0xf64>
   1269c:	ldr	r1, [pc, #-1824]	; 11f84 <nettle_md5_digest@plt+0x56c>
   126a0:	ldr	r2, [pc, #-1908]	; 11f34 <nettle_md5_digest@plt+0x51c>
   126a4:	ldr	r0, [r1]
   126a8:	mov	r1, #1
   126ac:	bl	118bc <__fprintf_chk@plt>
   126b0:	mov	r0, #2
   126b4:	bl	117cc <exit@plt>
   126b8:	ldr	r3, [pc, #-1928]	; 11f38 <nettle_md5_digest@plt+0x520>
   126bc:	ldr	r2, [pc, #-1928]	; 11f3c <nettle_md5_digest@plt+0x524>
   126c0:	ldr	r1, [pc, #-1928]	; 11f40 <nettle_md5_digest@plt+0x528>
   126c4:	ldr	r0, [pc, #-1928]	; 11f44 <nettle_md5_digest@plt+0x52c>
   126c8:	bl	11a0c <__assert_fail@plt>
   126cc:	ldr	r3, [pc, #-1872]	; 11f84 <nettle_md5_digest@plt+0x56c>
   126d0:	mov	r2, #26
   126d4:	mov	r1, #1
   126d8:	ldr	r3, [r3]
   126dc:	ldr	r0, [pc, #-1948]	; 11f48 <nettle_md5_digest@plt+0x530>
   126e0:	bl	11718 <fwrite@plt>
   126e4:	mov	r0, #2
   126e8:	bl	117cc <exit@plt>
   126ec:	ldr	r3, [pc, #-1904]	; 11f84 <nettle_md5_digest@plt+0x56c>
   126f0:	mov	r2, #23
   126f4:	mov	r1, #1
   126f8:	ldr	r3, [r3]
   126fc:	ldr	r0, [pc, #-1976]	; 11f4c <nettle_md5_digest@plt+0x534>
   12700:	bl	11718 <fwrite@plt>
   12704:	mov	r0, #2
   12708:	bl	117cc <exit@plt>
   1270c:	ldr	r1, [pc, #-1936]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12710:	mov	r3, #65536	; 0x10000
   12714:	ldr	r2, [pc, #-1996]	; 11f50 <nettle_md5_digest@plt+0x538>
   12718:	b	126a4 <nettle_md5_digest@plt+0xc8c>
   1271c:	ldr	r3, [pc, #-1952]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12720:	mov	r2, #24
   12724:	mov	r1, #1
   12728:	ldr	r3, [r3]
   1272c:	ldr	r0, [pc, #-2016]	; 11f54 <nettle_md5_digest@plt+0x53c>
   12730:	bl	11718 <fwrite@plt>
   12734:	mov	r0, #2
   12738:	bl	117cc <exit@plt>
   1273c:	ldr	r1, [pc, #-1984]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12740:	mov	r3, r0
   12744:	ldr	r2, [pc, #-2036]	; 11f58 <nettle_md5_digest@plt+0x540>
   12748:	b	126a4 <nettle_md5_digest@plt+0xc8c>
   1274c:	ldr	r3, [pc, #-2000]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12750:	mov	r2, #20
   12754:	mov	r1, #1
   12758:	ldr	r3, [r3]
   1275c:	ldr	r0, [pc, #-2056]	; 11f5c <nettle_md5_digest@plt+0x544>
   12760:	bl	11718 <fwrite@plt>
   12764:	mov	r0, #2
   12768:	bl	117cc <exit@plt>
   1276c:	ldr	r1, [pc, #-2032]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12770:	ldr	r3, [r8]
   12774:	ldr	r2, [pc, #-2076]	; 11f60 <nettle_md5_digest@plt+0x548>
   12778:	b	126a4 <nettle_md5_digest@plt+0xc8c>
   1277c:	bl	116d0 <__stack_chk_fail@plt>
   12780:	ldr	r3, [pc, #-2052]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12784:	mov	r2, #57	; 0x39
   12788:	mov	r1, #1
   1278c:	ldr	r3, [r3]
   12790:	ldr	r0, [pc, #-2100]	; 11f64 <nettle_md5_digest@plt+0x54c>
   12794:	bl	11718 <fwrite@plt>
   12798:	mov	r0, #2
   1279c:	bl	117cc <exit@plt>
   127a0:	ldr	r3, [pc, #-2084]	; 11f84 <nettle_md5_digest@plt+0x56c>
   127a4:	mov	r2, #23
   127a8:	mov	r1, #1
   127ac:	ldr	r3, [r3]
   127b0:	ldr	r0, [pc, #-2128]	; 11f68 <nettle_md5_digest@plt+0x550>
   127b4:	bl	11718 <fwrite@plt>
   127b8:	mov	r0, #2
   127bc:	bl	117cc <exit@plt>
   127c0:	ldr	r1, [pc, #-2116]	; 11f84 <nettle_md5_digest@plt+0x56c>
   127c4:	mov	r3, sl
   127c8:	ldr	r2, [pc, #-2148]	; 11f6c <nettle_md5_digest@plt+0x554>
   127cc:	b	126a4 <nettle_md5_digest@plt+0xc8c>
   127d0:	ldr	r3, [pc, #-2132]	; 11f84 <nettle_md5_digest@plt+0x56c>
   127d4:	mov	r2, #59	; 0x3b
   127d8:	mov	r1, #1
   127dc:	ldr	r3, [r3]
   127e0:	ldr	r0, [pc, #-2168]	; 11f70 <nettle_md5_digest@plt+0x558>
   127e4:	bl	11718 <fwrite@plt>
   127e8:	mov	r0, #2
   127ec:	bl	117cc <exit@plt>
   127f0:	ldr	r1, [pc, #-2164]	; 11f84 <nettle_md5_digest@plt+0x56c>
   127f4:	mov	r3, sl
   127f8:	ldr	r2, [pc, #-2188]	; 11f74 <nettle_md5_digest@plt+0x55c>
   127fc:	b	126a4 <nettle_md5_digest@plt+0xc8c>
   12800:	ldr	r1, [pc, #-2180]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12804:	mov	r3, sl
   12808:	ldr	r2, [pc, #-2200]	; 11f78 <nettle_md5_digest@plt+0x560>
   1280c:	b	126a4 <nettle_md5_digest@plt+0xc8c>
   12810:	mov	r0, #0
   12814:	bl	190c8 <nettle_md5_digest@plt+0x76b0>
   12818:	mov	r0, #2
   1281c:	bl	117cc <exit@plt>
   12820:	ldr	r3, [pc, #-2212]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12824:	mov	r2, #33	; 0x21
   12828:	mov	r1, #1
   1282c:	ldr	r3, [r3]
   12830:	ldr	r0, [pc, #-2236]	; 11f7c <nettle_md5_digest@plt+0x564>
   12834:	bl	11718 <fwrite@plt>
   12838:	mov	r0, #2
   1283c:	bl	117cc <exit@plt>
   12840:	ldr	r3, [pc, #-2244]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12844:	mov	r2, #48	; 0x30
   12848:	mov	r1, #1
   1284c:	ldr	r3, [r3]
   12850:	ldr	r0, [pc, #-2264]	; 11f80 <nettle_md5_digest@plt+0x568>
   12854:	bl	11718 <fwrite@plt>
   12858:	mov	r0, #2
   1285c:	bl	117cc <exit@plt>
   12860:	ldr	r3, [pc, #-2276]	; 11f84 <nettle_md5_digest@plt+0x56c>
   12864:	ldr	r5, [r3]
   12868:	bl	11664 <gai_strerror@plt>
   1286c:	mov	r3, r4
   12870:	ldr	r2, [pc, #-2288]	; 11f88 <nettle_md5_digest@plt+0x570>
   12874:	mov	r1, #1
   12878:	str	r0, [sp]
   1287c:	mov	r0, r5
   12880:	bl	118bc <__fprintf_chk@plt>
   12884:	mov	r0, #2
   12888:	bl	117cc <exit@plt>
   1288c:	mov	fp, #0
   12890:	mov	lr, #0
   12894:	pop	{r1}		; (ldr r1, [sp], #4)
   12898:	mov	r2, sp
   1289c:	push	{r2}		; (str r2, [sp, #-4]!)
   128a0:	push	{r0}		; (str r0, [sp, #-4]!)
   128a4:	ldr	ip, [pc, #16]	; 128bc <nettle_md5_digest@plt+0xea4>
   128a8:	push	{ip}		; (str ip, [sp, #-4]!)
   128ac:	ldr	r0, [pc, #12]	; 128c0 <nettle_md5_digest@plt+0xea8>
   128b0:	ldr	r3, [pc, #12]	; 128c4 <nettle_md5_digest@plt+0xeac>
   128b4:	bl	11784 <__libc_start_main@plt>
   128b8:	bl	119dc <abort@plt>
   128bc:	andeq	sl, r1, r0, lsr r3
   128c0:	andeq	r1, r1, r8, lsr #20
   128c4:	ldrdeq	sl, [r1], -r0
   128c8:	ldr	r3, [pc, #20]	; 128e4 <nettle_md5_digest@plt+0xecc>
   128cc:	ldr	r2, [pc, #20]	; 128e8 <nettle_md5_digest@plt+0xed0>
   128d0:	add	r3, pc, r3
   128d4:	ldr	r2, [r3, r2]
   128d8:	cmp	r2, #0
   128dc:	bxeq	lr
   128e0:	b	117a8 <__gmon_start__@plt>
   128e4:	andeq	sl, r1, r8, lsr #14
   128e8:	andeq	r0, r0, r4, lsl #3
   128ec:	ldr	r0, [pc, #24]	; 1290c <nettle_md5_digest@plt+0xef4>
   128f0:	ldr	r3, [pc, #24]	; 12910 <nettle_md5_digest@plt+0xef8>
   128f4:	cmp	r3, r0
   128f8:	bxeq	lr
   128fc:	ldr	r3, [pc, #16]	; 12914 <nettle_md5_digest@plt+0xefc>
   12900:	cmp	r3, #0
   12904:	bxeq	lr
   12908:	bx	r3
   1290c:	ldrdeq	sp, [r2], -ip
   12910:	ldrdeq	sp, [r2], -ip
   12914:	andeq	r0, r0, r0
   12918:	ldr	r0, [pc, #36]	; 12944 <nettle_md5_digest@plt+0xf2c>
   1291c:	ldr	r1, [pc, #36]	; 12948 <nettle_md5_digest@plt+0xf30>
   12920:	sub	r1, r1, r0
   12924:	asr	r1, r1, #2
   12928:	add	r1, r1, r1, lsr #31
   1292c:	asrs	r1, r1, #1
   12930:	bxeq	lr
   12934:	ldr	r3, [pc, #16]	; 1294c <nettle_md5_digest@plt+0xf34>
   12938:	cmp	r3, #0
   1293c:	bxeq	lr
   12940:	bx	r3
   12944:	ldrdeq	sp, [r2], -ip
   12948:	ldrdeq	sp, [r2], -ip
   1294c:	andeq	r0, r0, r0
   12950:	push	{r4, lr}
   12954:	ldr	r4, [pc, #24]	; 12974 <nettle_md5_digest@plt+0xf5c>
   12958:	ldrb	r3, [r4]
   1295c:	cmp	r3, #0
   12960:	popne	{r4, pc}
   12964:	bl	128ec <nettle_md5_digest@plt+0xed4>
   12968:	mov	r3, #1
   1296c:	strb	r3, [r4]
   12970:	pop	{r4, pc}
   12974:	strdeq	sp, [r2], -r4
   12978:	b	12918 <nettle_md5_digest@plt+0xf00>
   1297c:	ldr	r3, [pc, #36]	; 129a8 <nettle_md5_digest@plt+0xf90>
   12980:	push	{r4, lr}
   12984:	mov	r1, #1
   12988:	ldr	r2, [pc, #28]	; 129ac <nettle_md5_digest@plt+0xf94>
   1298c:	ldr	r3, [r3]
   12990:	ldr	r0, [pc, #24]	; 129b0 <nettle_md5_digest@plt+0xf98>
   12994:	bl	11718 <fwrite@plt>
   12998:	mov	r0, #1
   1299c:	bl	190c8 <nettle_md5_digest@plt+0x76b0>
   129a0:	mov	r0, #2
   129a4:	bl	117cc <exit@plt>
   129a8:	andeq	sp, r2, r8, ror #7
   129ac:	andeq	r0, r0, lr, lsl r1
   129b0:	andeq	sl, r1, r8, ror r3
   129b4:	ldrh	r2, [r0, #6]
   129b8:	ldr	r1, [pc, #12]	; 129cc <nettle_md5_digest@plt+0xfb4>
   129bc:	mov	r0, #1
   129c0:	rev16	r2, r2
   129c4:	uxth	r2, r2
   129c8:	b	1188c <__printf_chk@plt>
   129cc:	muleq	r1, r8, r4
   129d0:	push	{r4, r5, r6, r7, r8, lr}
   129d4:	mov	r2, #8
   129d8:	ldr	r5, [pc, #456]	; 12ba8 <nettle_md5_digest@plt+0x1190>
   129dc:	ldr	r3, [pc, #456]	; 12bac <nettle_md5_digest@plt+0x1194>
   129e0:	mov	r4, r1
   129e4:	ldr	lr, [r5]
   129e8:	str	r2, [r1]
   129ec:	ldr	r3, [r3]
   129f0:	ldr	r2, [pc, #440]	; 12bb0 <nettle_md5_digest@plt+0x1198>
   129f4:	add	r3, r3, #1
   129f8:	ldr	r1, [pc, #436]	; 12bb4 <nettle_md5_digest@plt+0x119c>
   129fc:	uxth	r3, r3
   12a00:	ldr	r2, [r2]
   12a04:	lsr	ip, r3, #5
   12a08:	strh	r2, [r4, #4]
   12a0c:	ldr	r7, [pc, #420]	; 12bb8 <nettle_md5_digest@plt+0x11a0>
   12a10:	rev16	r2, r3
   12a14:	strh	r2, [r4, #6]
   12a18:	and	r3, r3, #31
   12a1c:	ldr	r2, [r1, ip, lsl #2]
   12a20:	mov	r6, #1
   12a24:	sub	sp, sp, #24
   12a28:	bic	r3, r2, r6, lsl r3
   12a2c:	ldr	r2, [r7]
   12a30:	mov	r8, r0
   12a34:	cmp	r2, #0
   12a38:	str	lr, [sp, #20]
   12a3c:	str	r3, [r1, ip, lsl #2]
   12a40:	beq	12a74 <nettle_md5_digest@plt+0x105c>
   12a44:	ldr	r3, [pc, #368]	; 12bbc <nettle_md5_digest@plt+0x11a4>
   12a48:	add	r6, r4, #8
   12a4c:	ldr	r3, [r3]
   12a50:	ands	r3, r3, #4096	; 0x1000
   12a54:	beq	12b34 <nettle_md5_digest@plt+0x111c>
   12a58:	mov	r1, #0
   12a5c:	add	r0, sp, #12
   12a60:	bl	1173c <gettimeofday@plt>
   12a64:	add	r3, sp, #12
   12a68:	ldm	r3!, {r0, r1}
   12a6c:	str	r0, [r4, #8]
   12a70:	str	r1, [r6, #4]
   12a74:	ldr	r3, [pc, #324]	; 12bc0 <nettle_md5_digest@plt+0x11a8>
   12a78:	ldr	r3, [r3]
   12a7c:	add	r6, r3, #8
   12a80:	cmp	r6, #1
   12a84:	ble	12b94 <nettle_md5_digest@plt+0x117c>
   12a88:	add	ip, r3, #6
   12a8c:	mov	r2, #0
   12a90:	lsr	lr, ip, #1
   12a94:	add	r0, lr, #1
   12a98:	mov	r3, r4
   12a9c:	add	r0, r4, r0, lsl #1
   12aa0:	ldrh	r1, [r3], #2
   12aa4:	cmp	r3, r0
   12aa8:	add	r2, r2, r1
   12aac:	bne	12aa0 <nettle_md5_digest@plt+0x1088>
   12ab0:	rsb	r3, lr, lr, lsl #31
   12ab4:	add	r3, ip, r3, lsl #1
   12ab8:	cmp	r3, #1
   12abc:	ldrbeq	r3, [r0]
   12ac0:	addeq	r2, r2, r3
   12ac4:	uxth	r3, r2
   12ac8:	add	r2, r3, r2, asr #16
   12acc:	add	r2, r2, r2, asr #16
   12ad0:	mvn	r2, r2
   12ad4:	strh	r2, [r4, #2]
   12ad8:	ldr	r3, [r7]
   12adc:	cmp	r3, #0
   12ae0:	beq	12af4 <nettle_md5_digest@plt+0x10dc>
   12ae4:	ldr	r3, [pc, #208]	; 12bbc <nettle_md5_digest@plt+0x11a4>
   12ae8:	ldr	r1, [r3]
   12aec:	ands	r1, r1, #4096	; 0x1000
   12af0:	beq	12b40 <nettle_md5_digest@plt+0x1128>
   12af4:	ldr	r2, [pc, #200]	; 12bc4 <nettle_md5_digest@plt+0x11ac>
   12af8:	mov	r3, #16
   12afc:	ldr	r0, [r8]
   12b00:	mov	r1, r4
   12b04:	strd	r2, [sp]
   12b08:	mov	r3, #0
   12b0c:	mov	r2, r6
   12b10:	bl	118ec <sendto@plt>
   12b14:	ldr	r2, [sp, #20]
   12b18:	ldr	r3, [r5]
   12b1c:	cmp	r6, r0
   12b20:	moveq	r0, #0
   12b24:	cmp	r2, r3
   12b28:	bne	12ba4 <nettle_md5_digest@plt+0x118c>
   12b2c:	add	sp, sp, #24
   12b30:	pop	{r4, r5, r6, r7, r8, pc}
   12b34:	str	r3, [r4, #8]
   12b38:	str	r3, [r6, #4]
   12b3c:	b	12a74 <nettle_md5_digest@plt+0x105c>
   12b40:	add	r0, sp, #12
   12b44:	bl	1173c <gettimeofday@plt>
   12b48:	ldrh	r2, [r4, #2]
   12b4c:	add	ip, sp, #12
   12b50:	mov	r3, ip
   12b54:	mvn	r2, r2
   12b58:	ldm	ip!, {r0, r1}
   12b5c:	uxth	r2, r2
   12b60:	add	ip, sp, #20
   12b64:	str	r0, [r4, #8]
   12b68:	str	r1, [r4, #12]
   12b6c:	ldrh	r1, [r3], #2
   12b70:	cmp	r3, ip
   12b74:	add	r2, r2, r1
   12b78:	bne	12b6c <nettle_md5_digest@plt+0x1154>
   12b7c:	uxth	r3, r2
   12b80:	add	r2, r3, r2, asr #16
   12b84:	add	r2, r2, r2, asr #16
   12b88:	mvn	r2, r2
   12b8c:	strh	r2, [r4, #2]
   12b90:	b	12af4 <nettle_md5_digest@plt+0x10dc>
   12b94:	mov	r3, r6
   12b98:	mov	r0, r4
   12b9c:	mov	r2, #0
   12ba0:	b	12ab8 <nettle_md5_digest@plt+0x10a0>
   12ba4:	bl	116d0 <__stack_chk_fail@plt>
   12ba8:	andeq	ip, r2, r0, ror #29
   12bac:	andeq	r0, r5, r8, ror #22
   12bb0:	andeq	r0, r5, r0, lsr #23
   12bb4:	andeq	pc, r2, r0, asr #11
   12bb8:	andeq	r1, r3, ip, asr #11
   12bbc:	ldrdeq	r1, [r3], -r0
   12bc0:	andeq	sp, r2, ip, lsl r2
   12bc4:	strdeq	sp, [r2], -r8
   12bc8:	push	{r4, r5, r6, r7, r8, lr}
   12bcc:	mov	r5, r0
   12bd0:	mov	r4, r3
   12bd4:	mov	r8, r1
   12bd8:	mov	r6, r2
   12bdc:	bl	11814 <__errno_location@plt>
   12be0:	mov	r3, #0
   12be4:	str	r3, [r0]
   12be8:	ldr	r3, [r5]
   12bec:	cmn	r3, #1
   12bf0:	bne	12cec <nettle_md5_digest@plt+0x12d4>
   12bf4:	sub	r3, r4, #2
   12bf8:	cmp	r3, #1
   12bfc:	bhi	12cd8 <nettle_md5_digest@plt+0x12c0>
   12c00:	cmp	r4, #2
   12c04:	mov	r7, r0
   12c08:	beq	12c78 <nettle_md5_digest@plt+0x1260>
   12c0c:	mov	r0, r6
   12c10:	ldr	r2, [sp, #24]
   12c14:	mov	r1, #3
   12c18:	bl	119ac <socket@plt>
   12c1c:	cmn	r0, #1
   12c20:	str	r0, [r5]
   12c24:	bne	12cd0 <nettle_md5_digest@plt+0x12b8>
   12c28:	ldr	r3, [pc, #208]	; 12d00 <nettle_md5_digest@plt+0x12e8>
   12c2c:	ldr	r2, [sp, #28]
   12c30:	ldr	r3, [r3]
   12c34:	and	r3, r3, #256	; 0x100
   12c38:	orrs	r3, r3, r2
   12c3c:	popeq	{r4, r5, r6, r7, r8, pc}
   12c40:	ldr	r3, [pc, #188]	; 12d04 <nettle_md5_digest@plt+0x12ec>
   12c44:	ldr	r0, [r7]
   12c48:	ldr	r4, [r3]
   12c4c:	bl	11790 <strerror@plt>
   12c50:	ldr	r2, [pc, #176]	; 12d08 <nettle_md5_digest@plt+0x12f0>
   12c54:	mov	r1, #1
   12c58:	mov	r3, r0
   12c5c:	mov	r0, r4
   12c60:	bl	118bc <__fprintf_chk@plt>
   12c64:	ldr	r3, [sp, #28]
   12c68:	cmp	r3, #0
   12c6c:	popeq	{r4, r5, r6, r7, r8, pc}
   12c70:	mov	r0, #2
   12c74:	bl	117cc <exit@plt>
   12c78:	ldr	r2, [sp, #24]
   12c7c:	mov	r1, r4
   12c80:	mov	r0, r6
   12c84:	bl	119ac <socket@plt>
   12c88:	cmn	r0, #1
   12c8c:	str	r0, [r5]
   12c90:	beq	12c9c <nettle_md5_digest@plt+0x1284>
   12c94:	str	r4, [r8]
   12c98:	pop	{r4, r5, r6, r7, r8, pc}
   12c9c:	ldr	r3, [r7]
   12ca0:	cmp	r3, #97	; 0x61
   12ca4:	cmpeq	r6, #2
   12ca8:	moveq	r2, #1
   12cac:	movne	r2, #0
   12cb0:	cmp	r6, #10
   12cb4:	cmpeq	r3, #93	; 0x5d
   12cb8:	beq	12c0c <nettle_md5_digest@plt+0x11f4>
   12cbc:	cmp	r3, #13
   12cc0:	beq	12c0c <nettle_md5_digest@plt+0x11f4>
   12cc4:	cmp	r2, #0
   12cc8:	beq	12c28 <nettle_md5_digest@plt+0x1210>
   12ccc:	b	12c0c <nettle_md5_digest@plt+0x11f4>
   12cd0:	mov	r4, #3
   12cd4:	b	12c94 <nettle_md5_digest@plt+0x127c>
   12cd8:	ldr	r3, [pc, #44]	; 12d0c <nettle_md5_digest@plt+0x12f4>
   12cdc:	mov	r2, #116	; 0x74
   12ce0:	ldr	r1, [pc, #40]	; 12d10 <nettle_md5_digest@plt+0x12f8>
   12ce4:	ldr	r0, [pc, #40]	; 12d14 <nettle_md5_digest@plt+0x12fc>
   12ce8:	bl	11a0c <__assert_fail@plt>
   12cec:	ldr	r3, [pc, #24]	; 12d0c <nettle_md5_digest@plt+0x12f4>
   12cf0:	mov	r2, #115	; 0x73
   12cf4:	ldr	r1, [pc, #20]	; 12d10 <nettle_md5_digest@plt+0x12f8>
   12cf8:	ldr	r0, [pc, #24]	; 12d18 <nettle_md5_digest@plt+0x1300>
   12cfc:	bl	11a0c <__assert_fail@plt>
   12d00:	ldrdeq	r1, [r3], -r0
   12d04:	andeq	sp, r2, r8, ror #7
   12d08:	strdeq	sl, [r1], -r0
   12d0c:	andeq	sl, r1, r0, asr #6
   12d10:	andeq	sl, r1, r8, lsr #9
   12d14:	andeq	sl, r1, r0, asr #9
   12d18:			; <UNDEFINED> instruction: 0x0001a4b0
   12d1c:	ldr	r3, [pc, #44]	; 12d50 <nettle_md5_digest@plt+0x1338>
   12d20:	push	{r4, lr}
   12d24:	ldr	r4, [r3]
   12d28:	bl	11814 <__errno_location@plt>
   12d2c:	ldr	r0, [r0]
   12d30:	bl	11790 <strerror@plt>
   12d34:	ldr	r2, [pc, #24]	; 12d54 <nettle_md5_digest@plt+0x133c>
   12d38:	mov	r1, #1
   12d3c:	mov	r3, r0
   12d40:	mov	r0, r4
   12d44:	bl	118bc <__fprintf_chk@plt>
   12d48:	mov	r0, #2
   12d4c:	bl	117cc <exit@plt>
   12d50:	andeq	sp, r2, r8, ror #7
   12d54:	andeq	sl, r1, r4, lsl #10
   12d58:	ldr	ip, [pc, #116]	; 12dd4 <nettle_md5_digest@plt+0x13bc>
   12d5c:	ldr	r3, [ip, #16]
   12d60:	cmp	r3, #0
   12d64:	bxne	lr
   12d68:	ldr	r2, [pc, #104]	; 12dd8 <nettle_md5_digest@plt+0x13c0>
   12d6c:	push	{lr}		; (str lr, [sp, #-4]!)
   12d70:	sub	sp, sp, #12
   12d74:	ldr	r2, [r2]
   12d78:	ldr	r3, [pc, #92]	; 12ddc <nettle_md5_digest@plt+0x13c4>
   12d7c:	ldr	r1, [pc, #92]	; 12de0 <nettle_md5_digest@plt+0x13c8>
   12d80:	rev16	r2, r2
   12d84:	str	r1, [r3, #16]
   12d88:	mov	lr, #1
   12d8c:	uxth	r2, r2
   12d90:	mov	r1, #8
   12d94:	str	r2, [r3, #20]
   12d98:	add	r3, r3, #64	; 0x40
   12d9c:	ldr	r0, [r0]
   12da0:	mov	r2, #26
   12da4:	str	r1, [sp]
   12da8:	mov	r1, lr
   12dac:	str	lr, [ip, #16]
   12db0:	bl	11610 <setsockopt@plt>
   12db4:	cmp	r0, #0
   12db8:	bne	12dc4 <nettle_md5_digest@plt+0x13ac>
   12dbc:	add	sp, sp, #12
   12dc0:	pop	{pc}		; (ldr pc, [sp], #4)
   12dc4:	ldr	r0, [pc, #24]	; 12de4 <nettle_md5_digest@plt+0x13cc>
   12dc8:	add	sp, sp, #12
   12dcc:	pop	{lr}		; (ldr lr, [sp], #4)
   12dd0:	b	116e8 <perror@plt>
   12dd4:	strdeq	sp, [r2], -r8
   12dd8:	andeq	r0, r5, r0, lsr #23
   12ddc:	muleq	r2, r0, r1
   12de0:	tsteq	r0, r5, lsl r0
   12de4:	andeq	sl, r1, ip, lsl r5
   12de8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12dec:	cmp	r0, #1
   12df0:	mov	r7, r0
   12df4:	ldr	r0, [pc, #3512]	; 13bb4 <nettle_md5_digest@plt+0x219c>
   12df8:	sub	sp, sp, #1152	; 0x480
   12dfc:	sub	sp, sp, #12
   12e00:	ldr	r0, [r0]
   12e04:	mov	r9, r2
   12e08:	str	r3, [sp, #8]
   12e0c:	str	r0, [sp, #1156]	; 0x484
   12e10:	ble	13364 <nettle_md5_digest@plt+0x194c>
   12e14:	ldr	r2, [pc, #3484]	; 13bb8 <nettle_md5_digest@plt+0x21a0>
   12e18:	ldr	r3, [r2]
   12e1c:	tst	r3, #32
   12e20:	bne	131d8 <nettle_md5_digest@plt+0x17c0>
   12e24:	tst	r3, #512	; 0x200
   12e28:	bne	131c0 <nettle_md5_digest@plt+0x17a8>
   12e2c:	cmp	r7, #10
   12e30:	bgt	131d8 <nettle_md5_digest@plt+0x17c0>
   12e34:	ldr	r5, [pc, #3456]	; 13bbc <nettle_md5_digest@plt+0x21a4>
   12e38:	orr	r3, r3, #1024	; 0x400
   12e3c:	str	r3, [r2]
   12e40:	ldr	r8, [pc, #3448]	; 13bc0 <nettle_md5_digest@plt+0x21a8>
   12e44:	sub	fp, r1, #4
   12e48:	mov	r6, #0
   12e4c:	b	12f18 <nettle_md5_digest@plt+0x1500>
   12e50:	clz	r4, r9
   12e54:	lsr	r4, r4, #5
   12e58:	cmp	r7, #1
   12e5c:	orrgt	r4, r4, #1
   12e60:	cmp	r4, #0
   12e64:	str	r6, [sp, #20]
   12e68:	beq	131dc <nettle_md5_digest@plt+0x17c4>
   12e6c:	add	r3, sp, #20
   12e70:	ldr	r2, [pc, #3404]	; 13bc4 <nettle_md5_digest@plt+0x21ac>
   12e74:	mov	r1, #0
   12e78:	mov	r0, sl
   12e7c:	bl	11994 <getaddrinfo@plt>
   12e80:	subs	lr, r0, #0
   12e84:	bne	13a58 <nettle_md5_digest@plt+0x2040>
   12e88:	ldr	r9, [sp, #20]
   12e8c:	ldr	ip, [pc, #3368]	; 13bbc <nettle_md5_digest@plt+0x21a4>
   12e90:	add	sl, sp, #128	; 0x80
   12e94:	ldr	r3, [r9, #20]
   12e98:	ldr	r0, [r3]
   12e9c:	ldr	r1, [r3, #4]
   12ea0:	ldr	r2, [r3, #8]
   12ea4:	ldr	r3, [r3, #12]
   12ea8:	stmia	ip!, {r0, r1, r2, r3}
   12eac:	mov	r1, lr
   12eb0:	mov	r0, sl
   12eb4:	ldr	r2, [pc, #3340]	; 13bc8 <nettle_md5_digest@plt+0x21b0>
   12eb8:	bl	11850 <memset@plt>
   12ebc:	ldr	r1, [r9, #24]
   12ec0:	cmp	r1, #0
   12ec4:	beq	13224 <nettle_md5_digest@plt+0x180c>
   12ec8:	mov	r4, r9
   12ecc:	mov	r2, #1024	; 0x400
   12ed0:	mov	r0, sl
   12ed4:	bl	11868 <strncpy@plt>
   12ed8:	ldr	r3, [pc, #3308]	; 13bcc <nettle_md5_digest@plt+0x21b4>
   12edc:	cmp	r4, #0
   12ee0:	str	sl, [r3]
   12ee4:	beq	12ef0 <nettle_md5_digest@plt+0x14d8>
   12ee8:	mov	r0, r4
   12eec:	bl	11988 <freeaddrinfo@plt>
   12ef0:	cmp	r7, #1
   12ef4:	beq	12f68 <nettle_md5_digest@plt+0x1550>
   12ef8:	ldr	r3, [r5, #24]
   12efc:	ldr	r1, [r5, #4]
   12f00:	subs	r7, r7, #1
   12f04:	add	r2, r5, r3, lsl #2
   12f08:	add	r3, r3, #1
   12f0c:	str	r3, [r5, #24]
   12f10:	str	r1, [r2, #28]
   12f14:	beq	12f68 <nettle_md5_digest@plt+0x1550>
   12f18:	ldr	sl, [fp, #4]!
   12f1c:	mov	r3, #2
   12f20:	mov	r0, sl
   12f24:	ldr	r1, [pc, #3236]	; 13bd0 <nettle_md5_digest@plt+0x21b8>
   12f28:	str	r6, [r8]
   12f2c:	str	r6, [r8, #4]
   12f30:	str	r6, [r8, #8]
   12f34:	strh	r6, [r8, #12]
   12f38:	strh	r3, [r5]
   12f3c:	bl	115d4 <inet_aton@plt>
   12f40:	cmp	r0, #1
   12f44:	bne	12e50 <nettle_md5_digest@plt+0x1438>
   12f48:	ldr	r3, [pc, #3196]	; 13bcc <nettle_md5_digest@plt+0x21b4>
   12f4c:	cmp	r7, #1
   12f50:	str	sl, [r3]
   12f54:	bne	12ef8 <nettle_md5_digest@plt+0x14e0>
   12f58:	ldr	r2, [pc, #3160]	; 13bb8 <nettle_md5_digest@plt+0x21a0>
   12f5c:	ldr	r3, [r2]
   12f60:	orr	r3, r3, #4
   12f64:	str	r3, [r2]
   12f68:	ldr	r6, [pc, #3172]	; 13bd4 <nettle_md5_digest@plt+0x21bc>
   12f6c:	ldr	fp, [r6, #76]	; 0x4c
   12f70:	cmp	fp, #0
   12f74:	beq	13370 <nettle_md5_digest@plt+0x1958>
   12f78:	ldr	r7, [pc, #3160]	; 13bd8 <nettle_md5_digest@plt+0x21c0>
   12f7c:	ldr	r3, [r5, #4]
   12f80:	ldr	r4, [r7]
   12f84:	cmp	r3, #0
   12f88:	ldreq	r3, [r6, #76]	; 0x4c
   12f8c:	streq	r3, [r5, #4]
   12f90:	cmp	r4, #0
   12f94:	beq	12fe0 <nettle_md5_digest@plt+0x15c8>
   12f98:	mov	r2, #32
   12f9c:	mov	r1, #0
   12fa0:	add	r0, sp, #56	; 0x38
   12fa4:	bl	11850 <memset@plt>
   12fa8:	mov	r1, r4
   12fac:	mov	r2, #15
   12fb0:	add	r0, sp, #56	; 0x38
   12fb4:	bl	11868 <strncpy@plt>
   12fb8:	ldr	r3, [sp, #8]
   12fbc:	add	r2, sp, #56	; 0x38
   12fc0:	ldr	r1, [pc, #3092]	; 13bdc <nettle_md5_digest@plt+0x21c4>
   12fc4:	ldr	r0, [r3]
   12fc8:	bl	11730 <ioctl@plt>
   12fcc:	cmp	r0, #0
   12fd0:	blt	13b40 <nettle_md5_digest@plt+0x2128>
   12fd4:	ldr	r3, [pc, #3076]	; 13be0 <nettle_md5_digest@plt+0x21c8>
   12fd8:	mov	r2, #24
   12fdc:	str	r2, [r3]
   12fe0:	ldr	r3, [r5, #72]	; 0x48
   12fe4:	cmp	r3, #0
   12fe8:	bne	13234 <nettle_md5_digest@plt+0x181c>
   12fec:	ldr	r3, [r5, #4]
   12ff0:	and	r3, r3, #240	; 0xf0
   12ff4:	cmp	r3, #224	; 0xe0
   12ff8:	beq	13234 <nettle_md5_digest@plt+0x181c>
   12ffc:	ldr	r3, [r6, #88]	; 0x58
   13000:	cmp	r3, #0
   13004:	bge	1327c <nettle_md5_digest@plt+0x1864>
   13008:	ldr	r3, [sp, #8]
   1300c:	ldr	r4, [pc, #2980]	; 13bb8 <nettle_md5_digest@plt+0x21a0>
   13010:	ldr	r0, [r3]
   13014:	ldr	r3, [r4]
   13018:	tst	r3, #32768	; 0x8000
   1301c:	bne	137c8 <nettle_md5_digest@plt+0x1db0>
   13020:	ldr	r3, [sp, #8]
   13024:	ldr	r3, [r3, #4]
   13028:	cmp	r3, #3
   1302c:	addne	r9, sp, #24
   13030:	beq	13908 <nettle_md5_digest@plt+0x1ef0>
   13034:	mov	r2, #4
   13038:	str	r2, [sp]
   1303c:	add	r3, sp, #16
   13040:	mov	r8, #1
   13044:	mov	r2, #11
   13048:	mov	r1, #0
   1304c:	str	r8, [sp, #16]
   13050:	bl	11610 <setsockopt@plt>
   13054:	cmp	r0, #0
   13058:	bne	13744 <nettle_md5_digest@plt+0x1d2c>
   1305c:	ldr	r3, [sp, #8]
   13060:	ldr	r3, [r3, #4]
   13064:	cmp	r3, #2
   13068:	beq	1376c <nettle_md5_digest@plt+0x1d54>
   1306c:	ldr	sl, [r4]
   13070:	tst	sl, #32
   13074:	bne	136c0 <nettle_md5_digest@plt+0x1ca8>
   13078:	tst	sl, #512	; 0x200
   1307c:	bne	13638 <nettle_md5_digest@plt+0x1c20>
   13080:	tst	sl, #1024	; 0x400
   13084:	bne	132b4 <nettle_md5_digest@plt+0x189c>
   13088:	ldr	r3, [r5, #76]	; 0x4c
   1308c:	add	r1, r3, #260	; 0x104
   13090:	ldr	r8, [pc, #2892]	; 13be4 <nettle_md5_digest@plt+0x21cc>
   13094:	ldr	r0, [sp, #8]
   13098:	ldr	r2, [r8]
   1309c:	add	r3, r2, #516	; 0x204
   130a0:	add	r3, r3, #3
   130a4:	add	ip, r3, #508	; 0x1fc
   130a8:	cmp	r3, #0
   130ac:	add	ip, ip, #3
   130b0:	movlt	r3, ip
   130b4:	add	r2, r2, #8
   130b8:	asr	r3, r3, #9
   130bc:	mla	r3, r1, r3, r2
   130c0:	mov	r1, r3
   130c4:	str	r3, [sp, #16]
   130c8:	bl	15e04 <nettle_md5_digest@plt+0x43ec>
   130cc:	ldr	r3, [r5, #72]	; 0x48
   130d0:	cmp	r3, #0
   130d4:	bne	1370c <nettle_md5_digest@plt+0x1cf4>
   130d8:	ldr	r3, [r4]
   130dc:	tst	r3, #65536	; 0x10000
   130e0:	bne	13850 <nettle_md5_digest@plt+0x1e38>
   130e4:	tst	r3, #131072	; 0x20000
   130e8:	bne	137e8 <nettle_md5_digest@plt+0x1dd0>
   130ec:	ldr	r2, [r5, #76]	; 0x4c
   130f0:	ldr	r9, [r8]
   130f4:	rsb	r2, r2, #65280	; 0xff00
   130f8:	add	r2, r2, #227	; 0xe3
   130fc:	cmp	r2, r9
   13100:	blt	13b70 <nettle_md5_digest@plt+0x2158>
   13104:	cmp	r9, #7
   13108:	add	r9, r9, #136	; 0x88
   1310c:	ldrhi	r2, [pc, #2772]	; 13be8 <nettle_md5_digest@plt+0x21d0>
   13110:	movhi	r1, #1
   13114:	mov	r0, r9
   13118:	strhi	r1, [r2]
   1311c:	bl	11778 <malloc@plt>
   13120:	subs	sl, r0, #0
   13124:	beq	138a4 <nettle_md5_digest@plt+0x1e8c>
   13128:	ldr	r3, [pc, #2716]	; 13bcc <nettle_md5_digest@plt+0x21b4>
   1312c:	ldr	r0, [r5, #4]
   13130:	ldr	fp, [r3]
   13134:	bl	116a0 <inet_ntoa@plt>
   13138:	mov	r2, fp
   1313c:	ldr	r1, [pc, #2728]	; 13bec <nettle_md5_digest@plt+0x21d4>
   13140:	mov	r3, r0
   13144:	mov	r0, #1
   13148:	bl	1188c <__printf_chk@plt>
   1314c:	ldr	r3, [r7]
   13150:	cmp	r3, #0
   13154:	beq	13894 <nettle_md5_digest@plt+0x1e7c>
   13158:	ldr	r0, [r6, #76]	; 0x4c
   1315c:	bl	116a0 <inet_ntoa@plt>
   13160:	ldr	r3, [r7]
   13164:	ldr	r2, [pc, #2692]	; 13bf0 <nettle_md5_digest@plt+0x21d8>
   13168:	cmp	r3, #0
   1316c:	moveq	r3, r2
   13170:	ldr	r1, [pc, #2684]	; 13bf4 <nettle_md5_digest@plt+0x21dc>
   13174:	mov	r2, r0
   13178:	mov	r0, #1
   1317c:	bl	1188c <__printf_chk@plt>
   13180:	ldr	r3, [r8]
   13184:	ldr	r1, [r5, #76]	; 0x4c
   13188:	mov	r2, r3
   1318c:	add	r3, r3, r1
   13190:	add	r3, r3, #28
   13194:	ldr	r1, [pc, #2652]	; 13bf8 <nettle_md5_digest@plt+0x21e0>
   13198:	mov	r0, #1
   1319c:	bl	1188c <__printf_chk@plt>
   131a0:	ldr	r4, [sp, #8]
   131a4:	mov	r0, r4
   131a8:	bl	15f08 <nettle_md5_digest@plt+0x44f0>
   131ac:	mov	r3, r9
   131b0:	mov	r2, sl
   131b4:	mov	r1, r4
   131b8:	ldr	r0, [pc, #2620]	; 13bfc <nettle_md5_digest@plt+0x21e4>
   131bc:	bl	17190 <nettle_md5_digest@plt+0x5778>
   131c0:	ldr	r5, [pc, #2548]	; 13bbc <nettle_md5_digest@plt+0x21a4>
   131c4:	ldr	r3, [r5, #20]
   131c8:	cmp	r3, #3
   131cc:	bne	131d8 <nettle_md5_digest@plt+0x17c0>
   131d0:	cmp	r7, #5
   131d4:	ble	12e40 <nettle_md5_digest@plt+0x1428>
   131d8:	bl	1297c <nettle_md5_digest@plt+0xf64>
   131dc:	ldr	r3, [r9, #20]
   131e0:	ldr	ip, [pc, #2516]	; 13bbc <nettle_md5_digest@plt+0x21a4>
   131e4:	add	sl, sp, #128	; 0x80
   131e8:	ldr	r0, [r3]
   131ec:	ldr	r1, [r3, #4]
   131f0:	ldr	r2, [r3, #8]
   131f4:	ldr	r3, [r3, #12]
   131f8:	stmia	ip!, {r0, r1, r2, r3}
   131fc:	mov	r1, r4
   13200:	mov	r0, sl
   13204:	ldr	r2, [pc, #2492]	; 13bc8 <nettle_md5_digest@plt+0x21b0>
   13208:	bl	11850 <memset@plt>
   1320c:	ldr	r1, [r9, #24]
   13210:	cmp	r1, #0
   13214:	bne	12ecc <nettle_md5_digest@plt+0x14b4>
   13218:	ldr	r3, [pc, #2476]	; 13bcc <nettle_md5_digest@plt+0x21b4>
   1321c:	str	sl, [r3]
   13220:	b	12ef0 <nettle_md5_digest@plt+0x14d8>
   13224:	ldr	r3, [pc, #2464]	; 13bcc <nettle_md5_digest@plt+0x21b4>
   13228:	mov	r4, r9
   1322c:	str	sl, [r3]
   13230:	b	12ee8 <nettle_md5_digest@plt+0x14d0>
   13234:	ldr	r3, [pc, #2500]	; 13c00 <nettle_md5_digest@plt+0x21e8>
   13238:	ldr	r3, [r3]
   1323c:	cmp	r3, #0
   13240:	beq	13630 <nettle_md5_digest@plt+0x1c18>
   13244:	ldr	r3, [pc, #2488]	; 13c04 <nettle_md5_digest@plt+0x21ec>
   13248:	ldr	r3, [r3]
   1324c:	cmp	r3, #1000	; 0x3e8
   13250:	blt	13b94 <nettle_md5_digest@plt+0x217c>
   13254:	ldr	r3, [r6, #88]	; 0x58
   13258:	mvn	r2, r3
   1325c:	cmp	r3, #2
   13260:	lsr	r2, r2, #31
   13264:	moveq	r2, #0
   13268:	cmp	r2, #0
   1326c:	bne	13b00 <nettle_md5_digest@plt+0x20e8>
   13270:	cmp	r3, #0
   13274:	movlt	r3, #2
   13278:	strlt	r3, [r6, #88]	; 0x58
   1327c:	ldr	r0, [sp, #8]
   13280:	mov	r3, #4
   13284:	str	r3, [sp]
   13288:	mov	r2, #10
   1328c:	ldr	r3, [pc, #2420]	; 13c08 <nettle_md5_digest@plt+0x21f0>
   13290:	mov	r1, #0
   13294:	ldr	r0, [r0]
   13298:	bl	11610 <setsockopt@plt>
   1329c:	cmn	r0, #1
   132a0:	bne	13008 <nettle_md5_digest@plt+0x15f0>
   132a4:	ldr	r0, [pc, #2400]	; 13c0c <nettle_md5_digest@plt+0x21f4>
   132a8:	bl	116e8 <perror@plt>
   132ac:	mov	r0, #2
   132b0:	bl	117cc <exit@plt>
   132b4:	add	r8, sp, #88	; 0x58
   132b8:	mov	r1, #0
   132bc:	mov	r2, #36	; 0x24
   132c0:	add	r0, r8, #4
   132c4:	bl	11850 <memset@plt>
   132c8:	ldr	ip, [r5, #24]
   132cc:	tst	sl, #128	; 0x80
   132d0:	movne	r1, #137	; 0x89
   132d4:	lsl	r0, ip, #2
   132d8:	add	r3, r0, #3
   132dc:	moveq	r1, #131	; 0x83
   132e0:	mov	r2, #1
   132e4:	strb	r3, [sp, #90]	; 0x5a
   132e8:	cmp	ip, #0
   132ec:	mov	r3, #4
   132f0:	strb	r2, [sp, #88]	; 0x58
   132f4:	strb	r3, [sp, #91]	; 0x5b
   132f8:	strb	r1, [sp, #89]	; 0x59
   132fc:	ble	1331c <nettle_md5_digest@plt+0x1904>
   13300:	ldr	r2, [pc, #2312]	; 13c10 <nettle_md5_digest@plt+0x21f8>
   13304:	add	r0, r0, r8
   13308:	mov	r3, r8
   1330c:	ldr	r1, [r2, #4]!
   13310:	str	r1, [r3, #4]!
   13314:	cmp	r0, r3
   13318:	bne	1330c <nettle_md5_digest@plt+0x18f4>
   1331c:	ldr	r0, [sp, #8]
   13320:	add	ip, ip, #1
   13324:	mov	r3, r8
   13328:	lsl	ip, ip, #2
   1332c:	str	ip, [sp]
   13330:	mov	r1, #0
   13334:	mov	r2, #4
   13338:	ldr	r0, [r0]
   1333c:	bl	11610 <setsockopt@plt>
   13340:	cmp	r0, #0
   13344:	movge	r3, #40	; 0x28
   13348:	movge	r1, #300	; 0x12c
   1334c:	strge	r3, [r5, #76]	; 0x4c
   13350:	bge	13090 <nettle_md5_digest@plt+0x1678>
   13354:	ldr	r0, [pc, #2232]	; 13c14 <nettle_md5_digest@plt+0x21fc>
   13358:	bl	116e8 <perror@plt>
   1335c:	mov	r0, #2
   13360:	bl	117cc <exit@plt>
   13364:	ldr	r5, [pc, #2128]	; 13bbc <nettle_md5_digest@plt+0x21a4>
   13368:	beq	12e40 <nettle_md5_digest@plt+0x1428>
   1336c:	b	12f68 <nettle_md5_digest@plt+0x1550>
   13370:	ldm	r5, {r0, r1, r2, r3}
   13374:	add	r4, sp, #40	; 0x28
   13378:	stm	r4, {r0, r1, r2, r3}
   1337c:	mov	r1, #2
   13380:	mov	r0, r1
   13384:	mov	r2, fp
   13388:	bl	119ac <socket@plt>
   1338c:	subs	r8, r0, #0
   13390:	blt	13b30 <nettle_md5_digest@plt+0x2118>
   13394:	ldr	r7, [pc, #2108]	; 13bd8 <nettle_md5_digest@plt+0x21c0>
   13398:	ldr	sl, [r7]
   1339c:	cmp	sl, #0
   133a0:	beq	1343c <nettle_md5_digest@plt+0x1a24>
   133a4:	ldr	r3, [sp, #8]
   133a8:	mov	r2, #32
   133ac:	mov	r1, fp
   133b0:	ldr	r3, [r3]
   133b4:	add	r0, sp, #56	; 0x38
   133b8:	str	r3, [sp, #36]	; 0x24
   133bc:	str	r8, [sp, #32]
   133c0:	bl	11850 <memset@plt>
   133c4:	mov	r1, sl
   133c8:	mov	sl, r8
   133cc:	add	r0, sp, #56	; 0x38
   133d0:	mov	r2, #15
   133d4:	bl	11868 <strncpy@plt>
   133d8:	str	r5, [sp, #12]
   133dc:	mov	r1, #1
   133e0:	mov	r0, #13
   133e4:	bl	15510 <nettle_md5_digest@plt+0x3af8>
   133e8:	ldr	r5, [r7]
   133ec:	mov	r0, r5
   133f0:	bl	117e4 <strlen@plt>
   133f4:	mov	r1, #1
   133f8:	mov	r3, r5
   133fc:	mov	r2, #25
   13400:	add	r0, r0, r1
   13404:	str	r0, [sp]
   13408:	mov	r0, sl
   1340c:	bl	11610 <setsockopt@plt>
   13410:	mov	r1, #0
   13414:	mov	r5, r0
   13418:	mov	r0, #13
   1341c:	bl	15510 <nettle_md5_digest@plt+0x3af8>
   13420:	cmn	r5, #1
   13424:	beq	13940 <nettle_md5_digest@plt+0x1f28>
   13428:	cmp	fp, #1
   1342c:	ldrne	sl, [sp, #36]	; 0x24
   13430:	movne	fp, #1
   13434:	bne	133dc <nettle_md5_digest@plt+0x19c4>
   13438:	ldr	r5, [sp, #12]
   1343c:	ldr	r3, [r5, #68]	; 0x44
   13440:	cmp	r3, #0
   13444:	bne	139ac <nettle_md5_digest@plt+0x1f94>
   13448:	ldr	r2, [r5, #24]
   1344c:	mov	r3, #260	; 0x104
   13450:	cmp	r2, #0
   13454:	strh	r3, [r4, #2]
   13458:	ldrne	r3, [r5, #28]
   1345c:	mov	r2, #16
   13460:	mov	r1, r4
   13464:	mov	r0, r8
   13468:	strne	r3, [sp, #44]	; 0x2c
   1346c:	bl	119f4 <connect@plt>
   13470:	cmn	r0, #1
   13474:	mov	sl, r0
   13478:	bne	13530 <nettle_md5_digest@plt+0x1b18>
   1347c:	bl	11814 <__errno_location@plt>
   13480:	ldr	r3, [r0]
   13484:	cmp	r3, #13
   13488:	beq	134d0 <nettle_md5_digest@plt+0x1ab8>
   1348c:	cmp	r3, #101	; 0x65
   13490:	cmpne	r3, #113	; 0x71
   13494:	bne	13a98 <nettle_md5_digest@plt+0x2080>
   13498:	ldr	r3, [r9, #28]
   1349c:	cmp	r3, #0
   134a0:	beq	13a98 <nettle_md5_digest@plt+0x2080>
   134a4:	mov	r0, r8
   134a8:	bl	119e8 <close@plt>
   134ac:	ldr	r3, [pc, #1792]	; 13bb4 <nettle_md5_digest@plt+0x219c>
   134b0:	ldr	r2, [sp, #1156]	; 0x484
   134b4:	mov	r0, sl
   134b8:	ldr	r3, [r3]
   134bc:	cmp	r2, r3
   134c0:	bne	13a94 <nettle_md5_digest@plt+0x207c>
   134c4:	add	sp, sp, #1152	; 0x480
   134c8:	add	sp, sp, #12
   134cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   134d0:	ldr	r3, [pc, #1856]	; 13c18 <nettle_md5_digest@plt+0x2200>
   134d4:	ldr	r2, [r5, #72]	; 0x48
   134d8:	cmp	r2, #0
   134dc:	ldr	r3, [r3]
   134e0:	beq	13ae8 <nettle_md5_digest@plt+0x20d0>
   134e4:	mov	r2, #35	; 0x23
   134e8:	mov	r1, #1
   134ec:	ldr	r0, [pc, #1832]	; 13c1c <nettle_md5_digest@plt+0x2204>
   134f0:	bl	11718 <fwrite@plt>
   134f4:	mov	r3, #4
   134f8:	str	r3, [sp]
   134fc:	mov	r2, #6
   13500:	ldr	r3, [pc, #1816]	; 13c20 <nettle_md5_digest@plt+0x2208>
   13504:	mov	r1, #1
   13508:	mov	r0, r8
   1350c:	bl	11610 <setsockopt@plt>
   13510:	cmp	r0, #0
   13514:	blt	13ad8 <nettle_md5_digest@plt+0x20c0>
   13518:	mov	r1, r4
   1351c:	mov	r2, #16
   13520:	mov	r0, r8
   13524:	bl	119f4 <connect@plt>
   13528:	cmn	r0, #1
   1352c:	beq	13a98 <nettle_md5_digest@plt+0x2080>
   13530:	add	r9, sp, #24
   13534:	mov	r3, #16
   13538:	sub	r2, r9, #8
   1353c:	ldr	r1, [pc, #1760]	; 13c24 <nettle_md5_digest@plt+0x220c>
   13540:	mov	r0, r8
   13544:	str	r3, [sp, #16]
   13548:	bl	11964 <getsockname@plt>
   1354c:	cmn	r0, #1
   13550:	beq	13b60 <nettle_md5_digest@plt+0x2148>
   13554:	ldr	r2, [r7]
   13558:	mov	r3, #0
   1355c:	cmp	r2, r3
   13560:	strh	r3, [r6, #74]	; 0x4a
   13564:	beq	13624 <nettle_md5_digest@plt+0x1c0c>
   13568:	sub	r0, r9, #4
   1356c:	bl	1161c <getifaddrs@plt>
   13570:	cmp	r0, #0
   13574:	bne	13ab8 <nettle_md5_digest@plt+0x20a0>
   13578:	ldr	r4, [sp, #20]
   1357c:	cmp	r4, #0
   13580:	str	r4, [sp, #12]
   13584:	beq	13a34 <nettle_md5_digest@plt+0x201c>
   13588:	ldr	sl, [pc, #1688]	; 13c28 <nettle_md5_digest@plt+0x2210>
   1358c:	ldr	r9, [r7]
   13590:	b	135a0 <nettle_md5_digest@plt+0x1b88>
   13594:	ldr	r4, [r4]
   13598:	cmp	r4, #0
   1359c:	beq	13a34 <nettle_md5_digest@plt+0x201c>
   135a0:	ldr	fp, [r4, #12]
   135a4:	cmp	fp, #0
   135a8:	beq	13594 <nettle_md5_digest@plt+0x1b7c>
   135ac:	ldrh	r3, [fp]
   135b0:	cmp	r3, #2
   135b4:	bne	13594 <nettle_md5_digest@plt+0x1b7c>
   135b8:	mov	r2, #3
   135bc:	mov	r1, r9
   135c0:	ldr	r0, [r4, #4]
   135c4:	bl	119d0 <strncmp@plt>
   135c8:	cmp	r0, #0
   135cc:	bne	13594 <nettle_md5_digest@plt+0x1b7c>
   135d0:	ldrb	r2, [fp, #4]
   135d4:	ldrb	r3, [sl]
   135d8:	cmp	r2, r3
   135dc:	bne	13594 <nettle_md5_digest@plt+0x1b7c>
   135e0:	ldr	r3, [pc, #1604]	; 13c2c <nettle_md5_digest@plt+0x2214>
   135e4:	ldrb	r2, [fp, #5]
   135e8:	ldrb	r3, [r3]
   135ec:	cmp	r2, r3
   135f0:	bne	13594 <nettle_md5_digest@plt+0x1b7c>
   135f4:	ldr	r3, [pc, #1588]	; 13c30 <nettle_md5_digest@plt+0x2218>
   135f8:	ldrb	r2, [fp, #6]
   135fc:	ldrb	r3, [r3]
   13600:	cmp	r2, r3
   13604:	bne	13594 <nettle_md5_digest@plt+0x1b7c>
   13608:	ldr	r3, [pc, #1572]	; 13c34 <nettle_md5_digest@plt+0x221c>
   1360c:	ldrb	r2, [fp, #7]
   13610:	ldrb	r3, [r3]
   13614:	cmp	r2, r3
   13618:	bne	13594 <nettle_md5_digest@plt+0x1b7c>
   1361c:	ldr	r0, [sp, #12]
   13620:	bl	116ac <freeifaddrs@plt>
   13624:	mov	r0, r8
   13628:	bl	119e8 <close@plt>
   1362c:	b	12f7c <nettle_md5_digest@plt+0x1564>
   13630:	ldr	r3, [r6, #88]	; 0x58
   13634:	b	13270 <nettle_md5_digest@plt+0x1858>
   13638:	add	r8, sp, #88	; 0x58
   1363c:	mov	sl, #36	; 0x24
   13640:	mov	r2, sl
   13644:	add	r0, r8, #4
   13648:	mov	r1, #0
   1364c:	bl	11850 <memset@plt>
   13650:	ldr	r3, [r5, #20]
   13654:	mov	r2, #68	; 0x44
   13658:	cmp	r3, #0
   1365c:	strb	r2, [sp, #88]	; 0x58
   13660:	beq	138c4 <nettle_md5_digest@plt+0x1eac>
   13664:	mov	r2, #5
   13668:	cmp	r3, #3
   1366c:	strb	sl, [sp, #89]	; 0x59
   13670:	strb	r3, [sp, #91]	; 0x5b
   13674:	strb	r2, [sp, #90]	; 0x5a
   13678:	bne	138d4 <nettle_md5_digest@plt+0x1ebc>
   1367c:	ldr	r0, [r5, #24]
   13680:	cmp	r0, #0
   13684:	lsl	sl, r0, #3
   13688:	add	sl, sl, #4
   1368c:	uxtb	sl, sl
   13690:	strb	sl, [sp, #89]	; 0x59
   13694:	ble	138d4 <nettle_md5_digest@plt+0x1ebc>
   13698:	ldr	r3, [pc, #1432]	; 13c38 <nettle_md5_digest@plt+0x2220>
   1369c:	mov	r2, r8
   136a0:	add	r0, r3, r0, lsl #2
   136a4:	ldr	r1, [r3], #4
   136a8:	add	r2, r2, #8
   136ac:	cmp	r0, r3
   136b0:	str	r1, [r2, #-4]
   136b4:	bne	136a4 <nettle_md5_digest@plt+0x1c8c>
   136b8:	ldrb	sl, [sp, #89]	; 0x59
   136bc:	b	138d4 <nettle_md5_digest@plt+0x1ebc>
   136c0:	mov	r2, #36	; 0x24
   136c4:	mov	r1, #0
   136c8:	add	r0, sp, #92	; 0x5c
   136cc:	bl	11850 <memset@plt>
   136d0:	ldr	r0, [pc, #1380]	; 13c3c <nettle_md5_digest@plt+0x2224>
   136d4:	mov	ip, #40	; 0x28
   136d8:	str	r0, [sp, #88]	; 0x58
   136dc:	ldr	r0, [sp, #8]
   136e0:	str	ip, [sp]
   136e4:	add	r3, sp, #88	; 0x58
   136e8:	mov	r2, #4
   136ec:	mov	r1, #0
   136f0:	ldr	r0, [r0]
   136f4:	str	ip, [r5, #76]	; 0x4c
   136f8:	bl	11610 <setsockopt@plt>
   136fc:	cmp	r0, #0
   13700:	blt	13354 <nettle_md5_digest@plt+0x193c>
   13704:	ldr	sl, [r4]
   13708:	b	13078 <nettle_md5_digest@plt+0x1660>
   1370c:	ldr	r0, [sp, #8]
   13710:	mov	r3, #4
   13714:	str	r3, [sp]
   13718:	mov	r2, #6
   1371c:	ldr	r3, [pc, #1276]	; 13c20 <nettle_md5_digest@plt+0x2208>
   13720:	mov	r1, #1
   13724:	ldr	r0, [r0]
   13728:	bl	11610 <setsockopt@plt>
   1372c:	cmp	r0, #0
   13730:	bge	130d8 <nettle_md5_digest@plt+0x16c0>
   13734:	ldr	r0, [pc, #1284]	; 13c40 <nettle_md5_digest@plt+0x2228>
   13738:	bl	116e8 <perror@plt>
   1373c:	mov	r0, #2
   13740:	bl	117cc <exit@plt>
   13744:	ldr	r3, [pc, #1228]	; 13c18 <nettle_md5_digest@plt+0x2200>
   13748:	mov	r1, r8
   1374c:	mov	r2, #49	; 0x31
   13750:	ldr	r3, [r3]
   13754:	ldr	r0, [pc, #1256]	; 13c44 <nettle_md5_digest@plt+0x222c>
   13758:	bl	11718 <fwrite@plt>
   1375c:	ldr	r3, [sp, #8]
   13760:	ldr	r3, [r3, #4]
   13764:	cmp	r3, #2
   13768:	bne	1306c <nettle_md5_digest@plt+0x1654>
   1376c:	ldr	r0, [sp, #8]
   13770:	mov	r3, #4
   13774:	str	r3, [sp]
   13778:	mov	r2, #12
   1377c:	add	r3, sp, #16
   13780:	mov	r1, #0
   13784:	ldr	r0, [r0]
   13788:	bl	11610 <setsockopt@plt>
   1378c:	cmp	r0, #0
   13790:	bne	13a1c <nettle_md5_digest@plt+0x2004>
   13794:	ldr	r0, [sp, #8]
   13798:	mov	r2, #4
   1379c:	str	r2, [sp]
   137a0:	add	r3, sp, #16
   137a4:	mov	r2, #7
   137a8:	mov	r1, #0
   137ac:	ldr	r0, [r0]
   137b0:	bl	11610 <setsockopt@plt>
   137b4:	cmp	r0, #0
   137b8:	beq	1306c <nettle_md5_digest@plt+0x1654>
   137bc:	ldr	r0, [pc, #1156]	; 13c48 <nettle_md5_digest@plt+0x2230>
   137c0:	bl	116e8 <perror@plt>
   137c4:	b	1306c <nettle_md5_digest@plt+0x1654>
   137c8:	mov	r2, #16
   137cc:	ldr	r1, [pc, #1104]	; 13c24 <nettle_md5_digest@plt+0x220c>
   137d0:	bl	11844 <bind@plt>
   137d4:	cmn	r0, #1
   137d8:	beq	13b20 <nettle_md5_digest@plt+0x2108>
   137dc:	ldr	r3, [sp, #8]
   137e0:	ldr	r0, [r3]
   137e4:	b	13020 <nettle_md5_digest@plt+0x1608>
   137e8:	ldr	r2, [pc, #1116]	; 13c4c <nettle_md5_digest@plt+0x2234>
   137ec:	ldr	r0, [sp, #8]
   137f0:	mov	sl, #4
   137f4:	ldr	ip, [r2]
   137f8:	mov	r3, r2
   137fc:	str	sl, [sp]
   13800:	mov	r2, #33	; 0x21
   13804:	mov	r1, #0
   13808:	ldr	r0, [r0]
   1380c:	str	ip, [sp, #20]
   13810:	bl	11610 <setsockopt@plt>
   13814:	cmn	r0, #1
   13818:	beq	13aa8 <nettle_md5_digest@plt+0x2090>
   1381c:	ldr	r0, [sp, #8]
   13820:	str	sl, [sp]
   13824:	sub	r3, r9, #4
   13828:	mov	r2, #2
   1382c:	mov	r1, #0
   13830:	ldr	r0, [r0]
   13834:	bl	11610 <setsockopt@plt>
   13838:	cmn	r0, #1
   1383c:	bne	130ec <nettle_md5_digest@plt+0x16d4>
   13840:	ldr	r0, [pc, #1032]	; 13c50 <nettle_md5_digest@plt+0x2238>
   13844:	bl	116e8 <perror@plt>
   13848:	mov	r0, #2
   1384c:	bl	117cc <exit@plt>
   13850:	ldr	r0, [sp, #8]
   13854:	mov	ip, #0
   13858:	mov	r3, #4
   1385c:	str	r3, [sp]
   13860:	mov	r1, ip
   13864:	sub	r3, r9, #4
   13868:	mov	r2, #34	; 0x22
   1386c:	ldr	r0, [r0]
   13870:	str	ip, [sp, #20]
   13874:	bl	11610 <setsockopt@plt>
   13878:	cmn	r0, #1
   1387c:	ldrne	r3, [r4]
   13880:	bne	130e4 <nettle_md5_digest@plt+0x16cc>
   13884:	ldr	r0, [pc, #968]	; 13c54 <nettle_md5_digest@plt+0x223c>
   13888:	bl	116e8 <perror@plt>
   1388c:	mov	r0, #2
   13890:	bl	117cc <exit@plt>
   13894:	ldr	r3, [r4]
   13898:	tst	r3, #32768	; 0x8000
   1389c:	beq	13180 <nettle_md5_digest@plt+0x1768>
   138a0:	b	13158 <nettle_md5_digest@plt+0x1740>
   138a4:	ldr	r3, [pc, #876]	; 13c18 <nettle_md5_digest@plt+0x2200>
   138a8:	mov	r2, #21
   138ac:	mov	r1, #1
   138b0:	ldr	r3, [r3]
   138b4:	ldr	r0, [pc, #924]	; 13c58 <nettle_md5_digest@plt+0x2240>
   138b8:	bl	11718 <fwrite@plt>
   138bc:	mov	r0, #2
   138c0:	bl	117cc <exit@plt>
   138c4:	mov	sl, #40	; 0x28
   138c8:	mov	r3, #5
   138cc:	strb	sl, [sp, #89]	; 0x59
   138d0:	strh	r3, [r8, #2]
   138d4:	ldr	r0, [sp, #8]
   138d8:	str	sl, [sp]
   138dc:	mov	r3, r8
   138e0:	mov	r2, #4
   138e4:	mov	r1, #0
   138e8:	ldr	r0, [r0]
   138ec:	bl	11610 <setsockopt@plt>
   138f0:	cmp	r0, #0
   138f4:	blt	139dc <nettle_md5_digest@plt+0x1fc4>
   138f8:	mov	r3, #40	; 0x28
   138fc:	ldr	sl, [r4]
   13900:	str	r3, [r5, #76]	; 0x4c
   13904:	b	13080 <nettle_md5_digest@plt+0x1668>
   13908:	ldr	ip, [pc, #844]	; 13c5c <nettle_md5_digest@plt+0x2244>
   1390c:	mov	r2, #4
   13910:	add	r9, sp, #24
   13914:	str	r2, [sp]
   13918:	sub	r3, r9, #4
   1391c:	mov	r2, #1
   13920:	mov	r1, #255	; 0xff
   13924:	str	ip, [sp, #20]
   13928:	bl	11610 <setsockopt@plt>
   1392c:	cmn	r0, #1
   13930:	beq	13a28 <nettle_md5_digest@plt+0x2010>
   13934:	ldr	r3, [sp, #8]
   13938:	ldr	r0, [r3]
   1393c:	b	13034 <nettle_md5_digest@plt+0x161c>
   13940:	ldr	r3, [sp, #44]	; 0x2c
   13944:	and	r3, r3, #240	; 0xf0
   13948:	cmp	r3, #224	; 0xe0
   1394c:	bne	13a84 <nettle_md5_digest@plt+0x206c>
   13950:	add	r2, sp, #56	; 0x38
   13954:	ldr	r1, [pc, #640]	; 13bdc <nettle_md5_digest@plt+0x21c4>
   13958:	mov	r0, sl
   1395c:	bl	11730 <ioctl@plt>
   13960:	cmp	r0, #0
   13964:	blt	13b40 <nettle_md5_digest@plt+0x2128>
   13968:	add	r3, sp, #24
   1396c:	mov	r1, #0
   13970:	ldr	ip, [sp, #72]	; 0x48
   13974:	mov	r2, #12
   13978:	str	r2, [sp]
   1397c:	str	r1, [sp, #20]
   13980:	mov	r0, sl
   13984:	str	r1, [r3], #-4
   13988:	mov	r2, #32
   1398c:	str	ip, [sp, #28]
   13990:	bl	11610 <setsockopt@plt>
   13994:	cmn	r0, #1
   13998:	bne	13428 <nettle_md5_digest@plt+0x1a10>
   1399c:	ldr	r0, [pc, #700]	; 13c60 <nettle_md5_digest@plt+0x2248>
   139a0:	bl	116e8 <perror@plt>
   139a4:	mov	r0, #2
   139a8:	bl	117cc <exit@plt>
   139ac:	mov	r3, #4
   139b0:	str	r3, [sp]
   139b4:	mov	r2, #1
   139b8:	ldr	r3, [pc, #676]	; 13c64 <nettle_md5_digest@plt+0x224c>
   139bc:	mov	r1, #0
   139c0:	mov	r0, r8
   139c4:	bl	11610 <setsockopt@plt>
   139c8:	cmp	r0, #0
   139cc:	bge	13448 <nettle_md5_digest@plt+0x1a30>
   139d0:	ldr	r0, [pc, #656]	; 13c68 <nettle_md5_digest@plt+0x2250>
   139d4:	bl	116e8 <perror@plt>
   139d8:	b	13448 <nettle_md5_digest@plt+0x1a30>
   139dc:	ldrb	r2, [sp, #89]	; 0x59
   139e0:	ldr	r0, [sp, #8]
   139e4:	mov	r3, r8
   139e8:	str	r2, [sp]
   139ec:	mov	r8, #2
   139f0:	mov	r2, #4
   139f4:	mov	r1, #0
   139f8:	ldr	r0, [r0]
   139fc:	strb	r8, [sp, #91]	; 0x5b
   13a00:	bl	11610 <setsockopt@plt>
   13a04:	cmp	r0, #0
   13a08:	bge	138f8 <nettle_md5_digest@plt+0x1ee0>
   13a0c:	ldr	r0, [pc, #600]	; 13c6c <nettle_md5_digest@plt+0x2254>
   13a10:	bl	116e8 <perror@plt>
   13a14:	mov	r0, r8
   13a18:	bl	117cc <exit@plt>
   13a1c:	ldr	r0, [pc, #588]	; 13c70 <nettle_md5_digest@plt+0x2258>
   13a20:	bl	116e8 <perror@plt>
   13a24:	b	13794 <nettle_md5_digest@plt+0x1d7c>
   13a28:	ldr	r0, [pc, #580]	; 13c74 <nettle_md5_digest@plt+0x225c>
   13a2c:	bl	116e8 <perror@plt>
   13a30:	b	13934 <nettle_md5_digest@plt+0x1f1c>
   13a34:	ldr	r0, [sp, #12]
   13a38:	bl	116ac <freeifaddrs@plt>
   13a3c:	ldr	r1, [pc, #468]	; 13c18 <nettle_md5_digest@plt+0x2200>
   13a40:	ldr	r3, [r7]
   13a44:	ldr	r2, [pc, #556]	; 13c78 <nettle_md5_digest@plt+0x2260>
   13a48:	ldr	r0, [r1]
   13a4c:	mov	r1, #1
   13a50:	bl	118bc <__fprintf_chk@plt>
   13a54:	b	13624 <nettle_md5_digest@plt+0x1c0c>
   13a58:	ldr	r3, [pc, #440]	; 13c18 <nettle_md5_digest@plt+0x2200>
   13a5c:	ldr	r4, [r3]
   13a60:	bl	11664 <gai_strerror@plt>
   13a64:	mov	r3, sl
   13a68:	ldr	r2, [pc, #524]	; 13c7c <nettle_md5_digest@plt+0x2264>
   13a6c:	mov	r1, #1
   13a70:	str	r0, [sp]
   13a74:	mov	r0, r4
   13a78:	bl	118bc <__fprintf_chk@plt>
   13a7c:	mov	r0, #2
   13a80:	bl	117cc <exit@plt>
   13a84:	ldr	r0, [pc, #500]	; 13c80 <nettle_md5_digest@plt+0x2268>
   13a88:	bl	116e8 <perror@plt>
   13a8c:	mov	r0, #2
   13a90:	bl	117cc <exit@plt>
   13a94:	bl	116d0 <__stack_chk_fail@plt>
   13a98:	ldr	r0, [pc, #484]	; 13c84 <nettle_md5_digest@plt+0x226c>
   13a9c:	bl	116e8 <perror@plt>
   13aa0:	mov	r0, #2
   13aa4:	bl	117cc <exit@plt>
   13aa8:	ldr	r0, [pc, #472]	; 13c88 <nettle_md5_digest@plt+0x2270>
   13aac:	bl	116e8 <perror@plt>
   13ab0:	mov	r0, #2
   13ab4:	bl	117cc <exit@plt>
   13ab8:	ldr	r3, [pc, #344]	; 13c18 <nettle_md5_digest@plt+0x2200>
   13abc:	mov	r2, #21
   13ac0:	mov	r1, #1
   13ac4:	ldr	r3, [r3]
   13ac8:	ldr	r0, [pc, #444]	; 13c8c <nettle_md5_digest@plt+0x2274>
   13acc:	bl	11718 <fwrite@plt>
   13ad0:	mov	r0, #2
   13ad4:	bl	117cc <exit@plt>
   13ad8:	ldr	r0, [pc, #432]	; 13c90 <nettle_md5_digest@plt+0x2278>
   13adc:	bl	116e8 <perror@plt>
   13ae0:	mov	r0, #2
   13ae4:	bl	117cc <exit@plt>
   13ae8:	mov	r2, #81	; 0x51
   13aec:	mov	r1, #1
   13af0:	ldr	r0, [pc, #412]	; 13c94 <nettle_md5_digest@plt+0x227c>
   13af4:	bl	11718 <fwrite@plt>
   13af8:	mov	r0, #2
   13afc:	bl	117cc <exit@plt>
   13b00:	ldr	r3, [pc, #272]	; 13c18 <nettle_md5_digest@plt+0x2200>
   13b04:	mov	r2, #40	; 0x28
   13b08:	mov	r1, #1
   13b0c:	ldr	r3, [r3]
   13b10:	ldr	r0, [pc, #384]	; 13c98 <nettle_md5_digest@plt+0x2280>
   13b14:	bl	11718 <fwrite@plt>
   13b18:	mov	r0, #2
   13b1c:	bl	117cc <exit@plt>
   13b20:	ldr	r0, [pc, #372]	; 13c9c <nettle_md5_digest@plt+0x2284>
   13b24:	bl	116e8 <perror@plt>
   13b28:	mov	r0, #2
   13b2c:	bl	117cc <exit@plt>
   13b30:	ldr	r0, [pc, #360]	; 13ca0 <nettle_md5_digest@plt+0x2288>
   13b34:	bl	116e8 <perror@plt>
   13b38:	mov	r0, #2
   13b3c:	bl	117cc <exit@plt>
   13b40:	ldr	r1, [pc, #208]	; 13c18 <nettle_md5_digest@plt+0x2200>
   13b44:	ldr	r3, [r7]
   13b48:	ldr	r2, [pc, #340]	; 13ca4 <nettle_md5_digest@plt+0x228c>
   13b4c:	ldr	r0, [r1]
   13b50:	mov	r1, #1
   13b54:	bl	118bc <__fprintf_chk@plt>
   13b58:	mov	r0, #2
   13b5c:	bl	117cc <exit@plt>
   13b60:	ldr	r0, [pc, #320]	; 13ca8 <nettle_md5_digest@plt+0x2290>
   13b64:	bl	116e8 <perror@plt>
   13b68:	mov	r0, #2
   13b6c:	bl	117cc <exit@plt>
   13b70:	ldr	r1, [pc, #160]	; 13c18 <nettle_md5_digest@plt+0x2200>
   13b74:	str	r2, [sp]
   13b78:	mov	r3, r9
   13b7c:	ldr	r0, [r1]
   13b80:	ldr	r2, [pc, #292]	; 13cac <nettle_md5_digest@plt+0x2294>
   13b84:	mov	r1, #1
   13b88:	bl	118bc <__fprintf_chk@plt>
   13b8c:	mov	r0, #2
   13b90:	bl	117cc <exit@plt>
   13b94:	ldr	r3, [pc, #124]	; 13c18 <nettle_md5_digest@plt+0x2200>
   13b98:	mov	r2, #46	; 0x2e
   13b9c:	mov	r1, #1
   13ba0:	ldr	r3, [r3]
   13ba4:	ldr	r0, [pc, #260]	; 13cb0 <nettle_md5_digest@plt+0x2298>
   13ba8:	bl	11718 <fwrite@plt>
   13bac:	mov	r0, #2
   13bb0:	bl	117cc <exit@plt>
   13bb4:	andeq	ip, r2, r0, ror #29
   13bb8:	ldrdeq	r1, [r3], -r0
   13bbc:	strdeq	sp, [r2], -r8
   13bc0:	strdeq	sp, [r2], -sl
   13bc4:	andeq	sl, r1, r0, asr r3
   13bc8:	andeq	r0, r0, r1, lsl #8
   13bcc:	muleq	r5, r4, fp
   13bd0:	strdeq	sp, [r2], -ip
   13bd4:	muleq	r2, r0, r1
   13bd8:			; <UNDEFINED> instruction: 0x0002f5b0
   13bdc:	andeq	r8, r0, r3, lsr r9
   13be0:			; <UNDEFINED> instruction: 0x0002f5b4
   13be4:	andeq	sp, r2, ip, lsl r2
   13be8:	andeq	r1, r3, ip, asr #11
   13bec:	muleq	r1, ip, r8
   13bf0:	andeq	fp, r1, r0, lsl #27
   13bf4:	andeq	sl, r1, ip, lsr #17
   13bf8:			; <UNDEFINED> instruction: 0x0001a8bc
   13bfc:	andeq	sp, r2, ip, ror #3
   13c00:	andeq	r0, r5, r4, ror fp
   13c04:	strdeq	sp, [r2], -ip
   13c08:	andeq	sp, r2, r8, ror #3
   13c0c:	ldrdeq	sl, [r1], -ip
   13c10:	andeq	sp, r2, r0, lsl r4
   13c14:	muleq	r1, r4, r7
   13c18:	andeq	sp, r2, r8, ror #7
   13c1c:	andeq	sl, r1, r8, lsl r6
   13c20:	andeq	sp, r2, r0, asr #8
   13c24:	ldrdeq	sp, [r2], -r8
   13c28:	ldrdeq	sp, [r2], -ip
   13c2c:	ldrdeq	sp, [r2], -sp	; <UNPREDICTABLE>
   13c30:	ldrdeq	sp, [r2], -lr
   13c34:	ldrdeq	sp, [r2], -pc	; <UNPREDICTABLE>
   13c38:	andeq	sp, r2, r4, lsl r4
   13c3c:	strteq	r0, [r7], #-1793	; 0xfffff8ff
   13c40:			; <UNDEFINED> instruction: 0x0001a7b8
   13c44:	andeq	sl, r1, r0, lsr #14
   13c48:	andeq	sl, r1, r4, ror r7
   13c4c:	muleq	r5, r0, fp
   13c50:	andeq	sl, r1, r8, lsr #16
   13c54:	ldrdeq	sl, [r1], -r8
   13c58:	andeq	sl, r1, r4, lsl #17
   13c5c:			; <UNDEFINED> instruction: 0xffffe7c6
   13c60:	andeq	sl, r1, r0, ror r5
   13c64:	andeq	sp, r2, ip, lsr r4
   13c68:	andeq	sl, r1, r0, lsr #11
   13c6c:	andeq	sl, r1, r8, lsr #15
   13c70:	andeq	sl, r1, r4, asr r7
   13c74:	strdeq	sl, [r1], -ip
   13c78:	ldrdeq	sl, [r1], -r4
   13c7c:	andeq	sl, r1, r8, asr #10
   13c80:	andeq	sl, r1, r8, lsl #11
   13c84:	andeq	sl, r1, r4, asr r6
   13c88:	andeq	sl, r1, r0, lsl #16
   13c8c:	andeq	sl, r1, r8, ror #12
   13c90:	andeq	sl, r1, ip, lsr r6
   13c94:	andeq	sl, r1, r4, asr #11
   13c98:			; <UNDEFINED> instruction: 0x0001a6b0
   13c9c:	strdeq	sl, [r1], -r4
   13ca0:	andeq	fp, r1, r0, ror lr
   13ca4:	andeq	sl, r1, r8, asr r5
   13ca8:	andeq	sl, r1, ip, asr r6
   13cac:	andeq	sl, r1, r0, asr r8
   13cb0:	andeq	sl, r1, r0, lsl #13
   13cb4:	ldr	r3, [pc, #424]	; 13e64 <nettle_md5_digest@plt+0x244c>
   13cb8:	push	{r4, r5, r6, r7, lr}
   13cbc:	sub	sp, sp, #2080	; 0x820
   13cc0:	sub	sp, sp, #12
   13cc4:	ldr	r5, [pc, #412]	; 13e68 <nettle_md5_digest@plt+0x2450>
   13cc8:	mov	r4, #0
   13ccc:	ldr	r3, [r3]
   13cd0:	str	r0, [sp, #20]
   13cd4:	mov	r6, r1
   13cd8:	str	r1, [sp, #16]
   13cdc:	mov	r2, r5
   13ce0:	mov	r1, r4
   13ce4:	mov	r7, r0
   13ce8:	add	r0, sp, #32
   13cec:	str	r3, [sp, #2084]	; 0x824
   13cf0:	str	r4, [sp, #28]
   13cf4:	bl	11850 <memset@plt>
   13cf8:	add	r0, sp, #1056	; 0x420
   13cfc:	mov	r1, r4
   13d00:	mov	r2, r5
   13d04:	add	r0, r0, #4
   13d08:	str	r4, [sp, #1056]	; 0x420
   13d0c:	bl	11850 <memset@plt>
   13d10:	ldr	r1, [pc, #340]	; 13e6c <nettle_md5_digest@plt+0x2454>
   13d14:	ldr	r3, [r1, #80]	; 0x50
   13d18:	cmp	r3, r6
   13d1c:	bne	13d38 <nettle_md5_digest@plt+0x2320>
   13d20:	add	r1, r1, #84	; 0x54
   13d24:	mov	r2, r6
   13d28:	mov	r0, r7
   13d2c:	bl	11694 <memcmp@plt>
   13d30:	cmp	r0, r4
   13d34:	beq	13de4 <nettle_md5_digest@plt+0x23cc>
   13d38:	ldr	ip, [pc, #300]	; 13e6c <nettle_md5_digest@plt+0x2454>
   13d3c:	ldr	lr, [sp, #16]
   13d40:	mov	r3, #128	; 0x80
   13d44:	add	r0, ip, #84	; 0x54
   13d48:	mov	r2, lr
   13d4c:	ldr	r1, [sp, #20]
   13d50:	str	lr, [ip, #80]	; 0x50
   13d54:	bl	1170c <__memcpy_chk@plt>
   13d58:	ldr	r0, [pc, #272]	; 13e70 <nettle_md5_digest@plt+0x2458>
   13d5c:	bl	1164c <_setjmp@plt>
   13d60:	ldr	ip, [pc, #268]	; 13e74 <nettle_md5_digest@plt+0x245c>
   13d64:	ldr	r4, [pc, #268]	; 13e78 <nettle_md5_digest@plt+0x2460>
   13d68:	mov	r2, #0
   13d6c:	mov	r1, #33	; 0x21
   13d70:	mov	r3, r4
   13d74:	clz	r0, r0
   13d78:	lsr	r0, r0, #5
   13d7c:	str	r1, [sp, #8]
   13d80:	str	r2, [sp, #4]
   13d84:	str	r2, [sp]
   13d88:	ldr	r1, [sp, #16]
   13d8c:	add	r2, sp, #1056	; 0x420
   13d90:	str	r0, [ip]
   13d94:	ldr	r0, [sp, #20]
   13d98:	bl	11910 <getnameinfo@plt>
   13d9c:	ldr	r3, [pc, #216]	; 13e7c <nettle_md5_digest@plt+0x2464>
   13da0:	ldr	r2, [pc, #216]	; 13e80 <nettle_md5_digest@plt+0x2468>
   13da4:	ldr	r3, [r3]
   13da8:	ldr	r2, [r2]
   13dac:	and	r3, r3, #4
   13db0:	orrs	r3, r3, r2
   13db4:	beq	13e38 <nettle_md5_digest@plt+0x2420>
   13db8:	ldrb	r3, [sp, #28]
   13dbc:	cmp	r3, #0
   13dc0:	bne	13e08 <nettle_md5_digest@plt+0x23f0>
   13dc4:	add	r3, sp, #1056	; 0x420
   13dc8:	ldr	r2, [pc, #180]	; 13e84 <nettle_md5_digest@plt+0x246c>
   13dcc:	mov	r1, #4096	; 0x1000
   13dd0:	ldr	r0, [pc, #176]	; 13e88 <nettle_md5_digest@plt+0x2470>
   13dd4:	bl	11838 <snprintf@plt>
   13dd8:	ldr	r3, [pc, #148]	; 13e74 <nettle_md5_digest@plt+0x245c>
   13ddc:	mov	r2, #0
   13de0:	str	r2, [r3]
   13de4:	ldr	r3, [pc, #120]	; 13e64 <nettle_md5_digest@plt+0x244c>
   13de8:	ldr	r2, [sp, #2084]	; 0x824
   13dec:	ldr	r0, [pc, #148]	; 13e88 <nettle_md5_digest@plt+0x2470>
   13df0:	ldr	r3, [r3]
   13df4:	cmp	r2, r3
   13df8:	bne	13e60 <nettle_md5_digest@plt+0x2448>
   13dfc:	add	sp, sp, #2080	; 0x820
   13e00:	add	sp, sp, #12
   13e04:	pop	{r4, r5, r6, r7, pc}
   13e08:	ldr	r0, [pc, #124]	; 13e8c <nettle_md5_digest@plt+0x2474>
   13e0c:	add	r1, sp, #1056	; 0x420
   13e10:	add	r2, sp, #28
   13e14:	mov	r3, #4096	; 0x1000
   13e18:	str	r0, [sp]
   13e1c:	str	r1, [sp, #8]
   13e20:	str	r2, [sp, #4]
   13e24:	mov	r1, r3
   13e28:	mov	r2, #1
   13e2c:	ldr	r0, [pc, #84]	; 13e88 <nettle_md5_digest@plt+0x2470>
   13e30:	bl	11a00 <__snprintf_chk@plt>
   13e34:	b	13dd8 <nettle_md5_digest@plt+0x23c0>
   13e38:	mov	r2, #32
   13e3c:	str	r3, [sp, #4]
   13e40:	str	r3, [sp]
   13e44:	str	r2, [sp, #8]
   13e48:	mov	r3, r4
   13e4c:	ldr	r1, [sp, #16]
   13e50:	ldr	r0, [sp, #20]
   13e54:	add	r2, sp, #28
   13e58:	bl	11910 <getnameinfo@plt>
   13e5c:	b	13db8 <nettle_md5_digest@plt+0x23a0>
   13e60:	bl	116d0 <__stack_chk_fail@plt>
   13e64:	andeq	ip, r2, r0, ror #29
   13e68:	strdeq	r0, [r0], -sp
   13e6c:	strdeq	sp, [r2], -r8
   13e70:	andeq	r0, r5, r0, ror #19
   13e74:	strdeq	lr, [r2], -r8
   13e78:	andeq	r0, r0, r1, lsl #8
   13e7c:	ldrdeq	r1, [r3], -r0
   13e80:	andeq	r0, r5, r8, lsl #23
   13e84:	strdeq	sl, [r1], -r0
   13e88:	strdeq	sp, [r2], -r8
   13e8c:	andeq	sl, r1, r8, ror #25
   13e90:	ldr	r3, [pc, #1024]	; 14298 <nettle_md5_digest@plt+0x2880>
   13e94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e98:	sub	r9, r1, #20
   13e9c:	sub	sp, sp, #44	; 0x2c
   13ea0:	ldr	r3, [r3]
   13ea4:	cmp	r9, #0
   13ea8:	str	r3, [sp, #36]	; 0x24
   13eac:	ble	13f74 <nettle_md5_digest@plt+0x255c>
   13eb0:	ldrb	r2, [r0]
   13eb4:	mov	sl, r0
   13eb8:	cmp	r2, #0
   13ebc:	beq	13f74 <nettle_md5_digest@plt+0x255c>
   13ec0:	ldr	fp, [pc, #980]	; 1429c <nettle_md5_digest@plt+0x2884>
   13ec4:	cmp	r2, #1
   13ec8:	beq	141f8 <nettle_md5_digest@plt+0x27e0>
   13ecc:	ldrb	r4, [sl, #1]
   13ed0:	cmp	r4, r9
   13ed4:	movle	r6, #0
   13ed8:	movgt	r6, #1
   13edc:	cmp	r4, #1
   13ee0:	orrle	r6, r6, #1
   13ee4:	cmp	r6, #0
   13ee8:	bne	13f74 <nettle_md5_digest@plt+0x255c>
   13eec:	cmp	r2, #68	; 0x44
   13ef0:	beq	14100 <nettle_md5_digest@plt+0x26e8>
   13ef4:	bhi	1403c <nettle_md5_digest@plt+0x2624>
   13ef8:	cmp	r2, #7
   13efc:	bne	140f0 <nettle_md5_digest@plt+0x26d8>
   13f00:	ldrb	r5, [sl, #2]
   13f04:	cmp	r4, r5
   13f08:	movlt	r5, r4
   13f0c:	sub	r6, r5, #4
   13f10:	cmp	r6, #0
   13f14:	ble	13f58 <nettle_md5_digest@plt+0x2540>
   13f18:	ldr	r7, [pc, #896]	; 142a0 <nettle_md5_digest@plt+0x2888>
   13f1c:	add	r8, sl, #2
   13f20:	ldr	r2, [r7, #212]	; 0xd4
   13f24:	cmp	r2, r6
   13f28:	bne	13f90 <nettle_md5_digest@plt+0x2578>
   13f2c:	add	r1, r7, #216	; 0xd8
   13f30:	mov	r0, r8
   13f34:	bl	11694 <memcmp@plt>
   13f38:	ldr	r3, [pc, #868]	; 142a4 <nettle_md5_digest@plt+0x288c>
   13f3c:	ldr	r3, [r3]
   13f40:	and	r3, r3, #1
   13f44:	orrs	r3, r3, r0
   13f48:	bne	13f90 <nettle_md5_digest@plt+0x2578>
   13f4c:	ldr	r1, [pc, #852]	; 142a8 <nettle_md5_digest@plt+0x2890>
   13f50:	mov	r0, #1
   13f54:	bl	1188c <__printf_chk@plt>
   13f58:	sub	r9, r9, r4
   13f5c:	add	sl, sl, r4
   13f60:	cmp	r9, #0
   13f64:	beq	13f74 <nettle_md5_digest@plt+0x255c>
   13f68:	ldrb	r2, [sl]
   13f6c:	cmp	r2, #0
   13f70:	bne	13ec4 <nettle_md5_digest@plt+0x24ac>
   13f74:	ldr	r3, [pc, #796]	; 14298 <nettle_md5_digest@plt+0x2880>
   13f78:	ldr	r2, [sp, #36]	; 0x24
   13f7c:	ldr	r3, [r3]
   13f80:	cmp	r2, r3
   13f84:	bne	1428c <nettle_md5_digest@plt+0x2874>
   13f88:	add	sp, sp, #44	; 0x2c
   13f8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f90:	sub	r5, r5, #5
   13f94:	mov	r1, r8
   13f98:	mov	r2, r6
   13f9c:	mov	r3, #40	; 0x28
   13fa0:	ldr	r0, [pc, #772]	; 142ac <nettle_md5_digest@plt+0x2894>
   13fa4:	bic	r5, r5, #3
   13fa8:	str	r6, [r7, #212]	; 0xd4
   13fac:	add	r5, r5, #7
   13fb0:	bl	1170c <__memcpy_chk@plt>
   13fb4:	ldr	r1, [pc, #756]	; 142b0 <nettle_md5_digest@plt+0x2898>
   13fb8:	mov	r0, #1
   13fbc:	bl	1188c <__printf_chk@plt>
   13fc0:	ldr	r8, [pc, #748]	; 142b4 <nettle_md5_digest@plt+0x289c>
   13fc4:	add	r5, sl, r5
   13fc8:	add	r6, sl, #3
   13fcc:	mov	r7, #0
   13fd0:	b	13ff4 <nettle_md5_digest@plt+0x25dc>
   13fd4:	mov	r1, fp
   13fd8:	mov	r0, #1
   13fdc:	bl	1188c <__printf_chk@plt>
   13fe0:	ldr	r1, [r8]
   13fe4:	mov	r0, #10
   13fe8:	bl	11958 <putc@plt>
   13fec:	cmp	r6, r5
   13ff0:	beq	13f58 <nettle_md5_digest@plt+0x2540>
   13ff4:	ldr	r3, [r6], #4
   13ff8:	cmp	r3, #0
   13ffc:	beq	13fd4 <nettle_md5_digest@plt+0x25bc>
   14000:	mov	r2, #2
   14004:	mov	r1, #16
   14008:	add	r0, sp, #20
   1400c:	str	r7, [sp, #22]
   14010:	str	r7, [sp, #26]
   14014:	strh	r2, [sp, #20]
   14018:	str	r7, [sp, #30]
   1401c:	strh	r7, [sp, #34]	; 0x22
   14020:	str	r3, [sp, #24]
   14024:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   14028:	ldr	r1, [pc, #648]	; 142b8 <nettle_md5_digest@plt+0x28a0>
   1402c:	mov	r2, r0
   14030:	mov	r0, #1
   14034:	bl	1188c <__printf_chk@plt>
   14038:	b	13fe0 <nettle_md5_digest@plt+0x25c8>
   1403c:	cmp	r2, #131	; 0x83
   14040:	beq	14290 <nettle_md5_digest@plt+0x2878>
   14044:	cmp	r2, #137	; 0x89
   14048:	bne	140f0 <nettle_md5_digest@plt+0x26d8>
   1404c:	mov	r2, #83	; 0x53
   14050:	ldr	r1, [pc, #612]	; 142bc <nettle_md5_digest@plt+0x28a4>
   14054:	mov	r0, #1
   14058:	bl	1188c <__printf_chk@plt>
   1405c:	ldrb	r3, [sl, #1]
   14060:	cmp	r3, #4
   14064:	bls	13f58 <nettle_md5_digest@plt+0x2540>
   14068:	sub	r6, r3, #5
   1406c:	bic	r6, r6, #3
   14070:	add	r6, r6, #6
   14074:	ldr	r8, [pc, #568]	; 142b4 <nettle_md5_digest@plt+0x289c>
   14078:	add	r6, sl, r6
   1407c:	add	r5, sl, #2
   14080:	mov	r7, #0
   14084:	b	140a8 <nettle_md5_digest@plt+0x2690>
   14088:	mov	r1, fp
   1408c:	mov	r0, #1
   14090:	bl	1188c <__printf_chk@plt>
   14094:	ldr	r1, [r8]
   14098:	mov	r0, #10
   1409c:	bl	11958 <putc@plt>
   140a0:	cmp	r5, r6
   140a4:	beq	13f58 <nettle_md5_digest@plt+0x2540>
   140a8:	ldr	r3, [r5], #4
   140ac:	cmp	r3, #0
   140b0:	beq	14088 <nettle_md5_digest@plt+0x2670>
   140b4:	mov	r2, #2
   140b8:	mov	r1, #16
   140bc:	add	r0, sp, #20
   140c0:	str	r7, [sp, #22]
   140c4:	str	r7, [sp, #26]
   140c8:	strh	r2, [sp, #20]
   140cc:	str	r7, [sp, #30]
   140d0:	strh	r7, [sp, #34]	; 0x22
   140d4:	str	r3, [sp, #24]
   140d8:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   140dc:	ldr	r1, [pc, #468]	; 142b8 <nettle_md5_digest@plt+0x28a0>
   140e0:	mov	r2, r0
   140e4:	mov	r0, #1
   140e8:	bl	1188c <__printf_chk@plt>
   140ec:	b	14094 <nettle_md5_digest@plt+0x267c>
   140f0:	ldr	r1, [pc, #456]	; 142c0 <nettle_md5_digest@plt+0x28a8>
   140f4:	mov	r0, #1
   140f8:	bl	1188c <__printf_chk@plt>
   140fc:	b	13f58 <nettle_md5_digest@plt+0x2540>
   14100:	ldrb	r7, [sl, #2]
   14104:	cmp	r4, r7
   14108:	movlt	r7, r4
   1410c:	sub	r7, r7, #5
   14110:	cmp	r7, #0
   14114:	ble	13f58 <nettle_md5_digest@plt+0x2540>
   14118:	ldrb	r5, [sl, #3]
   1411c:	ldr	r1, [pc, #416]	; 142c4 <nettle_md5_digest@plt+0x28ac>
   14120:	mov	r0, #1
   14124:	str	r5, [sp, #4]
   14128:	bl	1188c <__printf_chk@plt>
   1412c:	and	r3, r5, #15
   14130:	str	r4, [sp, #8]
   14134:	mov	r8, r6
   14138:	add	r5, sl, #4
   1413c:	str	r9, [sp, #12]
   14140:	mov	r4, r3
   14144:	b	14180 <nettle_md5_digest@plt+0x2768>
   14148:	cmp	r8, #0
   1414c:	bne	14210 <nettle_md5_digest@plt+0x27f8>
   14150:	mov	r2, r9
   14154:	ldr	r1, [pc, #364]	; 142c8 <nettle_md5_digest@plt+0x28b0>
   14158:	mov	r0, #1
   1415c:	mov	r8, r9
   14160:	bl	1188c <__printf_chk@plt>
   14164:	ldr	r3, [pc, #328]	; 142b4 <nettle_md5_digest@plt+0x289c>
   14168:	sub	r7, r7, #4
   1416c:	mov	r0, #10
   14170:	ldr	r1, [r3]
   14174:	bl	11958 <putc@plt>
   14178:	cmp	r7, #0
   1417c:	ble	14270 <nettle_md5_digest@plt+0x2858>
   14180:	cmp	r4, #0
   14184:	beq	141ac <nettle_md5_digest@plt+0x2794>
   14188:	ldr	r3, [r5], #4
   1418c:	cmp	r3, #0
   14190:	bne	14228 <nettle_md5_digest@plt+0x2810>
   14194:	mov	r1, fp
   14198:	mov	r0, #1
   1419c:	sub	r7, r7, #4
   141a0:	bl	1188c <__printf_chk@plt>
   141a4:	cmp	r7, #0
   141a8:	ble	14270 <nettle_md5_digest@plt+0x2858>
   141ac:	ldrb	r3, [r5]
   141b0:	ldrb	r1, [r5, #1]
   141b4:	ldrb	r2, [r5, #2]
   141b8:	add	r5, r5, #4
   141bc:	add	r1, r1, r3, lsl #8
   141c0:	ldrb	r3, [r5, #-1]
   141c4:	add	r2, r2, r1, lsl #8
   141c8:	adds	r9, r3, r2, lsl #8
   141cc:	bpl	14148 <nettle_md5_digest@plt+0x2730>
   141d0:	cmp	r6, #0
   141d4:	bic	r9, r9, #-2147483648	; 0x80000000
   141d8:	subne	r2, r9, r6
   141dc:	moveq	r2, r9
   141e0:	ldreq	r1, [pc, #228]	; 142cc <nettle_md5_digest@plt+0x28b4>
   141e4:	ldrne	r1, [pc, #228]	; 142d0 <nettle_md5_digest@plt+0x28b8>
   141e8:	mov	r0, #1
   141ec:	bl	1188c <__printf_chk@plt>
   141f0:	mov	r6, r9
   141f4:	b	14164 <nettle_md5_digest@plt+0x274c>
   141f8:	mov	r0, r2
   141fc:	ldr	r1, [pc, #208]	; 142d4 <nettle_md5_digest@plt+0x28bc>
   14200:	sub	r9, r9, #1
   14204:	add	sl, sl, #1
   14208:	bl	1188c <__printf_chk@plt>
   1420c:	b	13f60 <nettle_md5_digest@plt+0x2548>
   14210:	sub	r2, r9, r8
   14214:	ldr	r1, [pc, #188]	; 142d8 <nettle_md5_digest@plt+0x28c0>
   14218:	mov	r0, #1
   1421c:	bl	1188c <__printf_chk@plt>
   14220:	mov	r8, r9
   14224:	b	14164 <nettle_md5_digest@plt+0x274c>
   14228:	mov	r2, #0
   1422c:	mov	ip, #2
   14230:	mov	r1, #16
   14234:	add	r0, sp, #20
   14238:	str	r2, [sp, #26]
   1423c:	str	r2, [sp, #22]
   14240:	str	r2, [sp, #30]
   14244:	strh	r2, [sp, #34]	; 0x22
   14248:	str	r3, [sp, #24]
   1424c:	strh	ip, [sp, #20]
   14250:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   14254:	sub	r7, r7, #4
   14258:	ldr	r1, [pc, #88]	; 142b8 <nettle_md5_digest@plt+0x28a0>
   1425c:	mov	r2, r0
   14260:	mov	r0, #1
   14264:	bl	1188c <__printf_chk@plt>
   14268:	cmp	r7, #0
   1426c:	bgt	141ac <nettle_md5_digest@plt+0x2794>
   14270:	ldmib	sp, {r3, r4, r9}
   14274:	lsrs	r2, r3, #4
   14278:	beq	13f58 <nettle_md5_digest@plt+0x2540>
   1427c:	ldr	r1, [pc, #88]	; 142dc <nettle_md5_digest@plt+0x28c4>
   14280:	mov	r0, #1
   14284:	bl	1188c <__printf_chk@plt>
   14288:	b	13f58 <nettle_md5_digest@plt+0x2540>
   1428c:	bl	116d0 <__stack_chk_fail@plt>
   14290:	mov	r2, #76	; 0x4c
   14294:	b	14050 <nettle_md5_digest@plt+0x2638>
   14298:	andeq	ip, r2, r0, ror #29
   1429c:	andeq	sl, r1, r8, lsl #26
   142a0:	strdeq	sp, [r2], -r8
   142a4:	ldrdeq	r1, [r3], -r0
   142a8:	andeq	sl, r1, r8, lsl sp
   142ac:	ldrdeq	sp, [r2], -r0
   142b0:	andeq	sl, r1, r8, lsr #26
   142b4:	andeq	sp, r2, ip, ror #7
   142b8:	andeq	sl, r1, r4, lsl sp
   142bc:	strdeq	sl, [r1], -ip
   142c0:	muleq	r1, r8, sp
   142c4:	andeq	sl, r1, r0, lsr sp
   142c8:	andeq	sl, r1, r8, ror #26
   142cc:	andeq	sl, r1, r8, lsr sp
   142d0:	andeq	sl, r1, r4, asr sp
   142d4:	strdeq	sl, [r1], -r4
   142d8:	andeq	sl, r1, r8, ror sp
   142dc:	andeq	sl, r1, r0, lsl #27
   142e0:	push	{r4, r5, r6, lr}
   142e4:	mov	r4, r0
   142e8:	sub	sp, sp, #16
   142ec:	ldr	r0, [pc, #192]	; 143b4 <nettle_md5_digest@plt+0x299c>
   142f0:	ldrb	r5, [r4]
   142f4:	bl	11760 <puts@plt>
   142f8:	ldrh	ip, [r4, #4]
   142fc:	ldrb	r2, [r4]
   14300:	ldrh	r0, [r4, #2]
   14304:	ldrb	r1, [r4, #1]
   14308:	and	r3, r2, #15
   1430c:	lsr	r2, r2, #4
   14310:	stmib	sp, {r0, ip}
   14314:	str	r1, [sp]
   14318:	mov	r0, #1
   1431c:	ldr	r1, [pc, #148]	; 143b8 <nettle_md5_digest@plt+0x29a0>
   14320:	bl	1188c <__printf_chk@plt>
   14324:	ldrh	r2, [r4, #6]
   14328:	ldr	r1, [pc, #140]	; 143bc <nettle_md5_digest@plt+0x29a4>
   1432c:	mov	r0, #1
   14330:	ldr	r6, [pc, #136]	; 143c0 <nettle_md5_digest@plt+0x29a8>
   14334:	lsl	r3, r2, #19
   14338:	lsr	r2, r2, #13
   1433c:	lsr	r3, r3, #19
   14340:	bl	1188c <__printf_chk@plt>
   14344:	ldrh	r1, [r4, #10]
   14348:	ldrb	r3, [r4, #9]
   1434c:	ldrb	r2, [r4, #8]
   14350:	mov	r0, #1
   14354:	str	r1, [sp]
   14358:	ldr	r1, [pc, #100]	; 143c4 <nettle_md5_digest@plt+0x29ac>
   1435c:	bl	1188c <__printf_chk@plt>
   14360:	ldr	r0, [r4, #12]
   14364:	bl	116a0 <inet_ntoa@plt>
   14368:	mov	r1, r6
   1436c:	and	r5, r5, #15
   14370:	lsl	r5, r5, #2
   14374:	mov	r2, r0
   14378:	mov	r0, #1
   1437c:	bl	1188c <__printf_chk@plt>
   14380:	ldr	r0, [r4, #16]
   14384:	bl	116a0 <inet_ntoa@plt>
   14388:	mov	r1, r6
   1438c:	mov	r2, r0
   14390:	mov	r0, #1
   14394:	bl	1188c <__printf_chk@plt>
   14398:	mov	r0, #10
   1439c:	bl	1185c <putchar@plt>
   143a0:	mov	r1, r5
   143a4:	add	r0, r4, #20
   143a8:	add	sp, sp, #16
   143ac:	pop	{r4, r5, r6, lr}
   143b0:	b	13e90 <nettle_md5_digest@plt+0x2478>
   143b4:	andeq	sl, r1, ip, lsr #27
   143b8:	strdeq	sl, [r1], -r0
   143bc:	andeq	sl, r1, ip, lsl #28
   143c0:	andeq	sl, r1, ip, lsr #28
   143c4:	andeq	sl, r1, r8, lsl lr
   143c8:	push	{r4, r5, r6, lr}
   143cc:	sub	sp, sp, #24
   143d0:	ldr	r4, [pc, #928]	; 14778 <nettle_md5_digest@plt+0x2d60>
   143d4:	mov	r6, r2
   143d8:	mov	r5, r3
   143dc:	ldr	ip, [r4]
   143e0:	str	ip, [sp, #20]
   143e4:	cmp	r0, #18
   143e8:	ldrls	pc, [pc, r0, lsl #2]
   143ec:	b	1459c <nettle_md5_digest@plt+0x2b84>
   143f0:	andeq	r4, r1, ip, asr r4
   143f4:	muleq	r1, ip, r5
   143f8:	muleq	r1, ip, r5
   143fc:	andeq	r4, r1, r8, ror #8
   14400:			; <UNDEFINED> instruction: 0x000144b4
   14404:	andeq	r4, r1, r0, ror #9
   14408:	muleq	r1, ip, r5
   1440c:	muleq	r1, ip, r5
   14410:	strdeq	r4, [r1], -ip
   14414:	muleq	r1, ip, r5
   14418:	muleq	r1, ip, r5
   1441c:	andeq	r4, r1, r8, lsl #10
   14420:	andeq	r4, r1, ip, lsr #10
   14424:	muleq	r1, r0, r5
   14428:	andeq	r4, r1, r0, ror #10
   1442c:	andeq	r4, r1, ip, ror #10
   14430:	andeq	r4, r1, r8, ror r5
   14434:	andeq	r4, r1, r4, lsl #11
   14438:	andeq	r4, r1, ip, lsr r4
   1443c:	ldr	r0, [pc, #824]	; 1477c <nettle_md5_digest@plt+0x2d64>
   14440:	bl	11760 <puts@plt>
   14444:	ldr	r2, [sp, #20]
   14448:	ldr	r3, [r4]
   1444c:	cmp	r2, r3
   14450:	bne	1474c <nettle_md5_digest@plt+0x2d34>
   14454:	add	sp, sp, #24
   14458:	pop	{r4, r5, r6, pc}
   1445c:	ldr	r0, [pc, #796]	; 14780 <nettle_md5_digest@plt+0x2d68>
   14460:	bl	11760 <puts@plt>
   14464:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   14468:	cmp	r1, #15
   1446c:	ldrls	pc, [pc, r1, lsl #2]
   14470:	b	14750 <nettle_md5_digest@plt+0x2d38>
   14474:	andeq	r4, r1, ip, ror r6
   14478:	andeq	r4, r1, r0, ror r6
   1447c:	andeq	r4, r1, r4, ror #12
   14480:	andeq	r4, r1, ip, lsl r7
   14484:	andeq	r4, r1, ip, lsl #14
   14488:	andeq	r4, r1, r0, lsl #14
   1448c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14490:	andeq	r4, r1, r8, ror #13
   14494:	ldrdeq	r4, [r1], -ip
   14498:	ldrdeq	r4, [r1], -r0
   1449c:	andeq	r4, r1, r4, asr #13
   144a0:			; <UNDEFINED> instruction: 0x000146b8
   144a4:	andeq	r4, r1, ip, lsr #13
   144a8:	andeq	r4, r1, r0, lsr #13
   144ac:	muleq	r1, r4, r6
   144b0:	andeq	r4, r1, r8, lsl #13
   144b4:	ldr	r0, [pc, #712]	; 14784 <nettle_md5_digest@plt+0x2d6c>
   144b8:	bl	11760 <puts@plt>
   144bc:	cmp	r5, #0
   144c0:	beq	14444 <nettle_md5_digest@plt+0x2a2c>
   144c4:	ldr	r3, [pc, #700]	; 14788 <nettle_md5_digest@plt+0x2d70>
   144c8:	ldr	r3, [r3]
   144cc:	tst	r3, #256	; 0x100
   144d0:	beq	14444 <nettle_md5_digest@plt+0x2a2c>
   144d4:	add	r0, r5, #8
   144d8:	bl	142e0 <nettle_md5_digest@plt+0x28c8>
   144dc:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   144e0:	cmp	r1, #3
   144e4:	ldrls	pc, [pc, r1, lsl #2]
   144e8:	b	14764 <nettle_md5_digest@plt+0x2d4c>
   144ec:	andeq	r4, r1, r4, asr r6
   144f0:	andeq	r4, r1, r4, asr #12
   144f4:	andeq	r4, r1, r4, lsr r6
   144f8:	andeq	r4, r1, r0, ror #11
   144fc:	ldr	r0, [pc, #648]	; 1478c <nettle_md5_digest@plt+0x2d74>
   14500:	bl	11760 <puts@plt>
   14504:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   14508:	cmp	r1, #0
   1450c:	beq	145c4 <nettle_md5_digest@plt+0x2bac>
   14510:	cmp	r1, #1
   14514:	bne	145b0 <nettle_md5_digest@plt+0x2b98>
   14518:	ldr	r0, [pc, #624]	; 14790 <nettle_md5_digest@plt+0x2d78>
   1451c:	bl	11760 <puts@plt>
   14520:	cmp	r5, #0
   14524:	bne	144c4 <nettle_md5_digest@plt+0x2aac>
   14528:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   1452c:	cmp	r3, #0
   14530:	beq	145d0 <nettle_md5_digest@plt+0x2bb8>
   14534:	ldr	r2, [r3, #4]
   14538:	ldr	r1, [pc, #596]	; 14794 <nettle_md5_digest@plt+0x2d7c>
   1453c:	rev	r2, r2
   14540:	mov	r0, #1
   14544:	lsr	r2, r2, #24
   14548:	bl	1188c <__printf_chk@plt>
   1454c:	ldr	r3, [pc, #564]	; 14788 <nettle_md5_digest@plt+0x2d70>
   14550:	ldr	r3, [r3]
   14554:	tst	r3, #256	; 0x100
   14558:	beq	14444 <nettle_md5_digest@plt+0x2a2c>
   1455c:	b	144d4 <nettle_md5_digest@plt+0x2abc>
   14560:	ldr	r0, [pc, #560]	; 14798 <nettle_md5_digest@plt+0x2d80>
   14564:	bl	11760 <puts@plt>
   14568:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   1456c:	ldr	r0, [pc, #552]	; 1479c <nettle_md5_digest@plt+0x2d84>
   14570:	bl	11760 <puts@plt>
   14574:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   14578:	ldr	r0, [pc, #544]	; 147a0 <nettle_md5_digest@plt+0x2d88>
   1457c:	bl	11760 <puts@plt>
   14580:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   14584:	ldr	r0, [pc, #536]	; 147a4 <nettle_md5_digest@plt+0x2d8c>
   14588:	bl	11760 <puts@plt>
   1458c:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   14590:	ldr	r0, [pc, #528]	; 147a8 <nettle_md5_digest@plt+0x2d90>
   14594:	bl	11760 <puts@plt>
   14598:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   1459c:	mov	r2, r0
   145a0:	ldr	r1, [pc, #516]	; 147ac <nettle_md5_digest@plt+0x2d94>
   145a4:	mov	r0, #1
   145a8:	bl	1188c <__printf_chk@plt>
   145ac:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   145b0:	mov	r2, r1
   145b4:	mov	r0, #1
   145b8:	ldr	r1, [pc, #496]	; 147b0 <nettle_md5_digest@plt+0x2d98>
   145bc:	bl	1188c <__printf_chk@plt>
   145c0:	b	14520 <nettle_md5_digest@plt+0x2b08>
   145c4:	ldr	r0, [pc, #488]	; 147b4 <nettle_md5_digest@plt+0x2d9c>
   145c8:	bl	11760 <puts@plt>
   145cc:	b	14520 <nettle_md5_digest@plt+0x2b08>
   145d0:	ldr	r1, [pc, #444]	; 14794 <nettle_md5_digest@plt+0x2d7c>
   145d4:	mov	r0, #1
   145d8:	bl	1188c <__printf_chk@plt>
   145dc:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   145e0:	ldr	r1, [pc, #464]	; 147b8 <nettle_md5_digest@plt+0x2da0>
   145e4:	mov	r0, #1
   145e8:	bl	1188c <__printf_chk@plt>
   145ec:	mov	r3, #0
   145f0:	mov	r2, #2
   145f4:	cmp	r5, #0
   145f8:	str	r3, [sp, #10]
   145fc:	str	r3, [sp, #6]
   14600:	str	r3, [sp, #14]
   14604:	strh	r3, [sp, #18]
   14608:	strh	r2, [sp, #4]
   1460c:	beq	14728 <nettle_md5_digest@plt+0x2d10>
   14610:	ldr	r3, [r5, #4]
   14614:	mov	r1, #16
   14618:	add	r0, sp, #4
   1461c:	str	r3, [sp, #8]
   14620:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   14624:	ldr	r1, [pc, #400]	; 147bc <nettle_md5_digest@plt+0x2da4>
   14628:	mov	r2, r0
   1462c:	mov	r0, #1
   14630:	b	14548 <nettle_md5_digest@plt+0x2b30>
   14634:	ldr	r1, [pc, #388]	; 147c0 <nettle_md5_digest@plt+0x2da8>
   14638:	mov	r0, #1
   1463c:	bl	1188c <__printf_chk@plt>
   14640:	b	145ec <nettle_md5_digest@plt+0x2bd4>
   14644:	ldr	r1, [pc, #376]	; 147c4 <nettle_md5_digest@plt+0x2dac>
   14648:	mov	r0, #1
   1464c:	bl	1188c <__printf_chk@plt>
   14650:	b	145ec <nettle_md5_digest@plt+0x2bd4>
   14654:	ldr	r1, [pc, #364]	; 147c8 <nettle_md5_digest@plt+0x2db0>
   14658:	mov	r0, #1
   1465c:	bl	1188c <__printf_chk@plt>
   14660:	b	145ec <nettle_md5_digest@plt+0x2bd4>
   14664:	ldr	r0, [pc, #352]	; 147cc <nettle_md5_digest@plt+0x2db4>
   14668:	bl	11760 <puts@plt>
   1466c:	b	14520 <nettle_md5_digest@plt+0x2b08>
   14670:	ldr	r0, [pc, #344]	; 147d0 <nettle_md5_digest@plt+0x2db8>
   14674:	bl	11760 <puts@plt>
   14678:	b	14520 <nettle_md5_digest@plt+0x2b08>
   1467c:	ldr	r0, [pc, #336]	; 147d4 <nettle_md5_digest@plt+0x2dbc>
   14680:	bl	11760 <puts@plt>
   14684:	b	14520 <nettle_md5_digest@plt+0x2b08>
   14688:	ldr	r0, [pc, #328]	; 147d8 <nettle_md5_digest@plt+0x2dc0>
   1468c:	bl	11760 <puts@plt>
   14690:	b	14520 <nettle_md5_digest@plt+0x2b08>
   14694:	ldr	r0, [pc, #320]	; 147dc <nettle_md5_digest@plt+0x2dc4>
   14698:	bl	11760 <puts@plt>
   1469c:	b	14520 <nettle_md5_digest@plt+0x2b08>
   146a0:	ldr	r0, [pc, #312]	; 147e0 <nettle_md5_digest@plt+0x2dc8>
   146a4:	bl	11760 <puts@plt>
   146a8:	b	14520 <nettle_md5_digest@plt+0x2b08>
   146ac:	ldr	r0, [pc, #304]	; 147e4 <nettle_md5_digest@plt+0x2dcc>
   146b0:	bl	11760 <puts@plt>
   146b4:	b	14520 <nettle_md5_digest@plt+0x2b08>
   146b8:	ldr	r0, [pc, #296]	; 147e8 <nettle_md5_digest@plt+0x2dd0>
   146bc:	bl	11760 <puts@plt>
   146c0:	b	14520 <nettle_md5_digest@plt+0x2b08>
   146c4:	ldr	r0, [pc, #288]	; 147ec <nettle_md5_digest@plt+0x2dd4>
   146c8:	bl	11760 <puts@plt>
   146cc:	b	14520 <nettle_md5_digest@plt+0x2b08>
   146d0:	ldr	r0, [pc, #280]	; 147f0 <nettle_md5_digest@plt+0x2dd8>
   146d4:	bl	11760 <puts@plt>
   146d8:	b	14520 <nettle_md5_digest@plt+0x2b08>
   146dc:	ldr	r0, [pc, #272]	; 147f4 <nettle_md5_digest@plt+0x2ddc>
   146e0:	bl	11760 <puts@plt>
   146e4:	b	14520 <nettle_md5_digest@plt+0x2b08>
   146e8:	ldr	r0, [pc, #264]	; 147f8 <nettle_md5_digest@plt+0x2de0>
   146ec:	bl	11760 <puts@plt>
   146f0:	b	14520 <nettle_md5_digest@plt+0x2b08>
   146f4:	ldr	r0, [pc, #256]	; 147fc <nettle_md5_digest@plt+0x2de4>
   146f8:	bl	11760 <puts@plt>
   146fc:	b	14520 <nettle_md5_digest@plt+0x2b08>
   14700:	ldr	r0, [pc, #248]	; 14800 <nettle_md5_digest@plt+0x2de8>
   14704:	bl	11760 <puts@plt>
   14708:	b	14520 <nettle_md5_digest@plt+0x2b08>
   1470c:	ldr	r1, [pc, #240]	; 14804 <nettle_md5_digest@plt+0x2dec>
   14710:	mov	r0, #1
   14714:	bl	1188c <__printf_chk@plt>
   14718:	b	14520 <nettle_md5_digest@plt+0x2b08>
   1471c:	ldr	r0, [pc, #228]	; 14808 <nettle_md5_digest@plt+0x2df0>
   14720:	bl	11760 <puts@plt>
   14724:	b	14520 <nettle_md5_digest@plt+0x2b08>
   14728:	mov	r1, #16
   1472c:	add	r0, sp, #4
   14730:	str	r6, [sp, #8]
   14734:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   14738:	ldr	r1, [pc, #124]	; 147bc <nettle_md5_digest@plt+0x2da4>
   1473c:	mov	r2, r0
   14740:	mov	r0, #1
   14744:	bl	1188c <__printf_chk@plt>
   14748:	b	14444 <nettle_md5_digest@plt+0x2a2c>
   1474c:	bl	116d0 <__stack_chk_fail@plt>
   14750:	mov	r2, r1
   14754:	mov	r0, #1
   14758:	ldr	r1, [pc, #172]	; 1480c <nettle_md5_digest@plt+0x2df4>
   1475c:	bl	1188c <__printf_chk@plt>
   14760:	b	14520 <nettle_md5_digest@plt+0x2b08>
   14764:	mov	r2, r1
   14768:	mov	r0, #1
   1476c:	ldr	r1, [pc, #156]	; 14810 <nettle_md5_digest@plt+0x2df8>
   14770:	bl	1188c <__printf_chk@plt>
   14774:	b	145ec <nettle_md5_digest@plt+0x2bd4>
   14778:	andeq	ip, r2, r0, ror #29
   1477c:	ldrdeq	fp, [r1], -r0
   14780:	andeq	sl, r1, r4, lsr lr
   14784:	andeq	fp, r1, ip, lsr r0
   14788:	ldrdeq	r1, [r3], -r0
   1478c:	andeq	fp, r1, r8, ror #1
   14790:	andeq	fp, r1, r0, lsl r1
   14794:	andeq	fp, r1, r0, asr r1
   14798:	andeq	fp, r1, r0, lsl #3
   1479c:	muleq	r1, r0, r1
   147a0:	andeq	fp, r1, r4, lsr #3
   147a4:			; <UNDEFINED> instruction: 0x0001b1b8
   147a8:	andeq	fp, r1, r4, ror r1
   147ac:	andeq	fp, r1, r4, ror #3
   147b0:	andeq	fp, r1, r0, lsr r1
   147b4:	strdeq	fp, [r1], -r8
   147b8:	muleq	r1, r8, r0
   147bc:	ldrdeq	fp, [r1], -r4
   147c0:	andeq	fp, r1, r0, ror r0
   147c4:	andeq	fp, r1, r0, rrx
   147c8:	andeq	fp, r1, ip, asr #32
   147cc:	andeq	sl, r1, ip, ror lr
   147d0:	andeq	sl, r1, ip, asr lr
   147d4:	andeq	sl, r1, r0, asr #28
   147d8:	andeq	fp, r1, r8
   147dc:	strdeq	sl, [r1], -r0
   147e0:	andeq	sl, r1, r0, ror #31
   147e4:	andeq	sl, r1, ip, lsr #31
   147e8:	andeq	sl, r1, ip, ror pc
   147ec:	andeq	sl, r1, r0, ror #30
   147f0:	andeq	sl, r1, r4, asr #30
   147f4:	andeq	sl, r1, ip, lsr #30
   147f8:	andeq	sl, r1, r0, lsl pc
   147fc:	strdeq	sl, [r1], -r8
   14800:	andeq	sl, r1, r4, ror #29
   14804:	andeq	sl, r1, r0, asr #29
   14808:	andeq	sl, r1, r0, lsr #29
   1480c:	andeq	fp, r1, ip, lsl r0
   14810:	strheq	fp, [r1], -ip
   14814:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14818:	sub	sp, sp, #576	; 0x240
   1481c:	ldr	r5, [pc, #860]	; 14b80 <nettle_md5_digest@plt+0x3168>
   14820:	mov	r8, r0
   14824:	add	r7, sp, #8
   14828:	ldr	r3, [r5]
   1482c:	mov	r4, #0
   14830:	str	r3, [sp, #572]	; 0x23c
   14834:	bl	11814 <__errno_location@plt>
   14838:	mov	r1, #8
   1483c:	add	r2, sp, #44	; 0x2c
   14840:	mov	r3, #16
   14844:	str	r1, [sp, #4]
   14848:	str	r2, [sp, #16]
   1484c:	add	r1, sp, #60	; 0x3c
   14850:	mov	r2, #1
   14854:	str	r3, [sp, #20]
   14858:	str	r2, [sp, #28]
   1485c:	mov	r3, #512	; 0x200
   14860:	str	r1, [sp, #32]
   14864:	mov	r2, #8256	; 0x2040
   14868:	add	r1, sp, #16
   1486c:	str	r7, [sp]
   14870:	str	sp, [sp, #24]
   14874:	str	r4, [sp, #40]	; 0x28
   14878:	str	r3, [sp, #36]	; 0x24
   1487c:	mov	r6, r0
   14880:	ldr	r0, [r8]
   14884:	ldr	r9, [r6]
   14888:	bl	11970 <recvmsg@plt>
   1488c:	cmp	r0, #0
   14890:	blt	14924 <nettle_md5_digest@plt+0x2f0c>
   14894:	ldr	ip, [sp, #36]	; 0x24
   14898:	cmp	ip, #11
   1489c:	bls	14b7c <nettle_md5_digest@plt+0x3164>
   148a0:	ldr	r3, [sp, #32]
   148a4:	cmp	r3, #0
   148a8:	beq	14b7c <nettle_md5_digest@plt+0x3164>
   148ac:	mov	r1, r3
   148b0:	ldr	r3, [r3]
   148b4:	add	ip, r1, ip
   148b8:	ldr	r2, [r1, #4]
   148bc:	cmp	r2, #0
   148c0:	bne	148d0 <nettle_md5_digest@plt+0x2eb8>
   148c4:	ldr	r2, [r1, #8]
   148c8:	cmp	r2, #11
   148cc:	addeq	r4, r1, #12
   148d0:	cmp	r3, #11
   148d4:	bls	14908 <nettle_md5_digest@plt+0x2ef0>
   148d8:	add	r3, r3, #3
   148dc:	bic	r3, r3, #3
   148e0:	add	r1, r1, r3
   148e4:	add	r3, r1, #12
   148e8:	cmp	ip, r3
   148ec:	bcc	14908 <nettle_md5_digest@plt+0x2ef0>
   148f0:	ldr	r3, [r1]
   148f4:	add	r2, r3, #3
   148f8:	bic	r2, r2, #3
   148fc:	add	r2, r1, r2
   14900:	cmp	ip, r2
   14904:	bcs	148b8 <nettle_md5_digest@plt+0x2ea0>
   14908:	cmp	r4, #0
   1490c:	beq	14b7c <nettle_md5_digest@plt+0x3164>
   14910:	ldrb	sl, [r4, #4]
   14914:	cmp	sl, #1
   14918:	beq	14948 <nettle_md5_digest@plt+0x2f30>
   1491c:	cmp	sl, #2
   14920:	beq	149a8 <nettle_md5_digest@plt+0x2f90>
   14924:	mov	r8, #0
   14928:	str	r9, [r6]
   1492c:	ldr	r2, [sp, #572]	; 0x23c
   14930:	ldr	r3, [r5]
   14934:	mov	r0, r8
   14938:	cmp	r2, r3
   1493c:	bne	14b78 <nettle_md5_digest@plt+0x3160>
   14940:	add	sp, sp, #576	; 0x240
   14944:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14948:	ldr	r3, [pc, #564]	; 14b84 <nettle_md5_digest@plt+0x316c>
   1494c:	ldr	r2, [r3]
   14950:	ands	r3, r2, #16
   14954:	bne	149e0 <nettle_md5_digest@plt+0x2fc8>
   14958:	tst	r2, #1
   1495c:	bne	149ec <nettle_md5_digest@plt+0x2fd4>
   14960:	ldr	r0, [r4]
   14964:	ldr	r3, [pc, #540]	; 14b88 <nettle_md5_digest@plt+0x3170>
   14968:	cmp	r0, #90	; 0x5a
   1496c:	ldr	r7, [r3]
   14970:	beq	14ae8 <nettle_md5_digest@plt+0x30d0>
   14974:	bl	11790 <strerror@plt>
   14978:	mov	r1, sl
   1497c:	ldr	r2, [pc, #520]	; 14b8c <nettle_md5_digest@plt+0x3174>
   14980:	mov	r3, r0
   14984:	mov	r0, r7
   14988:	bl	118bc <__fprintf_chk@plt>
   1498c:	ldr	r2, [pc, #508]	; 14b90 <nettle_md5_digest@plt+0x3178>
   14990:	mvn	r8, #0
   14994:	ldr	r3, [r2]
   14998:	add	r3, r3, #1
   1499c:	str	r3, [r2]
   149a0:	str	r9, [r6]
   149a4:	b	1492c <nettle_md5_digest@plt+0x2f14>
   149a8:	cmp	r0, #7
   149ac:	ble	149d0 <nettle_md5_digest@plt+0x2fb8>
   149b0:	ldr	r3, [pc, #476]	; 14b94 <nettle_md5_digest@plt+0x317c>
   149b4:	ldr	r2, [sp, #48]	; 0x30
   149b8:	ldr	r3, [r3, #4]
   149bc:	cmp	r2, r3
   149c0:	bne	149d0 <nettle_md5_digest@plt+0x2fb8>
   149c4:	ldrb	r3, [sp, #8]
   149c8:	cmp	r3, #8
   149cc:	beq	14a1c <nettle_md5_digest@plt+0x3004>
   149d0:	mov	r4, #0
   149d4:	str	r4, [r6]
   149d8:	mov	r8, r4
   149dc:	b	1492c <nettle_md5_digest@plt+0x2f14>
   149e0:	str	r9, [r6]
   149e4:	mvn	r8, #0
   149e8:	b	1492c <nettle_md5_digest@plt+0x2f14>
   149ec:	ldr	r7, [pc, #420]	; 14b98 <nettle_md5_digest@plt+0x3180>
   149f0:	mov	r4, r3
   149f4:	rsb	r2, r4, #1
   149f8:	add	r1, r7, r4
   149fc:	mov	r0, #1
   14a00:	bl	118b0 <write@plt>
   14a04:	adds	r4, r4, r0
   14a08:	moveq	r0, #1
   14a0c:	lsrne	r0, r0, #31
   14a10:	cmp	r0, #0
   14a14:	bne	149f4 <nettle_md5_digest@plt+0x2fdc>
   14a18:	b	1498c <nettle_md5_digest@plt+0x2f74>
   14a1c:	mov	r0, r8
   14a20:	ldrh	r1, [r7, #4]
   14a24:	bl	175dc <nettle_md5_digest@plt+0x5bc4>
   14a28:	subs	r8, r0, #0
   14a2c:	streq	r8, [r6]
   14a30:	beq	1492c <nettle_md5_digest@plt+0x2f14>
   14a34:	ldrh	r0, [r7, #6]
   14a38:	ldr	r3, [pc, #348]	; 14b9c <nettle_md5_digest@plt+0x3184>
   14a3c:	rev16	r0, r0
   14a40:	ldr	r2, [r3]
   14a44:	uxth	r1, r0
   14a48:	sub	r3, r2, r1
   14a4c:	uxth	r3, r3
   14a50:	tst	r3, #32768	; 0x8000
   14a54:	bne	14a88 <nettle_md5_digest@plt+0x3070>
   14a58:	ldr	ip, [pc, #320]	; 14ba0 <nettle_md5_digest@plt+0x3188>
   14a5c:	ldr	lr, [ip]
   14a60:	cmp	r3, lr
   14a64:	addge	r3, r3, #1
   14a68:	strge	r3, [ip]
   14a6c:	ldr	ip, [pc, #304]	; 14ba4 <nettle_md5_digest@plt+0x318c>
   14a70:	ldrh	lr, [ip]
   14a74:	sub	r3, r1, lr
   14a78:	sxth	r3, r3
   14a7c:	cmp	r3, #0
   14a80:	ble	14b64 <nettle_md5_digest@plt+0x314c>
   14a84:	strh	r0, [ip]
   14a88:	ldr	r2, [pc, #256]	; 14b90 <nettle_md5_digest@plt+0x3178>
   14a8c:	ldr	r1, [pc, #240]	; 14b84 <nettle_md5_digest@plt+0x316c>
   14a90:	ldr	r3, [r2]
   14a94:	ldr	r8, [r1]
   14a98:	add	r3, r3, #1
   14a9c:	str	r3, [r2]
   14aa0:	ands	r3, r8, #16
   14aa4:	bne	14b58 <nettle_md5_digest@plt+0x3140>
   14aa8:	ands	r8, r8, #1
   14aac:	beq	14b00 <nettle_md5_digest@plt+0x30e8>
   14ab0:	ldr	r7, [pc, #240]	; 14ba8 <nettle_md5_digest@plt+0x3190>
   14ab4:	mov	r4, r3
   14ab8:	rsb	r2, r4, #2
   14abc:	add	r1, r7, r4
   14ac0:	mov	r0, #1
   14ac4:	bl	118b0 <write@plt>
   14ac8:	add	r4, r4, r0
   14acc:	cmp	r4, #1
   14ad0:	movhi	r3, #0
   14ad4:	movls	r3, #1
   14ad8:	orrs	r3, r3, r0, lsr #31
   14adc:	bne	14ab8 <nettle_md5_digest@plt+0x30a0>
   14ae0:	str	r9, [r6]
   14ae4:	b	1492c <nettle_md5_digest@plt+0x2f14>
   14ae8:	ldr	r3, [r4, #8]
   14aec:	mov	r1, sl
   14af0:	mov	r0, r7
   14af4:	ldr	r2, [pc, #176]	; 14bac <nettle_md5_digest@plt+0x3194>
   14af8:	bl	118bc <__fprintf_chk@plt>
   14afc:	b	1498c <nettle_md5_digest@plt+0x2f74>
   14b00:	bl	15830 <nettle_md5_digest@plt+0x3e18>
   14b04:	mov	r1, #16
   14b08:	add	r0, r4, r1
   14b0c:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   14b10:	ldrh	r3, [r7, #6]
   14b14:	ldr	r1, [pc, #148]	; 14bb0 <nettle_md5_digest@plt+0x3198>
   14b18:	rev16	r3, r3
   14b1c:	uxth	r3, r3
   14b20:	mov	r2, r0
   14b24:	mov	r0, #1
   14b28:	bl	1188c <__printf_chk@plt>
   14b2c:	mov	r3, r8
   14b30:	ldr	r2, [r4, #8]
   14b34:	ldrb	r1, [r4, #6]
   14b38:	ldrb	r0, [r4, #5]
   14b3c:	bl	143c8 <nettle_md5_digest@plt+0x29b0>
   14b40:	ldr	r3, [pc, #108]	; 14bb4 <nettle_md5_digest@plt+0x319c>
   14b44:	mov	r8, #1
   14b48:	ldr	r0, [r3]
   14b4c:	bl	11628 <fflush@plt>
   14b50:	str	r9, [r6]
   14b54:	b	1492c <nettle_md5_digest@plt+0x2f14>
   14b58:	str	r9, [r6]
   14b5c:	mov	r8, #1
   14b60:	b	1492c <nettle_md5_digest@plt+0x2f14>
   14b64:	uxth	r3, r2
   14b68:	sub	r3, r3, lr
   14b6c:	cmp	r3, #32768	; 0x8000
   14b70:	blt	14a88 <nettle_md5_digest@plt+0x3070>
   14b74:	b	14a84 <nettle_md5_digest@plt+0x306c>
   14b78:	bl	116d0 <__stack_chk_fail@plt>
   14b7c:	bl	119dc <abort@plt>
   14b80:	andeq	ip, r2, r0, ror #29
   14b84:	ldrdeq	r1, [r3], -r0
   14b88:	andeq	sp, r2, r8, ror #7
   14b8c:	strdeq	fp, [r1], -r8
   14b90:	muleq	r5, r8, fp
   14b94:	strdeq	sp, [r2], -r8
   14b98:	muleq	r1, ip, r5
   14b9c:	andeq	r0, r5, r8, ror #22
   14ba0:	andeq	sp, r2, r4, lsl r2
   14ba4:	ldrdeq	r0, [r5], -r4
   14ba8:	andeq	fp, r1, r0, asr #4
   14bac:	andeq	fp, r1, r0, lsl r2
   14bb0:	andeq	fp, r1, r4, asr #4
   14bb4:	andeq	sp, r2, ip, ror #7
   14bb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14bbc:	sub	sp, sp, #52	; 0x34
   14bc0:	ldr	r9, [pc, #1420]	; 15154 <nettle_md5_digest@plt+0x373c>
   14bc4:	ldr	lr, [r1, #8]
   14bc8:	ldr	r4, [r0, #4]
   14bcc:	ldr	ip, [r9]
   14bd0:	mov	fp, r3
   14bd4:	ldr	r3, [sp, #88]	; 0x58
   14bd8:	cmp	r4, #3
   14bdc:	mov	r8, r2
   14be0:	ldr	r6, [lr]
   14be4:	str	ip, [sp, #44]	; 0x2c
   14be8:	str	r3, [sp, #24]
   14bec:	beq	14d6c <nettle_md5_digest@plt+0x3354>
   14bf0:	ldr	lr, [r1, #20]
   14bf4:	cmp	lr, #11
   14bf8:	bls	14c80 <nettle_md5_digest@plt+0x3268>
   14bfc:	ldr	r5, [r1, #16]
   14c00:	cmp	r5, #0
   14c04:	beq	15148 <nettle_md5_digest@plt+0x3730>
   14c08:	mov	r1, r5
   14c0c:	ldr	r3, [r5]
   14c10:	mov	r5, #0
   14c14:	add	lr, r1, lr
   14c18:	mov	r2, r5
   14c1c:	mov	sl, r6
   14c20:	ldr	ip, [r1, #4]
   14c24:	cmp	ip, #0
   14c28:	bne	14c44 <nettle_md5_digest@plt+0x322c>
   14c2c:	ldr	ip, [r1, #8]
   14c30:	cmp	ip, #2
   14c34:	beq	14d5c <nettle_md5_digest@plt+0x3344>
   14c38:	cmp	ip, #7
   14c3c:	addeq	sl, r1, #12
   14c40:	moveq	r5, r3
   14c44:	cmp	r3, #11
   14c48:	bls	14c8c <nettle_md5_digest@plt+0x3274>
   14c4c:	add	r3, r3, #3
   14c50:	bic	r3, r3, #3
   14c54:	add	r1, r1, r3
   14c58:	add	r3, r1, #12
   14c5c:	cmp	lr, r3
   14c60:	bcc	14c8c <nettle_md5_digest@plt+0x3274>
   14c64:	ldr	r3, [r1]
   14c68:	add	ip, r3, #3
   14c6c:	bic	ip, ip, #3
   14c70:	add	ip, r1, ip
   14c74:	cmp	lr, ip
   14c78:	bcs	14c20 <nettle_md5_digest@plt+0x3208>
   14c7c:	b	14c8c <nettle_md5_digest@plt+0x3274>
   14c80:	mov	r5, #0
   14c84:	mov	r2, r5
   14c88:	mov	sl, r6
   14c8c:	cmp	r8, #1
   14c90:	ble	15028 <nettle_md5_digest@plt+0x3610>
   14c94:	sub	r7, r8, #2
   14c98:	mov	r3, r6
   14c9c:	lsr	r4, r7, #1
   14ca0:	add	lr, r4, #1
   14ca4:	mov	r1, #0
   14ca8:	add	lr, r6, lr, lsl #1
   14cac:	ldrh	ip, [r3], #2
   14cb0:	cmp	lr, r3
   14cb4:	add	r1, r1, ip
   14cb8:	bne	14cac <nettle_md5_digest@plt+0x3294>
   14cbc:	rsb	r4, r4, r4, lsl #31
   14cc0:	add	r4, r7, r4, lsl #1
   14cc4:	cmp	r4, #1
   14cc8:	ldrb	r7, [r6]
   14ccc:	ldrbeq	r3, [lr]
   14cd0:	addeq	r1, r1, r3
   14cd4:	cmp	r7, #0
   14cd8:	uxth	r4, r1
   14cdc:	add	r1, r4, r1, asr #16
   14ce0:	add	r1, r1, r1, asr #16
   14ce4:	mvn	r4, r1
   14ce8:	uxth	r4, r4
   14cec:	beq	14d28 <nettle_md5_digest@plt+0x3310>
   14cf0:	sub	r7, r7, #3
   14cf4:	cmp	r7, #9
   14cf8:	ldrls	pc, [pc, r7, lsl #2]
   14cfc:	b	14f64 <nettle_md5_digest@plt+0x354c>
   14d00:	ldrdeq	r4, [r1], -ip
   14d04:	ldrdeq	r4, [r1], -ip
   14d08:	ldrdeq	r4, [r1], -ip
   14d0c:	andeq	r4, r1, r4, ror #30
   14d10:	andeq	r4, r1, r4, ror #30
   14d14:	andeq	r4, r1, ip, lsr sp
   14d18:	andeq	r4, r1, r4, ror #30
   14d1c:	andeq	r4, r1, r4, ror #30
   14d20:	ldrdeq	r4, [r1], -ip
   14d24:	ldrdeq	r4, [r1], -ip
   14d28:	ldrh	r1, [r6, #4]
   14d2c:	str	r2, [sp, #28]
   14d30:	bl	175dc <nettle_md5_digest@plt+0x5bc4>
   14d34:	cmp	r0, #0
   14d38:	bne	14ec0 <nettle_md5_digest@plt+0x34a8>
   14d3c:	mov	r8, #1
   14d40:	ldr	r2, [sp, #44]	; 0x2c
   14d44:	ldr	r3, [r9]
   14d48:	mov	r0, r8
   14d4c:	cmp	r2, r3
   14d50:	bne	15144 <nettle_md5_digest@plt+0x372c>
   14d54:	add	sp, sp, #52	; 0x34
   14d58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d5c:	cmp	r3, #3
   14d60:	bls	14c8c <nettle_md5_digest@plt+0x3274>
   14d64:	ldrb	r2, [r1, #12]
   14d68:	b	14c44 <nettle_md5_digest@plt+0x322c>
   14d6c:	ldrb	r5, [r6]
   14d70:	and	r5, r5, #15
   14d74:	cmp	r5, #4
   14d78:	lsl	r5, r5, #2
   14d7c:	movhi	r3, #0
   14d80:	movls	r3, #1
   14d84:	add	r2, r5, #7
   14d88:	cmp	r2, r8
   14d8c:	orrge	r3, r3, #1
   14d90:	cmp	r3, #0
   14d94:	beq	14ea8 <nettle_md5_digest@plt+0x3490>
   14d98:	ldr	r3, [pc, #952]	; 15158 <nettle_md5_digest@plt+0x3740>
   14d9c:	ldr	r3, [r3]
   14da0:	tst	r3, #256	; 0x100
   14da4:	beq	14d3c <nettle_md5_digest@plt+0x3324>
   14da8:	ldr	r3, [pc, #940]	; 1515c <nettle_md5_digest@plt+0x3744>
   14dac:	mov	r0, fp
   14db0:	mov	r1, #16
   14db4:	ldr	r4, [r3]
   14db8:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   14dbc:	mov	r3, r8
   14dc0:	mov	r1, #1
   14dc4:	ldr	r2, [pc, #916]	; 15160 <nettle_md5_digest@plt+0x3748>
   14dc8:	mov	r8, r1
   14dcc:	str	r0, [sp]
   14dd0:	mov	r0, r4
   14dd4:	bl	118bc <__fprintf_chk@plt>
   14dd8:	b	14d40 <nettle_md5_digest@plt+0x3328>
   14ddc:	cmp	r8, #35	; 0x23
   14de0:	bls	14d3c <nettle_md5_digest@plt+0x3324>
   14de4:	ldrb	r3, [r6, #8]
   14de8:	and	r3, r3, #15
   14dec:	add	r3, r3, #4
   14df0:	lsl	r3, r3, #2
   14df4:	cmp	r3, r8
   14df8:	bgt	14d3c <nettle_md5_digest@plt+0x3324>
   14dfc:	sub	r3, r3, #8
   14e00:	add	r5, r6, r3
   14e04:	ldrb	r3, [r6, r3]
   14e08:	cmp	r3, #8
   14e0c:	bne	14d3c <nettle_md5_digest@plt+0x3324>
   14e10:	ldr	r3, [pc, #844]	; 15164 <nettle_md5_digest@plt+0x374c>
   14e14:	ldr	r2, [r6, #24]
   14e18:	ldr	r3, [r3, #4]
   14e1c:	cmp	r2, r3
   14e20:	bne	14d3c <nettle_md5_digest@plt+0x3324>
   14e24:	ldrh	r1, [r5, #4]
   14e28:	bl	175dc <nettle_md5_digest@plt+0x5bc4>
   14e2c:	cmp	r0, #0
   14e30:	beq	14d3c <nettle_md5_digest@plt+0x3324>
   14e34:	ldrb	r3, [r6]
   14e38:	sub	r3, r3, #4
   14e3c:	cmp	r3, #1
   14e40:	bhi	14fcc <nettle_md5_digest@plt+0x35b4>
   14e44:	ldr	r3, [pc, #780]	; 15158 <nettle_md5_digest@plt+0x3740>
   14e48:	ldr	r3, [r3]
   14e4c:	tst	r3, #17
   14e50:	bne	14d3c <nettle_md5_digest@plt+0x3324>
   14e54:	bl	15830 <nettle_md5_digest@plt+0x3e18>
   14e58:	mov	r1, #16
   14e5c:	mov	r0, fp
   14e60:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   14e64:	ldrh	r3, [r5, #6]
   14e68:	ldr	r1, [pc, #760]	; 15168 <nettle_md5_digest@plt+0x3750>
   14e6c:	rev16	r3, r3
   14e70:	uxth	r3, r3
   14e74:	mov	r2, r0
   14e78:	mov	r0, #1
   14e7c:	bl	1188c <__printf_chk@plt>
   14e80:	cmp	r4, #0
   14e84:	bne	15120 <nettle_md5_digest@plt+0x3708>
   14e88:	ldr	r2, [r6, #4]
   14e8c:	mov	r3, r6
   14e90:	rev	r2, r2
   14e94:	ldrb	r1, [r6, #1]
   14e98:	ldrb	r0, [r6]
   14e9c:	bl	143c8 <nettle_md5_digest@plt+0x29b0>
   14ea0:	mov	r8, #1
   14ea4:	b	14d40 <nettle_md5_digest@plt+0x3328>
   14ea8:	sub	r8, r8, r5
   14eac:	ldrb	r2, [r6, #8]
   14eb0:	add	sl, r6, #20
   14eb4:	add	r6, r6, r5
   14eb8:	sub	r5, r5, #20
   14ebc:	b	14c8c <nettle_md5_digest@plt+0x3274>
   14ec0:	add	r0, r6, #8
   14ec4:	bl	1635c <nettle_md5_digest@plt+0x4944>
   14ec8:	cmp	r0, #0
   14ecc:	beq	14d3c <nettle_md5_digest@plt+0x3324>
   14ed0:	ldrh	r3, [r6, #6]
   14ed4:	mov	r0, fp
   14ed8:	mov	r1, #16
   14edc:	rev16	fp, r3
   14ee0:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   14ee4:	ldr	r2, [sp, #24]
   14ee8:	ldr	r1, [pc, #636]	; 1516c <nettle_md5_digest@plt+0x3754>
   14eec:	str	r2, [sp, #8]
   14ef0:	ldr	r2, [sp, #28]
   14ef4:	uxth	fp, fp
   14ef8:	str	r2, [sp]
   14efc:	str	r1, [sp, #16]
   14f00:	mov	r2, r8
   14f04:	mov	r3, fp
   14f08:	str	r4, [sp, #4]
   14f0c:	mov	r1, #8
   14f10:	str	r0, [sp, #12]
   14f14:	mov	r0, r6
   14f18:	bl	163c0 <nettle_md5_digest@plt+0x49a8>
   14f1c:	subs	r8, r0, #0
   14f20:	bne	1510c <nettle_md5_digest@plt+0x36f4>
   14f24:	ldr	r4, [pc, #556]	; 15158 <nettle_md5_digest@plt+0x3740>
   14f28:	ldr	r3, [r4]
   14f2c:	tst	r3, #8192	; 0x2000
   14f30:	bne	15074 <nettle_md5_digest@plt+0x365c>
   14f34:	tst	r3, #1
   14f38:	ldreq	r6, [pc, #560]	; 15170 <nettle_md5_digest@plt+0x3758>
   14f3c:	bne	15020 <nettle_md5_digest@plt+0x3608>
   14f40:	add	r1, r5, #20
   14f44:	mov	r0, sl
   14f48:	bl	13e90 <nettle_md5_digest@plt+0x2478>
   14f4c:	ldr	r1, [r6]
   14f50:	mov	r0, #10
   14f54:	bl	11958 <putc@plt>
   14f58:	ldr	r0, [r6]
   14f5c:	bl	11628 <fflush@plt>
   14f60:	b	14d40 <nettle_md5_digest@plt+0x3328>
   14f64:	ldr	r2, [pc, #492]	; 15158 <nettle_md5_digest@plt+0x3740>
   14f68:	ldr	r3, [pc, #516]	; 15174 <nettle_md5_digest@plt+0x375c>
   14f6c:	ldr	r2, [r2]
   14f70:	and	r3, r3, r2
   14f74:	cmp	r3, #1
   14f78:	beq	150a0 <nettle_md5_digest@plt+0x3688>
   14f7c:	tst	r2, #256	; 0x100
   14f80:	beq	15020 <nettle_md5_digest@plt+0x3608>
   14f84:	ldr	r3, [pc, #492]	; 15178 <nettle_md5_digest@plt+0x3760>
   14f88:	ldr	r8, [r3]
   14f8c:	cmp	r8, #0
   14f90:	bne	15020 <nettle_md5_digest@plt+0x3608>
   14f94:	tst	r2, #524288	; 0x80000
   14f98:	bne	15054 <nettle_md5_digest@plt+0x363c>
   14f9c:	mov	r1, #16
   14fa0:	mov	r0, fp
   14fa4:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   14fa8:	ldr	r1, [pc, #460]	; 1517c <nettle_md5_digest@plt+0x3764>
   14fac:	mov	r2, r0
   14fb0:	mov	r0, #1
   14fb4:	bl	1188c <__printf_chk@plt>
   14fb8:	cmp	r4, #0
   14fbc:	beq	15038 <nettle_md5_digest@plt+0x3620>
   14fc0:	ldr	r0, [pc, #440]	; 15180 <nettle_md5_digest@plt+0x3768>
   14fc4:	bl	11760 <puts@plt>
   14fc8:	b	14d40 <nettle_md5_digest@plt+0x3328>
   14fcc:	ldrh	r0, [r5, #6]
   14fd0:	ldr	r3, [pc, #428]	; 15184 <nettle_md5_digest@plt+0x376c>
   14fd4:	rev16	r0, r0
   14fd8:	ldr	r2, [r3]
   14fdc:	uxth	r1, r0
   14fe0:	sub	r3, r2, r1
   14fe4:	uxth	r3, r3
   14fe8:	tst	r3, #32768	; 0x8000
   14fec:	bne	15020 <nettle_md5_digest@plt+0x3608>
   14ff0:	ldr	ip, [pc, #400]	; 15188 <nettle_md5_digest@plt+0x3770>
   14ff4:	ldr	lr, [ip]
   14ff8:	cmp	r3, lr
   14ffc:	addge	r3, r3, #1
   15000:	strge	r3, [ip]
   15004:	ldr	ip, [pc, #384]	; 1518c <nettle_md5_digest@plt+0x3774>
   15008:	ldrh	lr, [ip]
   1500c:	sub	r3, r1, lr
   15010:	sxth	r3, r3
   15014:	cmp	r3, #0
   15018:	ble	15130 <nettle_md5_digest@plt+0x3718>
   1501c:	strh	r0, [ip]
   15020:	mov	r8, #0
   15024:	b	14d40 <nettle_md5_digest@plt+0x3328>
   15028:	mov	r4, r8
   1502c:	mov	lr, r6
   15030:	mov	r1, #0
   15034:	b	14cc4 <nettle_md5_digest@plt+0x32ac>
   15038:	ldr	r2, [r6, #4]
   1503c:	mov	r3, r6
   15040:	rev	r2, r2
   15044:	ldrb	r1, [r6, #1]
   15048:	ldrb	r0, [r6]
   1504c:	bl	143c8 <nettle_md5_digest@plt+0x29b0>
   15050:	b	14d40 <nettle_md5_digest@plt+0x3328>
   15054:	mov	r1, r8
   15058:	add	r0, sp, #36	; 0x24
   1505c:	bl	1173c <gettimeofday@plt>
   15060:	ldrd	r2, [sp, #36]	; 0x24
   15064:	ldr	r1, [pc, #292]	; 15190 <nettle_md5_digest@plt+0x3778>
   15068:	mov	r0, #1
   1506c:	bl	1188c <__printf_chk@plt>
   15070:	b	14f9c <nettle_md5_digest@plt+0x3584>
   15074:	ldr	r6, [pc, #244]	; 15170 <nettle_md5_digest@plt+0x3758>
   15078:	mov	r0, #7
   1507c:	ldr	r1, [r6]
   15080:	bl	11958 <putc@plt>
   15084:	ldr	r3, [r4]
   15088:	tst	r3, #1
   1508c:	beq	14f40 <nettle_md5_digest@plt+0x3528>
   15090:	ldr	r0, [r6]
   15094:	bl	11628 <fflush@plt>
   15098:	ldr	r3, [r4]
   1509c:	b	14f34 <nettle_md5_digest@plt+0x351c>
   150a0:	cmp	r4, #0
   150a4:	bne	150d8 <nettle_md5_digest@plt+0x36c0>
   150a8:	ldr	r5, [pc, #228]	; 15194 <nettle_md5_digest@plt+0x377c>
   150ac:	rsb	r2, r4, #2
   150b0:	add	r1, r5, r4
   150b4:	mov	r0, #1
   150b8:	bl	118b0 <write@plt>
   150bc:	add	r4, r4, r0
   150c0:	cmp	r4, #1
   150c4:	movhi	r3, #0
   150c8:	movls	r3, #1
   150cc:	orrs	r3, r3, r0, lsr #31
   150d0:	bne	150ac <nettle_md5_digest@plt+0x3694>
   150d4:	b	15020 <nettle_md5_digest@plt+0x3608>
   150d8:	ldr	r5, [pc, #184]	; 15198 <nettle_md5_digest@plt+0x3780>
   150dc:	mov	r4, #0
   150e0:	rsb	r2, r4, #3
   150e4:	add	r1, r5, r4
   150e8:	mov	r0, #1
   150ec:	bl	118b0 <write@plt>
   150f0:	add	r4, r4, r0
   150f4:	cmp	r4, #2
   150f8:	movhi	r3, #0
   150fc:	movls	r3, #1
   15100:	orrs	r3, r3, r0, lsr #31
   15104:	bne	150e0 <nettle_md5_digest@plt+0x36c8>
   15108:	b	15020 <nettle_md5_digest@plt+0x3608>
   1510c:	ldr	r3, [pc, #92]	; 15170 <nettle_md5_digest@plt+0x3758>
   15110:	mov	r8, r7
   15114:	ldr	r0, [r3]
   15118:	bl	11628 <fflush@plt>
   1511c:	b	14d40 <nettle_md5_digest@plt+0x3328>
   15120:	ldr	r1, [pc, #88]	; 15180 <nettle_md5_digest@plt+0x3768>
   15124:	mov	r0, #1
   15128:	bl	1188c <__printf_chk@plt>
   1512c:	b	14e88 <nettle_md5_digest@plt+0x3470>
   15130:	uxth	r3, r2
   15134:	sub	r3, r3, lr
   15138:	cmp	r3, #32768	; 0x8000
   1513c:	blt	15020 <nettle_md5_digest@plt+0x3608>
   15140:	b	1501c <nettle_md5_digest@plt+0x3604>
   15144:	bl	116d0 <__stack_chk_fail@plt>
   15148:	mov	r2, r5
   1514c:	mov	sl, r6
   15150:	b	14c8c <nettle_md5_digest@plt+0x3274>
   15154:	andeq	ip, r2, r0, ror #29
   15158:	ldrdeq	r1, [r3], -r0
   1515c:	andeq	sp, r2, r8, ror #7
   15160:	andeq	fp, r1, ip, asr r2
   15164:	strdeq	sp, [r2], -r8
   15168:	andeq	fp, r1, r8, lsl #5
   1516c:			; <UNDEFINED> instruction: 0x000129b4
   15170:	andeq	sp, r2, ip, ror #7
   15174:	andeq	r0, r0, r1, lsl r1
   15178:	andeq	r0, r5, r4, ror fp
   1517c:	andeq	fp, r1, r4, asr #5
   15180:	andeq	fp, r1, r0, lsr #5
   15184:	andeq	r0, r5, r8, ror #22
   15188:	andeq	sp, r2, r4, lsl r2
   1518c:	ldrdeq	r0, [r5], -r4
   15190:			; <UNDEFINED> instruction: 0x0001b2b8
   15194:			; <UNDEFINED> instruction: 0x0001b2b0
   15198:			; <UNDEFINED> instruction: 0x0001b2b4
   1519c:	andeq	r0, r0, r0
   151a0:	ldr	r3, [pc, #8]	; 151b0 <nettle_md5_digest@plt+0x3798>
   151a4:	mov	r2, #1
   151a8:	str	r2, [r3]
   151ac:	bx	lr
   151b0:			; <UNDEFINED> instruction: 0x00050bb0
   151b4:	ldr	r2, [pc, #36]	; 151e0 <nettle_md5_digest@plt+0x37c8>
   151b8:	ldr	r3, [pc, #36]	; 151e4 <nettle_md5_digest@plt+0x37cc>
   151bc:	mov	r1, #1
   151c0:	str	r1, [r2]
   151c4:	ldr	r3, [r3]
   151c8:	cmp	r3, #0
   151cc:	bxeq	lr
   151d0:	push	{r4, lr}
   151d4:	mov	r1, #0
   151d8:	ldr	r0, [pc, #8]	; 151e8 <nettle_md5_digest@plt+0x37d0>
   151dc:	bl	118e0 <__longjmp_chk@plt>
   151e0:	andeq	r0, r5, r8, lsl #23
   151e4:	strdeq	lr, [r2], -r8
   151e8:	andeq	r0, r5, r0, ror #19
   151ec:	ldr	r3, [pc, #244]	; 152e8 <nettle_md5_digest@plt+0x38d0>
   151f0:	push	{r4, r5, lr}
   151f4:	sub	sp, sp, #28
   151f8:	ldr	r5, [pc, #236]	; 152ec <nettle_md5_digest@plt+0x38d4>
   151fc:	ldr	r2, [r3]
   15200:	ldr	r3, [r5]
   15204:	cmp	r2, #0
   15208:	str	r3, [sp, #20]
   1520c:	beq	152c4 <nettle_md5_digest@plt+0x38ac>
   15210:	ldr	r1, [pc, #216]	; 152f0 <nettle_md5_digest@plt+0x38d8>
   15214:	ldr	r3, [pc, #216]	; 152f4 <nettle_md5_digest@plt+0x38dc>
   15218:	ldr	r2, [pc, #216]	; 152f8 <nettle_md5_digest@plt+0x38e0>
   1521c:	ldr	r1, [r1]
   15220:	ldr	r3, [r3]
   15224:	rsb	ip, r1, r1, lsl #5
   15228:	lsl	r3, r3, #1
   1522c:	add	r1, r1, ip, lsl #2
   15230:	str	r3, [r2, #4]
   15234:	lsl	r1, r1, #3
   15238:	cmp	r3, r1
   1523c:	movcc	r3, r1
   15240:	strcc	r1, [r2, #4]
   15244:	ldr	r2, [pc, #176]	; 152fc <nettle_md5_digest@plt+0x38e4>
   15248:	cmp	r0, #0
   1524c:	umull	r1, r2, r2, r3
   15250:	lsr	r2, r2, #6
   15254:	blt	152bc <nettle_md5_digest@plt+0x38a4>
   15258:	cmp	r0, r2
   1525c:	movcs	r4, r0
   15260:	bcc	152bc <nettle_md5_digest@plt+0x38a4>
   15264:	ldr	r1, [pc, #148]	; 15300 <nettle_md5_digest@plt+0x38e8>
   15268:	mov	r2, #0
   1526c:	str	r2, [sp, #4]
   15270:	umull	r0, r1, r1, r3
   15274:	str	r2, [sp, #8]
   15278:	lsr	r1, r1, #18
   1527c:	str	r1, [sp, #12]
   15280:	rsb	r0, r1, r1, lsl #5
   15284:	rsb	r0, r0, r0, lsl #6
   15288:	add	r1, r1, r0, lsl #3
   1528c:	mov	r0, r2
   15290:	sub	r3, r3, r1, lsl #6
   15294:	add	r1, sp, #4
   15298:	str	r3, [sp, #16]
   1529c:	bl	115e0 <setitimer@plt>
   152a0:	ldr	r2, [sp, #20]
   152a4:	ldr	r3, [r5]
   152a8:	mov	r0, r4
   152ac:	cmp	r2, r3
   152b0:	bne	152e4 <nettle_md5_digest@plt+0x38cc>
   152b4:	add	sp, sp, #28
   152b8:	pop	{r4, r5, pc}
   152bc:	mov	r4, r2
   152c0:	b	15264 <nettle_md5_digest@plt+0x384c>
   152c4:	ldr	r3, [pc, #36]	; 152f0 <nettle_md5_digest@plt+0x38d8>
   152c8:	ldr	r2, [pc, #40]	; 152f8 <nettle_md5_digest@plt+0x38e0>
   152cc:	ldr	r3, [r3, #4]
   152d0:	rsb	r1, r3, r3, lsl #5
   152d4:	add	r3, r3, r1, lsl #2
   152d8:	lsl	r3, r3, #3
   152dc:	str	r3, [r2, #4]
   152e0:	b	15244 <nettle_md5_digest@plt+0x382c>
   152e4:	bl	116d0 <__stack_chk_fail@plt>
   152e8:	andeq	r0, r5, r4, lsr #23
   152ec:	andeq	ip, r2, r0, ror #29
   152f0:	strdeq	sp, [r2], -ip
   152f4:	ldrdeq	r0, [r5], -ip
   152f8:	strdeq	lr, [r2], -r8
   152fc:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   15300:	tstmi	fp, #2096	; 0x830
   15304:	push	{r4, lr}
   15308:	sub	sp, sp, #16
   1530c:	ldr	r4, [pc, #60]	; 15350 <nettle_md5_digest@plt+0x3938>
   15310:	mov	r1, #0
   15314:	add	r0, sp, #4
   15318:	ldr	r3, [r4]
   1531c:	str	r3, [sp, #12]
   15320:	bl	1173c <gettimeofday@plt>
   15324:	ldrd	r2, [sp, #4]
   15328:	ldr	r1, [pc, #36]	; 15354 <nettle_md5_digest@plt+0x393c>
   1532c:	mov	r0, #1
   15330:	bl	1188c <__printf_chk@plt>
   15334:	ldr	r2, [sp, #12]
   15338:	ldr	r3, [r4]
   1533c:	cmp	r2, r3
   15340:	bne	1534c <nettle_md5_digest@plt+0x3934>
   15344:	add	sp, sp, #16
   15348:	pop	{r4, pc}
   1534c:	bl	116d0 <__stack_chk_fail@plt>
   15350:	andeq	ip, r2, r0, ror #29
   15354:	ldrdeq	fp, [r1], -r0
   15358:	push	{r4, r5, r6, lr}
   1535c:	sub	sp, sp, #16
   15360:	ldr	r6, [pc, #384]	; 154e8 <nettle_md5_digest@plt+0x3ad0>
   15364:	ldr	r3, [r6]
   15368:	str	r3, [sp, #12]
   1536c:	bl	11820 <cap_get_proc@plt>
   15370:	subs	r4, r0, #0
   15374:	beq	154b4 <nettle_md5_digest@plt+0x3a9c>
   15378:	bl	117f0 <cap_init@plt>
   1537c:	subs	r5, r0, #0
   15380:	beq	154c8 <nettle_md5_digest@plt+0x3ab0>
   15384:	add	r3, sp, #8
   15388:	mov	ip, #0
   1538c:	mov	r2, #1
   15390:	mov	r1, #12
   15394:	mov	r0, r4
   15398:	str	ip, [sp, #8]
   1539c:	bl	11754 <cap_get_flag@plt>
   153a0:	ldr	r3, [sp, #8]
   153a4:	cmp	r3, #0
   153a8:	bne	1545c <nettle_md5_digest@plt+0x3a44>
   153ac:	add	r3, sp, #8
   153b0:	mov	ip, #0
   153b4:	mov	r2, #1
   153b8:	mov	r1, #13
   153bc:	mov	r0, r4
   153c0:	str	ip, [sp, #8]
   153c4:	bl	11754 <cap_get_flag@plt>
   153c8:	ldr	r3, [sp, #8]
   153cc:	cmp	r3, #0
   153d0:	bne	15478 <nettle_md5_digest@plt+0x3a60>
   153d4:	mov	r0, r5
   153d8:	bl	1176c <cap_set_proc@plt>
   153dc:	cmp	r0, #0
   153e0:	blt	154d8 <nettle_md5_digest@plt+0x3ac0>
   153e4:	mov	r1, #1
   153e8:	mov	r0, #8
   153ec:	bl	11898 <prctl@plt>
   153f0:	cmp	r0, #0
   153f4:	blt	15494 <nettle_md5_digest@plt+0x3a7c>
   153f8:	bl	11634 <getuid@plt>
   153fc:	bl	11934 <setuid@plt>
   15400:	cmp	r0, #0
   15404:	blt	154a4 <nettle_md5_digest@plt+0x3a8c>
   15408:	mov	r1, #0
   1540c:	mov	r0, #8
   15410:	bl	11898 <prctl@plt>
   15414:	cmp	r0, #0
   15418:	blt	15494 <nettle_md5_digest@plt+0x3a7c>
   1541c:	mov	r0, r5
   15420:	bl	1194c <cap_free@plt>
   15424:	mov	r0, r4
   15428:	bl	1194c <cap_free@plt>
   1542c:	bl	11634 <getuid@plt>
   15430:	ldr	r3, [pc, #180]	; 154ec <nettle_md5_digest@plt+0x3ad4>
   15434:	str	r0, [r3]
   15438:	bl	116dc <geteuid@plt>
   1543c:	ldr	r1, [sp, #12]
   15440:	ldr	r3, [pc, #168]	; 154f0 <nettle_md5_digest@plt+0x3ad8>
   15444:	ldr	r2, [r6]
   15448:	cmp	r1, r2
   1544c:	str	r0, [r3]
   15450:	bne	154c4 <nettle_md5_digest@plt+0x3aac>
   15454:	add	sp, sp, #16
   15458:	pop	{r4, r5, r6, pc}
   1545c:	mov	r2, #1
   15460:	str	r2, [sp]
   15464:	mov	r1, r2
   15468:	ldr	r3, [pc, #132]	; 154f4 <nettle_md5_digest@plt+0x3adc>
   1546c:	mov	r0, r5
   15470:	bl	1197c <cap_set_flag@plt>
   15474:	b	153ac <nettle_md5_digest@plt+0x3994>
   15478:	mov	r2, #1
   1547c:	str	r2, [sp]
   15480:	mov	r1, r2
   15484:	ldr	r3, [pc, #108]	; 154f8 <nettle_md5_digest@plt+0x3ae0>
   15488:	mov	r0, r5
   1548c:	bl	1197c <cap_set_flag@plt>
   15490:	b	153d4 <nettle_md5_digest@plt+0x39bc>
   15494:	ldr	r0, [pc, #96]	; 154fc <nettle_md5_digest@plt+0x3ae4>
   15498:	bl	116e8 <perror@plt>
   1549c:	mvn	r0, #0
   154a0:	bl	117cc <exit@plt>
   154a4:	ldr	r0, [pc, #84]	; 15500 <nettle_md5_digest@plt+0x3ae8>
   154a8:	bl	116e8 <perror@plt>
   154ac:	mvn	r0, #0
   154b0:	bl	117cc <exit@plt>
   154b4:	ldr	r0, [pc, #72]	; 15504 <nettle_md5_digest@plt+0x3aec>
   154b8:	bl	116e8 <perror@plt>
   154bc:	mvn	r0, #0
   154c0:	bl	117cc <exit@plt>
   154c4:	bl	116d0 <__stack_chk_fail@plt>
   154c8:	ldr	r0, [pc, #56]	; 15508 <nettle_md5_digest@plt+0x3af0>
   154cc:	bl	116e8 <perror@plt>
   154d0:	mvn	r0, #0
   154d4:	bl	117cc <exit@plt>
   154d8:	ldr	r0, [pc, #44]	; 1550c <nettle_md5_digest@plt+0x3af4>
   154dc:	bl	116e8 <perror@plt>
   154e0:	mvn	r0, #0
   154e4:	bl	117cc <exit@plt>
   154e8:	andeq	ip, r2, r0, ror #29
   154ec:	andeq	r0, r5, r4, ror fp
   154f0:			; <UNDEFINED> instruction: 0x0002f5bc
   154f4:	andeq	sp, r2, r4, lsl #4
   154f8:	andeq	sp, r2, r8, lsl #4
   154fc:	andeq	fp, r1, r8, lsl r3
   15500:	andeq	fp, r1, r4, lsr #6
   15504:	andeq	fp, r1, r0, ror #5
   15508:	strdeq	fp, [r1], -r4
   1550c:	andeq	fp, r1, r4, lsl #6
   15510:	push	{r4, r5, r6, r7, lr}
   15514:	sub	sp, sp, #28
   15518:	ldr	r5, [pc, #184]	; 155d8 <nettle_md5_digest@plt+0x3bc0>
   1551c:	str	r0, [sp, #12]
   15520:	mov	r6, r1
   15524:	ldr	r3, [r5]
   15528:	str	r3, [sp, #20]
   1552c:	bl	11820 <cap_get_proc@plt>
   15530:	subs	r7, r0, #0
   15534:	beq	155c4 <nettle_md5_digest@plt+0x3bac>
   15538:	mov	r4, #0
   1553c:	add	r3, sp, #16
   15540:	mov	r2, #1
   15544:	ldr	r1, [sp, #12]
   15548:	str	r4, [sp, #16]
   1554c:	bl	11754 <cap_get_flag@plt>
   15550:	ldr	r3, [sp, #16]
   15554:	cmp	r3, r4
   15558:	bne	1558c <nettle_md5_digest@plt+0x3b74>
   1555c:	subs	r4, r6, r4
   15560:	movne	r4, #1
   15564:	rsb	r4, r4, #0
   15568:	mov	r0, r7
   1556c:	bl	1194c <cap_free@plt>
   15570:	ldr	r2, [sp, #20]
   15574:	ldr	r3, [r5]
   15578:	mov	r0, r4
   1557c:	cmp	r2, r3
   15580:	bne	155d4 <nettle_md5_digest@plt+0x3bbc>
   15584:	add	sp, sp, #28
   15588:	pop	{r4, r5, r6, r7, pc}
   1558c:	add	r3, sp, #12
   15590:	mov	r2, #1
   15594:	mov	r1, r4
   15598:	str	r6, [sp]
   1559c:	mov	r0, r7
   155a0:	bl	1197c <cap_set_flag@plt>
   155a4:	mov	r0, r7
   155a8:	bl	1176c <cap_set_proc@plt>
   155ac:	cmp	r0, #0
   155b0:	bge	15568 <nettle_md5_digest@plt+0x3b50>
   155b4:	ldr	r0, [pc, #32]	; 155dc <nettle_md5_digest@plt+0x3bc4>
   155b8:	bl	116e8 <perror@plt>
   155bc:	mvn	r4, #0
   155c0:	b	15568 <nettle_md5_digest@plt+0x3b50>
   155c4:	ldr	r0, [pc, #20]	; 155e0 <nettle_md5_digest@plt+0x3bc8>
   155c8:	bl	116e8 <perror@plt>
   155cc:	mvn	r4, #0
   155d0:	b	15570 <nettle_md5_digest@plt+0x3b58>
   155d4:	bl	116d0 <__stack_chk_fail@plt>
   155d8:	andeq	ip, r2, r0, ror #29
   155dc:	andeq	fp, r1, r4, lsl #6
   155e0:	andeq	fp, r1, r0, ror #5
   155e4:	push	{r4, lr}
   155e8:	bl	117f0 <cap_init@plt>
   155ec:	mov	r4, r0
   155f0:	bl	1176c <cap_set_proc@plt>
   155f4:	cmp	r0, #0
   155f8:	blt	15608 <nettle_md5_digest@plt+0x3bf0>
   155fc:	mov	r0, r4
   15600:	pop	{r4, lr}
   15604:	b	1194c <cap_free@plt>
   15608:	ldr	r0, [pc, #8]	; 15618 <nettle_md5_digest@plt+0x3c00>
   1560c:	bl	116e8 <perror@plt>
   15610:	mvn	r0, #0
   15614:	bl	117cc <exit@plt>
   15618:	andeq	fp, r1, r4, lsl #6
   1561c:	push	{r4, r5, r6, r7, r8, lr}
   15620:	mov	r8, r0
   15624:	ldr	r5, [pc, #456]	; 157f4 <nettle_md5_digest@plt+0x3ddc>
   15628:	sub	sp, sp, #128	; 0x80
   1562c:	mov	r6, r1
   15630:	ldr	r3, [r5]
   15634:	ldr	r1, [pc, #444]	; 157f8 <nettle_md5_digest@plt+0x3de0>
   15638:	mov	r0, #6
   1563c:	mov	r7, r2
   15640:	str	r3, [sp, #124]	; 0x7c
   15644:	bl	118f8 <setlocale@plt>
   15648:	ldrb	r4, [r8]
   1564c:	cmp	r4, #0
   15650:	beq	1567c <nettle_md5_digest@plt+0x3c64>
   15654:	bl	117b4 <__ctype_b_loc@plt>
   15658:	mov	r3, r8
   1565c:	ldr	r1, [r0]
   15660:	lsl	r4, r4, #1
   15664:	ldrh	r2, [r1, r4]
   15668:	tst	r2, #4096	; 0x1000
   1566c:	beq	157d0 <nettle_md5_digest@plt+0x3db8>
   15670:	ldrb	r4, [r3, #1]!
   15674:	cmp	r4, #0
   15678:	bne	15660 <nettle_md5_digest@plt+0x3c48>
   1567c:	add	r2, sp, #120	; 0x78
   15680:	add	r3, sp, #116	; 0x74
   15684:	add	ip, sp, #112	; 0x70
   15688:	add	r1, sp, #108	; 0x6c
   1568c:	str	r2, [sp, #52]	; 0x34
   15690:	str	r3, [sp, #48]	; 0x30
   15694:	add	r2, sp, #104	; 0x68
   15698:	add	r3, sp, #100	; 0x64
   1569c:	str	ip, [sp, #44]	; 0x2c
   156a0:	str	r1, [sp, #40]	; 0x28
   156a4:	add	ip, sp, #96	; 0x60
   156a8:	add	r1, sp, #92	; 0x5c
   156ac:	str	r2, [sp, #36]	; 0x24
   156b0:	str	r3, [sp, #32]
   156b4:	add	r2, sp, #88	; 0x58
   156b8:	add	r3, sp, #84	; 0x54
   156bc:	str	ip, [sp, #28]
   156c0:	str	r1, [sp, #24]
   156c4:	add	ip, sp, #80	; 0x50
   156c8:	add	r1, sp, #76	; 0x4c
   156cc:	str	r2, [sp, #20]
   156d0:	str	r3, [sp, #16]
   156d4:	add	r2, sp, #72	; 0x48
   156d8:	add	r3, sp, #68	; 0x44
   156dc:	str	r1, [sp, #8]
   156e0:	str	r2, [sp, #4]
   156e4:	str	r3, [sp]
   156e8:	mov	r0, r8
   156ec:	str	ip, [sp, #12]
   156f0:	add	r3, sp, #64	; 0x40
   156f4:	add	r2, sp, #60	; 0x3c
   156f8:	ldr	r1, [pc, #252]	; 157fc <nettle_md5_digest@plt+0x3de4>
   156fc:	bl	11940 <sscanf@plt>
   15700:	cmp	r0, #0
   15704:	ble	157b0 <nettle_md5_digest@plt+0x3d98>
   15708:	add	r6, r6, #7
   1570c:	sub	r7, r7, #8
   15710:	add	r4, r0, r6
   15714:	sub	r7, r7, r0
   15718:	mov	ip, r4
   1571c:	mov	lr, #0
   15720:	add	r2, sp, #56	; 0x38
   15724:	add	r3, lr, r6
   15728:	ldr	r1, [r2, #4]!
   1572c:	strb	r1, [r3, #1]!
   15730:	cmp	r3, ip
   15734:	bne	15728 <nettle_md5_digest@plt+0x3d10>
   15738:	add	lr, lr, r0
   1573c:	cmp	r7, lr
   15740:	add	ip, r3, r0
   15744:	bcs	15720 <nettle_md5_digest@plt+0x3d08>
   15748:	ldr	r3, [pc, #176]	; 15800 <nettle_md5_digest@plt+0x3de8>
   1574c:	ldr	r3, [r3]
   15750:	tst	r3, #16
   15754:	beq	1577c <nettle_md5_digest@plt+0x3d64>
   15758:	ldr	r1, [pc, #164]	; 15804 <nettle_md5_digest@plt+0x3dec>
   1575c:	mov	r0, #6
   15760:	bl	118f8 <setlocale@plt>
   15764:	ldr	r2, [sp, #124]	; 0x7c
   15768:	ldr	r3, [r5]
   1576c:	cmp	r2, r3
   15770:	bne	157f0 <nettle_md5_digest@plt+0x3dd8>
   15774:	add	sp, sp, #128	; 0x80
   15778:	pop	{r4, r5, r6, r7, r8, pc}
   1577c:	ldr	r1, [pc, #132]	; 15808 <nettle_md5_digest@plt+0x3df0>
   15780:	mov	r0, #1
   15784:	bl	1188c <__printf_chk@plt>
   15788:	ldr	r7, [pc, #124]	; 1580c <nettle_md5_digest@plt+0x3df4>
   1578c:	ldrb	r2, [r6, #1]!
   15790:	mov	r1, r7
   15794:	mov	r0, #1
   15798:	bl	1188c <__printf_chk@plt>
   1579c:	cmp	r6, r4
   157a0:	bne	1578c <nettle_md5_digest@plt+0x3d74>
   157a4:	mov	r0, #10
   157a8:	bl	1185c <putchar@plt>
   157ac:	b	15758 <nettle_md5_digest@plt+0x3d40>
   157b0:	ldr	r3, [pc, #72]	; 15800 <nettle_md5_digest@plt+0x3de8>
   157b4:	ldr	r3, [r3]
   157b8:	tst	r3, #16
   157bc:	bne	15758 <nettle_md5_digest@plt+0x3d40>
   157c0:	ldr	r1, [pc, #64]	; 15808 <nettle_md5_digest@plt+0x3df0>
   157c4:	mov	r0, #1
   157c8:	bl	1188c <__printf_chk@plt>
   157cc:	b	157a4 <nettle_md5_digest@plt+0x3d8c>
   157d0:	ldr	r3, [pc, #56]	; 15810 <nettle_md5_digest@plt+0x3df8>
   157d4:	mov	r2, #48	; 0x30
   157d8:	mov	r1, #1
   157dc:	ldr	r3, [r3]
   157e0:	ldr	r0, [pc, #44]	; 15814 <nettle_md5_digest@plt+0x3dfc>
   157e4:	bl	11718 <fwrite@plt>
   157e8:	mov	r0, #2
   157ec:	bl	117cc <exit@plt>
   157f0:	bl	116d0 <__stack_chk_fail@plt>
   157f4:	andeq	ip, r2, r0, ror #29
   157f8:	andeq	sl, r1, r0, lsr #18
   157fc:	andeq	fp, r1, r0, ror #6
   15800:	ldrdeq	r1, [r3], -r0
   15804:	andeq	fp, r1, r0, lsl #27
   15808:	muleq	r1, ip, r3
   1580c:	muleq	r1, r4, r3
   15810:	andeq	sp, r2, r8, ror #7
   15814:	andeq	fp, r1, ip, lsr #6
   15818:	ldr	r3, [pc, #12]	; 1582c <nettle_md5_digest@plt+0x3e14>
   1581c:	ldr	r3, [r3, #4]
   15820:	cmp	r3, #0
   15824:	bxne	lr
   15828:	b	151ec <nettle_md5_digest@plt+0x37d4>
   1582c:	strdeq	lr, [r2], -r8
   15830:	ldr	r3, [pc, #12]	; 15844 <nettle_md5_digest@plt+0x3e2c>
   15834:	ldr	r3, [r3]
   15838:	tst	r3, #524288	; 0x80000
   1583c:	bxeq	lr
   15840:	b	15304 <nettle_md5_digest@plt+0x38ec>
   15844:	ldrdeq	r1, [r3], -r0
   15848:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1584c:	sub	sp, sp, #20
   15850:	ldr	r8, [pc, #1344]	; 15d98 <nettle_md5_digest@plt+0x4380>
   15854:	ldr	r3, [pc, #1344]	; 15d9c <nettle_md5_digest@plt+0x4384>
   15858:	ldr	r2, [r8]
   1585c:	str	r2, [sp, #12]
   15860:	ldr	r3, [r3]
   15864:	cmp	r3, #0
   15868:	bne	15acc <nettle_md5_digest@plt+0x40b4>
   1586c:	ldr	r3, [pc, #1324]	; 15da0 <nettle_md5_digest@plt+0x4388>
   15870:	mov	r4, r0
   15874:	mov	r5, r1
   15878:	ldr	r3, [r3]
   1587c:	cmp	r3, #0
   15880:	beq	158a4 <nettle_md5_digest@plt+0x3e8c>
   15884:	ldr	r2, [pc, #1304]	; 15da4 <nettle_md5_digest@plt+0x438c>
   15888:	ldr	r2, [r2]
   1588c:	cmp	r3, r2
   15890:	bgt	158a4 <nettle_md5_digest@plt+0x3e8c>
   15894:	ldr	r3, [pc, #1292]	; 15da8 <nettle_md5_digest@plt+0x4390>
   15898:	ldr	r3, [r3, #8]
   1589c:	cmp	r3, #0
   158a0:	beq	15acc <nettle_md5_digest@plt+0x40b4>
   158a4:	ldr	r6, [pc, #1280]	; 15dac <nettle_md5_digest@plt+0x4394>
   158a8:	ldr	r1, [r6]
   158ac:	cmp	r1, #0
   158b0:	beq	15aa4 <nettle_md5_digest@plt+0x408c>
   158b4:	add	sl, sp, #4
   158b8:	mov	r1, #0
   158bc:	mov	r0, sl
   158c0:	bl	1173c <gettimeofday@plt>
   158c4:	ldr	r2, [r6, #4]
   158c8:	ldr	r3, [sp, #8]
   158cc:	ldr	r0, [pc, #1244]	; 15db0 <nettle_md5_digest@plt+0x4398>
   158d0:	sub	r3, r3, r2
   158d4:	ldr	r1, [r6]
   158d8:	ldr	r2, [sp, #4]
   158dc:	smull	ip, r0, r0, r3
   158e0:	ldr	r7, [pc, #1228]	; 15db4 <nettle_md5_digest@plt+0x439c>
   158e4:	sub	r2, r2, r1
   158e8:	asr	r3, r3, #31
   158ec:	rsb	r1, r2, r2, lsl #5
   158f0:	rsb	r3, r3, r0, asr #6
   158f4:	add	r2, r2, r1, lsl #2
   158f8:	ldr	ip, [r7]
   158fc:	add	r3, r3, r2, lsl #3
   15900:	cmp	r3, #9
   15904:	cmple	ip, #0
   15908:	ldrne	r2, [r7, #16]
   1590c:	beq	15c2c <nettle_md5_digest@plt+0x4214>
   15910:	ldr	r9, [pc, #1168]	; 15da8 <nettle_md5_digest@plt+0x4390>
   15914:	mul	r2, r2, ip
   15918:	ldr	r0, [r9, #12]
   1591c:	add	r0, r3, r0
   15920:	cmp	r2, r0
   15924:	movge	r2, r0
   15928:	cmp	ip, r2
   1592c:	subgt	r0, ip, r2
   15930:	bgt	15a8c <nettle_md5_digest@plt+0x4074>
   15934:	ldm	sl, {r0, r1}
   15938:	sub	r2, r2, ip
   1593c:	str	r2, [r9, #12]
   15940:	stm	r6, {r0, r1}
   15944:	ldr	sl, [pc, #1132]	; 15db8 <nettle_md5_digest@plt+0x43a0>
   15948:	ldr	r0, [sl]
   1594c:	tst	r0, #1048576	; 0x100000
   15950:	beq	159b4 <nettle_md5_digest@plt+0x3f9c>
   15954:	ldr	r6, [pc, #1096]	; 15da4 <nettle_md5_digest@plt+0x438c>
   15958:	ldr	r2, [r6]
   1595c:	cmp	r2, #0
   15960:	ble	159b4 <nettle_md5_digest@plt+0x3f9c>
   15964:	ldr	r1, [pc, #1104]	; 15dbc <nettle_md5_digest@plt+0x43a4>
   15968:	ldr	ip, [pc, #1104]	; 15dc0 <nettle_md5_digest@plt+0x43a8>
   1596c:	and	r1, r1, r2, lsr #5
   15970:	and	r3, r2, #31
   15974:	ldr	r1, [ip, r1, lsl #2]
   15978:	mov	ip, #1
   1597c:	ands	r3, r1, ip, lsl r3
   15980:	bne	159b4 <nettle_md5_digest@plt+0x3f9c>
   15984:	tst	r0, #524288	; 0x80000
   15988:	bne	15d70 <nettle_md5_digest@plt+0x4358>
   1598c:	rsbs	r3, r2, #0
   15990:	ldr	r1, [pc, #1068]	; 15dc4 <nettle_md5_digest@plt+0x43ac>
   15994:	uxth	r3, r3
   15998:	uxth	r2, r2
   1599c:	mov	r0, #1
   159a0:	rsbpl	r2, r3, #0
   159a4:	bl	1188c <__printf_chk@plt>
   159a8:	ldr	r3, [pc, #1048]	; 15dc8 <nettle_md5_digest@plt+0x43b0>
   159ac:	ldr	r0, [r3]
   159b0:	bl	11628 <fflush@plt>
   159b4:	ldr	r6, [pc, #1040]	; 15dcc <nettle_md5_digest@plt+0x43b4>
   159b8:	b	15a20 <nettle_md5_digest@plt+0x4008>
   159bc:	bgt	15d94 <nettle_md5_digest@plt+0x437c>
   159c0:	bl	11814 <__errno_location@plt>
   159c4:	ldr	r3, [r0]
   159c8:	mov	fp, r0
   159cc:	cmp	r3, #12
   159d0:	cmpne	r3, #105	; 0x69
   159d4:	beq	15ad4 <nettle_md5_digest@plt+0x40bc>
   159d8:	cmp	r3, #11
   159dc:	beq	15bdc <nettle_md5_digest@plt+0x41c4>
   159e0:	ldr	r3, [r4, #4]
   159e4:	mov	r0, r5
   159e8:	blx	r3
   159ec:	cmp	r0, #0
   159f0:	bgt	15b5c <nettle_md5_digest@plt+0x4144>
   159f4:	ldr	r3, [fp]
   159f8:	bne	15a18 <nettle_md5_digest@plt+0x4000>
   159fc:	ldr	r2, [r7, #28]
   15a00:	cmp	r2, #0
   15a04:	beq	15a18 <nettle_md5_digest@plt+0x4000>
   15a08:	cmp	r3, #22
   15a0c:	streq	r0, [r7, #28]
   15a10:	streq	r0, [fp]
   15a14:	beq	15a20 <nettle_md5_digest@plt+0x4008>
   15a18:	cmp	r3, #0
   15a1c:	bne	15bf4 <nettle_md5_digest@plt+0x41dc>
   15a20:	ldr	r3, [r4]
   15a24:	mov	r2, #128000	; 0x1f400
   15a28:	mov	r1, r6
   15a2c:	mov	r0, r5
   15a30:	blx	r3
   15a34:	cmp	r0, #0
   15a38:	bne	159bc <nettle_md5_digest@plt+0x3fa4>
   15a3c:	ldr	r1, [pc, #864]	; 15da4 <nettle_md5_digest@plt+0x438c>
   15a40:	ldr	ip, [pc, #904]	; 15dd0 <nettle_md5_digest@plt+0x43b8>
   15a44:	str	r0, [r9, #16]
   15a48:	ldr	r3, [r1]
   15a4c:	ldrh	r0, [ip]
   15a50:	add	r3, r3, #1
   15a54:	str	r3, [r1]
   15a58:	uxth	r2, r3
   15a5c:	sub	r2, r2, r0
   15a60:	cmp	r2, #32768	; 0x8000
   15a64:	uxth	r1, r3
   15a68:	addge	r2, r1, #1
   15a6c:	strhge	r2, [ip]
   15a70:	ldr	r2, [sl]
   15a74:	and	r2, r2, #17
   15a78:	cmp	r2, #1
   15a7c:	beq	15c84 <nettle_md5_digest@plt+0x426c>
   15a80:	ldr	r3, [r7]
   15a84:	ldr	r0, [r9, #12]
   15a88:	sub	r0, r3, r0
   15a8c:	ldr	r2, [sp, #12]
   15a90:	ldr	r3, [r8]
   15a94:	cmp	r2, r3
   15a98:	bne	15d90 <nettle_md5_digest@plt+0x4378>
   15a9c:	add	sp, sp, #20
   15aa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15aa4:	ldr	r7, [pc, #776]	; 15db4 <nettle_md5_digest@plt+0x439c>
   15aa8:	mov	r0, r6
   15aac:	bl	1173c <gettimeofday@plt>
   15ab0:	ldr	r2, [r7, #16]
   15ab4:	ldr	r3, [r7]
   15ab8:	sub	r2, r2, #1
   15abc:	ldr	r9, [pc, #740]	; 15da8 <nettle_md5_digest@plt+0x4390>
   15ac0:	mul	r3, r3, r2
   15ac4:	str	r3, [r9, #12]
   15ac8:	b	15944 <nettle_md5_digest@plt+0x3f2c>
   15acc:	mov	r0, #1000	; 0x3e8
   15ad0:	b	15a8c <nettle_md5_digest@plt+0x4074>
   15ad4:	ldr	r2, [pc, #760]	; 15dd4 <nettle_md5_digest@plt+0x43bc>
   15ad8:	ldr	r3, [pc, #760]	; 15dd8 <nettle_md5_digest@plt+0x43c0>
   15adc:	mov	r1, #0
   15ae0:	ldr	r2, [r2]
   15ae4:	str	r1, [r9, #12]
   15ae8:	cmp	r2, r3
   15aec:	ldrgt	r3, [pc, #744]	; 15ddc <nettle_md5_digest@plt+0x43c4>
   15af0:	bgt	15b04 <nettle_md5_digest@plt+0x40ec>
   15af4:	cmp	r2, r1
   15af8:	add	r3, r2, #7
   15afc:	movge	r3, r2
   15b00:	asr	r3, r3, #3
   15b04:	ldr	r1, [pc, #724]	; 15de0 <nettle_md5_digest@plt+0x43c8>
   15b08:	ldr	ip, [sl]
   15b0c:	ldr	r0, [r1]
   15b10:	tst	ip, #16384	; 0x4000
   15b14:	add	r3, r3, r0
   15b18:	str	r3, [r1]
   15b1c:	ldreq	r0, [r7]
   15b20:	bne	15cd0 <nettle_md5_digest@plt+0x42b8>
   15b24:	cmp	r0, #21
   15b28:	movle	r0, #10
   15b2c:	ble	15b40 <nettle_md5_digest@plt+0x4128>
   15b30:	ldr	r3, [pc, #684]	; 15de4 <nettle_md5_digest@plt+0x43cc>
   15b34:	cmp	r0, r3
   15b38:	asrle	r0, r0, #1
   15b3c:	movgt	r0, #500	; 0x1f4
   15b40:	ldr	r3, [r9, #16]
   15b44:	ldr	r2, [r7, #4]
   15b48:	add	r3, r3, #1
   15b4c:	str	r3, [r9, #16]
   15b50:	mul	r3, r0, r3
   15b54:	cmp	r3, r2
   15b58:	blt	15a8c <nettle_md5_digest@plt+0x4074>
   15b5c:	ldr	r1, [pc, #576]	; 15da4 <nettle_md5_digest@plt+0x438c>
   15b60:	ldr	r0, [pc, #616]	; 15dd0 <nettle_md5_digest@plt+0x43b8>
   15b64:	ldr	r3, [r1]
   15b68:	ldrh	ip, [r0]
   15b6c:	add	r3, r3, #1
   15b70:	str	r3, [r1]
   15b74:	uxth	r2, r3
   15b78:	sub	r2, r2, ip
   15b7c:	cmp	r2, #32768	; 0x8000
   15b80:	addge	r3, r3, #1
   15b84:	strhge	r3, [r0]
   15b88:	ldr	r3, [sl]
   15b8c:	ands	r4, r3, #16
   15b90:	bne	15bc4 <nettle_md5_digest@plt+0x41ac>
   15b94:	tst	r3, #1
   15b98:	beq	15c78 <nettle_md5_digest@plt+0x4260>
   15b9c:	ldr	r5, [pc, #580]	; 15de8 <nettle_md5_digest@plt+0x43d0>
   15ba0:	rsb	r2, r4, #1
   15ba4:	add	r1, r5, r4
   15ba8:	mov	r0, #1
   15bac:	bl	118b0 <write@plt>
   15bb0:	adds	r4, r4, r0
   15bb4:	moveq	r0, #1
   15bb8:	lsrne	r0, r0, #31
   15bbc:	cmp	r0, #0
   15bc0:	bne	15ba0 <nettle_md5_digest@plt+0x4188>
   15bc4:	ldr	r0, [r7]
   15bc8:	mov	r3, #0
   15bcc:	cmp	r0, #10
   15bd0:	movlt	r0, #10
   15bd4:	str	r3, [r9, #12]
   15bd8:	b	15a8c <nettle_md5_digest@plt+0x4074>
   15bdc:	ldr	r3, [r9, #12]
   15be0:	ldr	r2, [r7]
   15be4:	mov	r0, #10
   15be8:	add	r3, r3, r2
   15bec:	str	r3, [r9, #12]
   15bf0:	b	15a8c <nettle_md5_digest@plt+0x4074>
   15bf4:	ldr	r1, [pc, #424]	; 15da4 <nettle_md5_digest@plt+0x438c>
   15bf8:	ldr	ip, [pc, #464]	; 15dd0 <nettle_md5_digest@plt+0x43b8>
   15bfc:	ldr	r3, [r1]
   15c00:	ldrh	lr, [ip]
   15c04:	add	r3, r3, #1
   15c08:	str	r3, [r1]
   15c0c:	uxth	r2, r3
   15c10:	sub	r2, r2, lr
   15c14:	cmp	r2, #32768	; 0x8000
   15c18:	addge	r3, r3, #1
   15c1c:	strhge	r3, [ip]
   15c20:	cmp	r0, #0
   15c24:	bne	15bc4 <nettle_md5_digest@plt+0x41ac>
   15c28:	b	15b88 <nettle_md5_digest@plt+0x4170>
   15c2c:	ldr	r2, [pc, #412]	; 15dd0 <nettle_md5_digest@plt+0x43b8>
   15c30:	ldr	r1, [pc, #364]	; 15da4 <nettle_md5_digest@plt+0x438c>
   15c34:	ldrh	r2, [r2]
   15c38:	ldr	r1, [r1]
   15c3c:	sub	r2, r1, r2
   15c40:	uxth	r2, r2
   15c44:	tst	r2, #32768	; 0x8000
   15c48:	moveq	r1, r2
   15c4c:	ldrne	r0, [pc, #408]	; 15dec <nettle_md5_digest@plt+0x43d4>
   15c50:	ldrne	r2, [pc, #408]	; 15df0 <nettle_md5_digest@plt+0x43d8>
   15c54:	ldrne	r0, [r0]
   15c58:	ldrne	r2, [r2]
   15c5c:	subne	r1, r1, r0
   15c60:	subne	r1, r1, r2
   15c64:	ldr	r2, [r7, #16]
   15c68:	cmp	r2, r1
   15c6c:	rsble	r0, r3, #10
   15c70:	bgt	15910 <nettle_md5_digest@plt+0x3ef8>
   15c74:	b	15a8c <nettle_md5_digest@plt+0x4074>
   15c78:	ldr	r0, [pc, #372]	; 15df4 <nettle_md5_digest@plt+0x43dc>
   15c7c:	bl	116e8 <perror@plt>
   15c80:	b	15bc4 <nettle_md5_digest@plt+0x41ac>
   15c84:	ldr	r0, [r7, #20]
   15c88:	ldr	r2, [r7, #16]
   15c8c:	cmp	r2, r0
   15c90:	bge	15d38 <nettle_md5_digest@plt+0x4320>
   15c94:	ldr	r2, [r7, #24]
   15c98:	cmp	r0, r2
   15c9c:	ble	15d38 <nettle_md5_digest@plt+0x4320>
   15ca0:	ldr	r5, [pc, #336]	; 15df8 <nettle_md5_digest@plt+0x43e0>
   15ca4:	mov	r4, #0
   15ca8:	rsb	r2, r4, #1
   15cac:	add	r1, r5, r4
   15cb0:	mov	r0, #1
   15cb4:	bl	118b0 <write@plt>
   15cb8:	adds	r4, r4, r0
   15cbc:	moveq	r0, #1
   15cc0:	lsrne	r0, r0, #31
   15cc4:	cmp	r0, #0
   15cc8:	bne	15ca8 <nettle_md5_digest@plt+0x4290>
   15ccc:	b	15a80 <nettle_md5_digest@plt+0x4068>
   15cd0:	cmp	r2, #0
   15cd4:	beq	15d7c <nettle_md5_digest@plt+0x4364>
   15cd8:	add	r1, r2, #7
   15cdc:	movlt	r2, r1
   15ce0:	asr	r2, r2, #3
   15ce4:	add	r3, r3, r2
   15ce8:	ldr	r1, [pc, #192]	; 15db0 <nettle_md5_digest@plt+0x4398>
   15cec:	add	r2, r3, #500	; 0x1f4
   15cf0:	ldr	r0, [pc, #260]	; 15dfc <nettle_md5_digest@plt+0x43e4>
   15cf4:	smull	ip, r1, r1, r2
   15cf8:	ldr	ip, [pc, #256]	; 15e00 <nettle_md5_digest@plt+0x43e8>
   15cfc:	ldr	r0, [r0]
   15d00:	cmp	r3, ip
   15d04:	movgt	r3, #0
   15d08:	movle	r3, #1
   15d0c:	cmp	r0, #0
   15d10:	moveq	r3, #0
   15d14:	cmp	r3, #0
   15d18:	asr	r0, r2, #31
   15d1c:	rsb	r0, r0, r1, asr #6
   15d20:	movne	r3, #200	; 0xc8
   15d24:	str	r0, [r7]
   15d28:	strne	r3, [r7]
   15d2c:	movne	r0, #100	; 0x64
   15d30:	beq	15b24 <nettle_md5_digest@plt+0x410c>
   15d34:	b	15b40 <nettle_md5_digest@plt+0x4128>
   15d38:	ldrh	r2, [ip]
   15d3c:	sub	r2, r1, r2
   15d40:	uxth	r2, r2
   15d44:	tst	r2, #32768	; 0x8000
   15d48:	beq	15d64 <nettle_md5_digest@plt+0x434c>
   15d4c:	ldr	r1, [pc, #152]	; 15dec <nettle_md5_digest@plt+0x43d4>
   15d50:	ldr	r2, [pc, #152]	; 15df0 <nettle_md5_digest@plt+0x43d8>
   15d54:	ldr	r1, [r1]
   15d58:	ldr	r2, [r2]
   15d5c:	sub	r3, r3, r1
   15d60:	sub	r2, r3, r2
   15d64:	cmp	r0, r2
   15d68:	ble	15a80 <nettle_md5_digest@plt+0x4068>
   15d6c:	b	15ca0 <nettle_md5_digest@plt+0x4288>
   15d70:	bl	15304 <nettle_md5_digest@plt+0x38ec>
   15d74:	ldr	r2, [r6]
   15d78:	b	1598c <nettle_md5_digest@plt+0x3f74>
   15d7c:	ldr	r2, [r7]
   15d80:	rsb	r1, r2, r2, lsl #5
   15d84:	add	r2, r2, r1, lsl #2
   15d88:	lsl	r2, r2, #3
   15d8c:	b	15ce4 <nettle_md5_digest@plt+0x42cc>
   15d90:	bl	116d0 <__stack_chk_fail@plt>
   15d94:	bl	119dc <abort@plt>
   15d98:	andeq	ip, r2, r0, ror #29
   15d9c:	andeq	r0, r5, r8, lsl #23
   15da0:	andeq	r0, r5, ip, ror #22
   15da4:	andeq	r0, r5, r8, ror #22
   15da8:	strdeq	lr, [r2], -r8
   15dac:	andeq	r0, r5, r8, ror fp
   15db0:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   15db4:	strdeq	sp, [r2], -ip
   15db8:	ldrdeq	r1, [r3], -r0
   15dbc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   15dc0:	andeq	pc, r2, r0, asr #11
   15dc4:	andeq	fp, r1, r8, lsr #7
   15dc8:	andeq	sp, r2, ip, ror #7
   15dcc:	ldrdeq	r1, [r3], -r4
   15dd0:	ldrdeq	r0, [r5], -r4
   15dd4:	andeq	r0, r5, ip, lsl #23
   15dd8:	andeq	r1, r6, pc, ror sl
   15ddc:	andeq	ip, r0, r0, asr r3
   15de0:	muleq	r5, ip, fp
   15de4:	andeq	r0, r0, r9, ror #7
   15de8:	muleq	r1, ip, r5
   15dec:	andeq	r0, r5, r4, lsr #23
   15df0:	muleq	r5, r8, fp
   15df4:	andeq	fp, r1, ip, asr #7
   15df8:	andeq	fp, r1, r8, asr #7
   15dfc:	andeq	r0, r5, r4, ror fp
   15e00:	andeq	r0, r3, fp, asr #22
   15e04:	ldr	r3, [pc, #232]	; 15ef4 <nettle_md5_digest@plt+0x44dc>
   15e08:	push	{r4, r5, r6, r7, lr}
   15e0c:	mov	r5, r0
   15e10:	ldr	r6, [pc, #224]	; 15ef8 <nettle_md5_digest@plt+0x44e0>
   15e14:	ldr	r2, [r3]
   15e18:	sub	sp, sp, #28
   15e1c:	cmp	r2, #0
   15e20:	ldr	r0, [r6]
   15e24:	streq	r1, [r3]
   15e28:	mov	r2, #4
   15e2c:	mov	r3, #4
   15e30:	str	r3, [sp]
   15e34:	mov	r7, r1
   15e38:	str	r0, [sp, #20]
   15e3c:	str	r2, [sp, #16]
   15e40:	ldr	r3, [pc, #172]	; 15ef4 <nettle_md5_digest@plt+0x44dc>
   15e44:	mov	r2, #7
   15e48:	mov	r1, #1
   15e4c:	ldr	r0, [r5]
   15e50:	bl	11610 <setsockopt@plt>
   15e54:	ldr	r3, [pc, #160]	; 15efc <nettle_md5_digest@plt+0x44e4>
   15e58:	mov	r2, #4
   15e5c:	mov	r1, #1
   15e60:	ldr	r4, [r3, #16]
   15e64:	str	r2, [sp]
   15e68:	mov	r2, #8
   15e6c:	mul	r4, r4, r7
   15e70:	ldr	r0, [r5]
   15e74:	cmp	r4, #65536	; 0x10000
   15e78:	movlt	r3, #65536	; 0x10000
   15e7c:	strlt	r3, [sp, #12]
   15e80:	add	r3, sp, #12
   15e84:	strge	r4, [sp, #12]
   15e88:	bl	11610 <setsockopt@plt>
   15e8c:	add	r2, sp, #16
   15e90:	ldr	r0, [r5]
   15e94:	add	r3, sp, #12
   15e98:	str	r2, [sp]
   15e9c:	mov	r1, #1
   15ea0:	mov	r2, #8
   15ea4:	bl	11724 <getsockopt@plt>
   15ea8:	cmp	r0, #0
   15eac:	bne	15ebc <nettle_md5_digest@plt+0x44a4>
   15eb0:	ldr	r3, [sp, #12]
   15eb4:	cmp	r4, r3
   15eb8:	bgt	15ed4 <nettle_md5_digest@plt+0x44bc>
   15ebc:	ldr	r2, [sp, #20]
   15ec0:	ldr	r3, [r6]
   15ec4:	cmp	r2, r3
   15ec8:	bne	15ef0 <nettle_md5_digest@plt+0x44d8>
   15ecc:	add	sp, sp, #28
   15ed0:	pop	{r4, r5, r6, r7, pc}
   15ed4:	ldr	r3, [pc, #36]	; 15f00 <nettle_md5_digest@plt+0x44e8>
   15ed8:	mov	r2, #57	; 0x39
   15edc:	mov	r1, #1
   15ee0:	ldr	r3, [r3]
   15ee4:	ldr	r0, [pc, #24]	; 15f04 <nettle_md5_digest@plt+0x44ec>
   15ee8:	bl	11718 <fwrite@plt>
   15eec:	b	15ebc <nettle_md5_digest@plt+0x44a4>
   15ef0:	bl	116d0 <__stack_chk_fail@plt>
   15ef4:	andeq	r1, r3, r8, asr #11
   15ef8:	andeq	ip, r2, r0, ror #29
   15efc:	strdeq	sp, [r2], -ip
   15f00:	andeq	sp, r2, r8, ror #7
   15f04:	ldrdeq	fp, [r1], -ip
   15f08:	push	{r4, r5, r6, r7, r8, r9, lr}
   15f0c:	sub	sp, sp, #188	; 0xbc
   15f10:	ldr	r7, [pc, #1020]	; 16314 <nettle_md5_digest@plt+0x48fc>
   15f14:	ldr	r6, [pc, #1020]	; 16318 <nettle_md5_digest@plt+0x4900>
   15f18:	ldr	r2, [pc, #1020]	; 1631c <nettle_md5_digest@plt+0x4904>
   15f1c:	ldr	r8, [r7]
   15f20:	mov	r5, r0
   15f24:	and	r3, r8, #3
   15f28:	cmp	r3, #1
   15f2c:	ldr	r3, [r6]
   15f30:	ldr	r4, [pc, #1000]	; 16320 <nettle_md5_digest@plt+0x4908>
   15f34:	ldr	r9, [r2]
   15f38:	str	r3, [sp, #180]	; 0xb4
   15f3c:	beq	1617c <nettle_md5_digest@plt+0x4764>
   15f40:	cmp	r9, #0
   15f44:	ldr	r9, [r4]
   15f48:	beq	15f54 <nettle_md5_digest@plt+0x453c>
   15f4c:	cmp	r9, #199	; 0xc7
   15f50:	ble	1618c <nettle_md5_digest@plt+0x4774>
   15f54:	ldr	r1, [r4, #16]
   15f58:	mvn	r0, #-2147483648	; 0x80000000
   15f5c:	bl	19e84 <nettle_md5_digest@plt+0x846c>
   15f60:	cmp	r0, r9
   15f64:	ble	162f0 <nettle_md5_digest@plt+0x48d8>
   15f68:	mov	r2, #1
   15f6c:	tst	r8, #64	; 0x40
   15f70:	str	r2, [sp, #12]
   15f74:	bne	16264 <nettle_md5_digest@plt+0x484c>
   15f78:	tst	r8, #128	; 0x80
   15f7c:	bne	16240 <nettle_md5_digest@plt+0x4828>
   15f80:	tst	r8, #4096	; 0x1000
   15f84:	beq	1620c <nettle_md5_digest@plt+0x47f4>
   15f88:	tst	r8, #262144	; 0x40000
   15f8c:	bne	161ac <nettle_md5_digest@plt+0x4794>
   15f90:	ldr	r3, [r4]
   15f94:	mov	r1, #1
   15f98:	mov	r2, #0
   15f9c:	cmp	r3, #1000	; 0x3e8
   15fa0:	str	r1, [sp, #16]
   15fa4:	str	r2, [sp, #20]
   15fa8:	bge	15fc8 <nettle_md5_digest@plt+0x45b0>
   15fac:	cmp	r3, #10
   15fb0:	movlt	r3, #10
   15fb4:	str	r2, [sp, #16]
   15fb8:	rsb	r2, r3, r3, lsl #5
   15fbc:	add	r3, r3, r2, lsl #2
   15fc0:	lsl	r3, r3, #3
   15fc4:	str	r3, [sp, #20]
   15fc8:	mov	r8, #8
   15fcc:	add	r3, sp, #16
   15fd0:	str	r8, [sp]
   15fd4:	mov	r2, #21
   15fd8:	mov	r1, #1
   15fdc:	ldr	r0, [r5]
   15fe0:	bl	11610 <setsockopt@plt>
   15fe4:	ldr	ip, [r4]
   15fe8:	ldr	r1, [pc, #820]	; 16324 <nettle_md5_digest@plt+0x490c>
   15fec:	cmp	ip, #10
   15ff0:	movlt	ip, #10
   15ff4:	str	r8, [sp]
   15ff8:	umull	r3, r1, r1, ip
   15ffc:	ldr	r0, [r5]
   16000:	add	r3, sp, #16
   16004:	lsr	r1, r1, #6
   16008:	str	r1, [sp, #16]
   1600c:	rsb	lr, r1, r1, lsl #5
   16010:	mov	r2, #20
   16014:	add	lr, r1, lr, lsl #2
   16018:	mov	r1, #1
   1601c:	sub	ip, ip, lr, lsl #3
   16020:	rsb	lr, ip, ip, lsl #5
   16024:	add	ip, ip, lr, lsl #2
   16028:	lsl	ip, ip, #3
   1602c:	str	ip, [sp, #20]
   16030:	bl	11610 <setsockopt@plt>
   16034:	ldr	r3, [r7]
   16038:	cmp	r0, #0
   1603c:	orrne	r3, r3, #2048	; 0x800
   16040:	strne	r3, [r7]
   16044:	ands	r3, r3, #8
   16048:	beq	16138 <nettle_md5_digest@plt+0x4720>
   1604c:	ldr	r3, [r5, #4]
   16050:	cmp	r3, #3
   16054:	beq	16164 <nettle_md5_digest@plt+0x474c>
   16058:	mov	r2, #136	; 0x88
   1605c:	mov	r1, #0
   16060:	ldr	r7, [pc, #704]	; 16328 <nettle_md5_digest@plt+0x4910>
   16064:	add	r0, sp, #44	; 0x2c
   16068:	bl	11850 <memset@plt>
   1606c:	mov	r5, #536870912	; 0x20000000
   16070:	add	r1, sp, #40	; 0x28
   16074:	mov	r2, #0
   16078:	mov	r0, #2
   1607c:	str	r7, [sp, #40]	; 0x28
   16080:	str	r5, [sp, #172]	; 0xac
   16084:	bl	11700 <sigaction@plt>
   16088:	mov	r2, #136	; 0x88
   1608c:	mov	r1, #0
   16090:	add	r0, sp, #44	; 0x2c
   16094:	bl	11850 <memset@plt>
   16098:	add	r1, sp, #40	; 0x28
   1609c:	mov	r2, #0
   160a0:	mov	r0, #14
   160a4:	str	r7, [sp, #40]	; 0x28
   160a8:	str	r5, [sp, #172]	; 0xac
   160ac:	bl	11700 <sigaction@plt>
   160b0:	mov	r2, #136	; 0x88
   160b4:	mov	r1, #0
   160b8:	add	r0, sp, #44	; 0x2c
   160bc:	bl	11850 <memset@plt>
   160c0:	ldr	r3, [pc, #612]	; 1632c <nettle_md5_digest@plt+0x4914>
   160c4:	add	r1, sp, #40	; 0x28
   160c8:	mov	r2, #0
   160cc:	mov	r0, #3
   160d0:	str	r3, [sp, #40]	; 0x28
   160d4:	str	r5, [sp, #172]	; 0xac
   160d8:	bl	11700 <sigaction@plt>
   160dc:	add	r0, sp, #40	; 0x28
   160e0:	bl	11904 <sigemptyset@plt>
   160e4:	add	r1, sp, #40	; 0x28
   160e8:	mov	r2, #0
   160ec:	mov	r0, #2
   160f0:	bl	11640 <sigprocmask@plt>
   160f4:	mov	r1, #0
   160f8:	ldr	r0, [pc, #560]	; 16330 <nettle_md5_digest@plt+0x4918>
   160fc:	bl	1173c <gettimeofday@plt>
   16100:	ldr	r3, [pc, #556]	; 16334 <nettle_md5_digest@plt+0x491c>
   16104:	ldr	r3, [r3, #8]
   16108:	cmp	r3, #0
   1610c:	bne	162ac <nettle_md5_digest@plt+0x4894>
   16110:	mov	r0, #1
   16114:	bl	119c4 <isatty@plt>
   16118:	cmp	r0, #0
   1611c:	bne	16284 <nettle_md5_digest@plt+0x486c>
   16120:	ldr	r2, [sp, #180]	; 0xb4
   16124:	ldr	r3, [r6]
   16128:	cmp	r2, r3
   1612c:	bne	16310 <nettle_md5_digest@plt+0x48f8>
   16130:	add	sp, sp, #188	; 0xbc
   16134:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16138:	ldr	r1, [r4, #32]
   1613c:	cmp	r1, #0
   16140:	ble	1604c <nettle_md5_digest@plt+0x4634>
   16144:	ldr	r2, [pc, #492]	; 16338 <nettle_md5_digest@plt+0x4920>
   16148:	strb	r3, [r2], #1
   1614c:	add	r3, r3, #1
   16150:	cmp	r3, r1
   16154:	bne	16148 <nettle_md5_digest@plt+0x4730>
   16158:	ldr	r3, [r5, #4]
   1615c:	cmp	r3, #3
   16160:	bne	16058 <nettle_md5_digest@plt+0x4640>
   16164:	bl	117c0 <getpid@plt>
   16168:	ldr	r3, [pc, #460]	; 1633c <nettle_md5_digest@plt+0x4924>
   1616c:	rev16	r0, r0
   16170:	uxth	r0, r0
   16174:	str	r0, [r3]
   16178:	b	16058 <nettle_md5_digest@plt+0x4640>
   1617c:	mov	r3, #0
   16180:	cmp	r9, #0
   16184:	str	r3, [r4]
   16188:	beq	15f54 <nettle_md5_digest@plt+0x453c>
   1618c:	ldr	r1, [pc, #428]	; 16340 <nettle_md5_digest@plt+0x4928>
   16190:	mov	r3, #200	; 0xc8
   16194:	ldr	r2, [pc, #424]	; 16344 <nettle_md5_digest@plt+0x492c>
   16198:	ldr	r0, [r1]
   1619c:	mov	r1, #1
   161a0:	bl	118bc <__fprintf_chk@plt>
   161a4:	mov	r0, #2
   161a8:	bl	117cc <exit@plt>
   161ac:	mov	r1, #1
   161b0:	mov	r0, #12
   161b4:	ldr	r8, [pc, #396]	; 16348 <nettle_md5_digest@plt+0x4930>
   161b8:	bl	15510 <nettle_md5_digest@plt+0x3af8>
   161bc:	mov	r2, #4
   161c0:	str	r2, [sp]
   161c4:	mov	r3, r8
   161c8:	mov	r2, #36	; 0x24
   161cc:	mov	r1, #1
   161d0:	ldr	r0, [r5]
   161d4:	bl	11610 <setsockopt@plt>
   161d8:	mov	r1, #0
   161dc:	mov	r9, r0
   161e0:	mov	r0, #12
   161e4:	bl	15510 <nettle_md5_digest@plt+0x3af8>
   161e8:	cmn	r9, #1
   161ec:	bne	15f90 <nettle_md5_digest@plt+0x4578>
   161f0:	ldr	r1, [pc, #328]	; 16340 <nettle_md5_digest@plt+0x4928>
   161f4:	ldr	r3, [r8]
   161f8:	ldr	r2, [pc, #332]	; 1634c <nettle_md5_digest@plt+0x4934>
   161fc:	ldr	r0, [r1]
   16200:	mov	r1, #1
   16204:	bl	118bc <__fprintf_chk@plt>
   16208:	b	15f90 <nettle_md5_digest@plt+0x4578>
   1620c:	mov	r8, #1
   16210:	mov	r3, #4
   16214:	str	r3, [sp]
   16218:	mov	r1, r8
   1621c:	add	r3, sp, #24
   16220:	mov	r2, #29
   16224:	ldr	r0, [r5]
   16228:	str	r8, [sp, #24]
   1622c:	bl	11610 <setsockopt@plt>
   16230:	cmp	r0, #0
   16234:	bne	162d4 <nettle_md5_digest@plt+0x48bc>
   16238:	ldr	r8, [r7]
   1623c:	b	15f88 <nettle_md5_digest@plt+0x4570>
   16240:	mov	r3, #4
   16244:	str	r3, [sp]
   16248:	mov	r2, #5
   1624c:	add	r3, sp, #12
   16250:	mov	r1, #1
   16254:	ldr	r0, [r5]
   16258:	bl	11610 <setsockopt@plt>
   1625c:	ldr	r8, [r7]
   16260:	b	15f80 <nettle_md5_digest@plt+0x4568>
   16264:	mov	r3, #4
   16268:	str	r3, [sp]
   1626c:	mov	r1, r2
   16270:	add	r3, sp, #12
   16274:	ldr	r0, [r5]
   16278:	bl	11610 <setsockopt@plt>
   1627c:	ldr	r8, [r7]
   16280:	b	15f78 <nettle_md5_digest@plt+0x4560>
   16284:	add	r2, sp, #24
   16288:	ldr	r1, [pc, #192]	; 16350 <nettle_md5_digest@plt+0x4938>
   1628c:	mov	r0, #1
   16290:	bl	11730 <ioctl@plt>
   16294:	cmn	r0, #1
   16298:	beq	16120 <nettle_md5_digest@plt+0x4708>
   1629c:	ldrh	r3, [sp, #26]
   162a0:	cmp	r3, #0
   162a4:	strne	r3, [r4, #20]
   162a8:	b	16120 <nettle_md5_digest@plt+0x4708>
   162ac:	mov	ip, #0
   162b0:	mov	r2, ip
   162b4:	mov	r0, ip
   162b8:	add	r1, sp, #24
   162bc:	str	r3, [sp, #32]
   162c0:	str	ip, [sp, #24]
   162c4:	str	ip, [sp, #28]
   162c8:	str	ip, [sp, #36]	; 0x24
   162cc:	bl	115e0 <setitimer@plt>
   162d0:	b	16110 <nettle_md5_digest@plt+0x46f8>
   162d4:	ldr	r3, [pc, #100]	; 16340 <nettle_md5_digest@plt+0x4928>
   162d8:	mov	r1, r8
   162dc:	mov	r2, #61	; 0x3d
   162e0:	ldr	r3, [r3]
   162e4:	ldr	r0, [pc, #104]	; 16354 <nettle_md5_digest@plt+0x493c>
   162e8:	bl	11718 <fwrite@plt>
   162ec:	b	16238 <nettle_md5_digest@plt+0x4820>
   162f0:	ldr	r3, [pc, #72]	; 16340 <nettle_md5_digest@plt+0x4928>
   162f4:	mov	r2, #38	; 0x26
   162f8:	mov	r1, #1
   162fc:	ldr	r3, [r3]
   16300:	ldr	r0, [pc, #80]	; 16358 <nettle_md5_digest@plt+0x4940>
   16304:	bl	11718 <fwrite@plt>
   16308:	mov	r0, #2
   1630c:	bl	117cc <exit@plt>
   16310:	bl	116d0 <__stack_chk_fail@plt>
   16314:	ldrdeq	r1, [r3], -r0
   16318:	andeq	ip, r2, r0, ror #29
   1631c:	andeq	r0, r5, r4, ror fp
   16320:	strdeq	sp, [r2], -ip
   16324:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   16328:			; <UNDEFINED> instruction: 0x000151b4
   1632c:	andeq	r5, r1, r0, lsr #3
   16330:	andeq	r0, r5, r0, lsl #23
   16334:	strdeq	lr, [r2], -r8
   16338:	ldrdeq	r1, [r3], -ip
   1633c:	andeq	r0, r5, r0, lsr #23
   16340:	andeq	sp, r2, r8, ror #7
   16344:	andeq	fp, r1, r8, lsl r4
   16348:	andeq	r0, r5, r0, ror fp
   1634c:	andeq	fp, r1, r0, asr #9
   16350:	andeq	r5, r0, r3, lsl r4
   16354:	andeq	fp, r1, r0, lsl #9
   16358:	andeq	fp, r1, r8, asr r4
   1635c:	ldr	r3, [pc, #84]	; 163b8 <nettle_md5_digest@plt+0x49a0>
   16360:	ldr	ip, [r3, #32]
   16364:	cmp	ip, #8
   16368:	ble	163a8 <nettle_md5_digest@plt+0x4990>
   1636c:	ldr	r3, [pc, #72]	; 163bc <nettle_md5_digest@plt+0x49a4>
   16370:	ldrb	r1, [r0, #8]
   16374:	ldrb	r2, [r3, #16]
   16378:	cmp	r1, r2
   1637c:	bne	163b0 <nettle_md5_digest@plt+0x4998>
   16380:	add	ip, r0, ip
   16384:	add	r3, r3, #17
   16388:	add	r0, r0, #9
   1638c:	b	163a0 <nettle_md5_digest@plt+0x4988>
   16390:	ldrb	r1, [r0], #1
   16394:	ldrb	r2, [r3], #1
   16398:	cmp	r1, r2
   1639c:	bne	163b0 <nettle_md5_digest@plt+0x4998>
   163a0:	cmp	r0, ip
   163a4:	bne	16390 <nettle_md5_digest@plt+0x4978>
   163a8:	mov	r0, #1
   163ac:	bx	lr
   163b0:	mov	r0, #0
   163b4:	bx	lr
   163b8:	strdeq	sp, [r2], -ip
   163bc:	ldrdeq	r1, [r3], -r4
   163c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   163c4:	mov	r9, r3
   163c8:	ldr	r3, [pc, #1560]	; 169e8 <nettle_md5_digest@plt+0x4fd0>
   163cc:	sub	sp, sp, #52	; 0x34
   163d0:	ldr	r8, [pc, #1556]	; 169ec <nettle_md5_digest@plt+0x4fd4>
   163d4:	mov	r4, r0
   163d8:	ldr	fp, [pc, #1552]	; 169f0 <nettle_md5_digest@plt+0x4fd8>
   163dc:	add	r1, r4, r1
   163e0:	ldr	r4, [r3]
   163e4:	ldr	r3, [sp, #100]	; 0x64
   163e8:	ldr	ip, [r8]
   163ec:	ldr	r5, [sp, #92]	; 0x5c
   163f0:	ldr	lr, [fp]
   163f4:	str	r3, [sp, #12]
   163f8:	ldr	r3, [sp, #104]	; 0x68
   163fc:	str	r0, [sp, #20]
   16400:	cmp	r5, #0
   16404:	add	r0, ip, #1
   16408:	str	r1, [sp, #8]
   1640c:	mov	sl, r2
   16410:	str	r0, [r8]
   16414:	str	lr, [sp, #44]	; 0x2c
   16418:	ldr	r5, [sp, #96]	; 0x60
   1641c:	str	r3, [sp, #16]
   16420:	beq	16668 <nettle_md5_digest@plt+0x4c50>
   16424:	cmp	r4, #0
   16428:	bne	164c8 <nettle_md5_digest@plt+0x4ab0>
   1642c:	ldr	r7, [pc, #1472]	; 169f4 <nettle_md5_digest@plt+0x4fdc>
   16430:	ldr	r6, [pc, #1472]	; 169f8 <nettle_md5_digest@plt+0x4fe0>
   16434:	ldr	r2, [pc, #1472]	; 169fc <nettle_md5_digest@plt+0x4fe4>
   16438:	mov	r5, #0
   1643c:	str	ip, [r8]
   16440:	ldr	r3, [r2]
   16444:	add	r3, r3, #1
   16448:	str	r3, [r2]
   1644c:	ldr	r3, [r6]
   16450:	ldr	r2, [pc, #1448]	; 16a00 <nettle_md5_digest@plt+0x4fe8>
   16454:	ldr	r1, [r7, #28]
   16458:	ands	r6, r3, #16
   1645c:	str	r1, [r2, #20]
   16460:	movne	r6, #1
   16464:	bne	164ac <nettle_md5_digest@plt+0x4a94>
   16468:	tst	r3, #1
   1646c:	beq	16710 <nettle_md5_digest@plt+0x4cf8>
   16470:	ldr	r3, [sp, #92]	; 0x5c
   16474:	cmp	r3, #0
   16478:	bne	16844 <nettle_md5_digest@plt+0x4e2c>
   1647c:	ldr	r5, [pc, #1408]	; 16a04 <nettle_md5_digest@plt+0x4fec>
   16480:	mov	r4, r6
   16484:	rsb	r2, r4, #3
   16488:	add	r1, r5, r4
   1648c:	mov	r0, #1
   16490:	bl	118b0 <write@plt>
   16494:	add	r4, r4, r0
   16498:	cmp	r4, #2
   1649c:	movhi	r3, #0
   164a0:	movls	r3, #1
   164a4:	orrs	r3, r3, r0, lsr #31
   164a8:	bne	16484 <nettle_md5_digest@plt+0x4a6c>
   164ac:	ldr	r2, [sp, #44]	; 0x2c
   164b0:	ldr	r3, [fp]
   164b4:	mov	r0, r6
   164b8:	cmp	r2, r3
   164bc:	bne	169e4 <nettle_md5_digest@plt+0x4fcc>
   164c0:	add	sp, sp, #52	; 0x34
   164c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   164c8:	cmp	r2, #15
   164cc:	bls	1683c <nettle_md5_digest@plt+0x4e24>
   164d0:	ldr	r7, [pc, #1308]	; 169f4 <nettle_md5_digest@plt+0x4fdc>
   164d4:	ldr	r3, [sp, #8]
   164d8:	str	sl, [sp, #24]
   164dc:	ldr	r6, [pc, #1300]	; 169f8 <nettle_md5_digest@plt+0x4fe0>
   164e0:	ldr	r0, [r3]
   164e4:	ldr	r1, [r3, #4]
   164e8:	add	r3, sp, #36	; 0x24
   164ec:	mov	r4, r0
   164f0:	stmia	r3!, {r0, r1}
   164f4:	ldr	r3, [sp, #40]	; 0x28
   164f8:	mov	sl, r3
   164fc:	b	16534 <nettle_md5_digest@plt+0x4b1c>
   16500:	ldr	r0, [pc, #1280]	; 16a08 <nettle_md5_digest@plt+0x4ff0>
   16504:	mov	r1, #1
   16508:	ldr	r2, [pc, #1276]	; 16a0c <nettle_md5_digest@plt+0x4ff4>
   1650c:	ldr	r0, [r0]
   16510:	bl	118bc <__fprintf_chk@plt>
   16514:	ldr	r1, [r6]
   16518:	ands	r1, r1, #4096	; 0x1000
   1651c:	bne	16930 <nettle_md5_digest@plt+0x4f18>
   16520:	mov	r0, r5
   16524:	bl	1173c <gettimeofday@plt>
   16528:	ldr	r3, [r6]
   1652c:	orr	r3, r3, #4096	; 0x1000
   16530:	str	r3, [r6]
   16534:	ldrd	r2, [r5]
   16538:	sub	r3, r3, sl
   1653c:	cmp	r3, #0
   16540:	sublt	r2, r2, #1
   16544:	sub	r2, r2, r4
   16548:	str	r3, [r5, #4]
   1654c:	rsb	r1, r2, r2, lsl #5
   16550:	addlt	r3, r3, #999424	; 0xf4000
   16554:	rsb	r1, r1, r1, lsl #6
   16558:	str	r2, [r5]
   1655c:	add	r2, r2, r1, lsl #3
   16560:	addlt	r3, r3, #576	; 0x240
   16564:	strlt	r3, [r5, #4]
   16568:	adds	r3, r3, r2, lsl #6
   1656c:	bmi	16500 <nettle_md5_digest@plt+0x4ae8>
   16570:	ldr	sl, [sp, #24]
   16574:	mov	r4, r3
   16578:	ldr	r3, [sp, #92]	; 0x5c
   1657c:	cmp	r3, #0
   16580:	bne	16924 <nettle_md5_digest@plt+0x4f0c>
   16584:	ldr	r0, [pc, #1156]	; 16a10 <nettle_md5_digest@plt+0x4ff8>
   16588:	ldr	r1, [pc, #1156]	; 16a14 <nettle_md5_digest@plt+0x4ffc>
   1658c:	ldrd	r2, [r0]
   16590:	smlal	r2, r3, r4, r4
   16594:	strd	r2, [sp, #24]
   16598:	ldrd	r2, [r1]
   1659c:	adds	r2, r2, r4
   165a0:	adc	r3, r3, r4, asr #31
   165a4:	strd	r2, [r1]
   165a8:	ldrd	r2, [sp, #24]
   165ac:	ldr	r1, [pc, #1124]	; 16a18 <nettle_md5_digest@plt+0x5000>
   165b0:	strd	r2, [r0]
   165b4:	ldr	r3, [r7, #36]	; 0x24
   165b8:	cmp	r3, r4
   165bc:	ldr	r3, [pc, #1112]	; 16a1c <nettle_md5_digest@plt+0x5004>
   165c0:	strgt	r4, [r7, #36]	; 0x24
   165c4:	ldr	r2, [r3]
   165c8:	cmp	r2, r4
   165cc:	ldr	r2, [r1]
   165d0:	strlt	r4, [r3]
   165d4:	cmp	r2, #0
   165d8:	lsleq	r3, r4, #3
   165dc:	beq	165f0 <nettle_md5_digest@plt+0x4bd8>
   165e0:	add	r3, r2, #7
   165e4:	movge	r3, r2
   165e8:	sub	r3, r4, r3, asr #3
   165ec:	add	r3, r3, r2
   165f0:	ldr	r2, [r6]
   165f4:	str	r3, [r1]
   165f8:	tst	r2, #16384	; 0x4000
   165fc:	beq	166c8 <nettle_md5_digest@plt+0x4cb0>
   16600:	cmp	r3, #0
   16604:	beq	169d0 <nettle_md5_digest@plt+0x4fb8>
   16608:	add	r2, r3, #7
   1660c:	movlt	r3, r2
   16610:	asr	r3, r3, #3
   16614:	ldr	r1, [pc, #1028]	; 16a20 <nettle_md5_digest@plt+0x5008>
   16618:	ldr	r0, [pc, #1028]	; 16a24 <nettle_md5_digest@plt+0x500c>
   1661c:	ldr	ip, [pc, #1028]	; 16a28 <nettle_md5_digest@plt+0x5010>
   16620:	ldr	r1, [r1]
   16624:	ldr	r2, [pc, #1024]	; 16a2c <nettle_md5_digest@plt+0x5014>
   16628:	add	r3, r3, r1
   1662c:	add	r1, r3, #500	; 0x1f4
   16630:	ldr	ip, [ip]
   16634:	smull	lr, r0, r0, r1
   16638:	cmp	r3, r2
   1663c:	movgt	r2, #0
   16640:	movle	r2, #1
   16644:	cmp	ip, #0
   16648:	moveq	r2, #0
   1664c:	asr	r3, r1, #31
   16650:	rsb	r3, r3, r0, asr #6
   16654:	cmp	r2, #0
   16658:	str	r3, [r7]
   1665c:	movne	r3, #200	; 0xc8
   16660:	strne	r3, [r7]
   16664:	b	166c8 <nettle_md5_digest@plt+0x4cb0>
   16668:	ldr	r3, [pc, #960]	; 16a30 <nettle_md5_digest@plt+0x5018>
   1666c:	ldr	r7, [pc, #896]	; 169f4 <nettle_md5_digest@plt+0x4fdc>
   16670:	ldr	r2, [r3]
   16674:	sub	r3, r2, r9
   16678:	uxth	r3, r3
   1667c:	tst	r3, #32768	; 0x8000
   16680:	bne	166b0 <nettle_md5_digest@plt+0x4c98>
   16684:	ldr	r1, [r7, #24]
   16688:	cmp	r3, r1
   1668c:	ldr	r1, [pc, #928]	; 16a34 <nettle_md5_digest@plt+0x501c>
   16690:	addge	r3, r3, #1
   16694:	strge	r3, [r7, #24]
   16698:	ldrh	r0, [r1]
   1669c:	sub	r3, r9, r0
   166a0:	sxth	r3, r3
   166a4:	cmp	r3, #0
   166a8:	ble	1693c <nettle_md5_digest@plt+0x4f24>
   166ac:	strh	r9, [r1]
   166b0:	cmp	r4, #0
   166b4:	beq	166c4 <nettle_md5_digest@plt+0x4cac>
   166b8:	cmp	sl, #15
   166bc:	bhi	164d4 <nettle_md5_digest@plt+0x4abc>
   166c0:	mov	r4, #0
   166c4:	ldr	r6, [pc, #812]	; 169f8 <nettle_md5_digest@plt+0x4fe0>
   166c8:	ldr	r1, [pc, #872]	; 16a38 <nettle_md5_digest@plt+0x5020>
   166cc:	lsr	r0, r9, #5
   166d0:	mov	ip, #1
   166d4:	and	r3, r9, #31
   166d8:	ldr	r2, [r1, r0, lsl #2]
   166dc:	lsl	r3, ip, r3
   166e0:	ands	r5, r2, r3
   166e4:	movne	r5, ip
   166e8:	ldrne	r1, [pc, #844]	; 16a3c <nettle_md5_digest@plt+0x5024>
   166ec:	ldrne	r3, [r8]
   166f0:	orreq	r3, r2, r3
   166f4:	ldrne	r2, [r1]
   166f8:	subne	r3, r3, #1
   166fc:	addne	r2, r2, r5
   16700:	strne	r2, [r1]
   16704:	strne	r3, [r8]
   16708:	streq	r3, [r1, r0, lsl #2]
   1670c:	b	1644c <nettle_md5_digest@plt+0x4a34>
   16710:	tst	r3, #524288	; 0x80000
   16714:	bne	1691c <nettle_md5_digest@plt+0x4f04>
   16718:	ldr	r3, [sp, #12]
   1671c:	mov	r2, sl
   16720:	ldr	r1, [pc, #792]	; 16a40 <nettle_md5_digest@plt+0x5028>
   16724:	mov	r0, #1
   16728:	bl	1188c <__printf_chk@plt>
   1672c:	ldr	r3, [sp, #16]
   16730:	cmp	r3, #0
   16734:	beq	16744 <nettle_md5_digest@plt+0x4d2c>
   16738:	ldr	r0, [sp, #20]
   1673c:	mov	r1, sl
   16740:	blx	r3
   16744:	ldr	r3, [sp, #88]	; 0x58
   16748:	cmp	r3, #0
   1674c:	bge	16878 <nettle_md5_digest@plt+0x4e60>
   16750:	ldr	r3, [r7, #32]
   16754:	add	r3, r3, #7
   16758:	cmp	r3, sl
   1675c:	bge	16950 <nettle_md5_digest@plt+0x4f38>
   16760:	ldr	r3, [pc, #640]	; 169e8 <nettle_md5_digest@plt+0x4fd0>
   16764:	ldr	r3, [r3]
   16768:	cmp	r3, #0
   1676c:	beq	167c4 <nettle_md5_digest@plt+0x4dac>
   16770:	ldr	r3, [pc, #716]	; 16a44 <nettle_md5_digest@plt+0x502c>
   16774:	cmp	r4, r3
   16778:	bgt	16978 <nettle_md5_digest@plt+0x4f60>
   1677c:	ldr	r3, [pc, #708]	; 16a48 <nettle_md5_digest@plt+0x5030>
   16780:	cmp	r4, r3
   16784:	bgt	16998 <nettle_md5_digest@plt+0x4f80>
   16788:	cmp	r4, #1000	; 0x3e8
   1678c:	blt	16960 <nettle_md5_digest@plt+0x4f48>
   16790:	ldr	r2, [pc, #652]	; 16a24 <nettle_md5_digest@plt+0x500c>
   16794:	add	r3, r4, #5
   16798:	ldr	ip, [pc, #684]	; 16a4c <nettle_md5_digest@plt+0x5034>
   1679c:	umull	r1, r2, r2, r3
   167a0:	ldr	r1, [pc, #680]	; 16a50 <nettle_md5_digest@plt+0x5038>
   167a4:	lsr	r2, r2, #6
   167a8:	rsb	r0, r2, r2, lsl #5
   167ac:	add	r0, r2, r0, lsl #2
   167b0:	sub	r3, r3, r0, lsl #3
   167b4:	mov	r0, #1
   167b8:	umull	ip, r3, ip, r3
   167bc:	lsr	r3, r3, #3
   167c0:	bl	1188c <__printf_chk@plt>
   167c4:	cmp	r5, #0
   167c8:	bne	1688c <nettle_md5_digest@plt+0x4e74>
   167cc:	ldr	r3, [sp, #92]	; 0x5c
   167d0:	cmp	r3, #0
   167d4:	bne	1689c <nettle_md5_digest@plt+0x4e84>
   167d8:	ldr	lr, [r7, #32]
   167dc:	ldr	r3, [sp, #8]
   167e0:	cmp	lr, #8
   167e4:	add	r4, r3, #8
   167e8:	ble	164ac <nettle_md5_digest@plt+0x4a94>
   167ec:	ldr	r0, [pc, #608]	; 16a54 <nettle_md5_digest@plt+0x503c>
   167f0:	ldrb	ip, [r3, #8]
   167f4:	ldrb	r3, [r0, #16]
   167f8:	cmp	r3, ip
   167fc:	bne	168ac <nettle_md5_digest@plt+0x4e94>
   16800:	ldr	r3, [sp, #8]
   16804:	sub	lr, lr, #1
   16808:	add	lr, r3, lr
   1680c:	add	r0, r0, #17
   16810:	rsb	r5, r3, #1
   16814:	mov	r1, r4
   16818:	b	1682c <nettle_md5_digest@plt+0x4e14>
   1681c:	ldrb	ip, [r1, #1]!
   16820:	ldrb	r3, [r0], #1
   16824:	cmp	ip, r3
   16828:	bne	168b0 <nettle_md5_digest@plt+0x4e98>
   1682c:	cmp	lr, r1
   16830:	add	r2, r5, r1
   16834:	bne	1681c <nettle_md5_digest@plt+0x4e04>
   16838:	b	164ac <nettle_md5_digest@plt+0x4a94>
   1683c:	mov	r4, #0
   16840:	b	1642c <nettle_md5_digest@plt+0x4a14>
   16844:	ldr	r5, [pc, #524]	; 16a58 <nettle_md5_digest@plt+0x5040>
   16848:	mov	r4, r6
   1684c:	rsb	r2, r4, #2
   16850:	add	r1, r5, r4
   16854:	mov	r0, #1
   16858:	bl	118b0 <write@plt>
   1685c:	add	r4, r4, r0
   16860:	cmp	r4, #1
   16864:	movhi	r3, #0
   16868:	movls	r3, #1
   1686c:	orrs	r3, r3, r0, lsr #31
   16870:	bne	1684c <nettle_md5_digest@plt+0x4e34>
   16874:	b	164ac <nettle_md5_digest@plt+0x4a94>
   16878:	mov	r2, r3
   1687c:	ldr	r1, [pc, #472]	; 16a5c <nettle_md5_digest@plt+0x5044>
   16880:	mov	r0, #1
   16884:	bl	1188c <__printf_chk@plt>
   16888:	b	16750 <nettle_md5_digest@plt+0x4d38>
   1688c:	ldr	r1, [pc, #460]	; 16a60 <nettle_md5_digest@plt+0x5048>
   16890:	mov	r0, #1
   16894:	bl	1188c <__printf_chk@plt>
   16898:	b	167cc <nettle_md5_digest@plt+0x4db4>
   1689c:	ldr	r1, [pc, #448]	; 16a64 <nettle_md5_digest@plt+0x504c>
   168a0:	mov	r0, #1
   168a4:	bl	1188c <__printf_chk@plt>
   168a8:	b	167d8 <nettle_md5_digest@plt+0x4dc0>
   168ac:	mov	r2, #8
   168b0:	str	ip, [sp]
   168b4:	ldr	r1, [pc, #428]	; 16a68 <nettle_md5_digest@plt+0x5050>
   168b8:	mov	r0, #1
   168bc:	bl	1188c <__printf_chk@plt>
   168c0:	ldr	r3, [r7, #32]
   168c4:	cmp	r3, #8
   168c8:	ble	164ac <nettle_md5_digest@plt+0x4a94>
   168cc:	ldr	r9, [pc, #408]	; 16a6c <nettle_md5_digest@plt+0x5054>
   168d0:	ldr	r8, [pc, #408]	; 16a70 <nettle_md5_digest@plt+0x5058>
   168d4:	mov	r5, #8
   168d8:	b	168fc <nettle_md5_digest@plt+0x4ee4>
   168dc:	ldrb	r2, [r4], #1
   168e0:	mov	r1, r8
   168e4:	mov	r0, #1
   168e8:	bl	1188c <__printf_chk@plt>
   168ec:	ldr	r3, [r7, #32]
   168f0:	add	r5, r5, #1
   168f4:	cmp	r3, r5
   168f8:	ble	164ac <nettle_md5_digest@plt+0x4a94>
   168fc:	and	r3, r5, #31
   16900:	cmp	r3, #8
   16904:	bne	168dc <nettle_md5_digest@plt+0x4ec4>
   16908:	mov	r2, r5
   1690c:	mov	r1, r9
   16910:	mov	r0, #1
   16914:	bl	1188c <__printf_chk@plt>
   16918:	b	168dc <nettle_md5_digest@plt+0x4ec4>
   1691c:	bl	15304 <nettle_md5_digest@plt+0x38ec>
   16920:	b	16718 <nettle_md5_digest@plt+0x4d00>
   16924:	ldr	ip, [r8]
   16928:	sub	ip, ip, #1
   1692c:	b	16434 <nettle_md5_digest@plt+0x4a1c>
   16930:	ldr	sl, [sp, #24]
   16934:	mov	r4, #0
   16938:	b	16578 <nettle_md5_digest@plt+0x4b60>
   1693c:	uxth	r2, r2
   16940:	sub	r2, r2, r0
   16944:	cmp	r2, #32768	; 0x8000
   16948:	blt	166b0 <nettle_md5_digest@plt+0x4c98>
   1694c:	b	166ac <nettle_md5_digest@plt+0x4c94>
   16950:	ldr	r0, [pc, #284]	; 16a74 <nettle_md5_digest@plt+0x505c>
   16954:	bl	11760 <puts@plt>
   16958:	mov	r6, #1
   1695c:	b	164ac <nettle_md5_digest@plt+0x4a94>
   16960:	mov	r3, r4
   16964:	mov	r2, #0
   16968:	ldr	r1, [pc, #264]	; 16a78 <nettle_md5_digest@plt+0x5060>
   1696c:	mov	r0, #1
   16970:	bl	1188c <__printf_chk@plt>
   16974:	b	167c4 <nettle_md5_digest@plt+0x4dac>
   16978:	ldr	r2, [pc, #164]	; 16a24 <nettle_md5_digest@plt+0x500c>
   1697c:	add	r4, r4, #500	; 0x1f4
   16980:	ldr	r1, [pc, #244]	; 16a7c <nettle_md5_digest@plt+0x5064>
   16984:	umull	r3, r2, r2, r4
   16988:	mov	r0, #1
   1698c:	lsr	r2, r2, #6
   16990:	bl	1188c <__printf_chk@plt>
   16994:	b	167c4 <nettle_md5_digest@plt+0x4dac>
   16998:	ldr	r2, [pc, #132]	; 16a24 <nettle_md5_digest@plt+0x500c>
   1699c:	add	r3, r4, #50	; 0x32
   169a0:	ldr	ip, [pc, #216]	; 16a80 <nettle_md5_digest@plt+0x5068>
   169a4:	umull	r1, r2, r2, r3
   169a8:	ldr	r1, [pc, #212]	; 16a84 <nettle_md5_digest@plt+0x506c>
   169ac:	lsr	r2, r2, #6
   169b0:	rsb	r0, r2, r2, lsl #5
   169b4:	add	r0, r2, r0, lsl #2
   169b8:	sub	r3, r3, r0, lsl #3
   169bc:	mov	r0, #1
   169c0:	umull	ip, r3, ip, r3
   169c4:	lsr	r3, r3, #5
   169c8:	bl	1188c <__printf_chk@plt>
   169cc:	b	167c4 <nettle_md5_digest@plt+0x4dac>
   169d0:	ldr	r3, [r7]
   169d4:	rsb	r2, r3, r3, lsl #5
   169d8:	add	r3, r3, r2, lsl #2
   169dc:	lsl	r3, r3, #3
   169e0:	b	16614 <nettle_md5_digest@plt+0x4bfc>
   169e4:	bl	116d0 <__stack_chk_fail@plt>
   169e8:	andeq	r1, r3, ip, asr #11
   169ec:	andeq	r0, r5, r4, lsr #23
   169f0:	andeq	ip, r2, r0, ror #29
   169f4:	strdeq	sp, [r2], -ip
   169f8:	ldrdeq	r1, [r3], -r0
   169fc:	ldrdeq	r0, [r5], -r8
   16a00:	strdeq	lr, [r2], -r8
   16a04:	andeq	fp, r1, r4, lsr #10
   16a08:	andeq	sp, r2, r8, ror #7
   16a0c:	andeq	fp, r1, r0, ror #9
   16a10:	andeq	r0, r5, r8, lsr #23
   16a14:	andeq	r1, r3, r0, asr #11
   16a18:	andeq	r0, r5, ip, lsl #23
   16a1c:	ldrdeq	r0, [r5], -ip
   16a20:	muleq	r5, ip, fp
   16a24:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   16a28:	andeq	r0, r5, r4, ror fp
   16a2c:	andeq	r0, r3, fp, asr #22
   16a30:	andeq	r0, r5, r8, ror #22
   16a34:	ldrdeq	r0, [r5], -r4
   16a38:	andeq	pc, r2, r0, asr #11
   16a3c:			; <UNDEFINED> instruction: 0x0002f5b8
   16a40:	andeq	fp, r1, ip, lsr #10
   16a44:	andeq	r8, r1, sp, ror #12
   16a48:	andeq	r2, r0, sl, lsl #14
   16a4c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   16a50:	andeq	fp, r1, ip, ror #10
   16a54:	ldrdeq	r1, [r3], -r4
   16a58:	andeq	fp, r1, r8, lsr #10
   16a5c:	andeq	fp, r1, r0, asr #10
   16a60:	muleq	r1, r4, r5
   16a64:	muleq	r1, ip, r5
   16a68:			; <UNDEFINED> instruction: 0x0001b5b0
   16a6c:	andeq	fp, r1, r4, ror #11
   16a70:	andeq	fp, r1, ip, ror #11
   16a74:	andeq	fp, r1, ip, asr #20
   16a78:	andeq	fp, r1, r0, lsl #11
   16a7c:	andeq	fp, r1, r8, asr #10
   16a80:	mvnpl	r8, pc, lsl r5
   16a84:	andeq	fp, r1, r8, asr r5
   16a88:	ldr	r1, [pc, #1208]	; 16f48 <nettle_md5_digest@plt+0x5530>
   16a8c:	ldr	r3, [pc, #1208]	; 16f4c <nettle_md5_digest@plt+0x5534>
   16a90:	push	{r7, fp, lr}
   16a94:	sub	sp, sp, #68	; 0x44
   16a98:	ldr	r0, [r3, #4]
   16a9c:	ldr	r2, [r1, #4]
   16aa0:	ldr	ip, [r1]
   16aa4:	ldr	r6, [pc, #1188]	; 16f50 <nettle_md5_digest@plt+0x5538>
   16aa8:	subs	r2, r2, r0
   16aac:	ldr	r3, [r3]
   16ab0:	submi	ip, ip, #1
   16ab4:	str	r2, [sp, #24]
   16ab8:	addmi	r2, r2, #999424	; 0xf4000
   16abc:	addmi	r2, r2, #576	; 0x240
   16ac0:	sub	r3, ip, r3
   16ac4:	ldr	r1, [r6]
   16ac8:	mov	r0, #10
   16acc:	strmi	r2, [sp, #24]
   16ad0:	str	r3, [sp, #28]
   16ad4:	bl	11958 <putc@plt>
   16ad8:	ldr	r0, [r6]
   16adc:	bl	11628 <fflush@plt>
   16ae0:	ldr	r3, [pc, #1132]	; 16f54 <nettle_md5_digest@plt+0x553c>
   16ae4:	ldr	r8, [pc, #1132]	; 16f58 <nettle_md5_digest@plt+0x5540>
   16ae8:	ldr	r7, [pc, #1132]	; 16f5c <nettle_md5_digest@plt+0x5544>
   16aec:	ldr	r2, [r3]
   16af0:	ldr	r1, [pc, #1128]	; 16f60 <nettle_md5_digest@plt+0x5548>
   16af4:	mov	r0, #1
   16af8:	ldr	r5, [pc, #1124]	; 16f64 <nettle_md5_digest@plt+0x554c>
   16afc:	bl	1188c <__printf_chk@plt>
   16b00:	ldr	r2, [r8]
   16b04:	ldr	r1, [pc, #1116]	; 16f68 <nettle_md5_digest@plt+0x5550>
   16b08:	mov	r0, #1
   16b0c:	bl	1188c <__printf_chk@plt>
   16b10:	ldr	r2, [r7]
   16b14:	ldr	r1, [pc, #1104]	; 16f6c <nettle_md5_digest@plt+0x5554>
   16b18:	mov	r0, #1
   16b1c:	bl	1188c <__printf_chk@plt>
   16b20:	ldr	r2, [r5]
   16b24:	cmp	r2, #0
   16b28:	bne	16e24 <nettle_md5_digest@plt+0x540c>
   16b2c:	ldr	r3, [pc, #1084]	; 16f70 <nettle_md5_digest@plt+0x5558>
   16b30:	ldr	r2, [r3]
   16b34:	cmp	r2, #0
   16b38:	bne	16e14 <nettle_md5_digest@plt+0x53fc>
   16b3c:	ldr	r3, [pc, #1072]	; 16f74 <nettle_md5_digest@plt+0x555c>
   16b40:	ldr	r2, [r3]
   16b44:	cmp	r2, #0
   16b48:	bne	16e34 <nettle_md5_digest@plt+0x541c>
   16b4c:	ldr	r3, [r8]
   16b50:	cmp	r3, #0
   16b54:	bne	16d94 <nettle_md5_digest@plt+0x537c>
   16b58:	ldr	r1, [r6]
   16b5c:	mov	r0, #10
   16b60:	bl	11958 <putc@plt>
   16b64:	ldr	r4, [r7]
   16b68:	cmp	r4, #0
   16b6c:	bne	16bc4 <nettle_md5_digest@plt+0x51ac>
   16b70:	ldr	r4, [pc, #1024]	; 16f78 <nettle_md5_digest@plt+0x5560>
   16b74:	ldr	r3, [r4, #24]
   16b78:	cmp	r3, #1
   16b7c:	bgt	16e58 <nettle_md5_digest@plt+0x5440>
   16b80:	ldr	r1, [r6]
   16b84:	mov	r0, #10
   16b88:	bl	11958 <putc@plt>
   16b8c:	ldr	r3, [r7]
   16b90:	cmp	r3, #0
   16b94:	moveq	r0, #1
   16b98:	beq	16bc0 <nettle_md5_digest@plt+0x51a8>
   16b9c:	ldr	r2, [pc, #984]	; 16f7c <nettle_md5_digest@plt+0x5564>
   16ba0:	ldr	r0, [r2, #8]
   16ba4:	cmp	r0, #0
   16ba8:	beq	16bc0 <nettle_md5_digest@plt+0x51a8>
   16bac:	ldr	r2, [pc, #972]	; 16f80 <nettle_md5_digest@plt+0x5568>
   16bb0:	ldr	r0, [r2]
   16bb4:	cmp	r3, r0
   16bb8:	movge	r0, #0
   16bbc:	movlt	r0, #1
   16bc0:	bl	117cc <exit@plt>
   16bc4:	ldr	r3, [pc, #952]	; 16f84 <nettle_md5_digest@plt+0x556c>
   16bc8:	ldr	r3, [r3]
   16bcc:	cmp	r3, #0
   16bd0:	beq	16e44 <nettle_md5_digest@plt+0x542c>
   16bd4:	ldr	r3, [r5]
   16bd8:	ldr	r9, [pc, #936]	; 16f88 <nettle_md5_digest@plt+0x5570>
   16bdc:	add	r4, r4, r3
   16be0:	mov	r2, r4
   16be4:	asr	r3, r4, #31
   16be8:	ldrd	r0, [r9]
   16bec:	strd	r2, [sp, #40]	; 0x28
   16bf0:	bl	1a0c4 <nettle_md5_digest@plt+0x86ac>
   16bf4:	ldr	r4, [pc, #912]	; 16f8c <nettle_md5_digest@plt+0x5574>
   16bf8:	ldrd	r2, [sp, #40]	; 0x28
   16bfc:	mov	sl, r1
   16c00:	mov	r5, r0
   16c04:	str	r0, [r9]
   16c08:	str	sl, [r9, #4]
   16c0c:	str	r0, [sp, #56]	; 0x38
   16c10:	str	r1, [sp, #60]	; 0x3c
   16c14:	ldrd	r0, [r4]
   16c18:	bl	1a0c4 <nettle_md5_digest@plt+0x86ac>
   16c1c:	umull	r2, r3, r5, r5
   16c20:	mul	ip, sl, r5
   16c24:	add	r3, r3, ip, lsl #1
   16c28:	subs	r9, r0, r2
   16c2c:	sbc	sl, r1, r3
   16c30:	subs	r3, r9, #1
   16c34:	str	r3, [sp, #32]
   16c38:	sbc	r3, sl, #0
   16c3c:	str	r3, [sp, #36]	; 0x24
   16c40:	mov	lr, r1
   16c44:	str	r0, [r4]
   16c48:	ldrd	r0, [sp, #32]
   16c4c:	mvn	r3, #-2147483648	; 0x80000000
   16c50:	mvn	r2, #2
   16c54:	cmp	r1, r3
   16c58:	cmpeq	r0, r2
   16c5c:	str	lr, [r4, #4]
   16c60:	bhi	16f34 <nettle_md5_digest@plt+0x551c>
   16c64:	mov	r4, r9
   16c68:	mov	r5, sl
   16c6c:	ldr	fp, [sp, #24]
   16c70:	b	16c7c <nettle_md5_digest@plt+0x5264>
   16c74:	mov	r4, r2
   16c78:	mov	r5, r3
   16c7c:	mov	r2, r4
   16c80:	mov	r3, r5
   16c84:	mov	r0, r9
   16c88:	mov	r1, sl
   16c8c:	bl	1a0c4 <nettle_md5_digest@plt+0x86ac>
   16c90:	adds	r0, r0, r4
   16c94:	adc	r1, r1, r5
   16c98:	lsr	r2, r0, #1
   16c9c:	orr	r2, r2, r1, lsl #31
   16ca0:	asr	r3, r1, #1
   16ca4:	cmp	r2, r4
   16ca8:	sbcs	r1, r3, r5
   16cac:	blt	16c74 <nettle_md5_digest@plt+0x525c>
   16cb0:	strd	r2, [sp, #32]
   16cb4:	str	fp, [sp, #24]
   16cb8:	ldr	r4, [pc, #696]	; 16f78 <nettle_md5_digest@plt+0x5560>
   16cbc:	ldr	r3, [pc, #716]	; 16f90 <nettle_md5_digest@plt+0x5578>
   16cc0:	mov	r1, #1000	; 0x3e8
   16cc4:	ldr	r5, [r4, #36]	; 0x24
   16cc8:	ldr	r9, [r3]
   16ccc:	mov	r0, r5
   16cd0:	bl	1a0a4 <nettle_md5_digest@plt+0x868c>
   16cd4:	ldrd	sl, [sp, #32]
   16cd8:	ldr	r3, [pc, #692]	; 16f94 <nettle_md5_digest@plt+0x557c>
   16cdc:	asr	lr, r9, #31
   16ce0:	mov	r2, sl
   16ce4:	asr	ip, sl, #31
   16ce8:	smull	sl, fp, r2, r3
   16cec:	rsb	sl, ip, fp, asr #6
   16cf0:	ldr	fp, [sp, #60]	; 0x3c
   16cf4:	str	sl, [sp, #16]
   16cf8:	str	r1, [sp, #40]	; 0x28
   16cfc:	smull	r0, r1, r9, r3
   16d00:	smull	r2, r3, r5, r3
   16d04:	ldr	r0, [sp, #56]	; 0x38
   16d08:	rsb	lr, lr, r1, asr #6
   16d0c:	mov	r1, #1000	; 0x3e8
   16d10:	strd	r2, [sp, #48]	; 0x30
   16d14:	mul	r3, r1, lr
   16d18:	mul	r1, r1, sl
   16d1c:	ldr	r2, [sp, #32]
   16d20:	sub	r9, r9, r3
   16d24:	sub	ip, r2, r1
   16d28:	str	ip, [sp, #20]
   16d2c:	ldr	ip, [sp, #52]	; 0x34
   16d30:	asr	r5, r5, #31
   16d34:	mov	r1, fp
   16d38:	mov	r2, #1000	; 0x3e8
   16d3c:	mov	r3, #0
   16d40:	rsb	r5, r5, ip, asr #6
   16d44:	str	lr, [sp, #8]
   16d48:	str	r9, [sp, #12]
   16d4c:	bl	1a0c4 <nettle_md5_digest@plt+0x86ac>
   16d50:	ldr	r0, [sp, #56]	; 0x38
   16d54:	mov	r3, #0
   16d58:	mov	r1, fp
   16d5c:	str	r2, [sp, #4]
   16d60:	mov	r2, #1000	; 0x3e8
   16d64:	bl	1a0c4 <nettle_md5_digest@plt+0x86ac>
   16d68:	mov	r2, r5
   16d6c:	ldr	r3, [sp, #40]	; 0x28
   16d70:	ldr	r1, [pc, #544]	; 16f98 <nettle_md5_digest@plt+0x5580>
   16d74:	str	r0, [sp]
   16d78:	mov	r0, #1
   16d7c:	bl	1188c <__printf_chk@plt>
   16d80:	ldr	r3, [r4, #24]
   16d84:	cmp	r3, #1
   16d88:	ldrgt	r2, [pc, #524]	; 16f9c <nettle_md5_digest@plt+0x5584>
   16d8c:	ble	16e68 <nettle_md5_digest@plt+0x5450>
   16d90:	b	16e5c <nettle_md5_digest@plt+0x5444>
   16d94:	ldr	r1, [pc, #516]	; 16fa0 <nettle_md5_digest@plt+0x5588>
   16d98:	mov	r0, #6
   16d9c:	bl	118f8 <setlocale@plt>
   16da0:	ldr	r2, [r8]
   16da4:	ldr	r3, [r7]
   16da8:	vldr	d5, [pc, #400]	; 16f40 <nettle_md5_digest@plt+0x5528>
   16dac:	sub	r3, r2, r3
   16db0:	vmov	s15, r2
   16db4:	vmov	s14, r3
   16db8:	ldr	r1, [pc, #484]	; 16fa4 <nettle_md5_digest@plt+0x558c>
   16dbc:	mov	r0, #1
   16dc0:	vcvt.f64.s32	d6, s15
   16dc4:	vcvt.f64.s32	d7, s14
   16dc8:	ldr	sl, [pc, #452]	; 16f94 <nettle_md5_digest@plt+0x557c>
   16dcc:	vmul.f64	d7, d7, d5
   16dd0:	vdiv.f64	d5, d7, d6
   16dd4:	vcvt.f32.f64	s10, d5
   16dd8:	vcvt.f64.f32	d7, s10
   16ddc:	vmov	r2, r3, d7
   16de0:	bl	1188c <__printf_chk@plt>
   16de4:	ldr	r3, [sp, #28]
   16de8:	ldr	r1, [sp, #24]
   16dec:	mov	r2, #1000	; 0x3e8
   16df0:	mov	r0, #1
   16df4:	mla	r2, r2, r3, r1
   16df8:	ldr	r1, [pc, #424]	; 16fa8 <nettle_md5_digest@plt+0x5590>
   16dfc:	add	r2, r2, #500	; 0x1f4
   16e00:	smull	sl, fp, r2, sl
   16e04:	asr	r2, r2, #31
   16e08:	rsb	r2, r2, fp, asr #6
   16e0c:	bl	1188c <__printf_chk@plt>
   16e10:	b	16b58 <nettle_md5_digest@plt+0x5140>
   16e14:	ldr	r1, [pc, #400]	; 16fac <nettle_md5_digest@plt+0x5594>
   16e18:	mov	r0, #1
   16e1c:	bl	1188c <__printf_chk@plt>
   16e20:	b	16b3c <nettle_md5_digest@plt+0x5124>
   16e24:	ldr	r1, [pc, #388]	; 16fb0 <nettle_md5_digest@plt+0x5598>
   16e28:	mov	r0, #1
   16e2c:	bl	1188c <__printf_chk@plt>
   16e30:	b	16b2c <nettle_md5_digest@plt+0x5114>
   16e34:	ldr	r1, [pc, #376]	; 16fb4 <nettle_md5_digest@plt+0x559c>
   16e38:	mov	r0, #1
   16e3c:	bl	1188c <__printf_chk@plt>
   16e40:	b	16b4c <nettle_md5_digest@plt+0x5134>
   16e44:	ldr	r4, [pc, #300]	; 16f78 <nettle_md5_digest@plt+0x5560>
   16e48:	ldr	r3, [r4, #24]
   16e4c:	cmp	r3, #1
   16e50:	ldrle	r5, [pc, #352]	; 16fb8 <nettle_md5_digest@plt+0x55a0>
   16e54:	ble	16e78 <nettle_md5_digest@plt+0x5460>
   16e58:	ldr	r2, [pc, #344]	; 16fb8 <nettle_md5_digest@plt+0x55a0>
   16e5c:	ldr	r1, [pc, #344]	; 16fbc <nettle_md5_digest@plt+0x55a4>
   16e60:	mov	r0, #1
   16e64:	bl	1188c <__printf_chk@plt>
   16e68:	ldr	r3, [r7]
   16e6c:	cmp	r3, #0
   16e70:	beq	16b80 <nettle_md5_digest@plt+0x5168>
   16e74:	ldr	r5, [pc, #288]	; 16f9c <nettle_md5_digest@plt+0x5584>
   16e78:	ldr	r3, [r4]
   16e7c:	cmp	r3, #0
   16e80:	beq	16e98 <nettle_md5_digest@plt+0x5480>
   16e84:	ldr	r3, [pc, #308]	; 16fc0 <nettle_md5_digest@plt+0x55a8>
   16e88:	ldr	r2, [pc, #308]	; 16fc4 <nettle_md5_digest@plt+0x55ac>
   16e8c:	ldr	r3, [r3]
   16e90:	tst	r2, r3
   16e94:	beq	16b80 <nettle_md5_digest@plt+0x5168>
   16e98:	ldr	r2, [r8]
   16e9c:	cmp	r2, #1
   16ea0:	ble	16b80 <nettle_md5_digest@plt+0x5168>
   16ea4:	ldr	r0, [sp, #24]
   16ea8:	ldr	ip, [pc, #280]	; 16fc8 <nettle_md5_digest@plt+0x55b0>
   16eac:	ldr	lr, [sp, #28]
   16eb0:	sub	r2, r2, #1
   16eb4:	asr	r1, r0, #31
   16eb8:	smlal	r0, r1, ip, lr
   16ebc:	ldr	fp, [pc, #208]	; 16f94 <nettle_md5_digest@plt+0x557c>
   16ec0:	asr	r3, r2, #31
   16ec4:	bl	1a0c4 <nettle_md5_digest@plt+0x86ac>
   16ec8:	ldr	r2, [pc, #252]	; 16fcc <nettle_md5_digest@plt+0x55b4>
   16ecc:	mov	r1, #1000	; 0x3e8
   16ed0:	ldr	r4, [r2]
   16ed4:	cmp	r4, #0
   16ed8:	smull	r8, r9, r0, fp
   16edc:	asr	r3, r0, #31
   16ee0:	mov	sl, r0
   16ee4:	add	r0, r4, #7
   16ee8:	movge	r0, r4
   16eec:	rsb	r8, r3, r9, asr #6
   16ef0:	asr	r0, r0, #3
   16ef4:	bl	1a0a4 <nettle_md5_digest@plt+0x868c>
   16ef8:	smull	r2, r3, r4, fp
   16efc:	asr	r4, r4, #31
   16f00:	rsb	r4, r4, r3, asr #9
   16f04:	mov	r0, sl
   16f08:	str	r4, [sp, #4]
   16f0c:	str	r1, [sp, #8]
   16f10:	mov	r1, #1000	; 0x3e8
   16f14:	bl	1a0a4 <nettle_md5_digest@plt+0x868c>
   16f18:	mov	r3, r8
   16f1c:	mov	r2, r5
   16f20:	mov	r0, #1
   16f24:	str	r1, [sp]
   16f28:	ldr	r1, [pc, #160]	; 16fd0 <nettle_md5_digest@plt+0x55b8>
   16f2c:	bl	1188c <__printf_chk@plt>
   16f30:	b	16b80 <nettle_md5_digest@plt+0x5168>
   16f34:	str	r9, [sp, #32]
   16f38:	str	sl, [sp, #36]	; 0x24
   16f3c:	b	16cb8 <nettle_md5_digest@plt+0x52a0>
   16f40:	andeq	r0, r0, r0
   16f44:	subsmi	r0, r9, r0
   16f48:	andeq	r0, r5, r8, ror fp
   16f4c:	andeq	r0, r5, r0, lsl #23
   16f50:	andeq	sp, r2, ip, ror #7
   16f54:	muleq	r5, r4, fp
   16f58:	andeq	r0, r5, r8, ror #22
   16f5c:	andeq	r0, r5, r4, lsr #23
   16f60:	strdeq	fp, [r1], -r4
   16f64:			; <UNDEFINED> instruction: 0x0002f5b8
   16f68:	andeq	fp, r1, r0, lsl r6
   16f6c:	andeq	fp, r1, ip, lsr #12
   16f70:	ldrdeq	r0, [r5], -r8
   16f74:	muleq	r5, r8, fp
   16f78:	strdeq	sp, [r2], -ip
   16f7c:	strdeq	lr, [r2], -r8
   16f80:	andeq	r0, r5, ip, ror #22
   16f84:	andeq	r1, r3, ip, asr #11
   16f88:	andeq	r1, r3, r0, asr #11
   16f8c:	andeq	r0, r5, r8, lsr #23
   16f90:	ldrdeq	r0, [r5], -ip
   16f94:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   16f98:	muleq	r1, r8, r6
   16f9c:	strdeq	fp, [r1], -r0
   16fa0:	andeq	sl, r1, r0, lsr #18
   16fa4:	andeq	fp, r1, r4, ror r6
   16fa8:	andeq	fp, r1, r8, lsl #13
   16fac:	andeq	fp, r1, r0, asr r6
   16fb0:	andeq	fp, r1, ip, lsr r6
   16fb4:	andeq	fp, r1, r4, ror #12
   16fb8:	andeq	fp, r1, r0, lsl #27
   16fbc:	ldrdeq	fp, [r1], -ip
   16fc0:	ldrdeq	r1, [r3], -r0
   16fc4:	andeq	r4, r0, r1
   16fc8:	andeq	r4, pc, r0, asr #4
   16fcc:	andeq	r0, r5, ip, lsl #23
   16fd0:	andeq	fp, r1, r8, ror #13
   16fd4:	ldr	r2, [pc, #384]	; 1715c <nettle_md5_digest@plt+0x5744>
   16fd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16fdc:	sub	sp, sp, #36	; 0x24
   16fe0:	ldr	r4, [r2]
   16fe4:	ldr	r3, [pc, #372]	; 17160 <nettle_md5_digest@plt+0x5748>
   16fe8:	ldr	r6, [pc, #372]	; 17164 <nettle_md5_digest@plt+0x574c>
   16fec:	mov	r2, #0
   16ff0:	cmp	r4, r2
   16ff4:	str	r2, [r3]
   16ff8:	ldr	r7, [r6]
   16ffc:	moveq	r0, r4
   17000:	beq	1701c <nettle_md5_digest@plt+0x5604>
   17004:	sub	r0, r4, r7
   17008:	mov	r1, #100	; 0x64
   1700c:	mov	r2, r4
   17010:	asr	r3, r4, #31
   17014:	smull	r0, r1, r0, r1
   17018:	bl	1a0c4 <nettle_md5_digest@plt+0x86ac>
   1701c:	ldr	r5, [pc, #324]	; 17168 <nettle_md5_digest@plt+0x5750>
   17020:	str	r0, [sp, #4]
   17024:	ldr	r2, [pc, #320]	; 1716c <nettle_md5_digest@plt+0x5754>
   17028:	str	r4, [sp]
   1702c:	mov	r3, r7
   17030:	ldr	r0, [r5]
   17034:	mov	r1, #1
   17038:	bl	118bc <__fprintf_chk@plt>
   1703c:	ldr	r2, [r6]
   17040:	cmp	r2, #0
   17044:	beq	17154 <nettle_md5_digest@plt+0x573c>
   17048:	ldr	r3, [pc, #288]	; 17170 <nettle_md5_digest@plt+0x5758>
   1704c:	ldr	r4, [r5]
   17050:	ldr	r3, [r3]
   17054:	cmp	r3, #0
   17058:	bne	17070 <nettle_md5_digest@plt+0x5658>
   1705c:	mov	r1, r4
   17060:	mov	r0, #10
   17064:	add	sp, sp, #36	; 0x24
   17068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1706c:	b	11928 <fputc@plt>
   17070:	ldr	r3, [pc, #252]	; 17174 <nettle_md5_digest@plt+0x575c>
   17074:	ldr	r1, [pc, #252]	; 17178 <nettle_md5_digest@plt+0x5760>
   17078:	ldr	r3, [r3]
   1707c:	ldrd	r0, [r1]
   17080:	add	r2, r2, r3
   17084:	asr	r3, r2, #31
   17088:	bl	1a0c4 <nettle_md5_digest@plt+0x86ac>
   1708c:	ldr	r3, [pc, #232]	; 1717c <nettle_md5_digest@plt+0x5764>
   17090:	ldr	ip, [pc, #232]	; 17180 <nettle_md5_digest@plt+0x5768>
   17094:	ldr	r1, [r3]
   17098:	ldr	r3, [pc, #228]	; 17184 <nettle_md5_digest@plt+0x576c>
   1709c:	cmp	r1, #0
   170a0:	add	r2, r1, #7
   170a4:	movge	r2, r1
   170a8:	ldr	r7, [r3]
   170ac:	asr	r9, r2, #3
   170b0:	ldr	r8, [ip, #36]	; 0x24
   170b4:	asr	r2, r2, #31
   170b8:	mov	r6, r0
   170bc:	ldr	r0, [pc, #196]	; 17188 <nettle_md5_digest@plt+0x5770>
   170c0:	smull	r3, sl, r0, r9
   170c4:	smull	ip, r3, r0, r8
   170c8:	smull	ip, lr, r0, r7
   170cc:	smull	fp, ip, r0, r6
   170d0:	smull	fp, r0, r0, r1
   170d4:	rsb	r2, r2, sl, asr #6
   170d8:	asr	fp, r8, #31
   170dc:	rsb	sl, r2, r2, lsl #5
   170e0:	rsb	r3, fp, r3, asr #6
   170e4:	add	r2, r2, sl, lsl #2
   170e8:	asr	sl, r7, #31
   170ec:	sub	r2, r9, r2, lsl #3
   170f0:	rsb	r9, r3, r3, lsl #5
   170f4:	rsb	lr, sl, lr, asr #6
   170f8:	asr	sl, r6, #31
   170fc:	rsb	ip, sl, ip, asr #6
   17100:	add	r9, r3, r9, lsl #2
   17104:	asr	r1, r1, #31
   17108:	rsb	r1, r1, r0, asr #9
   1710c:	sub	r8, r8, r9, lsl #3
   17110:	rsb	r0, lr, lr, lsl #5
   17114:	rsb	r9, ip, ip, lsl #5
   17118:	add	r0, lr, r0, lsl #2
   1711c:	add	r9, ip, r9, lsl #2
   17120:	sub	r7, r7, r0, lsl #3
   17124:	sub	r6, r6, r9, lsl #3
   17128:	str	r2, [sp, #16]
   1712c:	str	r1, [sp, #12]
   17130:	mov	r0, r4
   17134:	str	r8, [sp]
   17138:	str	lr, [sp, #20]
   1713c:	str	r7, [sp, #24]
   17140:	str	ip, [sp, #4]
   17144:	str	r6, [sp, #8]
   17148:	ldr	r2, [pc, #60]	; 1718c <nettle_md5_digest@plt+0x5774>
   1714c:	mov	r1, #1
   17150:	bl	118bc <__fprintf_chk@plt>
   17154:	ldr	r4, [r5]
   17158:	b	1705c <nettle_md5_digest@plt+0x5644>
   1715c:	andeq	r0, r5, r8, ror #22
   17160:			; <UNDEFINED> instruction: 0x00050bb0
   17164:	andeq	r0, r5, r4, lsr #23
   17168:	andeq	sp, r2, r8, ror #7
   1716c:	andeq	fp, r1, r8, lsl #14
   17170:	andeq	r1, r3, ip, asr #11
   17174:			; <UNDEFINED> instruction: 0x0002f5b8
   17178:	andeq	r1, r3, r0, asr #11
   1717c:	andeq	r0, r5, ip, lsl #23
   17180:	strdeq	sp, [r2], -ip
   17184:	ldrdeq	r0, [r5], -ip
   17188:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1718c:	andeq	fp, r1, r4, lsr #14
   17190:	push	{r7, fp, lr}
   17194:	sub	sp, sp, #4288	; 0x10c0
   17198:	ldr	ip, [pc, #1032]	; 175a8 <nettle_md5_digest@plt+0x5b90>
   1719c:	sub	sp, sp, #4
   171a0:	mov	fp, r1
   171a4:	ldr	r8, [pc, #1024]	; 175ac <nettle_md5_digest@plt+0x5b94>
   171a8:	add	r1, sp, #4224	; 0x1080
   171ac:	ldr	r9, [pc, #1020]	; 175b0 <nettle_md5_digest@plt+0x5b98>
   171b0:	str	r3, [sp, #8]
   171b4:	add	r1, r1, #60	; 0x3c
   171b8:	ldr	r3, [ip]
   171bc:	mov	sl, r0
   171c0:	str	r3, [r1]
   171c4:	str	r2, [sp, #16]
   171c8:	ldr	r3, [pc, #996]	; 175b4 <nettle_md5_digest@plt+0x5b9c>
   171cc:	ldr	r3, [r3]
   171d0:	cmp	r3, #0
   171d4:	bne	1751c <nettle_md5_digest@plt+0x5b04>
   171d8:	ldr	r3, [r8]
   171dc:	cmp	r3, #0
   171e0:	beq	17200 <nettle_md5_digest@plt+0x57e8>
   171e4:	ldr	r1, [pc, #972]	; 175b8 <nettle_md5_digest@plt+0x5ba0>
   171e8:	ldr	r2, [pc, #972]	; 175bc <nettle_md5_digest@plt+0x5ba4>
   171ec:	ldr	r1, [r1]
   171f0:	ldr	r2, [r2]
   171f4:	add	r2, r2, r1
   171f8:	cmp	r3, r2
   171fc:	ble	1751c <nettle_md5_digest@plt+0x5b04>
   17200:	ldr	r4, [pc, #952]	; 175c0 <nettle_md5_digest@plt+0x5ba8>
   17204:	ldr	r3, [r4, #8]
   17208:	cmp	r3, #0
   1720c:	beq	17220 <nettle_md5_digest@plt+0x5808>
   17210:	ldr	r3, [pc, #928]	; 175b8 <nettle_md5_digest@plt+0x5ba0>
   17214:	ldr	r3, [r3]
   17218:	cmp	r3, #0
   1721c:	bne	1751c <nettle_md5_digest@plt+0x5b04>
   17220:	ldr	r3, [pc, #924]	; 175c4 <nettle_md5_digest@plt+0x5bac>
   17224:	ldr	r3, [r3]
   17228:	cmp	r3, #0
   1722c:	bne	17564 <nettle_md5_digest@plt+0x5b4c>
   17230:	mov	r1, fp
   17234:	mov	r0, sl
   17238:	bl	15848 <nettle_md5_digest@plt+0x3e30>
   1723c:	ldr	r3, [r8]
   17240:	cmp	r3, #0
   17244:	mov	r1, r0
   17248:	beq	17270 <nettle_md5_digest@plt+0x5858>
   1724c:	ldr	r2, [r9]
   17250:	cmp	r3, r2
   17254:	bgt	17270 <nettle_md5_digest@plt+0x5858>
   17258:	ldr	r2, [r4, #8]
   1725c:	ldr	r3, [r4, #4]
   17260:	orrs	r3, r2, r3
   17264:	bne	17270 <nettle_md5_digest@plt+0x5858>
   17268:	bl	151ec <nettle_md5_digest@plt+0x37d4>
   1726c:	mov	r1, r0
   17270:	cmp	r1, #0
   17274:	ble	17230 <nettle_md5_digest@plt+0x5818>
   17278:	ldr	r3, [pc, #840]	; 175c8 <nettle_md5_digest@plt+0x5bb0>
   1727c:	ldr	r2, [r3]
   17280:	ands	r2, r2, #18432	; 0x4800
   17284:	bne	172a0 <nettle_md5_digest@plt+0x5888>
   17288:	ldr	r3, [pc, #828]	; 175cc <nettle_md5_digest@plt+0x5bb4>
   1728c:	ldr	r3, [r3]
   17290:	cmp	r3, #10
   17294:	movlt	r3, #10
   17298:	cmp	r3, r1
   1729c:	ble	17578 <nettle_md5_digest@plt+0x5b60>
   172a0:	ldr	r3, [pc, #808]	; 175d0 <nettle_md5_digest@plt+0x5bb8>
   172a4:	ldrh	r5, [r3]
   172a8:	ldr	r3, [r9]
   172ac:	sub	r5, r3, r5
   172b0:	uxth	r5, r5
   172b4:	tst	r5, #32768	; 0x8000
   172b8:	beq	172d4 <nettle_md5_digest@plt+0x58bc>
   172bc:	ldr	r0, [pc, #760]	; 175bc <nettle_md5_digest@plt+0x5ba4>
   172c0:	ldr	ip, [pc, #752]	; 175b8 <nettle_md5_digest@plt+0x5ba0>
   172c4:	ldr	r0, [r0]
   172c8:	ldr	r5, [ip]
   172cc:	sub	r3, r3, r0
   172d0:	sub	r5, r3, r5
   172d4:	cmp	r1, #10
   172d8:	bgt	172e8 <nettle_md5_digest@plt+0x58d0>
   172dc:	cmp	r5, #0
   172e0:	movne	r1, #10
   172e4:	beq	17594 <nettle_md5_digest@plt+0x5b7c>
   172e8:	ldr	r3, [pc, #732]	; 175cc <nettle_md5_digest@plt+0x5bb4>
   172ec:	ldr	r0, [fp]
   172f0:	ldr	r3, [r3]
   172f4:	orrs	r2, r2, r3
   172f8:	beq	1756c <nettle_md5_digest@plt+0x5b54>
   172fc:	mov	r3, #1
   17300:	add	r7, sp, #64	; 0x40
   17304:	mov	r2, r1
   17308:	str	r0, [sp, #24]
   1730c:	mov	r1, r3
   17310:	sub	r0, r7, #40	; 0x28
   17314:	str	r3, [sp, #28]
   17318:	bl	116f4 <poll@plt>
   1731c:	cmp	r0, #0
   17320:	ble	171c8 <nettle_md5_digest@plt+0x57b0>
   17324:	ldrh	r5, [sp, #30]
   17328:	tst	r5, #9
   1732c:	beq	171c8 <nettle_md5_digest@plt+0x57b0>
   17330:	ldr	r0, [fp]
   17334:	and	r5, r5, #8
   17338:	mov	r2, #64	; 0x40
   1733c:	add	r6, sp, #60	; 0x3c
   17340:	b	173dc <nettle_md5_digest@plt+0x59c4>
   17344:	bl	11814 <__errno_location@plt>
   17348:	ldr	r3, [r0]
   1734c:	mov	r4, r0
   17350:	cmp	r3, #11
   17354:	beq	17504 <nettle_md5_digest@plt+0x5aec>
   17358:	cmp	r3, #4
   1735c:	beq	171c8 <nettle_md5_digest@plt+0x57b0>
   17360:	ldr	r3, [sl, #4]
   17364:	mov	r0, fp
   17368:	blx	r3
   1736c:	cmp	r0, #0
   17370:	bne	174fc <nettle_md5_digest@plt+0x5ae4>
   17374:	ldr	r5, [r4]
   17378:	cmp	r5, #0
   1737c:	bne	17588 <nettle_md5_digest@plt+0x5b70>
   17380:	ldr	r3, [fp, #4]
   17384:	cmp	r3, #3
   17388:	bne	17398 <nettle_md5_digest@plt+0x5980>
   1738c:	ldr	r3, [sl, #12]
   17390:	mov	r0, fp
   17394:	blx	r3
   17398:	ldr	r3, [pc, #560]	; 175d0 <nettle_md5_digest@plt+0x5bb8>
   1739c:	ldr	r2, [r9]
   173a0:	ldrh	r3, [r3]
   173a4:	sub	r3, r2, r3
   173a8:	uxth	r3, r3
   173ac:	tst	r3, #32768	; 0x8000
   173b0:	beq	173cc <nettle_md5_digest@plt+0x59b4>
   173b4:	ldr	r3, [pc, #512]	; 175bc <nettle_md5_digest@plt+0x5ba4>
   173b8:	ldr	r1, [r3]
   173bc:	ldr	r3, [pc, #500]	; 175b8 <nettle_md5_digest@plt+0x5ba0>
   173c0:	sub	r2, r2, r1
   173c4:	ldr	r3, [r3]
   173c8:	sub	r3, r2, r3
   173cc:	cmp	r3, #0
   173d0:	beq	171c8 <nettle_md5_digest@plt+0x57b0>
   173d4:	ldr	r0, [fp]
   173d8:	mov	r2, #64	; 0x40
   173dc:	ldr	ip, [sp, #8]
   173e0:	mov	r3, #128	; 0x80
   173e4:	mov	r1, #1
   173e8:	str	ip, [sp, #20]
   173ec:	add	ip, sp, #16
   173f0:	str	ip, [sp, #40]	; 0x28
   173f4:	str	r3, [sp, #36]	; 0x24
   173f8:	add	ip, sp, #188	; 0xbc
   173fc:	mov	r3, #4096	; 0x1000
   17400:	str	r1, [sp, #44]	; 0x2c
   17404:	mov	r4, #0
   17408:	add	r1, sp, #32
   1740c:	str	r3, [sp, #52]	; 0x34
   17410:	str	r6, [sp, #32]
   17414:	str	ip, [sp, #48]	; 0x30
   17418:	str	r4, [r7, #-8]
   1741c:	bl	11970 <recvmsg@plt>
   17420:	subs	r3, r0, #0
   17424:	blt	17344 <nettle_md5_digest@plt+0x592c>
   17428:	ldr	r1, [pc, #408]	; 175c8 <nettle_md5_digest@plt+0x5bb0>
   1742c:	ldr	r2, [sp, #52]	; 0x34
   17430:	ldr	r0, [r1]
   17434:	cmp	r2, #11
   17438:	and	r0, r0, #4096	; 0x1000
   1743c:	bls	17520 <nettle_md5_digest@plt+0x5b08>
   17440:	ldr	r1, [sp, #48]	; 0x30
   17444:	cmp	r1, #0
   17448:	beq	17520 <nettle_md5_digest@plt+0x5b08>
   1744c:	mov	ip, r1
   17450:	ldr	r1, [r1]
   17454:	add	r2, ip, r2
   17458:	ldr	lr, [ip, #4]
   1745c:	cmp	lr, #1
   17460:	bne	174e4 <nettle_md5_digest@plt+0x5acc>
   17464:	ldr	lr, [ip, #8]
   17468:	cmp	lr, #29
   1746c:	bne	174e4 <nettle_md5_digest@plt+0x5acc>
   17470:	cmp	r1, #19
   17474:	addhi	r4, ip, #12
   17478:	bls	174e4 <nettle_md5_digest@plt+0x5acc>
   1747c:	add	r1, r1, #3
   17480:	bic	r1, r1, #3
   17484:	add	ip, ip, r1
   17488:	add	r1, ip, #12
   1748c:	cmp	r2, r1
   17490:	bcc	174ac <nettle_md5_digest@plt+0x5a94>
   17494:	ldr	r1, [ip]
   17498:	add	lr, r1, #3
   1749c:	bic	lr, lr, #3
   174a0:	add	lr, ip, lr
   174a4:	cmp	r2, lr
   174a8:	bcs	17458 <nettle_md5_digest@plt+0x5a40>
   174ac:	cmp	r0, #0
   174b0:	bne	174f4 <nettle_md5_digest@plt+0x5adc>
   174b4:	cmp	r4, #0
   174b8:	beq	17528 <nettle_md5_digest@plt+0x5b10>
   174bc:	str	r4, [sp]
   174c0:	mov	r2, r3
   174c4:	ldr	r4, [sl, #8]
   174c8:	mov	r3, r6
   174cc:	add	r1, sp, #32
   174d0:	mov	r0, fp
   174d4:	blx	r4
   174d8:	cmp	r0, #0
   174dc:	beq	17398 <nettle_md5_digest@plt+0x5980>
   174e0:	b	17380 <nettle_md5_digest@plt+0x5968>
   174e4:	cmp	r1, #11
   174e8:	bhi	1747c <nettle_md5_digest@plt+0x5a64>
   174ec:	cmp	r0, #0
   174f0:	beq	174b4 <nettle_md5_digest@plt+0x5a9c>
   174f4:	add	r4, sp, #24
   174f8:	b	1754c <nettle_md5_digest@plt+0x5b34>
   174fc:	mov	r5, #0
   17500:	b	17398 <nettle_md5_digest@plt+0x5980>
   17504:	cmp	r5, #0
   17508:	bne	17360 <nettle_md5_digest@plt+0x5948>
   1750c:	ldr	r3, [pc, #160]	; 175b4 <nettle_md5_digest@plt+0x5b9c>
   17510:	ldr	r3, [r3]
   17514:	cmp	r3, #0
   17518:	beq	171d8 <nettle_md5_digest@plt+0x57c0>
   1751c:	bl	16a88 <nettle_md5_digest@plt+0x5070>
   17520:	cmp	r0, #0
   17524:	bne	174f4 <nettle_md5_digest@plt+0x5adc>
   17528:	sub	r4, r7, #40	; 0x28
   1752c:	mov	r2, r4
   17530:	ldr	r1, [pc, #156]	; 175d4 <nettle_md5_digest@plt+0x5bbc>
   17534:	ldr	r0, [fp]
   17538:	str	r3, [sp, #12]
   1753c:	bl	11730 <ioctl@plt>
   17540:	ldr	r3, [sp, #12]
   17544:	cmp	r0, #0
   17548:	beq	174bc <nettle_md5_digest@plt+0x5aa4>
   1754c:	mov	r1, #0
   17550:	mov	r0, r4
   17554:	str	r3, [sp, #12]
   17558:	bl	1173c <gettimeofday@plt>
   1755c:	ldr	r3, [sp, #12]
   17560:	b	174bc <nettle_md5_digest@plt+0x5aa4>
   17564:	bl	16fd4 <nettle_md5_digest@plt+0x55bc>
   17568:	b	17230 <nettle_md5_digest@plt+0x5818>
   1756c:	mov	r5, r2
   17570:	add	r7, sp, #64	; 0x40
   17574:	b	1733c <nettle_md5_digest@plt+0x5924>
   17578:	ldr	r0, [fp]
   1757c:	mov	r5, r2
   17580:	add	r7, sp, #64	; 0x40
   17584:	b	1733c <nettle_md5_digest@plt+0x5924>
   17588:	ldr	r0, [pc, #72]	; 175d8 <nettle_md5_digest@plt+0x5bc0>
   1758c:	bl	116e8 <perror@plt>
   17590:	b	171c8 <nettle_md5_digest@plt+0x57b0>
   17594:	bl	11748 <sched_yield@plt>
   17598:	add	r7, sp, #64	; 0x40
   1759c:	ldr	r0, [fp]
   175a0:	mov	r2, #64	; 0x40
   175a4:	b	1733c <nettle_md5_digest@plt+0x5924>
   175a8:	andeq	ip, r2, r0, ror #29
   175ac:	andeq	r0, r5, ip, ror #22
   175b0:	andeq	r0, r5, r8, ror #22
   175b4:	andeq	r0, r5, r8, lsl #23
   175b8:	muleq	r5, r8, fp
   175bc:	andeq	r0, r5, r4, lsr #23
   175c0:	strdeq	lr, [r2], -r8
   175c4:			; <UNDEFINED> instruction: 0x00050bb0
   175c8:	ldrdeq	r1, [r3], -r0
   175cc:	strdeq	sp, [r2], -ip
   175d0:	ldrdeq	r0, [r5], -r4
   175d4:	andeq	r8, r0, r6, lsl #18
   175d8:	andeq	fp, r1, r4, ror #14
   175dc:	ldr	r3, [r0, #4]
   175e0:	cmp	r3, #2
   175e4:	ldrne	r3, [pc, #20]	; 17600 <nettle_md5_digest@plt+0x5be8>
   175e8:	ldrne	r0, [r3]
   175ec:	subne	r0, r0, r1
   175f0:	clzne	r0, r0
   175f4:	lsrne	r0, r0, #5
   175f8:	moveq	r0, #1
   175fc:	bx	lr
   17600:	andeq	r0, r5, r0, lsr #23
   17604:	ldr	r3, [pc, #28]	; 17628 <nettle_md5_digest@plt+0x5c10>
   17608:	push	{r4, lr}
   1760c:	mov	r2, #227	; 0xe3
   17610:	mov	r1, #1
   17614:	ldr	r3, [r3]
   17618:	ldr	r0, [pc, #12]	; 1762c <nettle_md5_digest@plt+0x5c14>
   1761c:	bl	11718 <fwrite@plt>
   17620:	mov	r0, #2
   17624:	bl	117cc <exit@plt>
   17628:	andeq	sp, r2, r8, ror #7
   1762c:	muleq	r1, r4, r7
   17630:	cmp	r0, #128	; 0x80
   17634:	push	{r4, r5, r6, lr}
   17638:	beq	177c0 <nettle_md5_digest@plt+0x5da8>
   1763c:	mov	r3, r0
   17640:	bls	17674 <nettle_md5_digest@plt+0x5c5c>
   17644:	cmp	r0, #130	; 0x82
   17648:	beq	17728 <nettle_md5_digest@plt+0x5d10>
   1764c:	bcc	17714 <nettle_md5_digest@plt+0x5cfc>
   17650:	cmp	r0, #131	; 0x83
   17654:	beq	1776c <nettle_md5_digest@plt+0x5d54>
   17658:	cmp	r0, #132	; 0x84
   1765c:	bne	17780 <nettle_md5_digest@plt+0x5d68>
   17660:	ldr	r1, [pc, #544]	; 17888 <nettle_md5_digest@plt+0x5e70>
   17664:	mov	r0, #1
   17668:	bl	1188c <__printf_chk@plt>
   1766c:	mov	r0, #0
   17670:	pop	{r4, r5, r6, pc}
   17674:	cmp	r0, #2
   17678:	mov	r4, r1
   1767c:	beq	17798 <nettle_md5_digest@plt+0x5d80>
   17680:	bls	176e4 <nettle_md5_digest@plt+0x5ccc>
   17684:	cmp	r0, #3
   17688:	beq	1773c <nettle_md5_digest@plt+0x5d24>
   1768c:	cmp	r0, #4
   17690:	bne	17780 <nettle_md5_digest@plt+0x5d68>
   17694:	ldr	r1, [pc, #496]	; 1788c <nettle_md5_digest@plt+0x5e74>
   17698:	mov	r0, #1
   1769c:	mov	r5, r2
   176a0:	bl	1188c <__printf_chk@plt>
   176a4:	cmp	r4, #0
   176a8:	beq	177d4 <nettle_md5_digest@plt+0x5dbc>
   176ac:	cmp	r4, #1
   176b0:	beq	17864 <nettle_md5_digest@plt+0x5e4c>
   176b4:	cmp	r4, #2
   176b8:	beq	17844 <nettle_md5_digest@plt+0x5e2c>
   176bc:	mov	r2, r4
   176c0:	ldr	r1, [pc, #456]	; 17890 <nettle_md5_digest@plt+0x5e78>
   176c4:	mov	r0, #1
   176c8:	bl	1188c <__printf_chk@plt>
   176cc:	mov	r2, r5
   176d0:	ldr	r1, [pc, #444]	; 17894 <nettle_md5_digest@plt+0x5e7c>
   176d4:	mov	r0, #1
   176d8:	bl	1188c <__printf_chk@plt>
   176dc:	mov	r0, #0
   176e0:	pop	{r4, r5, r6, pc}
   176e4:	cmp	r0, #1
   176e8:	bne	17780 <nettle_md5_digest@plt+0x5d68>
   176ec:	ldr	r1, [pc, #420]	; 17898 <nettle_md5_digest@plt+0x5e80>
   176f0:	bl	1188c <__printf_chk@plt>
   176f4:	cmp	r4, #4
   176f8:	ldrls	pc, [pc, r4, lsl #2]
   176fc:	b	17874 <nettle_md5_digest@plt+0x5e5c>
   17700:	andeq	r7, r1, r4, lsr #16
   17704:	andeq	r7, r1, r4, lsl r8
   17708:	strdeq	r7, [r1], -r4
   1770c:	andeq	r7, r1, r4, lsr r8
   17710:	andeq	r7, r1, r4, lsl #16
   17714:	ldr	r1, [pc, #384]	; 1789c <nettle_md5_digest@plt+0x5e84>
   17718:	mov	r0, #1
   1771c:	bl	1188c <__printf_chk@plt>
   17720:	mov	r0, #0
   17724:	pop	{r4, r5, r6, pc}
   17728:	ldr	r1, [pc, #368]	; 178a0 <nettle_md5_digest@plt+0x5e88>
   1772c:	mov	r0, #1
   17730:	bl	1188c <__printf_chk@plt>
   17734:	mov	r0, #0
   17738:	pop	{r4, r5, r6, pc}
   1773c:	ldr	r1, [pc, #352]	; 178a4 <nettle_md5_digest@plt+0x5e8c>
   17740:	mov	r0, #1
   17744:	bl	1188c <__printf_chk@plt>
   17748:	cmp	r4, #0
   1774c:	beq	17854 <nettle_md5_digest@plt+0x5e3c>
   17750:	cmp	r4, #1
   17754:	beq	177e4 <nettle_md5_digest@plt+0x5dcc>
   17758:	mov	r2, r4
   1775c:	ldr	r1, [pc, #324]	; 178a8 <nettle_md5_digest@plt+0x5e90>
   17760:	mov	r0, #1
   17764:	bl	1188c <__printf_chk@plt>
   17768:	b	1766c <nettle_md5_digest@plt+0x5c54>
   1776c:	ldr	r1, [pc, #312]	; 178ac <nettle_md5_digest@plt+0x5e94>
   17770:	mov	r0, #1
   17774:	bl	1188c <__printf_chk@plt>
   17778:	mov	r0, #0
   1777c:	pop	{r4, r5, r6, pc}
   17780:	mov	r2, r3
   17784:	ldr	r1, [pc, #292]	; 178b0 <nettle_md5_digest@plt+0x5e98>
   17788:	mov	r0, #1
   1778c:	bl	1188c <__printf_chk@plt>
   17790:	mov	r0, #0
   17794:	pop	{r4, r5, r6, pc}
   17798:	ldr	r1, [pc, #276]	; 178b4 <nettle_md5_digest@plt+0x5e9c>
   1779c:	mov	r0, #1
   177a0:	bl	1188c <__printf_chk@plt>
   177a4:	cmp	r4, #0
   177a8:	beq	1766c <nettle_md5_digest@plt+0x5c54>
   177ac:	mov	r2, r4
   177b0:	ldr	r1, [pc, #256]	; 178b8 <nettle_md5_digest@plt+0x5ea0>
   177b4:	mov	r0, #1
   177b8:	bl	1188c <__printf_chk@plt>
   177bc:	b	1766c <nettle_md5_digest@plt+0x5c54>
   177c0:	ldr	r1, [pc, #244]	; 178bc <nettle_md5_digest@plt+0x5ea4>
   177c4:	mov	r0, #1
   177c8:	bl	1188c <__printf_chk@plt>
   177cc:	mov	r0, #0
   177d0:	pop	{r4, r5, r6, pc}
   177d4:	ldr	r1, [pc, #228]	; 178c0 <nettle_md5_digest@plt+0x5ea8>
   177d8:	mov	r0, #1
   177dc:	bl	1188c <__printf_chk@plt>
   177e0:	b	176cc <nettle_md5_digest@plt+0x5cb4>
   177e4:	mov	r0, r4
   177e8:	ldr	r1, [pc, #212]	; 178c4 <nettle_md5_digest@plt+0x5eac>
   177ec:	bl	1188c <__printf_chk@plt>
   177f0:	b	1766c <nettle_md5_digest@plt+0x5c54>
   177f4:	ldr	r1, [pc, #204]	; 178c8 <nettle_md5_digest@plt+0x5eb0>
   177f8:	mov	r0, #1
   177fc:	bl	1188c <__printf_chk@plt>
   17800:	b	1766c <nettle_md5_digest@plt+0x5c54>
   17804:	ldr	r1, [pc, #192]	; 178cc <nettle_md5_digest@plt+0x5eb4>
   17808:	mov	r0, #1
   1780c:	bl	1188c <__printf_chk@plt>
   17810:	b	1766c <nettle_md5_digest@plt+0x5c54>
   17814:	ldr	r1, [pc, #180]	; 178d0 <nettle_md5_digest@plt+0x5eb8>
   17818:	mov	r0, #1
   1781c:	bl	1188c <__printf_chk@plt>
   17820:	b	1766c <nettle_md5_digest@plt+0x5c54>
   17824:	ldr	r1, [pc, #168]	; 178d4 <nettle_md5_digest@plt+0x5ebc>
   17828:	mov	r0, #1
   1782c:	bl	1188c <__printf_chk@plt>
   17830:	b	1766c <nettle_md5_digest@plt+0x5c54>
   17834:	ldr	r1, [pc, #156]	; 178d8 <nettle_md5_digest@plt+0x5ec0>
   17838:	mov	r0, #1
   1783c:	bl	1188c <__printf_chk@plt>
   17840:	b	1766c <nettle_md5_digest@plt+0x5c54>
   17844:	ldr	r1, [pc, #144]	; 178dc <nettle_md5_digest@plt+0x5ec4>
   17848:	mov	r0, #1
   1784c:	bl	1188c <__printf_chk@plt>
   17850:	b	176cc <nettle_md5_digest@plt+0x5cb4>
   17854:	ldr	r1, [pc, #132]	; 178e0 <nettle_md5_digest@plt+0x5ec8>
   17858:	mov	r0, #1
   1785c:	bl	1188c <__printf_chk@plt>
   17860:	b	1766c <nettle_md5_digest@plt+0x5c54>
   17864:	mov	r0, r4
   17868:	ldr	r1, [pc, #116]	; 178e4 <nettle_md5_digest@plt+0x5ecc>
   1786c:	bl	1188c <__printf_chk@plt>
   17870:	b	176cc <nettle_md5_digest@plt+0x5cb4>
   17874:	mov	r2, r4
   17878:	ldr	r1, [pc, #104]	; 178e8 <nettle_md5_digest@plt+0x5ed0>
   1787c:	mov	r0, #1
   17880:	bl	1188c <__printf_chk@plt>
   17884:	b	1766c <nettle_md5_digest@plt+0x5c54>
   17888:	strdeq	fp, [r1], -ip
   1788c:	andeq	fp, r1, ip, ror #18
   17890:			; <UNDEFINED> instruction: 0x0001b9b4
   17894:	andeq	fp, r1, r0, asr #19
   17898:	andeq	fp, r1, r8, ror r8
   1789c:	ldrdeq	fp, [r1], -r8
   178a0:	andeq	fp, r1, r4, ror #19
   178a4:	andeq	fp, r1, r8, lsr r9
   178a8:	andeq	fp, r1, ip, lsl #18
   178ac:	strdeq	fp, [r1], -r0
   178b0:	andeq	fp, r1, ip, lsl #20
   178b4:	andeq	fp, r1, r4, lsl r9
   178b8:	andeq	fp, r1, ip, lsr #18
   178bc:	andeq	fp, r1, r8, asr #19
   178c0:	andeq	fp, r1, r0, lsl #19
   178c4:	andeq	fp, r1, r4, asr r9
   178c8:			; <UNDEFINED> instruction: 0x0001b8bc
   178cc:	strdeq	fp, [r1], -r0
   178d0:	andeq	fp, r1, r0, lsr #17
   178d4:	muleq	r1, r4, r8
   178d8:	ldrdeq	fp, [r1], -ip
   178dc:	andeq	fp, r1, r4, lsr #19
   178e0:	andeq	fp, r1, r8, asr #18
   178e4:	muleq	r1, r4, r9
   178e8:	andeq	fp, r1, r4, lsl #18
   178ec:	ldrh	r2, [r0, #6]
   178f0:	ldr	r1, [pc, #12]	; 17904 <nettle_md5_digest@plt+0x5eec>
   178f4:	mov	r0, #1
   178f8:	rev16	r2, r2
   178fc:	uxth	r2, r2
   17900:	b	1188c <__printf_chk@plt>
   17904:	muleq	r1, r8, r4
   17908:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1790c:	sub	sp, sp, #1024	; 0x400
   17910:	ldrh	r6, [r0, #4]
   17914:	ldr	r3, [pc, #352]	; 17a7c <nettle_md5_digest@plt+0x6064>
   17918:	sub	sp, sp, #12
   1791c:	rev16	r6, r6
   17920:	ldr	r3, [r3]
   17924:	uxth	r6, r6
   17928:	cmp	r6, #3
   1792c:	str	r3, [sp, #1028]	; 0x404
   17930:	add	r4, r0, #16
   17934:	add	r7, r0, r1
   17938:	beq	17a64 <nettle_md5_digest@plt+0x604c>
   1793c:	cmp	r6, #4
   17940:	bne	17a1c <nettle_md5_digest@plt+0x6004>
   17944:	ldrh	fp, [r0, #6]
   17948:	mov	r8, #2
   1794c:	and	fp, fp, #256	; 0x100
   17950:	cmp	r1, #0
   17954:	blt	17a30 <nettle_md5_digest@plt+0x6018>
   17958:	cmp	r4, r7
   1795c:	bcs	179f4 <nettle_md5_digest@plt+0x5fdc>
   17960:	add	r6, r6, #4
   17964:	add	r4, r4, r6
   17968:	cmp	r7, r4
   1796c:	bcc	17a40 <nettle_md5_digest@plt+0x6028>
   17970:	ldr	sl, [pc, #264]	; 17a80 <nettle_md5_digest@plt+0x6068>
   17974:	ldr	r9, [pc, #264]	; 17a84 <nettle_md5_digest@plt+0x606c>
   17978:	add	r5, r0, #20
   1797c:	b	179b4 <nettle_md5_digest@plt+0x5f9c>
   17980:	add	r2, sp, #4
   17984:	mov	r1, sl
   17988:	mov	r0, #1
   1798c:	bl	1188c <__printf_chk@plt>
   17990:	cmp	r7, r4
   17994:	bls	179f4 <nettle_md5_digest@plt+0x5fdc>
   17998:	add	r4, r4, r6
   1799c:	ldr	r1, [r9]
   179a0:	mov	r0, #44	; 0x2c
   179a4:	bl	11958 <putc@plt>
   179a8:	cmp	r7, r4
   179ac:	add	r5, r5, r6
   179b0:	bcc	17a40 <nettle_md5_digest@plt+0x6028>
   179b4:	mov	r3, #1024	; 0x400
   179b8:	add	r2, sp, #4
   179bc:	mov	r1, r5
   179c0:	mov	r0, r8
   179c4:	bl	119a0 <inet_ntop@plt>
   179c8:	cmp	r0, #0
   179cc:	bne	17980 <nettle_md5_digest@plt+0x5f68>
   179d0:	bl	11814 <__errno_location@plt>
   179d4:	ldr	r0, [r0]
   179d8:	bl	11790 <strerror@plt>
   179dc:	ldr	r1, [pc, #164]	; 17a88 <nettle_md5_digest@plt+0x6070>
   179e0:	mov	r2, r0
   179e4:	mov	r0, #1
   179e8:	bl	1188c <__printf_chk@plt>
   179ec:	cmp	r7, r4
   179f0:	bhi	17998 <nettle_md5_digest@plt+0x5f80>
   179f4:	cmp	fp, #0
   179f8:	bne	17a54 <nettle_md5_digest@plt+0x603c>
   179fc:	ldr	r3, [pc, #120]	; 17a7c <nettle_md5_digest@plt+0x6064>
   17a00:	ldr	r2, [sp, #1028]	; 0x404
   17a04:	ldr	r3, [r3]
   17a08:	cmp	r2, r3
   17a0c:	bne	17a78 <nettle_md5_digest@plt+0x6060>
   17a10:	add	sp, sp, #1024	; 0x400
   17a14:	add	sp, sp, #12
   17a18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a1c:	mov	fp, #0
   17a20:	cmp	r1, #0
   17a24:	mov	r6, fp
   17a28:	mov	r8, fp
   17a2c:	bge	17958 <nettle_md5_digest@plt+0x5f40>
   17a30:	ldr	r1, [pc, #84]	; 17a8c <nettle_md5_digest@plt+0x6074>
   17a34:	mov	r0, #1
   17a38:	bl	1188c <__printf_chk@plt>
   17a3c:	b	179fc <nettle_md5_digest@plt+0x5fe4>
   17a40:	ldr	r1, [pc, #72]	; 17a90 <nettle_md5_digest@plt+0x6078>
   17a44:	mov	r0, #1
   17a48:	bl	1188c <__printf_chk@plt>
   17a4c:	cmp	fp, #0
   17a50:	beq	179fc <nettle_md5_digest@plt+0x5fe4>
   17a54:	ldr	r1, [pc, #56]	; 17a94 <nettle_md5_digest@plt+0x607c>
   17a58:	mov	r0, #1
   17a5c:	bl	1188c <__printf_chk@plt>
   17a60:	b	179fc <nettle_md5_digest@plt+0x5fe4>
   17a64:	ldrh	fp, [r0, #6]
   17a68:	mov	r6, #16
   17a6c:	mov	r8, #10
   17a70:	and	fp, fp, #256	; 0x100
   17a74:	b	17950 <nettle_md5_digest@plt+0x5f38>
   17a78:	bl	116d0 <__stack_chk_fail@plt>
   17a7c:	andeq	ip, r2, r0, ror #29
   17a80:	andeq	fp, r1, r0, lsl #21
   17a84:	andeq	sp, r2, ip, ror #7
   17a88:	andeq	fp, r1, ip, asr sl
   17a8c:	andeq	fp, r1, r4, lsr #20
   17a90:	andeq	fp, r1, r0, asr #20
   17a94:	andeq	fp, r1, ip, asr #20
   17a98:	ldr	r1, [pc, #88]	; 17af8 <nettle_md5_digest@plt+0x60e0>
   17a9c:	push	{r4, lr}
   17aa0:	ldr	r3, [r1]
   17aa4:	subs	r2, r3, #4
   17aa8:	movne	r2, #1
   17aac:	cmp	r3, #0
   17ab0:	movlt	r2, #0
   17ab4:	cmp	r2, #0
   17ab8:	bne	17ae8 <nettle_md5_digest@plt+0x60d0>
   17abc:	add	r3, r0, r0, lsl #2
   17ac0:	ldr	ip, [pc, #52]	; 17afc <nettle_md5_digest@plt+0x60e4>
   17ac4:	add	r3, r1, r3, lsl #2
   17ac8:	mov	r0, r2
   17acc:	ldr	lr, [ip]
   17ad0:	ldr	r3, [r3, #16]
   17ad4:	mov	r2, #4
   17ad8:	orr	r3, r3, lr
   17adc:	str	r3, [ip]
   17ae0:	str	r2, [r1]
   17ae4:	pop	{r4, pc}
   17ae8:	ldr	r0, [pc, #16]	; 17b00 <nettle_md5_digest@plt+0x60e8>
   17aec:	bl	11760 <puts@plt>
   17af0:	mvn	r0, #0
   17af4:	pop	{r4, pc}
   17af8:	andeq	sp, r2, r4, lsr #4
   17afc:	andeq	lr, r2, r0, lsl r5
   17b00:	andeq	fp, r1, r4, lsl #21
   17b04:	ldr	r3, [pc, #64]	; 17b4c <nettle_md5_digest@plt+0x6134>
   17b08:	mov	r1, r0
   17b0c:	ldr	r2, [r3, #324]	; 0x144
   17b10:	cmp	r2, #0
   17b14:	blt	17b2c <nettle_md5_digest@plt+0x6114>
   17b18:	ldr	r0, [pc, #48]	; 17b50 <nettle_md5_digest@plt+0x6138>
   17b1c:	ldr	r0, [r0, #4]
   17b20:	cmp	r0, #0
   17b24:	cmpne	r1, r2
   17b28:	bne	17b38 <nettle_md5_digest@plt+0x6120>
   17b2c:	mov	r0, #0
   17b30:	str	r1, [r3, #324]	; 0x144
   17b34:	bx	lr
   17b38:	push	{r4, lr}
   17b3c:	ldr	r0, [pc, #16]	; 17b54 <nettle_md5_digest@plt+0x613c>
   17b40:	bl	11760 <puts@plt>
   17b44:	mvn	r0, #0
   17b48:	pop	{r4, pc}
   17b4c:	andeq	sp, r2, r4, lsr #4
   17b50:	andeq	lr, r2, r0, lsl r5
   17b54:	muleq	r1, r4, sl
   17b58:	ldr	r2, [pc, #820]	; 17e94 <nettle_md5_digest@plt+0x647c>
   17b5c:	add	r0, r0, r0, lsl #2
   17b60:	ldr	r3, [pc, #816]	; 17e98 <nettle_md5_digest@plt+0x6480>
   17b64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b68:	add	r3, r3, r0, lsl #2
   17b6c:	sub	sp, sp, #180	; 0xb4
   17b70:	ldr	ip, [r2]
   17b74:	mov	r0, #1
   17b78:	mov	r2, #0
   17b7c:	mov	r4, r1
   17b80:	ldr	r9, [r3, #16]
   17b84:	str	ip, [sp, #172]	; 0xac
   17b88:	str	r2, [sp, #44]	; 0x2c
   17b8c:	bl	17b04 <nettle_md5_digest@plt+0x60ec>
   17b90:	cmp	r0, #0
   17b94:	blt	17dac <nettle_md5_digest@plt+0x6394>
   17b98:	mov	r0, r4
   17b9c:	mov	r2, #8
   17ba0:	add	r1, sp, #44	; 0x2c
   17ba4:	bl	118d4 <idn2_lookup_ul@plt>
   17ba8:	subs	r3, r0, #0
   17bac:	str	r3, [sp, #32]
   17bb0:	bne	17ddc <nettle_md5_digest@plt+0x63c4>
   17bb4:	ldr	sl, [sp, #44]	; 0x2c
   17bb8:	mov	r1, #37	; 0x25
   17bbc:	mov	r0, sl
   17bc0:	bl	117fc <strchr@plt>
   17bc4:	cmp	r0, #0
   17bc8:	str	r0, [sp, #36]	; 0x24
   17bcc:	beq	17be8 <nettle_md5_digest@plt+0x61d0>
   17bd0:	ldr	r3, [sp, #32]
   17bd4:	strb	r3, [r0], #1
   17bd8:	bl	117e4 <strlen@plt>
   17bdc:	cmp	r0, #15
   17be0:	bhi	17dbc <nettle_md5_digest@plt+0x63a4>
   17be4:	ldr	sl, [sp, #44]	; 0x2c
   17be8:	mov	r0, sl
   17bec:	bl	117e4 <strlen@plt>
   17bf0:	mov	r6, r0
   17bf4:	add	r0, r0, #1
   17bf8:	bl	11778 <malloc@plt>
   17bfc:	subs	r3, r0, #0
   17c00:	str	r3, [sp, #28]
   17c04:	beq	17e04 <nettle_md5_digest@plt+0x63ec>
   17c08:	bl	117b4 <__ctype_b_loc@plt>
   17c0c:	ldr	r3, [sp, #28]
   17c10:	sub	r4, sl, #1
   17c14:	sub	r8, r3, #1
   17c18:	add	sl, sl, r6
   17c1c:	mov	r7, #0
   17c20:	ldr	fp, [r0]
   17c24:	ldrb	r3, [r4, #1]!
   17c28:	sxth	r5, r3
   17c2c:	lsl	r2, r5, #1
   17c30:	ldrh	r2, [fp, r2]
   17c34:	tst	r2, #256	; 0x100
   17c38:	beq	17c48 <nettle_md5_digest@plt+0x6230>
   17c3c:	bl	1179c <__ctype_tolower_loc@plt>
   17c40:	ldr	r3, [r0]
   17c44:	ldrb	r3, [r3, r5, lsl #2]
   17c48:	strb	r3, [r8, #1]!
   17c4c:	ldrb	r3, [r4]
   17c50:	cmp	r3, #46	; 0x2e
   17c54:	addeq	r7, r7, #1
   17c58:	cmp	sl, r4
   17c5c:	bne	17c24 <nettle_md5_digest@plt+0x620c>
   17c60:	cmp	r9, #0
   17c64:	beq	17d90 <nettle_md5_digest@plt+0x6378>
   17c68:	add	r6, r6, #4
   17c6c:	mov	r0, r6
   17c70:	bl	11778 <malloc@plt>
   17c74:	subs	r4, r0, #0
   17c78:	beq	17e78 <nettle_md5_digest@plt+0x6460>
   17c7c:	add	r7, sp, #56	; 0x38
   17c80:	mov	ip, #0
   17c84:	str	r7, [sp]
   17c88:	add	r3, sp, #48	; 0x30
   17c8c:	mov	r2, r6
   17c90:	mov	r1, r4
   17c94:	ldr	r0, [sp, #28]
   17c98:	str	r4, [sp, #48]	; 0x30
   17c9c:	str	ip, [sp, #52]	; 0x34
   17ca0:	bl	1191c <__dn_comp@plt>
   17ca4:	subs	r5, r0, #0
   17ca8:	blt	17e5c <nettle_md5_digest@plt+0x6444>
   17cac:	cmp	r5, r6
   17cb0:	bcs	17e40 <nettle_md5_digest@plt+0x6428>
   17cb4:	mov	r0, r7
   17cb8:	bl	11880 <nettle_md5_init@plt>
   17cbc:	mov	r2, r4
   17cc0:	ldrb	r1, [r4]
   17cc4:	mov	r0, r7
   17cc8:	bl	115bc <nettle_md5_update@plt>
   17ccc:	mov	r0, r7
   17cd0:	add	r2, sp, #156	; 0x9c
   17cd4:	mov	r1, #16
   17cd8:	bl	11a18 <nettle_md5_digest@plt>
   17cdc:	ldr	r3, [sp, #36]	; 0x24
   17ce0:	ldrb	r2, [sp, #156]	; 0x9c
   17ce4:	cmp	r3, #0
   17ce8:	ldrb	r1, [sp, #157]	; 0x9d
   17cec:	ldrb	r0, [sp, #158]	; 0x9e
   17cf0:	ldrb	ip, [sp, #159]	; 0x9f
   17cf4:	beq	17da0 <nettle_md5_digest@plt+0x6388>
   17cf8:	ldr	r3, [sp, #36]	; 0x24
   17cfc:	add	r8, r3, #1
   17d00:	ldr	r3, [pc, #404]	; 17e9c <nettle_md5_digest@plt+0x6484>
   17d04:	str	ip, [sp, #12]
   17d08:	str	r3, [sp, #16]
   17d0c:	str	r0, [sp, #8]
   17d10:	ldr	r3, [pc, #392]	; 17ea0 <nettle_md5_digest@plt+0x6488>
   17d14:	str	r1, [sp, #4]
   17d18:	str	r2, [sp]
   17d1c:	mov	r1, #1
   17d20:	mov	r2, #63	; 0x3f
   17d24:	str	r8, [sp, #20]
   17d28:	ldr	r0, [pc, #372]	; 17ea4 <nettle_md5_digest@plt+0x648c>
   17d2c:	bl	1182c <__sprintf_chk@plt>
   17d30:	ldr	r6, [pc, #368]	; 17ea8 <nettle_md5_digest@plt+0x6490>
   17d34:	cmp	r9, #0
   17d38:	movlt	r3, #0
   17d3c:	ldr	r0, [r6, #4]
   17d40:	add	r9, r5, r9, lsr #31
   17d44:	strblt	r3, [r4, r5]
   17d48:	bl	11658 <free@plt>
   17d4c:	ldr	r3, [pc, #344]	; 17eac <nettle_md5_digest@plt+0x6494>
   17d50:	add	r2, r6, #8
   17d54:	ldr	r0, [sp, #28]
   17d58:	str	r4, [r6, #4]
   17d5c:	str	r9, [r6, #72]	; 0x48
   17d60:	str	r2, [r3]
   17d64:	bl	11658 <free@plt>
   17d68:	ldr	r0, [sp, #44]	; 0x2c
   17d6c:	bl	11658 <free@plt>
   17d70:	ldr	r3, [pc, #284]	; 17e94 <nettle_md5_digest@plt+0x647c>
   17d74:	ldr	r2, [sp, #172]	; 0xac
   17d78:	ldr	r0, [sp, #32]
   17d7c:	ldr	r3, [r3]
   17d80:	cmp	r2, r3
   17d84:	bne	17db8 <nettle_md5_digest@plt+0x63a0>
   17d88:	add	sp, sp, #180	; 0xb4
   17d8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17d90:	cmp	r7, #0
   17d94:	movne	r9, #1
   17d98:	mvneq	r9, #0
   17d9c:	b	17c68 <nettle_md5_digest@plt+0x6250>
   17da0:	ldr	r3, [pc, #264]	; 17eb0 <nettle_md5_digest@plt+0x6498>
   17da4:	mov	r8, r3
   17da8:	b	17d04 <nettle_md5_digest@plt+0x62ec>
   17dac:	mvn	r3, #0
   17db0:	str	r3, [sp, #32]
   17db4:	b	17d70 <nettle_md5_digest@plt+0x6358>
   17db8:	bl	116d0 <__stack_chk_fail@plt>
   17dbc:	ldr	r3, [pc, #240]	; 17eb4 <nettle_md5_digest@plt+0x649c>
   17dc0:	mov	r2, #28
   17dc4:	mov	r1, #1
   17dc8:	ldr	r3, [r3]
   17dcc:	ldr	r0, [pc, #228]	; 17eb8 <nettle_md5_digest@plt+0x64a0>
   17dd0:	bl	11718 <fwrite@plt>
   17dd4:	mov	r0, #1
   17dd8:	bl	117cc <exit@plt>
   17ddc:	ldr	r3, [pc, #208]	; 17eb4 <nettle_md5_digest@plt+0x649c>
   17de0:	ldr	r4, [r3]
   17de4:	bl	116b8 <idn2_strerror@plt>
   17de8:	ldr	r2, [pc, #204]	; 17ebc <nettle_md5_digest@plt+0x64a4>
   17dec:	mov	r1, #1
   17df0:	mov	r3, r0
   17df4:	mov	r0, r4
   17df8:	bl	118bc <__fprintf_chk@plt>
   17dfc:	mov	r0, #2
   17e00:	bl	117cc <exit@plt>
   17e04:	ldr	r3, [pc, #168]	; 17eb4 <nettle_md5_digest@plt+0x649c>
   17e08:	mov	r2, #22
   17e0c:	mov	r1, #1
   17e10:	ldr	r3, [r3]
   17e14:	ldr	r0, [pc, #164]	; 17ec0 <nettle_md5_digest@plt+0x64a8>
   17e18:	bl	11718 <fwrite@plt>
   17e1c:	ldr	r4, [sp, #28]
   17e20:	mov	r0, r4
   17e24:	bl	11658 <free@plt>
   17e28:	ldr	r0, [sp, #28]
   17e2c:	bl	11658 <free@plt>
   17e30:	ldr	r0, [sp, #44]	; 0x2c
   17e34:	bl	11658 <free@plt>
   17e38:	mov	r0, #1
   17e3c:	bl	117cc <exit@plt>
   17e40:	ldr	r3, [pc, #108]	; 17eb4 <nettle_md5_digest@plt+0x649c>
   17e44:	mov	r2, #43	; 0x2b
   17e48:	mov	r1, #1
   17e4c:	ldr	r3, [r3]
   17e50:	ldr	r0, [pc, #108]	; 17ec4 <nettle_md5_digest@plt+0x64ac>
   17e54:	bl	11718 <fwrite@plt>
   17e58:	b	17e20 <nettle_md5_digest@plt+0x6408>
   17e5c:	ldr	r1, [pc, #80]	; 17eb4 <nettle_md5_digest@plt+0x649c>
   17e60:	ldr	r3, [sp, #28]
   17e64:	ldr	r2, [pc, #92]	; 17ec8 <nettle_md5_digest@plt+0x64b0>
   17e68:	ldr	r0, [r1]
   17e6c:	mov	r1, #1
   17e70:	bl	118bc <__fprintf_chk@plt>
   17e74:	b	17e20 <nettle_md5_digest@plt+0x6408>
   17e78:	ldr	r3, [pc, #52]	; 17eb4 <nettle_md5_digest@plt+0x649c>
   17e7c:	mov	r2, #22
   17e80:	mov	r1, #1
   17e84:	ldr	r3, [r3]
   17e88:	ldr	r0, [pc, #48]	; 17ec0 <nettle_md5_digest@plt+0x64a8>
   17e8c:	bl	11718 <fwrite@plt>
   17e90:	b	17e20 <nettle_md5_digest@plt+0x6408>
   17e94:	andeq	ip, r2, r0, ror #29
   17e98:	andeq	sp, r2, r4, lsr #4
   17e9c:	andeq	fp, r1, ip, lsr #21
   17ea0:	andeq	fp, r1, ip, asr fp
   17ea4:	andeq	lr, r2, r8, lsl r5
   17ea8:	andeq	lr, r2, r0, lsl r5
   17eac:			; <UNDEFINED> instruction: 0x00050bb8
   17eb0:	andeq	fp, r1, r0, lsl #27
   17eb4:	andeq	sp, r2, r8, ror #7
   17eb8:	ldrdeq	fp, [r1], -r0
   17ebc:			; <UNDEFINED> instruction: 0x0001bab0
   17ec0:	strdeq	fp, [r1], -r0
   17ec4:	andeq	fp, r1, r0, lsr fp
   17ec8:	andeq	fp, r1, r8, lsl #22
   17ecc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ed0:	add	r0, r0, r0, lsl #2
   17ed4:	ldr	r7, [pc, #368]	; 1804c <nettle_md5_digest@plt+0x6634>
   17ed8:	ldr	r5, [pc, #368]	; 18050 <nettle_md5_digest@plt+0x6638>
   17edc:	sub	sp, sp, #52	; 0x34
   17ee0:	ldr	r2, [r7]
   17ee4:	add	r4, r5, r0, lsl #2
   17ee8:	mov	r3, #0
   17eec:	str	r2, [sp, #44]	; 0x2c
   17ef0:	str	r3, [sp, #24]
   17ef4:	mov	r2, #194	; 0xc2
   17ef8:	str	r3, [sp, #16]
   17efc:	str	r3, [sp, #28]
   17f00:	str	r3, [sp, #32]
   17f04:	str	r3, [sp, #36]	; 0x24
   17f08:	str	r3, [sp, #40]	; 0x28
   17f0c:	ldr	r0, [r4, #16]
   17f10:	mov	r3, #2
   17f14:	mov	r6, r1
   17f18:	str	r2, [sp, #12]
   17f1c:	str	r3, [sp, #20]
   17f20:	bl	17b04 <nettle_md5_digest@plt+0x60ec>
   17f24:	cmp	r0, #0
   17f28:	blt	18014 <nettle_md5_digest@plt+0x65fc>
   17f2c:	ldr	r3, [r4, #16]
   17f30:	cmp	r3, #0
   17f34:	str	r3, [r5, #324]	; 0x144
   17f38:	beq	17ff8 <nettle_md5_digest@plt+0x65e0>
   17f3c:	cmp	r3, #2
   17f40:	mvnne	sl, #0
   17f44:	beq	17fd0 <nettle_md5_digest@plt+0x65b8>
   17f48:	add	r3, sp, #8
   17f4c:	add	r2, sp, #12
   17f50:	mov	r1, #0
   17f54:	mov	r0, r6
   17f58:	bl	11994 <getaddrinfo@plt>
   17f5c:	subs	fp, r0, #0
   17f60:	bne	1801c <nettle_md5_digest@plt+0x6604>
   17f64:	ldr	r4, [sp, #8]
   17f68:	cmp	r4, #0
   17f6c:	beq	17fac <nettle_md5_digest@plt+0x6594>
   17f70:	ldr	r5, [pc, #220]	; 18054 <nettle_md5_digest@plt+0x663c>
   17f74:	mov	r8, r4
   17f78:	ldr	r6, [r5, #72]	; 0x48
   17f7c:	mov	r0, r6
   17f80:	bl	11778 <malloc@plt>
   17f84:	subs	r9, r0, #0
   17f88:	beq	17fe8 <nettle_md5_digest@plt+0x65d0>
   17f8c:	ldr	r1, [r8, #20]
   17f90:	mov	r2, r6
   17f94:	add	r1, r1, sl
   17f98:	bl	1167c <memcpy@plt>
   17f9c:	ldr	r0, [r5, #4]
   17fa0:	bl	11658 <free@plt>
   17fa4:	ldr	r4, [sp, #8]
   17fa8:	str	r9, [r5, #4]
   17fac:	mov	r0, r4
   17fb0:	bl	11988 <freeaddrinfo@plt>
   17fb4:	ldr	r2, [sp, #44]	; 0x2c
   17fb8:	ldr	r3, [r7]
   17fbc:	mov	r0, fp
   17fc0:	cmp	r2, r3
   17fc4:	bne	18048 <nettle_md5_digest@plt+0x6630>
   17fc8:	add	sp, sp, #52	; 0x34
   17fcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17fd0:	ldr	r1, [pc, #124]	; 18054 <nettle_md5_digest@plt+0x663c>
   17fd4:	mov	r2, #4
   17fd8:	mov	sl, r2
   17fdc:	str	r3, [sp, #16]
   17fe0:	str	r2, [r1, #72]	; 0x48
   17fe4:	b	17f48 <nettle_md5_digest@plt+0x6530>
   17fe8:	ldr	r8, [r8, #28]
   17fec:	cmp	r8, #0
   17ff0:	bne	17f7c <nettle_md5_digest@plt+0x6564>
   17ff4:	b	17fac <nettle_md5_digest@plt+0x6594>
   17ff8:	ldr	r2, [pc, #84]	; 18054 <nettle_md5_digest@plt+0x663c>
   17ffc:	mov	r1, #16
   18000:	mov	r3, #10
   18004:	str	r1, [r2, #72]	; 0x48
   18008:	str	r3, [sp, #16]
   1800c:	mov	sl, #8
   18010:	b	17f48 <nettle_md5_digest@plt+0x6530>
   18014:	mvn	fp, #0
   18018:	b	17fb4 <nettle_md5_digest@plt+0x659c>
   1801c:	ldr	r3, [pc, #52]	; 18058 <nettle_md5_digest@plt+0x6640>
   18020:	mvn	fp, #0
   18024:	ldr	r4, [r3]
   18028:	bl	11664 <gai_strerror@plt>
   1802c:	mov	r3, r6
   18030:	ldr	r2, [pc, #36]	; 1805c <nettle_md5_digest@plt+0x6644>
   18034:	mov	r1, #1
   18038:	str	r0, [sp]
   1803c:	mov	r0, r4
   18040:	bl	118bc <__fprintf_chk@plt>
   18044:	b	17fb4 <nettle_md5_digest@plt+0x659c>
   18048:	bl	116d0 <__stack_chk_fail@plt>
   1804c:	andeq	ip, r2, r0, ror #29
   18050:	andeq	sp, r2, r4, lsr #4
   18054:	andeq	lr, r2, r0, lsl r5
   18058:	andeq	sp, r2, r8, ror #7
   1805c:	andeq	fp, r1, ip, ror fp
   18060:	ldr	ip, [pc, #116]	; 180dc <nettle_md5_digest@plt+0x66c4>
   18064:	ldr	r3, [ip, #76]	; 0x4c
   18068:	cmp	r3, #0
   1806c:	bxne	lr
   18070:	ldr	r2, [pc, #104]	; 180e0 <nettle_md5_digest@plt+0x66c8>
   18074:	push	{lr}		; (str lr, [sp, #-4]!)
   18078:	sub	sp, sp, #12
   1807c:	ldr	r2, [r2]
   18080:	ldr	r3, [pc, #92]	; 180e4 <nettle_md5_digest@plt+0x66cc>
   18084:	ldr	r1, [pc, #92]	; 180e8 <nettle_md5_digest@plt+0x66d0>
   18088:	rev16	r2, r2
   1808c:	str	r1, [r3, #336]	; 0x150
   18090:	mov	lr, #1
   18094:	uxth	r2, r2
   18098:	mov	r1, #8
   1809c:	str	r2, [r3, #340]	; 0x154
   180a0:	add	r3, r3, #384	; 0x180
   180a4:	ldr	r0, [r0]
   180a8:	mov	r2, #26
   180ac:	str	r1, [sp]
   180b0:	mov	r1, lr
   180b4:	str	lr, [ip, #76]	; 0x4c
   180b8:	bl	11610 <setsockopt@plt>
   180bc:	cmp	r0, #0
   180c0:	bne	180cc <nettle_md5_digest@plt+0x66b4>
   180c4:	add	sp, sp, #12
   180c8:	pop	{pc}		; (ldr pc, [sp], #4)
   180cc:	ldr	r0, [pc, #24]	; 180ec <nettle_md5_digest@plt+0x66d4>
   180d0:	add	sp, sp, #12
   180d4:	pop	{lr}		; (ldr lr, [sp], #4)
   180d8:	b	116e8 <perror@plt>
   180dc:	andeq	lr, r2, r0, lsl r5
   180e0:	andeq	r0, r5, r0, lsr #23
   180e4:	andeq	sp, r2, r4, lsr #4
   180e8:	tsteq	r0, r5, lsl r0
   180ec:	andeq	sl, r1, ip, lsl r5
   180f0:	push	{r4, r5, r6, r7, r8, lr}
   180f4:	sub	sp, sp, #104	; 0x68
   180f8:	ldr	r5, [pc, #276]	; 18214 <nettle_md5_digest@plt+0x67fc>
   180fc:	cmp	r1, #0
   18100:	mov	r4, r0
   18104:	ldr	r3, [r5]
   18108:	add	r6, r0, #2
   1810c:	str	r3, [sp, #100]	; 0x64
   18110:	bne	181a4 <nettle_md5_digest@plt+0x678c>
   18114:	ldr	r7, [pc, #252]	; 18218 <nettle_md5_digest@plt+0x6800>
   18118:	ldrh	r2, [r0]
   1811c:	ldr	r3, [r7, #392]	; 0x188
   18120:	cmp	r2, r3
   18124:	beq	18168 <nettle_md5_digest@plt+0x6750>
   18128:	mov	r0, sp
   1812c:	bl	11880 <nettle_md5_init@plt>
   18130:	mov	r0, sp
   18134:	ldr	r2, [pc, #224]	; 1821c <nettle_md5_digest@plt+0x6804>
   18138:	mov	r1, #12
   1813c:	bl	115bc <nettle_md5_update@plt>
   18140:	mov	r2, r4
   18144:	mov	r0, sp
   18148:	mov	r1, #2
   1814c:	bl	115bc <nettle_md5_update@plt>
   18150:	mov	r0, sp
   18154:	ldr	r2, [pc, #196]	; 18220 <nettle_md5_digest@plt+0x6808>
   18158:	mov	r1, #16
   1815c:	bl	11a18 <nettle_md5_digest@plt>
   18160:	ldrh	r3, [r4]
   18164:	str	r3, [r7, #392]	; 0x188
   18168:	mov	r0, r6
   1816c:	mov	r2, #6
   18170:	ldr	r1, [pc, #168]	; 18220 <nettle_md5_digest@plt+0x6808>
   18174:	bl	11694 <memcmp@plt>
   18178:	cmp	r0, #0
   1817c:	bne	18208 <nettle_md5_digest@plt+0x67f0>
   18180:	ldrh	r0, [r4]
   18184:	rev16	r0, r0
   18188:	uxth	r0, r0
   1818c:	ldr	r2, [sp, #100]	; 0x64
   18190:	ldr	r3, [r5]
   18194:	cmp	r2, r3
   18198:	bne	18210 <nettle_md5_digest@plt+0x67f8>
   1819c:	add	sp, sp, #104	; 0x68
   181a0:	pop	{r4, r5, r6, r7, r8, pc}
   181a4:	ldr	r8, [pc, #120]	; 18224 <nettle_md5_digest@plt+0x680c>
   181a8:	mov	r0, sp
   181ac:	bl	11880 <nettle_md5_init@plt>
   181b0:	mov	r0, sp
   181b4:	ldr	r2, [pc, #96]	; 1821c <nettle_md5_digest@plt+0x6804>
   181b8:	mov	r1, #12
   181bc:	bl	115bc <nettle_md5_update@plt>
   181c0:	add	r7, r8, #80	; 0x50
   181c4:	mov	r2, r4
   181c8:	mov	r0, sp
   181cc:	mov	r1, #2
   181d0:	bl	115bc <nettle_md5_update@plt>
   181d4:	mov	r0, sp
   181d8:	mov	r2, r7
   181dc:	mov	r1, #16
   181e0:	bl	11a18 <nettle_md5_digest@plt>
   181e4:	ldr	r0, [r8, #80]	; 0x50
   181e8:	ldrh	r1, [r4]
   181ec:	str	r0, [r4, #2]
   181f0:	ldr	r2, [pc, #32]	; 18218 <nettle_md5_digest@plt+0x6800>
   181f4:	ldrh	r3, [r8, #84]	; 0x54
   181f8:	mov	r0, #0
   181fc:	str	r1, [r2, #392]	; 0x188
   18200:	strh	r3, [r6, #4]
   18204:	b	1818c <nettle_md5_digest@plt+0x6774>
   18208:	mvn	r0, #0
   1820c:	b	1818c <nettle_md5_digest@plt+0x6774>
   18210:	bl	116d0 <__stack_chk_fail@plt>
   18214:	andeq	ip, r2, r0, ror #29
   18218:	andeq	sp, r2, r4, lsr #4
   1821c:	andeq	r0, r5, r0, asr #23
   18220:	andeq	lr, r2, r0, ror #10
   18224:	andeq	lr, r2, r0, lsl r5
   18228:	push	{r4, r5, r6, r7, r8, lr}
   1822c:	mov	r7, r0
   18230:	ldr	ip, [r1, #20]
   18234:	ldr	r0, [r1, #8]
   18238:	cmp	ip, #11
   1823c:	sub	sp, sp, #24
   18240:	mov	r5, r2
   18244:	mov	r8, r3
   18248:	ldr	r4, [r0]
   1824c:	bls	18358 <nettle_md5_digest@plt+0x6940>
   18250:	ldr	r3, [r1, #16]
   18254:	cmp	r3, #0
   18258:	beq	18358 <nettle_md5_digest@plt+0x6940>
   1825c:	ldr	r1, [r3]
   18260:	mov	r0, r3
   18264:	add	r2, r3, ip
   18268:	mvn	r6, #0
   1826c:	ldr	r3, [r0, #4]
   18270:	cmp	r3, #41	; 0x29
   18274:	bne	1828c <nettle_md5_digest@plt+0x6874>
   18278:	ldr	r3, [r0, #8]
   1827c:	cmp	r3, #8
   18280:	beq	18348 <nettle_md5_digest@plt+0x6930>
   18284:	cmp	r3, #52	; 0x34
   18288:	beq	18348 <nettle_md5_digest@plt+0x6930>
   1828c:	cmp	r1, #11
   18290:	bls	182c4 <nettle_md5_digest@plt+0x68ac>
   18294:	add	r1, r1, #3
   18298:	bic	r1, r1, #3
   1829c:	add	r0, r0, r1
   182a0:	add	r3, r0, #12
   182a4:	cmp	r2, r3
   182a8:	bcc	182c4 <nettle_md5_digest@plt+0x68ac>
   182ac:	ldr	r1, [r0]
   182b0:	add	r3, r1, #3
   182b4:	bic	r3, r3, #3
   182b8:	add	r3, r0, r3
   182bc:	cmp	r2, r3
   182c0:	bcs	1826c <nettle_md5_digest@plt+0x6854>
   182c4:	cmp	r5, #7
   182c8:	ble	18364 <nettle_md5_digest@plt+0x694c>
   182cc:	ldrb	r3, [r4]
   182d0:	cmp	r3, #129	; 0x81
   182d4:	beq	18390 <nettle_md5_digest@plt+0x6978>
   182d8:	cmp	r3, #140	; 0x8c
   182dc:	beq	1841c <nettle_md5_digest@plt+0x6a04>
   182e0:	cmp	r5, #55	; 0x37
   182e4:	ble	1833c <nettle_md5_digest@plt+0x6924>
   182e8:	mov	r2, #16
   182ec:	ldr	r1, [pc, #820]	; 18628 <nettle_md5_digest@plt+0x6c10>
   182f0:	add	r0, r4, #32
   182f4:	bl	11694 <memcmp@plt>
   182f8:	cmp	r0, #0
   182fc:	bne	1833c <nettle_md5_digest@plt+0x6924>
   18300:	ldrb	r3, [r4, #14]
   18304:	cmp	r3, #44	; 0x2c
   18308:	addne	r6, r4, #48	; 0x30
   1830c:	ldrbeq	r3, [r4, #48]	; 0x30
   18310:	addeq	r6, r4, #56	; 0x38
   18314:	cmp	r3, #58	; 0x3a
   18318:	beq	184a0 <nettle_md5_digest@plt+0x6a88>
   1831c:	ldr	r5, [pc, #776]	; 1862c <nettle_md5_digest@plt+0x6c14>
   18320:	ldr	r3, [r5]
   18324:	tst	r3, #256	; 0x100
   18328:	beq	1833c <nettle_md5_digest@plt+0x6924>
   1832c:	ldr	r3, [pc, #764]	; 18630 <nettle_md5_digest@plt+0x6c18>
   18330:	ldr	r3, [r3]
   18334:	cmp	r3, #0
   18338:	beq	18564 <nettle_md5_digest@plt+0x6b4c>
   1833c:	mov	r0, #1
   18340:	add	sp, sp, #24
   18344:	pop	{r4, r5, r6, r7, r8, pc}
   18348:	cmp	r1, #15
   1834c:	bls	1828c <nettle_md5_digest@plt+0x6874>
   18350:	ldr	r6, [r0, #12]
   18354:	b	18294 <nettle_md5_digest@plt+0x687c>
   18358:	cmp	r5, #7
   1835c:	mvn	r6, #0
   18360:	bgt	182cc <nettle_md5_digest@plt+0x68b4>
   18364:	ldr	r3, [pc, #704]	; 1862c <nettle_md5_digest@plt+0x6c14>
   18368:	ldr	r3, [r3]
   1836c:	tst	r3, #256	; 0x100
   18370:	beq	1833c <nettle_md5_digest@plt+0x6924>
   18374:	ldr	r1, [pc, #696]	; 18634 <nettle_md5_digest@plt+0x6c1c>
   18378:	mov	r3, r5
   1837c:	ldr	r2, [pc, #692]	; 18638 <nettle_md5_digest@plt+0x6c20>
   18380:	ldr	r0, [r1]
   18384:	mov	r1, #1
   18388:	bl	118bc <__fprintf_chk@plt>
   1838c:	b	1833c <nettle_md5_digest@plt+0x6924>
   18390:	mov	r0, r7
   18394:	ldrh	r1, [r4, #4]
   18398:	bl	175dc <nettle_md5_digest@plt+0x5bc4>
   1839c:	cmp	r0, #0
   183a0:	beq	1833c <nettle_md5_digest@plt+0x6924>
   183a4:	add	r0, r4, #8
   183a8:	bl	1635c <nettle_md5_digest@plt+0x4944>
   183ac:	cmp	r0, #0
   183b0:	beq	1833c <nettle_md5_digest@plt+0x6924>
   183b4:	ldrh	r3, [r4, #6]
   183b8:	mov	r0, r8
   183bc:	mov	r1, #28
   183c0:	rev16	r3, r3
   183c4:	mov	r7, #0
   183c8:	uxth	r8, r3
   183cc:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   183d0:	ldr	r2, [sp, #48]	; 0x30
   183d4:	ldr	r1, [pc, #608]	; 1863c <nettle_md5_digest@plt+0x6c24>
   183d8:	str	r2, [sp, #8]
   183dc:	str	r1, [sp, #16]
   183e0:	mov	r3, r8
   183e4:	str	r6, [sp]
   183e8:	mov	r2, r5
   183ec:	str	r7, [sp, #4]
   183f0:	mov	r1, #8
   183f4:	str	r0, [sp, #12]
   183f8:	mov	r0, r4
   183fc:	bl	163c0 <nettle_md5_digest@plt+0x49a8>
   18400:	cmp	r0, r7
   18404:	beq	18478 <nettle_md5_digest@plt+0x6a60>
   18408:	ldr	r3, [pc, #560]	; 18640 <nettle_md5_digest@plt+0x6c28>
   1840c:	ldr	r0, [r3]
   18410:	bl	11628 <fflush@plt>
   18414:	mov	r0, r7
   18418:	b	18340 <nettle_md5_digest@plt+0x6928>
   1841c:	mov	r1, #0
   18420:	add	r0, r4, #8
   18424:	bl	180f0 <nettle_md5_digest@plt+0x66d8>
   18428:	subs	r7, r0, #0
   1842c:	blt	1833c <nettle_md5_digest@plt+0x6924>
   18430:	mov	r1, #28
   18434:	mov	r0, r8
   18438:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   1843c:	ldr	r3, [sp, #48]	; 0x30
   18440:	ldr	ip, [pc, #508]	; 18644 <nettle_md5_digest@plt+0x6c2c>
   18444:	mov	r1, #0
   18448:	str	r3, [sp, #8]
   1844c:	str	r1, [sp, #4]
   18450:	str	r6, [sp]
   18454:	uxth	r3, r7
   18458:	mov	r2, r5
   1845c:	str	ip, [sp, #16]
   18460:	mov	r1, #8
   18464:	str	r0, [sp, #12]
   18468:	mov	r0, r4
   1846c:	bl	163c0 <nettle_md5_digest@plt+0x49a8>
   18470:	cmp	r0, #0
   18474:	bne	18494 <nettle_md5_digest@plt+0x6a7c>
   18478:	ldr	r5, [pc, #428]	; 1862c <nettle_md5_digest@plt+0x6c14>
   1847c:	ldr	r3, [r5]
   18480:	tst	r3, #8192	; 0x2000
   18484:	bne	1859c <nettle_md5_digest@plt+0x6b84>
   18488:	tst	r3, #1
   1848c:	ldreq	r4, [pc, #428]	; 18640 <nettle_md5_digest@plt+0x6c28>
   18490:	beq	185b8 <nettle_md5_digest@plt+0x6ba0>
   18494:	mov	r0, #0
   18498:	add	sp, sp, #24
   1849c:	pop	{r4, r5, r6, r7, r8, pc}
   184a0:	ldrb	r3, [r6]
   184a4:	cmp	r3, #128	; 0x80
   184a8:	bne	1833c <nettle_md5_digest@plt+0x6924>
   184ac:	mov	r0, r7
   184b0:	ldrh	r1, [r6, #4]
   184b4:	bl	175dc <nettle_md5_digest@plt+0x5bc4>
   184b8:	cmp	r0, #0
   184bc:	beq	1833c <nettle_md5_digest@plt+0x6924>
   184c0:	ldrh	r2, [r6, #6]
   184c4:	ldr	r3, [pc, #380]	; 18648 <nettle_md5_digest@plt+0x6c30>
   184c8:	rev16	r2, r2
   184cc:	ldr	r0, [r3]
   184d0:	uxth	r1, r2
   184d4:	sub	r3, r0, r1
   184d8:	uxth	r3, r3
   184dc:	tst	r3, #32768	; 0x8000
   184e0:	bne	18514 <nettle_md5_digest@plt+0x6afc>
   184e4:	ldr	ip, [pc, #352]	; 1864c <nettle_md5_digest@plt+0x6c34>
   184e8:	ldr	lr, [ip]
   184ec:	cmp	r3, lr
   184f0:	addge	r3, r3, #1
   184f4:	strge	r3, [ip]
   184f8:	ldr	ip, [pc, #336]	; 18650 <nettle_md5_digest@plt+0x6c38>
   184fc:	ldrh	lr, [ip]
   18500:	sub	r3, r1, lr
   18504:	sxth	r3, r3
   18508:	cmp	r3, #0
   1850c:	ble	18614 <nettle_md5_digest@plt+0x6bfc>
   18510:	strh	r2, [ip]
   18514:	ldr	r2, [pc, #312]	; 18654 <nettle_md5_digest@plt+0x6c3c>
   18518:	ldr	r5, [pc, #268]	; 1862c <nettle_md5_digest@plt+0x6c14>
   1851c:	ldr	r3, [r2]
   18520:	ldr	r1, [r5]
   18524:	add	r3, r3, #1
   18528:	tst	r1, #1
   1852c:	str	r3, [r2]
   18530:	bne	185e0 <nettle_md5_digest@plt+0x6bc8>
   18534:	bl	15830 <nettle_md5_digest@plt+0x3e18>
   18538:	mov	r0, r8
   1853c:	mov	r1, #28
   18540:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   18544:	ldrh	r3, [r6, #6]
   18548:	ldr	r1, [pc, #264]	; 18658 <nettle_md5_digest@plt+0x6c40>
   1854c:	rev16	r3, r3
   18550:	uxth	r3, r3
   18554:	mov	r2, r0
   18558:	mov	r0, #1
   1855c:	bl	1188c <__printf_chk@plt>
   18560:	b	18584 <nettle_md5_digest@plt+0x6b6c>
   18564:	bl	15830 <nettle_md5_digest@plt+0x3e18>
   18568:	mov	r1, #28
   1856c:	mov	r0, r8
   18570:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   18574:	ldr	r1, [pc, #224]	; 1865c <nettle_md5_digest@plt+0x6c44>
   18578:	mov	r2, r0
   1857c:	mov	r0, #1
   18580:	bl	1188c <__printf_chk@plt>
   18584:	ldr	r2, [r4, #4]
   18588:	ldrb	r1, [r4, #1]
   1858c:	rev	r2, r2
   18590:	ldrb	r0, [r4]
   18594:	bl	17630 <nettle_md5_digest@plt+0x5c18>
   18598:	b	1847c <nettle_md5_digest@plt+0x6a64>
   1859c:	ldr	r4, [pc, #156]	; 18640 <nettle_md5_digest@plt+0x6c28>
   185a0:	mov	r0, #7
   185a4:	ldr	r1, [r4]
   185a8:	bl	11958 <putc@plt>
   185ac:	ldr	r3, [r5]
   185b0:	tst	r3, #1
   185b4:	bne	185d0 <nettle_md5_digest@plt+0x6bb8>
   185b8:	ldr	r1, [r4]
   185bc:	mov	r0, #10
   185c0:	bl	11958 <putc@plt>
   185c4:	ldr	r0, [r4]
   185c8:	bl	11628 <fflush@plt>
   185cc:	b	18494 <nettle_md5_digest@plt+0x6a7c>
   185d0:	ldr	r0, [r4]
   185d4:	bl	11628 <fflush@plt>
   185d8:	ldr	r3, [r5]
   185dc:	b	18488 <nettle_md5_digest@plt+0x6a70>
   185e0:	ldr	r5, [pc, #120]	; 18660 <nettle_md5_digest@plt+0x6c48>
   185e4:	mov	r4, #0
   185e8:	rsb	r2, r4, #2
   185ec:	add	r1, r5, r4
   185f0:	mov	r0, #1
   185f4:	bl	118b0 <write@plt>
   185f8:	add	r4, r4, r0
   185fc:	cmp	r4, #1
   18600:	movhi	r3, #0
   18604:	movls	r3, #1
   18608:	orrs	r3, r3, r0, lsr #31
   1860c:	bne	185e8 <nettle_md5_digest@plt+0x6bd0>
   18610:	b	18494 <nettle_md5_digest@plt+0x6a7c>
   18614:	uxth	r3, r0
   18618:	sub	r3, r3, lr
   1861c:	cmp	r3, #32768	; 0x8000
   18620:	blt	18514 <nettle_md5_digest@plt+0x6afc>
   18624:	b	18510 <nettle_md5_digest@plt+0x6af8>
   18628:	andeq	lr, r2, r8, ror r5
   1862c:	ldrdeq	r1, [r3], -r0
   18630:	andeq	r0, r5, r4, ror fp
   18634:	andeq	sp, r2, r8, ror #7
   18638:	andeq	fp, r1, ip, lsl #23
   1863c:	andeq	r7, r1, ip, ror #17
   18640:	andeq	sp, r2, ip, ror #7
   18644:	andeq	r8, r1, r8, lsl #16
   18648:	andeq	r0, r5, r8, ror #22
   1864c:	andeq	sp, r2, r4, lsl r2
   18650:	ldrdeq	r0, [r5], -r4
   18654:	muleq	r5, r8, fp
   18658:	andeq	fp, r1, r8, lsl #5
   1865c:	andeq	fp, r1, r4, asr #5
   18660:	andeq	fp, r1, r0, asr #4
   18664:	ldr	r3, [pc, #392]	; 187f4 <nettle_md5_digest@plt+0x6ddc>
   18668:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1866c:	sub	sp, sp, #1040	; 0x410
   18670:	sub	sp, sp, #4
   18674:	ldr	r3, [r3]
   18678:	cmp	r1, #20
   1867c:	add	r9, r0, r1
   18680:	str	r3, [sp, #1036]	; 0x40c
   18684:	bmi	187e0 <nettle_md5_digest@plt+0x6dc8>
   18688:	add	r4, r0, #20
   1868c:	cmp	r4, r9
   18690:	bcs	187b0 <nettle_md5_digest@plt+0x6d98>
   18694:	add	fp, r0, #16
   18698:	mov	r2, #1024	; 0x400
   1869c:	add	r0, sp, #12
   186a0:	mov	r1, #255	; 0xff
   186a4:	bl	11850 <memset@plt>
   186a8:	ldr	r7, [pc, #328]	; 187f8 <nettle_md5_digest@plt+0x6de0>
   186ac:	ldr	r8, [pc, #328]	; 187fc <nettle_md5_digest@plt+0x6de4>
   186b0:	mov	r3, #1024	; 0x400
   186b4:	str	r3, [sp]
   186b8:	mov	r2, r4
   186bc:	add	r3, sp, #12
   186c0:	mov	r1, r9
   186c4:	mov	r0, fp
   186c8:	bl	11874 <__dn_expand@plt>
   186cc:	cmp	r0, #0
   186d0:	blt	187d0 <nettle_md5_digest@plt+0x6db8>
   186d4:	add	r6, r4, r0
   186d8:	cmp	r6, r9
   186dc:	movcs	sl, #1
   186e0:	bcs	18704 <nettle_md5_digest@plt+0x6cec>
   186e4:	ldrb	r3, [r4, r0]
   186e8:	cmp	r3, #0
   186ec:	moveq	r6, #1
   186f0:	movne	r6, #0
   186f4:	add	r6, r6, r0
   186f8:	add	r6, r4, r6
   186fc:	movne	sl, #1
   18700:	moveq	sl, #0
   18704:	ldr	r1, [r7]
   18708:	mov	r0, #32
   1870c:	bl	11958 <putc@plt>
   18710:	add	r5, sp, #11
   18714:	mov	r4, #0
   18718:	b	1872c <nettle_md5_digest@plt+0x6d14>
   1871c:	mov	r0, r2
   18720:	ldr	r1, [r7]
   18724:	bl	11958 <putc@plt>
   18728:	add	r4, r4, #1
   1872c:	add	r0, sp, #12
   18730:	bl	117e4 <strlen@plt>
   18734:	cmp	r0, r4
   18738:	bls	18768 <nettle_md5_digest@plt+0x6d50>
   1873c:	bl	117b4 <__ctype_b_loc@plt>
   18740:	ldrb	r2, [r5, #1]!
   18744:	lsl	r3, r2, #1
   18748:	ldr	r1, [r0]
   1874c:	ldrh	r3, [r1, r3]
   18750:	tst	r3, #16384	; 0x4000
   18754:	bne	1871c <nettle_md5_digest@plt+0x6d04>
   18758:	mov	r1, r8
   1875c:	mov	r0, #1
   18760:	bl	1188c <__printf_chk@plt>
   18764:	b	18728 <nettle_md5_digest@plt+0x6d10>
   18768:	cmp	sl, #0
   1876c:	bne	1879c <nettle_md5_digest@plt+0x6d84>
   18770:	cmp	r9, r6
   18774:	bls	187b0 <nettle_md5_digest@plt+0x6d98>
   18778:	mov	r2, #1024	; 0x400
   1877c:	mov	r1, #255	; 0xff
   18780:	add	r0, sp, #12
   18784:	bl	11850 <memset@plt>
   18788:	ldr	r1, [r7]
   1878c:	mov	r0, #44	; 0x2c
   18790:	bl	11958 <putc@plt>
   18794:	mov	r4, r6
   18798:	b	186b0 <nettle_md5_digest@plt+0x6c98>
   1879c:	ldr	r1, [r7]
   187a0:	mov	r0, #46	; 0x2e
   187a4:	bl	11958 <putc@plt>
   187a8:	cmp	r9, r6
   187ac:	bhi	18778 <nettle_md5_digest@plt+0x6d60>
   187b0:	ldr	r3, [pc, #60]	; 187f4 <nettle_md5_digest@plt+0x6ddc>
   187b4:	ldr	r2, [sp, #1036]	; 0x40c
   187b8:	ldr	r3, [r3]
   187bc:	cmp	r2, r3
   187c0:	bne	187f0 <nettle_md5_digest@plt+0x6dd8>
   187c4:	add	sp, sp, #1040	; 0x410
   187c8:	add	sp, sp, #4
   187cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   187d0:	ldr	r1, [pc, #40]	; 18800 <nettle_md5_digest@plt+0x6de8>
   187d4:	mov	r0, #1
   187d8:	bl	1188c <__printf_chk@plt>
   187dc:	b	187b0 <nettle_md5_digest@plt+0x6d98>
   187e0:	ldr	r1, [pc, #28]	; 18804 <nettle_md5_digest@plt+0x6dec>
   187e4:	mov	r0, #1
   187e8:	bl	1188c <__printf_chk@plt>
   187ec:	b	187b0 <nettle_md5_digest@plt+0x6d98>
   187f0:	bl	116d0 <__stack_chk_fail@plt>
   187f4:	andeq	ip, r2, r0, ror #29
   187f8:	andeq	sp, r2, ip, ror #7
   187fc:			; <UNDEFINED> instruction: 0x0001bbb0
   18800:	andeq	fp, r1, r0, asr #20
   18804:	andeq	fp, r1, r4, lsr #20
   18808:	push	{r4, lr}
   1880c:	mov	r4, r0
   18810:	ldrb	r2, [r0, #1]
   18814:	cmp	r2, #1
   18818:	beq	1885c <nettle_md5_digest@plt+0x6e44>
   1881c:	cmp	r2, #0
   18820:	beq	1887c <nettle_md5_digest@plt+0x6e64>
   18824:	cmp	r2, #2
   18828:	beq	1886c <nettle_md5_digest@plt+0x6e54>
   1882c:	rev16	r2, r2
   18830:	ldr	r1, [pc, #132]	; 188bc <nettle_md5_digest@plt+0x6ea4>
   18834:	uxth	r2, r2
   18838:	mov	r0, #1
   1883c:	bl	1188c <__printf_chk@plt>
   18840:	ldrh	r2, [r4, #8]
   18844:	ldr	r1, [pc, #116]	; 188c0 <nettle_md5_digest@plt+0x6ea8>
   18848:	mov	r0, #1
   1884c:	rev16	r2, r2
   18850:	pop	{r4, lr}
   18854:	uxth	r2, r2
   18858:	b	1188c <__printf_chk@plt>
   1885c:	mov	r0, r2
   18860:	ldr	r1, [pc, #92]	; 188c4 <nettle_md5_digest@plt+0x6eac>
   18864:	bl	1188c <__printf_chk@plt>
   18868:	b	18840 <nettle_md5_digest@plt+0x6e28>
   1886c:	ldr	r1, [pc, #84]	; 188c8 <nettle_md5_digest@plt+0x6eb0>
   18870:	mov	r0, #1
   18874:	bl	1188c <__printf_chk@plt>
   18878:	b	18840 <nettle_md5_digest@plt+0x6e28>
   1887c:	ldrh	r2, [r0, #4]
   18880:	rev16	r2, r2
   18884:	uxth	r2, r2
   18888:	cmp	r2, #2
   1888c:	beq	188b4 <nettle_md5_digest@plt+0x6e9c>
   18890:	bcc	188a4 <nettle_md5_digest@plt+0x6e8c>
   18894:	cmp	r2, #4
   18898:	bhi	188a4 <nettle_md5_digest@plt+0x6e8c>
   1889c:	bl	17908 <nettle_md5_digest@plt+0x5ef0>
   188a0:	b	18840 <nettle_md5_digest@plt+0x6e28>
   188a4:	ldr	r1, [pc, #32]	; 188cc <nettle_md5_digest@plt+0x6eb4>
   188a8:	mov	r0, #1
   188ac:	bl	1188c <__printf_chk@plt>
   188b0:	b	18840 <nettle_md5_digest@plt+0x6e28>
   188b4:	bl	18664 <nettle_md5_digest@plt+0x6c4c>
   188b8:	b	18840 <nettle_md5_digest@plt+0x6e28>
   188bc:	andeq	fp, r1, r8, ror #23
   188c0:	strdeq	fp, [r1], -ip
   188c4:	ldrdeq	fp, [r1], -r0
   188c8:	ldrdeq	fp, [r1], -ip
   188cc:			; <UNDEFINED> instruction: 0x0001bbb8
   188d0:	ldr	r1, [pc, #28]	; 188f4 <nettle_md5_digest@plt+0x6edc>
   188d4:	push	{r4, lr}
   188d8:	mov	r3, r0
   188dc:	ldr	r2, [pc, #20]	; 188f8 <nettle_md5_digest@plt+0x6ee0>
   188e0:	ldr	r0, [r1]
   188e4:	mov	r1, #1
   188e8:	bl	118bc <__fprintf_chk@plt>
   188ec:	mov	r0, #2
   188f0:	bl	117cc <exit@plt>
   188f4:	andeq	sp, r2, r8, ror #7
   188f8:	andeq	sl, r1, r8, asr r5
   188fc:	ldr	r2, [pc, #56]	; 1893c <nettle_md5_digest@plt+0x6f24>
   18900:	ldr	r3, [r2]
   18904:	mvn	r0, r3
   18908:	cmp	r3, #3
   1890c:	lsr	r0, r0, #31
   18910:	moveq	r0, #0
   18914:	cmp	r0, #0
   18918:	bne	18928 <nettle_md5_digest@plt+0x6f10>
   1891c:	mov	r3, #3
   18920:	str	r3, [r2]
   18924:	bx	lr
   18928:	push	{r4, lr}
   1892c:	ldr	r0, [pc, #12]	; 18940 <nettle_md5_digest@plt+0x6f28>
   18930:	bl	11760 <puts@plt>
   18934:	mvn	r0, #0
   18938:	pop	{r4, pc}
   1893c:	andeq	sp, r2, r4, lsr #4
   18940:	andeq	fp, r1, r4, lsl #21
   18944:	ldr	r1, [pc, #88]	; 189a4 <nettle_md5_digest@plt+0x6f8c>
   18948:	push	{r4, lr}
   1894c:	ldr	r3, [r1]
   18950:	subs	r2, r3, #3
   18954:	movne	r2, #1
   18958:	cmp	r3, #0
   1895c:	movlt	r2, #0
   18960:	cmp	r2, #0
   18964:	bne	18994 <nettle_md5_digest@plt+0x6f7c>
   18968:	add	r3, r0, r0, lsl #2
   1896c:	ldr	ip, [pc, #52]	; 189a8 <nettle_md5_digest@plt+0x6f90>
   18970:	add	r3, r1, r3, lsl #2
   18974:	mov	r0, r2
   18978:	ldr	lr, [ip]
   1897c:	ldr	r3, [r3, #16]
   18980:	mov	r2, #3
   18984:	orr	r3, r3, lr
   18988:	str	r3, [ip]
   1898c:	str	r2, [r1]
   18990:	pop	{r4, pc}
   18994:	ldr	r0, [pc, #16]	; 189ac <nettle_md5_digest@plt+0x6f94>
   18998:	bl	11760 <puts@plt>
   1899c:	mvn	r0, #0
   189a0:	pop	{r4, pc}
   189a4:	andeq	sp, r2, r4, lsr #4
   189a8:	andeq	lr, r2, r0, lsl r5
   189ac:	andeq	fp, r1, r4, lsl #21
   189b0:	ldr	r2, [pc, #56]	; 189f0 <nettle_md5_digest@plt+0x6fd8>
   189b4:	ldr	r3, [r2]
   189b8:	mvn	r0, r3
   189bc:	cmp	r3, #4
   189c0:	lsr	r0, r0, #31
   189c4:	moveq	r0, #0
   189c8:	cmp	r0, #0
   189cc:	bne	189dc <nettle_md5_digest@plt+0x6fc4>
   189d0:	mov	r3, #4
   189d4:	str	r3, [r2]
   189d8:	bx	lr
   189dc:	push	{r4, lr}
   189e0:	ldr	r0, [pc, #12]	; 189f4 <nettle_md5_digest@plt+0x6fdc>
   189e4:	bl	11760 <puts@plt>
   189e8:	mvn	r0, #0
   189ec:	pop	{r4, pc}
   189f0:	andeq	sp, r2, r4, lsr #4
   189f4:	andeq	fp, r1, r4, lsl #21
   189f8:	ldr	r2, [pc, #56]	; 18a38 <nettle_md5_digest@plt+0x7020>
   189fc:	ldr	r3, [r2]
   18a00:	mvn	r0, r3
   18a04:	cmp	r3, #2
   18a08:	lsr	r0, r0, #31
   18a0c:	moveq	r0, #0
   18a10:	cmp	r0, #0
   18a14:	bne	18a24 <nettle_md5_digest@plt+0x700c>
   18a18:	mov	r3, #2
   18a1c:	str	r3, [r2]
   18a20:	bx	lr
   18a24:	push	{r4, lr}
   18a28:	ldr	r0, [pc, #12]	; 18a3c <nettle_md5_digest@plt+0x7024>
   18a2c:	bl	11760 <puts@plt>
   18a30:	mvn	r0, #0
   18a34:	pop	{r4, pc}
   18a38:	andeq	sp, r2, r4, lsr #4
   18a3c:	andeq	fp, r1, r4, lsl #21
   18a40:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18a44:	sub	sp, sp, #592	; 0x250
   18a48:	ldr	r5, [pc, #836]	; 18d94 <nettle_md5_digest@plt+0x737c>
   18a4c:	mov	r8, r0
   18a50:	add	r7, sp, #40	; 0x28
   18a54:	ldr	r3, [r5]
   18a58:	mov	r6, #0
   18a5c:	str	r3, [sp, #588]	; 0x24c
   18a60:	bl	11814 <__errno_location@plt>
   18a64:	mov	r3, #8
   18a68:	add	r2, sp, #48	; 0x30
   18a6c:	mov	r1, #28
   18a70:	str	r3, [sp, #8]
   18a74:	str	r2, [sp, #12]
   18a78:	add	r3, sp, #4
   18a7c:	mov	r2, #1
   18a80:	str	r1, [sp, #16]
   18a84:	add	r1, sp, #76	; 0x4c
   18a88:	str	r3, [sp, #20]
   18a8c:	str	r2, [sp, #24]
   18a90:	mov	r3, #512	; 0x200
   18a94:	str	r1, [sp, #28]
   18a98:	mov	r2, #8256	; 0x2040
   18a9c:	add	r1, sp, #12
   18aa0:	str	r7, [sp, #4]
   18aa4:	str	r6, [sp, #36]	; 0x24
   18aa8:	str	r3, [sp, #32]
   18aac:	mov	r4, r0
   18ab0:	ldr	r0, [r8]
   18ab4:	ldr	r9, [r4]
   18ab8:	bl	11970 <recvmsg@plt>
   18abc:	cmp	r0, #0
   18ac0:	blt	18b78 <nettle_md5_digest@plt+0x7160>
   18ac4:	ldr	ip, [sp, #32]
   18ac8:	cmp	ip, #11
   18acc:	bls	18d90 <nettle_md5_digest@plt+0x7378>
   18ad0:	ldr	r3, [sp, #28]
   18ad4:	cmp	r3, #0
   18ad8:	beq	18d90 <nettle_md5_digest@plt+0x7378>
   18adc:	mov	r1, r3
   18ae0:	ldr	r3, [r3]
   18ae4:	add	ip, r1, ip
   18ae8:	ldr	r2, [r1, #4]
   18aec:	cmp	r2, #41	; 0x29
   18af0:	bne	18b00 <nettle_md5_digest@plt+0x70e8>
   18af4:	ldr	r2, [r1, #8]
   18af8:	cmp	r2, #25
   18afc:	addeq	r6, r1, #12
   18b00:	cmp	r3, #11
   18b04:	bls	18b38 <nettle_md5_digest@plt+0x7120>
   18b08:	add	r3, r3, #3
   18b0c:	bic	r3, r3, #3
   18b10:	add	r1, r1, r3
   18b14:	add	r3, r1, #12
   18b18:	cmp	ip, r3
   18b1c:	bcc	18b38 <nettle_md5_digest@plt+0x7120>
   18b20:	ldr	r3, [r1]
   18b24:	add	r2, r3, #3
   18b28:	bic	r2, r2, #3
   18b2c:	add	r2, r1, r2
   18b30:	cmp	ip, r2
   18b34:	bcs	18ae8 <nettle_md5_digest@plt+0x70d0>
   18b38:	cmp	r6, #0
   18b3c:	beq	18d90 <nettle_md5_digest@plt+0x7378>
   18b40:	ldrb	sl, [r6, #4]
   18b44:	cmp	sl, #1
   18b48:	beq	18b84 <nettle_md5_digest@plt+0x716c>
   18b4c:	cmp	sl, #3
   18b50:	strne	r9, [r4]
   18b54:	movne	sl, #0
   18b58:	beq	18bf0 <nettle_md5_digest@plt+0x71d8>
   18b5c:	ldr	r2, [sp, #588]	; 0x24c
   18b60:	ldr	r3, [r5]
   18b64:	mov	r0, sl
   18b68:	cmp	r2, r3
   18b6c:	bne	18d8c <nettle_md5_digest@plt+0x7374>
   18b70:	add	sp, sp, #592	; 0x250
   18b74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18b78:	str	r9, [r4]
   18b7c:	mov	sl, r6
   18b80:	b	18b5c <nettle_md5_digest@plt+0x7144>
   18b84:	ldr	r3, [pc, #524]	; 18d98 <nettle_md5_digest@plt+0x7380>
   18b88:	ldr	r2, [r3]
   18b8c:	ands	r3, r2, #16
   18b90:	bne	18be4 <nettle_md5_digest@plt+0x71cc>
   18b94:	tst	r2, #1
   18b98:	bne	18c1c <nettle_md5_digest@plt+0x7204>
   18b9c:	ldr	r0, [r6]
   18ba0:	ldr	r3, [pc, #500]	; 18d9c <nettle_md5_digest@plt+0x7384>
   18ba4:	cmp	r0, #90	; 0x5a
   18ba8:	ldr	r7, [r3]
   18bac:	beq	18c4c <nettle_md5_digest@plt+0x7234>
   18bb0:	bl	11790 <strerror@plt>
   18bb4:	mov	r1, sl
   18bb8:	ldr	r2, [pc, #480]	; 18da0 <nettle_md5_digest@plt+0x7388>
   18bbc:	mov	r3, r0
   18bc0:	mov	r0, r7
   18bc4:	bl	118bc <__fprintf_chk@plt>
   18bc8:	ldr	r2, [pc, #468]	; 18da4 <nettle_md5_digest@plt+0x738c>
   18bcc:	mvn	sl, #0
   18bd0:	ldr	r3, [r2]
   18bd4:	add	r3, r3, #1
   18bd8:	str	r3, [r2]
   18bdc:	str	r9, [r4]
   18be0:	b	18b5c <nettle_md5_digest@plt+0x7144>
   18be4:	str	r9, [r4]
   18be8:	mvn	sl, #0
   18bec:	b	18b5c <nettle_md5_digest@plt+0x7144>
   18bf0:	cmp	r0, #7
   18bf4:	ble	18c0c <nettle_md5_digest@plt+0x71f4>
   18bf8:	ldr	r3, [pc, #424]	; 18da8 <nettle_md5_digest@plt+0x7390>
   18bfc:	ldr	r1, [sp, #56]	; 0x38
   18c00:	ldr	r2, [r3, #104]	; 0x68
   18c04:	cmp	r1, r2
   18c08:	beq	18c64 <nettle_md5_digest@plt+0x724c>
   18c0c:	mov	r6, #0
   18c10:	str	r6, [r4]
   18c14:	mov	sl, r6
   18c18:	b	18b5c <nettle_md5_digest@plt+0x7144>
   18c1c:	ldr	r7, [pc, #392]	; 18dac <nettle_md5_digest@plt+0x7394>
   18c20:	mov	r6, r3
   18c24:	rsb	r2, r6, #1
   18c28:	add	r1, r7, r6
   18c2c:	mov	r0, #1
   18c30:	bl	118b0 <write@plt>
   18c34:	adds	r6, r6, r0
   18c38:	moveq	r0, #1
   18c3c:	lsrne	r0, r0, #31
   18c40:	cmp	r0, #0
   18c44:	bne	18c24 <nettle_md5_digest@plt+0x720c>
   18c48:	b	18bc8 <nettle_md5_digest@plt+0x71b0>
   18c4c:	ldr	r3, [r6, #8]
   18c50:	mov	r1, sl
   18c54:	mov	r0, r7
   18c58:	ldr	r2, [pc, #336]	; 18db0 <nettle_md5_digest@plt+0x7398>
   18c5c:	bl	118bc <__fprintf_chk@plt>
   18c60:	b	18bc8 <nettle_md5_digest@plt+0x71b0>
   18c64:	ldr	r1, [sp, #60]	; 0x3c
   18c68:	ldr	r2, [r3, #108]	; 0x6c
   18c6c:	cmp	r1, r2
   18c70:	bne	18c0c <nettle_md5_digest@plt+0x71f4>
   18c74:	ldr	r1, [sp, #64]	; 0x40
   18c78:	ldr	r2, [r3, #112]	; 0x70
   18c7c:	cmp	r1, r2
   18c80:	bne	18c0c <nettle_md5_digest@plt+0x71f4>
   18c84:	ldr	r3, [r3, #116]	; 0x74
   18c88:	ldr	r2, [sp, #68]	; 0x44
   18c8c:	cmp	r2, r3
   18c90:	bne	18c0c <nettle_md5_digest@plt+0x71f4>
   18c94:	ldrb	r3, [sp, #40]	; 0x28
   18c98:	mov	sl, #0
   18c9c:	cmp	r3, #128	; 0x80
   18ca0:	beq	18cac <nettle_md5_digest@plt+0x7294>
   18ca4:	str	sl, [r4]
   18ca8:	b	18b5c <nettle_md5_digest@plt+0x7144>
   18cac:	mov	r0, r8
   18cb0:	ldrh	r1, [r7, #4]
   18cb4:	bl	175dc <nettle_md5_digest@plt+0x5bc4>
   18cb8:	subs	sl, r0, #0
   18cbc:	beq	18ca4 <nettle_md5_digest@plt+0x728c>
   18cc0:	ldr	r2, [pc, #220]	; 18da4 <nettle_md5_digest@plt+0x738c>
   18cc4:	ldr	r1, [pc, #204]	; 18d98 <nettle_md5_digest@plt+0x7380>
   18cc8:	ldr	r3, [r2]
   18ccc:	ldr	sl, [r1]
   18cd0:	add	r3, r3, #1
   18cd4:	str	r3, [r2]
   18cd8:	ands	r3, sl, #16
   18cdc:	bne	18d80 <nettle_md5_digest@plt+0x7368>
   18ce0:	ands	sl, sl, #1
   18ce4:	beq	18d20 <nettle_md5_digest@plt+0x7308>
   18ce8:	ldr	r7, [pc, #196]	; 18db4 <nettle_md5_digest@plt+0x739c>
   18cec:	mov	r6, r3
   18cf0:	rsb	r2, r6, #2
   18cf4:	add	r1, r7, r6
   18cf8:	mov	r0, #1
   18cfc:	bl	118b0 <write@plt>
   18d00:	add	r6, r6, r0
   18d04:	cmp	r6, #1
   18d08:	movhi	r3, #0
   18d0c:	movls	r3, #1
   18d10:	orrs	r3, r3, r0, lsr #31
   18d14:	bne	18cf0 <nettle_md5_digest@plt+0x72d8>
   18d18:	str	r9, [r4]
   18d1c:	b	18b5c <nettle_md5_digest@plt+0x7144>
   18d20:	bl	15830 <nettle_md5_digest@plt+0x3e18>
   18d24:	mov	r1, #28
   18d28:	add	r0, r6, #16
   18d2c:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   18d30:	ldrh	r3, [r7, #6]
   18d34:	mov	sl, #1
   18d38:	ldr	r7, [pc, #120]	; 18db8 <nettle_md5_digest@plt+0x73a0>
   18d3c:	rev16	r3, r3
   18d40:	ldr	r1, [pc, #116]	; 18dbc <nettle_md5_digest@plt+0x73a4>
   18d44:	uxth	r3, r3
   18d48:	mov	r2, r0
   18d4c:	mov	r0, sl
   18d50:	bl	1188c <__printf_chk@plt>
   18d54:	ldr	r2, [r6, #8]
   18d58:	ldrb	r1, [r6, #6]
   18d5c:	ldrb	r0, [r6, #5]
   18d60:	bl	17630 <nettle_md5_digest@plt+0x5c18>
   18d64:	ldr	r1, [r7]
   18d68:	mov	r0, #10
   18d6c:	bl	11958 <putc@plt>
   18d70:	ldr	r0, [r7]
   18d74:	bl	11628 <fflush@plt>
   18d78:	str	r9, [r4]
   18d7c:	b	18b5c <nettle_md5_digest@plt+0x7144>
   18d80:	str	r9, [r4]
   18d84:	mov	sl, #1
   18d88:	b	18b5c <nettle_md5_digest@plt+0x7144>
   18d8c:	bl	116d0 <__stack_chk_fail@plt>
   18d90:	bl	119dc <abort@plt>
   18d94:	andeq	ip, r2, r0, ror #29
   18d98:	ldrdeq	r1, [r3], -r0
   18d9c:	andeq	sp, r2, r8, ror #7
   18da0:	strdeq	fp, [r1], -r8
   18da4:	muleq	r5, r8, fp
   18da8:	andeq	lr, r2, r0, lsl r5
   18dac:	muleq	r1, ip, r5
   18db0:	andeq	fp, r1, r0, lsl r2
   18db4:	andeq	fp, r1, r0, asr #4
   18db8:	andeq	sp, r2, ip, ror #7
   18dbc:	andeq	fp, r1, r4, asr #4
   18dc0:	push	{r4, lr}
   18dc4:	mov	r4, r0
   18dc8:	bl	119b8 <if_nametoindex@plt>
   18dcc:	cmp	r0, #0
   18dd0:	popne	{r4, pc}
   18dd4:	mov	r0, r4
   18dd8:	bl	188d0 <nettle_md5_digest@plt+0x6eb8>
   18ddc:	push	{r4, r5, r6, r7, r8, lr}
   18de0:	mov	r7, r0
   18de4:	ldr	r4, [pc, #148]	; 18e80 <nettle_md5_digest@plt+0x7468>
   18de8:	ldr	r0, [r4, #4]
   18dec:	cmp	r0, #0
   18df0:	beq	18e74 <nettle_md5_digest@plt+0x745c>
   18df4:	add	r4, r4, #4
   18df8:	mov	r6, #0
   18dfc:	b	18e2c <nettle_md5_digest@plt+0x7414>
   18e00:	cmp	r1, #0
   18e04:	bne	18e1c <nettle_md5_digest@plt+0x7404>
   18e08:	ldr	r3, [r4, #16]
   18e0c:	mov	r0, r6
   18e10:	blx	r3
   18e14:	cmp	r0, #0
   18e18:	bge	18e68 <nettle_md5_digest@plt+0x7450>
   18e1c:	ldr	r0, [r4, #20]!
   18e20:	add	r6, r6, #1
   18e24:	cmp	r0, #0
   18e28:	beq	18e74 <nettle_md5_digest@plt+0x745c>
   18e2c:	ldr	r5, [r4, #4]
   18e30:	mov	r1, r7
   18e34:	mov	r2, r5
   18e38:	bl	119d0 <strncmp@plt>
   18e3c:	cmp	r0, #0
   18e40:	bne	18e1c <nettle_md5_digest@plt+0x7404>
   18e44:	ldr	r3, [r4, #8]
   18e48:	ldrb	r1, [r7, r5]
   18e4c:	cmp	r3, #0
   18e50:	beq	18e00 <nettle_md5_digest@plt+0x73e8>
   18e54:	cmp	r1, #61	; 0x3d
   18e58:	bne	18e1c <nettle_md5_digest@plt+0x7404>
   18e5c:	add	r1, r5, #1
   18e60:	add	r1, r7, r1
   18e64:	b	18e08 <nettle_md5_digest@plt+0x73f0>
   18e68:	ldr	r3, [r4]
   18e6c:	cmp	r3, #0
   18e70:	popne	{r4, r5, r6, r7, r8, pc}
   18e74:	mov	r1, #0
   18e78:	mov	r0, r1
   18e7c:	bl	17604 <nettle_md5_digest@plt+0x5bec>
   18e80:	andeq	sp, r2, r4, lsr #4
   18e84:	ldr	r3, [pc, #96]	; 18eec <nettle_md5_digest@plt+0x74d4>
   18e88:	ldr	r1, [pc, #96]	; 18ef0 <nettle_md5_digest@plt+0x74d8>
   18e8c:	mov	ip, #128	; 0x80
   18e90:	ldr	r2, [pc, #92]	; 18ef4 <nettle_md5_digest@plt+0x74dc>
   18e94:	str	ip, [r0]
   18e98:	ldr	r3, [r3]
   18e9c:	ldr	r1, [r1]
   18ea0:	add	r3, r3, #1
   18ea4:	ldr	r2, [r2]
   18ea8:	rev16	r3, r3
   18eac:	cmp	r1, #0
   18eb0:	strh	r3, [r0, #6]
   18eb4:	strh	r2, [r0, #4]
   18eb8:	bne	18ecc <nettle_md5_digest@plt+0x74b4>
   18ebc:	ldr	r3, [pc, #52]	; 18ef8 <nettle_md5_digest@plt+0x74e0>
   18ec0:	ldr	r0, [r3]
   18ec4:	add	r0, r0, #8
   18ec8:	bx	lr
   18ecc:	push	{r4, lr}
   18ed0:	mov	r1, #0
   18ed4:	add	r0, r0, #8
   18ed8:	bl	1173c <gettimeofday@plt>
   18edc:	ldr	r3, [pc, #20]	; 18ef8 <nettle_md5_digest@plt+0x74e0>
   18ee0:	ldr	r0, [r3]
   18ee4:	add	r0, r0, #8
   18ee8:	pop	{r4, pc}
   18eec:	andeq	r0, r5, r8, ror #22
   18ef0:	andeq	r1, r3, ip, asr #11
   18ef4:	andeq	r0, r5, r0, lsr #23
   18ef8:	andeq	sp, r2, ip, lsl r2
   18efc:	ldr	r3, [pc, #116]	; 18f78 <nettle_md5_digest@plt+0x7560>
   18f00:	mov	r2, #0
   18f04:	mvn	r1, #116	; 0x74
   18f08:	push	{r4, r5, r6, lr}
   18f0c:	mov	r4, r0
   18f10:	strb	r1, [r0]
   18f14:	strh	r2, [r0, #2]
   18f18:	ldr	r3, [r3]
   18f1c:	ldr	ip, [pc, #88]	; 18f7c <nettle_md5_digest@plt+0x7564>
   18f20:	add	r3, r3, #1
   18f24:	rev16	r3, r3
   18f28:	strh	r3, [r0, #8]!
   18f2c:	mov	r1, #1
   18f30:	str	r2, [ip]
   18f34:	bl	180f0 <nettle_md5_digest@plt+0x66d8>
   18f38:	ldr	r2, [pc, #64]	; 18f80 <nettle_md5_digest@plt+0x7568>
   18f3c:	ldr	r3, [pc, #64]	; 18f84 <nettle_md5_digest@plt+0x756c>
   18f40:	add	r0, r4, #16
   18f44:	ldr	r1, [r2, #324]	; 0x144
   18f48:	strb	r1, [r4, #1]
   18f4c:	ldr	r2, [r2]
   18f50:	ldr	r1, [r3]
   18f54:	ldr	r5, [r3, #72]	; 0x48
   18f58:	rev16	r2, r2
   18f5c:	strh	r2, [r4, #4]
   18f60:	strh	r1, [r4, #6]
   18f64:	mov	r2, r5
   18f68:	ldr	r1, [r3, #4]
   18f6c:	bl	1167c <memcpy@plt>
   18f70:	add	r0, r5, #16
   18f74:	pop	{r4, r5, r6, pc}
   18f78:	andeq	r0, r5, r8, ror #22
   18f7c:	andeq	sp, r2, ip, lsl r2
   18f80:	andeq	sp, r2, r4, lsr #4
   18f84:	andeq	lr, r2, r0, lsl r5
   18f88:	ldr	r3, [pc, #284]	; 190ac <nettle_md5_digest@plt+0x7694>
   18f8c:	push	{r4, r5, r6, r7, r8, lr}
   18f90:	mov	lr, #1
   18f94:	ldr	r3, [r3]
   18f98:	ldr	ip, [pc, #272]	; 190b0 <nettle_md5_digest@plt+0x7698>
   18f9c:	add	r3, r3, lr
   18fa0:	mov	r6, r0
   18fa4:	uxth	r3, r3
   18fa8:	ldr	r7, [pc, #260]	; 190b4 <nettle_md5_digest@plt+0x769c>
   18fac:	lsr	r0, r3, #5
   18fb0:	ldr	r5, [pc, #256]	; 190b8 <nettle_md5_digest@plt+0x76a0>
   18fb4:	mov	r4, r1
   18fb8:	and	r3, r3, #31
   18fbc:	ldr	r1, [ip, r0, lsl #2]
   18fc0:	ldr	r7, [r7]
   18fc4:	bic	r3, r1, lr, lsl r3
   18fc8:	sub	sp, sp, #48	; 0x30
   18fcc:	ldr	r1, [r5]
   18fd0:	cmp	r7, #0
   18fd4:	str	r3, [ip, r0, lsl #2]
   18fd8:	str	r1, [sp, #44]	; 0x2c
   18fdc:	mov	r0, r4
   18fe0:	mov	r1, r2
   18fe4:	blt	1909c <nettle_md5_digest@plt+0x7684>
   18fe8:	bl	18efc <nettle_md5_digest@plt+0x74e4>
   18fec:	mov	r8, r0
   18ff0:	ldr	r1, [pc, #196]	; 190bc <nettle_md5_digest@plt+0x76a4>
   18ff4:	ldr	r7, [pc, #196]	; 190c0 <nettle_md5_digest@plt+0x76a8>
   18ff8:	ldr	r0, [r6]
   18ffc:	ldr	ip, [r1, #124]	; 0x7c
   19000:	ldr	r3, [r7]
   19004:	cmp	ip, #0
   19008:	beq	1907c <nettle_md5_digest@plt+0x7664>
   1900c:	add	r1, r1, #96	; 0x60
   19010:	ldr	r6, [pc, #172]	; 190c4 <nettle_md5_digest@plt+0x76ac>
   19014:	str	r1, [sp, #16]
   19018:	mov	r1, #0
   1901c:	mov	r2, r3
   19020:	mov	lr, #28
   19024:	str	ip, [sp, #36]	; 0x24
   19028:	mov	r3, #1
   1902c:	add	ip, sp, #8
   19030:	str	r1, [sp, #40]	; 0x28
   19034:	add	r1, sp, #16
   19038:	str	r8, [sp, #12]
   1903c:	str	r4, [sp, #8]
   19040:	str	r6, [sp, #32]
   19044:	str	lr, [sp, #20]
   19048:	str	ip, [sp, #24]
   1904c:	str	r3, [sp, #28]
   19050:	bl	11688 <sendmsg@plt>
   19054:	ldr	r1, [sp, #44]	; 0x2c
   19058:	ldr	r2, [r5]
   1905c:	cmp	r8, r0
   19060:	moveq	r0, #0
   19064:	mov	r3, #0
   19068:	cmp	r1, r2
   1906c:	str	r3, [r7]
   19070:	bne	190a8 <nettle_md5_digest@plt+0x7690>
   19074:	add	sp, sp, #48	; 0x30
   19078:	pop	{r4, r5, r6, r7, r8, pc}
   1907c:	add	r1, r1, #96	; 0x60
   19080:	mov	r2, #28
   19084:	str	r1, [sp]
   19088:	str	r2, [sp, #4]
   1908c:	mov	r1, r4
   19090:	mov	r2, r8
   19094:	bl	118ec <sendto@plt>
   19098:	b	19054 <nettle_md5_digest@plt+0x763c>
   1909c:	bl	18e84 <nettle_md5_digest@plt+0x746c>
   190a0:	mov	r8, r0
   190a4:	b	18ff0 <nettle_md5_digest@plt+0x75d8>
   190a8:	bl	116d0 <__stack_chk_fail@plt>
   190ac:	andeq	r0, r5, r8, ror #22
   190b0:	andeq	pc, r2, r0, asr #11
   190b4:	andeq	sp, r2, r4, lsr #4
   190b8:	andeq	ip, r2, r0, ror #29
   190bc:	andeq	lr, r2, r0, lsl r5
   190c0:	andeq	lr, r2, ip, lsl #10
   190c4:			; <UNDEFINED> instruction: 0x0002e5b0
   190c8:	ldr	ip, [pc, #40]	; 190f8 <nettle_md5_digest@plt+0x76e0>
   190cc:	ldr	r1, [pc, #40]	; 190fc <nettle_md5_digest@plt+0x76e4>
   190d0:	cmp	r0, #0
   190d4:	ldr	r3, [pc, #36]	; 19100 <nettle_md5_digest@plt+0x76e8>
   190d8:	push	{r4, lr}
   190dc:	movne	r3, r1
   190e0:	ldr	r2, [pc, #28]	; 19104 <nettle_md5_digest@plt+0x76ec>
   190e4:	mov	r1, #1
   190e8:	ldr	r0, [ip]
   190ec:	bl	118bc <__fprintf_chk@plt>
   190f0:	mov	r0, #2
   190f4:	bl	117cc <exit@plt>
   190f8:	andeq	sp, r2, r8, ror #7
   190fc:	andeq	fp, r1, r8, lsl #24
   19100:	andeq	fp, r1, r0, lsl ip
   19104:	andeq	fp, r1, r8, lsl ip
   19108:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1910c:	mov	r6, r0
   19110:	ldr	r5, [pc, #3208]	; 19da0 <nettle_md5_digest@plt+0x8388>
   19114:	ldr	r8, [pc, #3208]	; 19da4 <nettle_md5_digest@plt+0x838c>
   19118:	add	fp, sp, #32
   1911c:	sub	sp, sp, #84	; 0x54
   19120:	ldr	r0, [r5]
   19124:	ldr	ip, [r8]
   19128:	cmp	r0, #0
   1912c:	mov	r0, #0
   19130:	mov	r9, r1
   19134:	mov	r7, r2
   19138:	mov	sl, r3
   1913c:	str	ip, [fp, #-40]	; 0xffffffd8
   19140:	str	r0, [fp, #-84]	; 0xffffffac
   19144:	bge	196a8 <nettle_md5_digest@plt+0x7c90>
   19148:	cmp	r6, #1
   1914c:	bgt	19c8c <nettle_md5_digest@plt+0x8274>
   19150:	ldreq	r6, [r9]
   19154:	beq	1916c <nettle_md5_digest@plt+0x7754>
   19158:	ldr	r3, [r5]
   1915c:	cmp	r3, #0
   19160:	blt	19694 <nettle_md5_digest@plt+0x7c7c>
   19164:	ldr	r3, [pc, #3132]	; 19da8 <nettle_md5_digest@plt+0x8390>
   19168:	ldr	r6, [r3]
   1916c:	cmp	r7, #0
   19170:	beq	197d4 <nettle_md5_digest@plt+0x7dbc>
   19174:	ldr	r9, [fp, #-84]	; 0xffffffac
   19178:	ldr	lr, [r7, #20]
   1917c:	ldr	r4, [pc, #3112]	; 19dac <nettle_md5_digest@plt+0x8394>
   19180:	cmp	r9, #0
   19184:	ldr	r0, [lr]
   19188:	ldr	r1, [lr, #4]
   1918c:	ldr	r2, [lr, #8]
   19190:	ldr	r3, [lr, #12]
   19194:	add	ip, r4, #96	; 0x60
   19198:	stmia	ip!, {r0, r1, r2, r3}
   1919c:	mov	r3, #14848	; 0x3a00
   191a0:	ldr	r0, [lr, #16]
   191a4:	ldr	r1, [lr, #20]
   191a8:	ldr	r2, [lr, #24]
   191ac:	strh	r3, [r4, #98]	; 0x62
   191b0:	stmia	ip!, {r0, r1, r2}
   191b4:	beq	191c0 <nettle_md5_digest@plt+0x77a8>
   191b8:	mov	r0, r9
   191bc:	bl	11988 <freeaddrinfo@plt>
   191c0:	mov	r0, r6
   191c4:	bl	117e4 <strlen@plt>
   191c8:	mov	r1, #58	; 0x3a
   191cc:	mov	r2, r0
   191d0:	mov	r0, r6
   191d4:	bl	118c8 <memchr@plt>
   191d8:	ldr	r1, [r4, #144]	; 0x90
   191dc:	cmp	r0, #0
   191e0:	ldrne	r2, [pc, #3016]	; 19db0 <nettle_md5_digest@plt+0x8398>
   191e4:	ldrne	r3, [r2]
   191e8:	orrne	r3, r3, #4
   191ec:	strne	r3, [r2]
   191f0:	ldr	r2, [r4, #140]	; 0x8c
   191f4:	ldr	r3, [r4, #136]	; 0x88
   191f8:	orr	r3, r3, r2
   191fc:	ldr	r2, [r4, #148]	; 0x94
   19200:	orr	r3, r3, r1
   19204:	orrs	r3, r3, r2
   19208:	bne	19264 <nettle_md5_digest@plt+0x784c>
   1920c:	ldr	ip, [pc, #2976]	; 19db4 <nettle_md5_digest@plt+0x839c>
   19210:	ldr	lr, [r4, #120]	; 0x78
   19214:	sub	r3, ip, #32
   19218:	cmp	lr, #0
   1921c:	ldm	r3, {r0, r1, r2, r3}
   19220:	ldr	r9, [r4, #156]	; 0x9c
   19224:	stm	ip, {r0, r1, r2, r3}
   19228:	str	lr, [r4, #152]	; 0x98
   1922c:	beq	1925c <nettle_md5_digest@plt+0x7844>
   19230:	cmp	r9, #0
   19234:	cmpne	lr, r9
   19238:	beq	1925c <nettle_md5_digest@plt+0x7844>
   1923c:	ldr	r3, [pc, #2932]	; 19db8 <nettle_md5_digest@plt+0x83a0>
   19240:	mov	r2, #34	; 0x22
   19244:	mov	r1, #1
   19248:	ldr	r3, [r3]
   1924c:	ldr	r0, [pc, #2920]	; 19dbc <nettle_md5_digest@plt+0x83a4>
   19250:	bl	11718 <fwrite@plt>
   19254:	mov	r0, #2
   19258:	bl	117cc <exit@plt>
   1925c:	cmp	r9, #0
   19260:	streq	lr, [r4, #156]	; 0x9c
   19264:	ldr	r3, [r5, #404]	; 0x194
   19268:	ldr	r2, [pc, #2896]	; 19dc0 <nettle_md5_digest@plt+0x83a8>
   1926c:	cmp	r3, #0
   19270:	str	r6, [r2]
   19274:	beq	195bc <nettle_md5_digest@plt+0x7ba4>
   19278:	ldr	r2, [pc, #2884]	; 19dc4 <nettle_md5_digest@plt+0x83ac>
   1927c:	str	r2, [fp, #-88]	; 0xffffffa8
   19280:	ldr	r7, [r2]
   19284:	cmp	r7, #0
   19288:	beq	19304 <nettle_md5_digest@plt+0x78ec>
   1928c:	ldr	r2, [pc, #2868]	; 19dc8 <nettle_md5_digest@plt+0x83b0>
   19290:	ldr	r1, [pc, #2868]	; 19dcc <nettle_md5_digest@plt+0x83b4>
   19294:	and	r2, r2, r3
   19298:	cmp	r2, r1
   1929c:	beq	19604 <nettle_md5_digest@plt+0x7bec>
   192a0:	ldrb	r3, [r5, #404]	; 0x194
   192a4:	cmp	r3, #255	; 0xff
   192a8:	beq	195f4 <nettle_md5_digest@plt+0x7bdc>
   192ac:	ldr	r3, [r4, #124]	; 0x7c
   192b0:	ldr	r2, [pc, #2840]	; 19dd0 <nettle_md5_digest@plt+0x83b8>
   192b4:	mov	r1, #32
   192b8:	add	r6, r3, r2
   192bc:	str	r1, [r3, r2]
   192c0:	add	r3, r3, r1
   192c4:	mov	r0, #41	; 0x29
   192c8:	str	r3, [r4, #124]	; 0x7c
   192cc:	mov	r1, #50	; 0x32
   192d0:	mov	r3, #0
   192d4:	str	r0, [r6, #4]
   192d8:	str	r1, [r6, #8]
   192dc:	mov	r0, r7
   192e0:	str	r3, [r6, #12]
   192e4:	str	r3, [r6, #16]
   192e8:	str	r3, [r6, #20]
   192ec:	str	r3, [r6, #24]
   192f0:	str	r3, [r6, #28]
   192f4:	bl	119b8 <if_nametoindex@plt>
   192f8:	cmp	r0, #0
   192fc:	strne	r0, [r6, #28]
   19300:	beq	19ccc <nettle_md5_digest@plt+0x82b4>
   19304:	ldrb	r3, [r4, #104]	; 0x68
   19308:	cmp	r3, #255	; 0xff
   1930c:	beq	19634 <nettle_md5_digest@plt+0x7c1c>
   19310:	ldr	r3, [pc, #2748]	; 19dd4 <nettle_md5_digest@plt+0x83bc>
   19314:	ldr	r3, [r3]
   19318:	cmp	r3, #0
   1931c:	bge	1970c <nettle_md5_digest@plt+0x7cf4>
   19320:	ldr	r7, [pc, #2696]	; 19db0 <nettle_md5_digest@plt+0x8398>
   19324:	ldr	r3, [r7]
   19328:	tst	r3, #32768	; 0x8000
   1932c:	bne	1974c <nettle_md5_digest@plt+0x7d34>
   19330:	ldr	r8, [pc, #2720]	; 19dd8 <nettle_md5_digest@plt+0x83c0>
   19334:	ldr	r6, [r8]
   19338:	cmp	r6, #7
   1933c:	bls	19354 <nettle_md5_digest@plt+0x793c>
   19340:	ldr	r3, [r5]
   19344:	cmp	r3, #0
   19348:	movlt	r2, #1
   1934c:	ldrlt	r3, [pc, #2696]	; 19ddc <nettle_md5_digest@plt+0x83c4>
   19350:	strlt	r2, [r3]
   19354:	add	r6, r6, #4096	; 0x1000
   19358:	add	r6, r6, #56	; 0x38
   1935c:	mov	r0, r6
   19360:	bl	11778 <malloc@plt>
   19364:	subs	r3, r0, #0
   19368:	str	r3, [fp, #-92]	; 0xffffffa4
   1936c:	beq	19cac <nettle_md5_digest@plt+0x8294>
   19370:	ldr	r1, [r8]
   19374:	mov	r0, sl
   19378:	add	r3, r1, #516	; 0x204
   1937c:	add	r3, r3, #3
   19380:	add	r2, r3, #508	; 0x1fc
   19384:	cmp	r3, #0
   19388:	add	r2, r2, #3
   1938c:	movlt	r3, r2
   19390:	add	r1, r1, #8
   19394:	asr	r3, r3, #9
   19398:	add	r3, r3, r3, lsl #2
   1939c:	rsb	r3, r3, r3, lsl #3
   193a0:	add	r1, r1, r3, lsl #3
   193a4:	bl	15e04 <nettle_md5_digest@plt+0x43ec>
   193a8:	ldr	r3, [sl, #4]
   193ac:	cmp	r3, #3
   193b0:	beq	19838 <nettle_md5_digest@plt+0x7e20>
   193b4:	ldr	r3, [r7]
   193b8:	ldr	r0, [sl]
   193bc:	tst	r3, #65536	; 0x10000
   193c0:	bne	19774 <nettle_md5_digest@plt+0x7d5c>
   193c4:	tst	r3, #131072	; 0x20000
   193c8:	beq	19410 <nettle_md5_digest@plt+0x79f8>
   193cc:	mov	r5, #4
   193d0:	str	r5, [sp]
   193d4:	ldr	r3, [pc, #2564]	; 19de0 <nettle_md5_digest@plt+0x83c8>
   193d8:	mov	r2, #18
   193dc:	mov	r1, #41	; 0x29
   193e0:	bl	11610 <setsockopt@plt>
   193e4:	cmn	r0, #1
   193e8:	beq	19ce4 <nettle_md5_digest@plt+0x82cc>
   193ec:	ldr	r0, [sl]
   193f0:	ldr	r3, [pc, #2536]	; 19de0 <nettle_md5_digest@plt+0x83c8>
   193f4:	str	r5, [sp]
   193f8:	mov	r2, #16
   193fc:	mov	r1, #41	; 0x29
   19400:	bl	11610 <setsockopt@plt>
   19404:	cmn	r0, #1
   19408:	beq	19cd4 <nettle_md5_digest@plt+0x82bc>
   1940c:	ldr	r0, [sl]
   19410:	mov	r3, #1
   19414:	mov	r5, #4
   19418:	str	r3, [fp, #-76]	; 0xffffffb4
   1941c:	mov	r2, #51	; 0x33
   19420:	sub	r3, fp, #76	; 0x4c
   19424:	str	r5, [sp]
   19428:	mov	r1, #41	; 0x29
   1942c:	bl	11610 <setsockopt@plt>
   19430:	cmn	r0, #1
   19434:	beq	198cc <nettle_md5_digest@plt+0x7eb4>
   19438:	ldr	r3, [r7]
   1943c:	tst	r3, #4194304	; 0x400000
   19440:	bne	197a8 <nettle_md5_digest@plt+0x7d90>
   19444:	tst	r3, #2097152	; 0x200000
   19448:	ldreq	r9, [pc, #2452]	; 19de4 <nettle_md5_digest@plt+0x83cc>
   1944c:	beq	19508 <nettle_md5_digest@plt+0x7af0>
   19450:	ldr	r3, [r4, #124]	; 0x7c
   19454:	ldr	r9, [pc, #2440]	; 19de4 <nettle_md5_digest@plt+0x83cc>
   19458:	add	r3, r3, #39	; 0x27
   1945c:	bic	r3, r3, #7
   19460:	str	sp, [fp, #-96]	; 0xffffffa0
   19464:	sub	sp, sp, r3
   19468:	mov	r3, #0
   1946c:	str	r3, [sp, #32]
   19470:	ldr	ip, [r9]
   19474:	ldr	lr, [pc, #2412]	; 19de8 <nettle_md5_digest@plt+0x83d0>
   19478:	bic	ip, ip, #-16777216	; 0xff000000
   1947c:	add	r5, sp, #8
   19480:	bic	ip, ip, #15728640	; 0xf00000
   19484:	str	r3, [sp, #36]	; 0x24
   19488:	rev	ip, ip
   1948c:	ldm	lr!, {r0, r1, r2, r3}
   19490:	str	ip, [r5, #16]
   19494:	ldr	ip, [pc, #2384]	; 19dec <nettle_md5_digest@plt+0x83d4>
   19498:	ldr	lr, [sl]
   1949c:	str	ip, [r5, #20]
   194a0:	mov	ip, #32
   194a4:	str	r0, [sp, #8]
   194a8:	str	r1, [r5, #4]
   194ac:	str	r2, [r5, #8]
   194b0:	str	r3, [r5, #12]
   194b4:	mov	r0, lr
   194b8:	mov	r3, r5
   194bc:	str	ip, [sp]
   194c0:	mov	r2, ip
   194c4:	mov	r1, #41	; 0x29
   194c8:	bl	11610 <setsockopt@plt>
   194cc:	cmn	r0, #1
   194d0:	beq	19c7c <nettle_md5_digest@plt+0x8264>
   194d4:	ldr	r3, [r5, #16]
   194d8:	mov	r2, #4
   194dc:	str	r3, [r9]
   194e0:	str	r3, [r4, #100]	; 0x64
   194e4:	mov	r1, #41	; 0x29
   194e8:	ldr	r0, [sl]
   194ec:	sub	r3, fp, #76	; 0x4c
   194f0:	str	r2, [sp]
   194f4:	mov	r2, #33	; 0x21
   194f8:	bl	11610 <setsockopt@plt>
   194fc:	cmn	r0, #1
   19500:	beq	198fc <nettle_md5_digest@plt+0x7ee4>
   19504:	ldr	sp, [fp, #-96]	; 0xffffffa0
   19508:	ldr	r3, [pc, #2224]	; 19dc0 <nettle_md5_digest@plt+0x83a8>
   1950c:	mov	r1, #28
   19510:	ldr	r0, [pc, #2264]	; 19df0 <nettle_md5_digest@plt+0x83d8>
   19514:	ldr	r4, [r3]
   19518:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   1951c:	mov	r2, r4
   19520:	ldr	r1, [pc, #2252]	; 19df4 <nettle_md5_digest@plt+0x83dc>
   19524:	mov	r3, r0
   19528:	mov	r0, #1
   1952c:	bl	1188c <__printf_chk@plt>
   19530:	ldr	r2, [r9]
   19534:	cmp	r2, #0
   19538:	bne	19824 <nettle_md5_digest@plt+0x7e0c>
   1953c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19540:	ldr	r4, [r7]
   19544:	ldr	r3, [r3]
   19548:	cmp	r3, #0
   1954c:	beq	19740 <nettle_md5_digest@plt+0x7d28>
   19550:	orr	r3, r4, #4
   19554:	mov	r1, #28
   19558:	ldr	r0, [pc, #2200]	; 19df8 <nettle_md5_digest@plt+0x83e0>
   1955c:	str	r3, [r7]
   19560:	bl	13cb4 <nettle_md5_digest@plt+0x229c>
   19564:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19568:	ldr	r2, [pc, #2188]	; 19dfc <nettle_md5_digest@plt+0x83e4>
   1956c:	ldr	r1, [pc, #2188]	; 19e00 <nettle_md5_digest@plt+0x83e8>
   19570:	ldr	r3, [r3]
   19574:	cmp	r3, #0
   19578:	moveq	r3, r2
   1957c:	mov	r2, r0
   19580:	mov	r0, #1
   19584:	bl	1188c <__printf_chk@plt>
   19588:	str	r4, [r7]
   1958c:	ldr	r2, [r8]
   19590:	ldr	r1, [pc, #2156]	; 19e04 <nettle_md5_digest@plt+0x83ec>
   19594:	mov	r0, #1
   19598:	bl	1188c <__printf_chk@plt>
   1959c:	mov	r0, sl
   195a0:	bl	15f08 <nettle_md5_digest@plt+0x44f0>
   195a4:	bl	155e4 <nettle_md5_digest@plt+0x3bcc>
   195a8:	mov	r3, r6
   195ac:	ldr	r2, [fp, #-92]	; 0xffffffa4
   195b0:	mov	r1, sl
   195b4:	ldr	r0, [pc, #2124]	; 19e08 <nettle_md5_digest@plt+0x83f0>
   195b8:	bl	17190 <nettle_md5_digest@plt+0x5778>
   195bc:	ldr	r3, [r5, #408]	; 0x198
   195c0:	ldr	r1, [r5, #412]	; 0x19c
   195c4:	ldr	r2, [r5, #416]	; 0x1a0
   195c8:	orr	r3, r3, r1
   195cc:	orrs	r3, r3, r2
   195d0:	beq	19928 <nettle_md5_digest@plt+0x7f10>
   195d4:	ldr	r3, [pc, #2024]	; 19dc4 <nettle_md5_digest@plt+0x83ac>
   195d8:	str	r3, [fp, #-88]	; 0xffffffa8
   195dc:	ldr	r7, [r3]
   195e0:	cmp	r7, #0
   195e4:	beq	19304 <nettle_md5_digest@plt+0x78ec>
   195e8:	ldrb	r3, [r5, #404]	; 0x194
   195ec:	cmp	r3, #255	; 0xff
   195f0:	bne	192ac <nettle_md5_digest@plt+0x7894>
   195f4:	ldrb	r3, [r5, #405]	; 0x195
   195f8:	and	r3, r3, #15
   195fc:	cmp	r3, #2
   19600:	bne	192ac <nettle_md5_digest@plt+0x7894>
   19604:	mov	r0, r7
   19608:	bl	119b8 <if_nametoindex@plt>
   1960c:	cmp	r0, #0
   19610:	beq	19ccc <nettle_md5_digest@plt+0x82b4>
   19614:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19618:	str	r0, [r5, #420]	; 0x1a4
   1961c:	ldr	r7, [r3]
   19620:	cmp	r7, #0
   19624:	bne	192ac <nettle_md5_digest@plt+0x7894>
   19628:	ldrb	r3, [r4, #104]	; 0x68
   1962c:	cmp	r3, #255	; 0xff
   19630:	bne	19310 <nettle_md5_digest@plt+0x78f8>
   19634:	ldr	r3, [pc, #2000]	; 19e0c <nettle_md5_digest@plt+0x83f4>
   19638:	ldr	r3, [r3]
   1963c:	cmp	r3, #0
   19640:	beq	196f8 <nettle_md5_digest@plt+0x7ce0>
   19644:	ldr	r3, [pc, #1988]	; 19e10 <nettle_md5_digest@plt+0x83f8>
   19648:	ldr	r3, [r3]
   1964c:	cmp	r3, #1000	; 0x3e8
   19650:	blt	19d14 <nettle_md5_digest@plt+0x82fc>
   19654:	ldr	r2, [pc, #1912]	; 19dd4 <nettle_md5_digest@plt+0x83bc>
   19658:	ldr	r3, [r2]
   1965c:	mvn	r1, r3
   19660:	cmp	r3, #2
   19664:	lsr	r1, r1, #31
   19668:	moveq	r1, #0
   1966c:	cmp	r1, #0
   19670:	beq	19700 <nettle_md5_digest@plt+0x7ce8>
   19674:	ldr	r3, [pc, #1852]	; 19db8 <nettle_md5_digest@plt+0x83a0>
   19678:	mov	r2, #40	; 0x28
   1967c:	mov	r1, #1
   19680:	ldr	r3, [r3]
   19684:	ldr	r0, [pc, #1928]	; 19e14 <nettle_md5_digest@plt+0x83fc>
   19688:	bl	11718 <fwrite@plt>
   1968c:	mov	r0, #2
   19690:	bl	117cc <exit@plt>
   19694:	ldr	r3, [r5, #324]	; 0x144
   19698:	cmp	r3, #1
   1969c:	beq	19164 <nettle_md5_digest@plt+0x774c>
   196a0:	mov	r0, #0
   196a4:	bl	190c8 <nettle_md5_digest@plt+0x76b0>
   196a8:	ldr	r4, [pc, #1896]	; 19e18 <nettle_md5_digest@plt+0x8400>
   196ac:	mov	r1, r0
   196b0:	mov	r0, r4
   196b4:	bl	1173c <gettimeofday@plt>
   196b8:	bl	117c0 <getpid@plt>
   196bc:	ldr	r3, [r5, #324]	; 0x144
   196c0:	cmp	r3, #0
   196c4:	str	r0, [r4, #8]
   196c8:	ldr	r4, [pc, #1756]	; 19dac <nettle_md5_digest@plt+0x8394>
   196cc:	blt	196dc <nettle_md5_digest@plt+0x7cc4>
   196d0:	ldr	r3, [r4, #4]
   196d4:	cmp	r3, #0
   196d8:	bne	19148 <nettle_md5_digest@plt+0x7730>
   196dc:	ldr	r3, [pc, #1796]	; 19de8 <nettle_md5_digest@plt+0x83d0>
   196e0:	mov	r2, #16
   196e4:	str	r3, [r4, #4]
   196e8:	mov	r3, #0
   196ec:	str	r2, [r4, #72]	; 0x48
   196f0:	str	r3, [r5, #324]	; 0x144
   196f4:	b	19148 <nettle_md5_digest@plt+0x7730>
   196f8:	ldr	r2, [pc, #1748]	; 19dd4 <nettle_md5_digest@plt+0x83bc>
   196fc:	ldr	r3, [r2]
   19700:	cmp	r3, #0
   19704:	movlt	r3, #2
   19708:	strlt	r3, [r2]
   1970c:	mov	r3, #4
   19710:	ldr	r0, [sl]
   19714:	mov	r2, #23
   19718:	str	r3, [sp]
   1971c:	mov	r1, #41	; 0x29
   19720:	ldr	r3, [pc, #1708]	; 19dd4 <nettle_md5_digest@plt+0x83bc>
   19724:	bl	11610 <setsockopt@plt>
   19728:	cmn	r0, #1
   1972c:	bne	19320 <nettle_md5_digest@plt+0x7908>
   19730:	ldr	r0, [pc, #1764]	; 19e1c <nettle_md5_digest@plt+0x8404>
   19734:	bl	116e8 <perror@plt>
   19738:	mov	r0, #2
   1973c:	bl	117cc <exit@plt>
   19740:	tst	r4, #32768	; 0x8000
   19744:	beq	1958c <nettle_md5_digest@plt+0x7b74>
   19748:	b	19550 <nettle_md5_digest@plt+0x7b38>
   1974c:	mov	r2, #28
   19750:	ldr	r1, [pc, #1696]	; 19df8 <nettle_md5_digest@plt+0x83e0>
   19754:	ldr	r0, [sl]
   19758:	bl	11844 <bind@plt>
   1975c:	cmn	r0, #1
   19760:	bne	19330 <nettle_md5_digest@plt+0x7918>
   19764:	ldr	r0, [pc, #1716]	; 19e20 <nettle_md5_digest@plt+0x8408>
   19768:	bl	116e8 <perror@plt>
   1976c:	mov	r0, #2
   19770:	bl	117cc <exit@plt>
   19774:	mov	r3, #0
   19778:	mov	r2, #4
   1977c:	str	r3, [fp, #-76]	; 0xffffffb4
   19780:	mov	r1, #41	; 0x29
   19784:	str	r2, [sp]
   19788:	sub	r3, fp, #76	; 0x4c
   1978c:	mov	r2, #19
   19790:	bl	11610 <setsockopt@plt>
   19794:	cmn	r0, #1
   19798:	beq	19d04 <nettle_md5_digest@plt+0x82ec>
   1979c:	ldr	r3, [r7]
   197a0:	ldr	r0, [sl]
   197a4:	b	193c4 <nettle_md5_digest@plt+0x79ac>
   197a8:	mov	r3, #4
   197ac:	ldr	r0, [sl]
   197b0:	mov	r2, #67	; 0x43
   197b4:	str	r3, [sp]
   197b8:	mov	r1, #41	; 0x29
   197bc:	ldr	r3, [pc, #1632]	; 19e24 <nettle_md5_digest@plt+0x840c>
   197c0:	bl	11610 <setsockopt@plt>
   197c4:	cmn	r0, #1
   197c8:	beq	19cf4 <nettle_md5_digest@plt+0x82dc>
   197cc:	ldr	r3, [r7]
   197d0:	b	19444 <nettle_md5_digest@plt+0x7a2c>
   197d4:	mov	r1, r7
   197d8:	sub	r3, fp, #84	; 0x54
   197dc:	ldr	r2, [pc, #1604]	; 19e28 <nettle_md5_digest@plt+0x8410>
   197e0:	mov	r0, r6
   197e4:	bl	11994 <getaddrinfo@plt>
   197e8:	cmp	r0, #0
   197ec:	ldreq	r7, [fp, #-84]	; 0xffffffac
   197f0:	moveq	r9, r7
   197f4:	beq	19178 <nettle_md5_digest@plt+0x7760>
   197f8:	ldr	r3, [pc, #1464]	; 19db8 <nettle_md5_digest@plt+0x83a0>
   197fc:	ldr	r4, [r3]
   19800:	bl	11664 <gai_strerror@plt>
   19804:	mov	r3, r6
   19808:	ldr	r2, [pc, #1564]	; 19e2c <nettle_md5_digest@plt+0x8414>
   1980c:	mov	r1, #1
   19810:	str	r0, [sp]
   19814:	mov	r0, r4
   19818:	bl	118bc <__fprintf_chk@plt>
   1981c:	mov	r0, #2
   19820:	bl	117cc <exit@plt>
   19824:	rev	r2, r2
   19828:	ldr	r1, [pc, #1536]	; 19e30 <nettle_md5_digest@plt+0x8418>
   1982c:	mov	r0, #1
   19830:	bl	1188c <__printf_chk@plt>
   19834:	b	1953c <nettle_md5_digest@plt+0x7b24>
   19838:	mov	r2, #2
   1983c:	mov	r3, #4
   19840:	str	r2, [fp, #-76]	; 0xffffffb4
   19844:	ldr	r0, [sl]
   19848:	mov	r2, #7
   1984c:	str	r3, [sp]
   19850:	mov	r1, #255	; 0xff
   19854:	sub	r3, fp, #76	; 0x4c
   19858:	bl	11610 <setsockopt@plt>
   1985c:	cmp	r0, #0
   19860:	blt	1990c <nettle_md5_digest@plt+0x7ef4>
   19864:	sub	r9, fp, #72	; 0x48
   19868:	mov	r2, #32
   1986c:	mov	r1, #255	; 0xff
   19870:	mov	r0, r9
   19874:	bl	11850 <memset@plt>
   19878:	ldr	r2, [r5]
   1987c:	mvn	r3, #30
   19880:	str	r3, [fp, #-72]	; 0xffffffb8
   19884:	ldr	r3, [fp, #-56]	; 0xffffffc8
   19888:	cmp	r2, #0
   1988c:	bicge	r3, r3, #4096	; 0x1000
   19890:	biclt	r3, r3, #2
   19894:	mov	r2, #32
   19898:	str	r3, [fp, #-56]	; 0xffffffc8
   1989c:	ldr	r0, [sl]
   198a0:	mov	r3, r9
   198a4:	str	r2, [sp]
   198a8:	mov	r1, #58	; 0x3a
   198ac:	mov	r2, #1
   198b0:	bl	11610 <setsockopt@plt>
   198b4:	cmp	r0, #0
   198b8:	bge	193b4 <nettle_md5_digest@plt+0x799c>
   198bc:	ldr	r0, [pc, #1392]	; 19e34 <nettle_md5_digest@plt+0x841c>
   198c0:	bl	116e8 <perror@plt>
   198c4:	mov	r0, #2
   198c8:	bl	117cc <exit@plt>
   198cc:	ldr	r0, [sl]
   198d0:	sub	r3, fp, #76	; 0x4c
   198d4:	str	r5, [sp]
   198d8:	mov	r2, #8
   198dc:	mov	r1, #41	; 0x29
   198e0:	bl	11610 <setsockopt@plt>
   198e4:	cmn	r0, #1
   198e8:	bne	19438 <nettle_md5_digest@plt+0x7a20>
   198ec:	ldr	r0, [pc, #1348]	; 19e38 <nettle_md5_digest@plt+0x8420>
   198f0:	bl	116e8 <perror@plt>
   198f4:	mov	r0, #2
   198f8:	bl	117cc <exit@plt>
   198fc:	ldr	r0, [pc, #1336]	; 19e3c <nettle_md5_digest@plt+0x8424>
   19900:	bl	116e8 <perror@plt>
   19904:	mov	r0, #2
   19908:	bl	117cc <exit@plt>
   1990c:	ldr	r3, [pc, #1188]	; 19db8 <nettle_md5_digest@plt+0x83a0>
   19910:	mov	r2, #50	; 0x32
   19914:	mov	r1, #1
   19918:	ldr	r3, [r3]
   1991c:	ldr	r0, [pc, #1308]	; 19e40 <nettle_md5_digest@plt+0x8428>
   19920:	bl	11718 <fwrite@plt>
   19924:	b	19864 <nettle_md5_digest@plt+0x7e4c>
   19928:	mov	r2, r3
   1992c:	mov	r1, #2
   19930:	mov	r0, #10
   19934:	str	r3, [fp, #-88]	; 0xffffffa8
   19938:	bl	119ac <socket@plt>
   1993c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19940:	subs	r6, r0, #0
   19944:	blt	19d68 <nettle_md5_digest@plt+0x8350>
   19948:	str	r3, [fp, #-92]	; 0xffffffa4
   1994c:	ldr	r3, [pc, #1136]	; 19dc4 <nettle_md5_digest@plt+0x83ac>
   19950:	str	r3, [fp, #-88]	; 0xffffffa8
   19954:	ldr	r9, [r3]
   19958:	cmp	r9, #0
   1995c:	beq	19a7c <nettle_md5_digest@plt+0x8064>
   19960:	mov	r0, r9
   19964:	bl	119b8 <if_nametoindex@plt>
   19968:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1996c:	cmp	r0, #0
   19970:	beq	19d98 <nettle_md5_digest@plt+0x8380>
   19974:	ldr	ip, [r4, #136]	; 0x88
   19978:	ldr	r2, [pc, #1096]	; 19dc8 <nettle_md5_digest@plt+0x83b0>
   1997c:	ldr	r1, [pc, #1096]	; 19dcc <nettle_md5_digest@plt+0x83b4>
   19980:	sub	r9, fp, #72	; 0x48
   19984:	and	r2, r2, ip
   19988:	cmp	r2, r1
   1998c:	str	r3, [fp, #-72]	; 0xffffffb8
   19990:	str	r3, [r9, #4]
   19994:	str	r3, [r9, #8]
   19998:	str	r3, [r9, #12]
   1999c:	str	r0, [fp, #-56]	; 0xffffffc8
   199a0:	beq	19c3c <nettle_md5_digest@plt+0x8224>
   199a4:	ldrb	r3, [r4, #136]	; 0x88
   199a8:	cmp	r3, #255	; 0xff
   199ac:	beq	19c2c <nettle_md5_digest@plt+0x8214>
   199b0:	mov	r1, #1
   199b4:	mov	r0, #13
   199b8:	bl	15510 <nettle_md5_digest@plt+0x3af8>
   199bc:	mov	r3, #20
   199c0:	str	r3, [sp]
   199c4:	mov	r2, #50	; 0x32
   199c8:	mov	r3, r9
   199cc:	mov	r1, #41	; 0x29
   199d0:	mov	r0, r6
   199d4:	bl	11610 <setsockopt@plt>
   199d8:	cmn	r0, #1
   199dc:	beq	19d78 <nettle_md5_digest@plt+0x8360>
   199e0:	mov	r2, #20
   199e4:	ldr	r0, [sl]
   199e8:	mov	r3, r9
   199ec:	str	r2, [sp]
   199f0:	mov	r1, #41	; 0x29
   199f4:	mov	r2, #50	; 0x32
   199f8:	bl	11610 <setsockopt@plt>
   199fc:	cmn	r0, #1
   19a00:	beq	19d78 <nettle_md5_digest@plt+0x8360>
   19a04:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19a08:	ldr	r9, [r3]
   19a0c:	mov	r0, r9
   19a10:	bl	117e4 <strlen@plt>
   19a14:	mov	r1, #1
   19a18:	mov	r3, r9
   19a1c:	mov	r2, #25
   19a20:	add	r0, r0, r1
   19a24:	str	r0, [sp]
   19a28:	mov	r0, r6
   19a2c:	bl	11610 <setsockopt@plt>
   19a30:	cmn	r0, #1
   19a34:	beq	19d44 <nettle_md5_digest@plt+0x832c>
   19a38:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19a3c:	ldr	r9, [r3]
   19a40:	mov	r0, r9
   19a44:	bl	117e4 <strlen@plt>
   19a48:	ldr	ip, [sl]
   19a4c:	mov	r1, #1
   19a50:	mov	r3, r9
   19a54:	mov	r2, #25
   19a58:	add	r0, r0, r1
   19a5c:	str	r0, [sp]
   19a60:	mov	r0, ip
   19a64:	bl	11610 <setsockopt@plt>
   19a68:	cmn	r0, #1
   19a6c:	beq	19d44 <nettle_md5_digest@plt+0x832c>
   19a70:	mov	r1, #0
   19a74:	mov	r0, #13
   19a78:	bl	15510 <nettle_md5_digest@plt+0x3af8>
   19a7c:	ldr	r1, [r4, #136]	; 0x88
   19a80:	ldr	r3, [pc, #832]	; 19dc8 <nettle_md5_digest@plt+0x83b0>
   19a84:	ldr	r2, [pc, #832]	; 19dcc <nettle_md5_digest@plt+0x83b4>
   19a88:	and	r3, r3, r1
   19a8c:	cmp	r3, r2
   19a90:	beq	19aa8 <nettle_md5_digest@plt+0x8090>
   19a94:	ldrb	r3, [r4, #136]	; 0x88
   19a98:	cmp	r3, #255	; 0xff
   19a9c:	beq	19c44 <nettle_md5_digest@plt+0x822c>
   19aa0:	mov	r3, #10
   19aa4:	strh	r3, [r4, #128]	; 0x80
   19aa8:	mov	r3, #260	; 0x104
   19aac:	mov	r2, #28
   19ab0:	ldr	r1, [pc, #908]	; 19e44 <nettle_md5_digest@plt+0x842c>
   19ab4:	mov	r0, r6
   19ab8:	strh	r3, [r4, #130]	; 0x82
   19abc:	bl	119f4 <connect@plt>
   19ac0:	cmn	r0, #1
   19ac4:	mov	r9, r0
   19ac8:	bne	19b10 <nettle_md5_digest@plt+0x80f8>
   19acc:	bl	11814 <__errno_location@plt>
   19ad0:	ldr	r3, [r0]
   19ad4:	cmp	r3, #101	; 0x65
   19ad8:	cmpne	r3, #113	; 0x71
   19adc:	bne	19d58 <nettle_md5_digest@plt+0x8340>
   19ae0:	ldr	r3, [r7, #28]
   19ae4:	cmp	r3, #0
   19ae8:	beq	19d58 <nettle_md5_digest@plt+0x8340>
   19aec:	mov	r0, r6
   19af0:	bl	119e8 <close@plt>
   19af4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   19af8:	ldr	r3, [r8]
   19afc:	mov	r0, r9
   19b00:	cmp	r2, r3
   19b04:	bne	19d54 <nettle_md5_digest@plt+0x833c>
   19b08:	sub	sp, fp, #32
   19b0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b10:	ldr	r7, [pc, #736]	; 19df8 <nettle_md5_digest@plt+0x83e0>
   19b14:	mov	r3, #28
   19b18:	mov	r1, r7
   19b1c:	sub	r2, fp, #80	; 0x50
   19b20:	mov	r0, r6
   19b24:	str	r3, [fp, #-80]	; 0xffffffb0
   19b28:	bl	11964 <getsockname@plt>
   19b2c:	cmn	r0, #1
   19b30:	beq	19d88 <nettle_md5_digest@plt+0x8370>
   19b34:	mov	r3, #0
   19b38:	mov	r0, r6
   19b3c:	strh	r3, [r7, #2]
   19b40:	bl	119e8 <close@plt>
   19b44:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19b48:	ldr	r3, [r3]
   19b4c:	cmp	r3, #0
   19b50:	beq	19304 <nettle_md5_digest@plt+0x78ec>
   19b54:	sub	r0, fp, #76	; 0x4c
   19b58:	bl	1161c <getifaddrs@plt>
   19b5c:	cmp	r0, #0
   19b60:	bne	19d34 <nettle_md5_digest@plt+0x831c>
   19b64:	ldr	r3, [fp, #-76]	; 0xffffffb4
   19b68:	ldr	r2, [fp, #-88]	; 0xffffffa8
   19b6c:	cmp	r3, #0
   19b70:	str	r3, [fp, #-96]	; 0xffffffa0
   19b74:	ldr	r7, [r2]
   19b78:	mov	r6, r3
   19b7c:	beq	19c58 <nettle_md5_digest@plt+0x8240>
   19b80:	ldr	r3, [r5, #408]	; 0x198
   19b84:	ldr	r9, [r5, #404]	; 0x194
   19b88:	str	r3, [fp, #-92]	; 0xffffffa4
   19b8c:	ldr	r3, [r5, #412]	; 0x19c
   19b90:	str	r3, [fp, #-100]	; 0xffffff9c
   19b94:	ldr	r3, [r5, #416]	; 0x1a0
   19b98:	str	r3, [fp, #-104]	; 0xffffff98
   19b9c:	b	19bac <nettle_md5_digest@plt+0x8194>
   19ba0:	ldr	r6, [r6]
   19ba4:	cmp	r6, #0
   19ba8:	beq	19c58 <nettle_md5_digest@plt+0x8240>
   19bac:	ldr	r8, [r6, #12]
   19bb0:	cmp	r8, #0
   19bb4:	beq	19ba0 <nettle_md5_digest@plt+0x8188>
   19bb8:	ldrh	r2, [r8]
   19bbc:	cmp	r2, #10
   19bc0:	bne	19ba0 <nettle_md5_digest@plt+0x8188>
   19bc4:	mov	r2, #3
   19bc8:	mov	r1, r7
   19bcc:	ldr	r0, [r6, #4]
   19bd0:	bl	119d0 <strncmp@plt>
   19bd4:	cmp	r0, #0
   19bd8:	bne	19ba0 <nettle_md5_digest@plt+0x8188>
   19bdc:	ldr	r2, [r8, #8]
   19be0:	cmp	r2, r9
   19be4:	bne	19ba0 <nettle_md5_digest@plt+0x8188>
   19be8:	ldr	r2, [r8, #12]
   19bec:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19bf0:	cmp	r2, r3
   19bf4:	bne	19ba0 <nettle_md5_digest@plt+0x8188>
   19bf8:	ldr	r2, [r8, #16]
   19bfc:	ldr	r3, [fp, #-100]	; 0xffffff9c
   19c00:	cmp	r2, r3
   19c04:	bne	19ba0 <nettle_md5_digest@plt+0x8188>
   19c08:	ldr	r3, [r8, #20]
   19c0c:	ldr	r2, [fp, #-104]	; 0xffffff98
   19c10:	cmp	r3, r2
   19c14:	bne	19ba0 <nettle_md5_digest@plt+0x8188>
   19c18:	ldr	r0, [fp, #-96]	; 0xffffffa0
   19c1c:	bl	116ac <freeifaddrs@plt>
   19c20:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19c24:	ldr	r7, [r3]
   19c28:	b	19620 <nettle_md5_digest@plt+0x7c08>
   19c2c:	ldrb	r3, [r4, #137]	; 0x89
   19c30:	and	r3, r3, #15
   19c34:	cmp	r3, #2
   19c38:	bne	199b0 <nettle_md5_digest@plt+0x7f98>
   19c3c:	str	r0, [r4, #152]	; 0x98
   19c40:	b	199b0 <nettle_md5_digest@plt+0x7f98>
   19c44:	ldrb	r3, [r4, #137]	; 0x89
   19c48:	and	r3, r3, #15
   19c4c:	cmp	r3, #2
   19c50:	bne	19aa0 <nettle_md5_digest@plt+0x8088>
   19c54:	b	19aa8 <nettle_md5_digest@plt+0x8090>
   19c58:	ldr	r1, [pc, #344]	; 19db8 <nettle_md5_digest@plt+0x83a0>
   19c5c:	mov	r3, r7
   19c60:	ldr	r2, [pc, #480]	; 19e48 <nettle_md5_digest@plt+0x8430>
   19c64:	ldr	r0, [r1]
   19c68:	mov	r1, #1
   19c6c:	bl	118bc <__fprintf_chk@plt>
   19c70:	ldr	r3, [fp, #-76]	; 0xffffffb4
   19c74:	str	r3, [fp, #-96]	; 0xffffffa0
   19c78:	b	19c18 <nettle_md5_digest@plt+0x8200>
   19c7c:	ldr	r0, [pc, #456]	; 19e4c <nettle_md5_digest@plt+0x8434>
   19c80:	bl	116e8 <perror@plt>
   19c84:	mov	r0, #2
   19c88:	bl	117cc <exit@plt>
   19c8c:	ldr	r3, [pc, #292]	; 19db8 <nettle_md5_digest@plt+0x83a0>
   19c90:	mov	r2, #48	; 0x30
   19c94:	mov	r1, #1
   19c98:	ldr	r3, [r3]
   19c9c:	ldr	r0, [pc, #428]	; 19e50 <nettle_md5_digest@plt+0x8438>
   19ca0:	bl	11718 <fwrite@plt>
   19ca4:	mov	r0, #0
   19ca8:	bl	190c8 <nettle_md5_digest@plt+0x76b0>
   19cac:	ldr	r3, [pc, #260]	; 19db8 <nettle_md5_digest@plt+0x83a0>
   19cb0:	mov	r2, #21
   19cb4:	mov	r1, #1
   19cb8:	ldr	r3, [r3]
   19cbc:	ldr	r0, [pc, #400]	; 19e54 <nettle_md5_digest@plt+0x843c>
   19cc0:	bl	11718 <fwrite@plt>
   19cc4:	mov	r0, #2
   19cc8:	bl	117cc <exit@plt>
   19ccc:	mov	r0, r7
   19cd0:	bl	188d0 <nettle_md5_digest@plt+0x6eb8>
   19cd4:	ldr	r0, [pc, #380]	; 19e58 <nettle_md5_digest@plt+0x8440>
   19cd8:	bl	116e8 <perror@plt>
   19cdc:	mov	r0, #2
   19ce0:	bl	117cc <exit@plt>
   19ce4:	ldr	r0, [pc, #368]	; 19e5c <nettle_md5_digest@plt+0x8444>
   19ce8:	bl	116e8 <perror@plt>
   19cec:	mov	r0, #2
   19cf0:	bl	117cc <exit@plt>
   19cf4:	ldr	r0, [pc, #356]	; 19e60 <nettle_md5_digest@plt+0x8448>
   19cf8:	bl	116e8 <perror@plt>
   19cfc:	mov	r0, #2
   19d00:	bl	117cc <exit@plt>
   19d04:	ldr	r0, [pc, #344]	; 19e64 <nettle_md5_digest@plt+0x844c>
   19d08:	bl	116e8 <perror@plt>
   19d0c:	mov	r0, #2
   19d10:	bl	117cc <exit@plt>
   19d14:	ldr	r3, [pc, #156]	; 19db8 <nettle_md5_digest@plt+0x83a0>
   19d18:	mov	r2, #46	; 0x2e
   19d1c:	mov	r1, #1
   19d20:	ldr	r3, [r3]
   19d24:	ldr	r0, [pc, #316]	; 19e68 <nettle_md5_digest@plt+0x8450>
   19d28:	bl	11718 <fwrite@plt>
   19d2c:	mov	r0, #2
   19d30:	bl	117cc <exit@plt>
   19d34:	ldr	r0, [pc, #304]	; 19e6c <nettle_md5_digest@plt+0x8454>
   19d38:	bl	116e8 <perror@plt>
   19d3c:	mov	r0, #2
   19d40:	bl	117cc <exit@plt>
   19d44:	ldr	r0, [pc, #292]	; 19e70 <nettle_md5_digest@plt+0x8458>
   19d48:	bl	116e8 <perror@plt>
   19d4c:	mov	r0, #2
   19d50:	bl	117cc <exit@plt>
   19d54:	bl	116d0 <__stack_chk_fail@plt>
   19d58:	ldr	r0, [pc, #276]	; 19e74 <nettle_md5_digest@plt+0x845c>
   19d5c:	bl	116e8 <perror@plt>
   19d60:	mov	r0, #2
   19d64:	bl	117cc <exit@plt>
   19d68:	ldr	r0, [pc, #264]	; 19e78 <nettle_md5_digest@plt+0x8460>
   19d6c:	bl	116e8 <perror@plt>
   19d70:	mov	r0, #2
   19d74:	bl	117cc <exit@plt>
   19d78:	ldr	r0, [pc, #252]	; 19e7c <nettle_md5_digest@plt+0x8464>
   19d7c:	bl	116e8 <perror@plt>
   19d80:	mov	r0, #2
   19d84:	bl	117cc <exit@plt>
   19d88:	ldr	r0, [pc, #240]	; 19e80 <nettle_md5_digest@plt+0x8468>
   19d8c:	bl	116e8 <perror@plt>
   19d90:	mov	r0, #2
   19d94:	bl	117cc <exit@plt>
   19d98:	mov	r0, r9
   19d9c:	bl	188d0 <nettle_md5_digest@plt+0x6eb8>
   19da0:	andeq	sp, r2, r4, lsr #4
   19da4:	andeq	ip, r2, r0, ror #29
   19da8:			; <UNDEFINED> instruction: 0x00050bb8
   19dac:	andeq	lr, r2, r0, lsl r5
   19db0:	ldrdeq	r1, [r3], -r0
   19db4:	muleq	r2, r8, r5
   19db8:	andeq	sp, r2, r8, ror #7
   19dbc:	andeq	fp, r1, r4, lsl #27
   19dc0:	muleq	r5, r4, fp
   19dc4:			; <UNDEFINED> instruction: 0x0002f5b0
   19dc8:	strdeq	ip, [r0], -pc	; <UNPREDICTABLE>
   19dcc:	strdeq	r8, [r0], -lr
   19dd0:			; <UNDEFINED> instruction: 0x0002e5b0
   19dd4:	andeq	sp, r2, r8, ror #3
   19dd8:	andeq	sp, r2, ip, lsl r2
   19ddc:	andeq	r1, r3, ip, asr #11
   19de0:	muleq	r5, r0, fp
   19de4:			; <UNDEFINED> instruction: 0x00050bbc
   19de8:	andeq	lr, r2, r8, ror r5
   19dec:	andeq	r0, r1, r0, lsl #2
   19df0:	andeq	lr, r2, r0, ror r5
   19df4:	andeq	fp, r1, r0, lsl #31
   19df8:			; <UNDEFINED> instruction: 0x0002d3b0
   19dfc:	andeq	fp, r1, r0, lsl #27
   19e00:	andeq	sl, r1, ip, lsr #17
   19e04:	andeq	fp, r1, r0, lsr #31
   19e08:	andeq	sp, r2, ip, asr #7
   19e0c:	andeq	r0, r5, r4, ror fp
   19e10:	strdeq	sp, [r2], -ip
   19e14:	andeq	fp, r1, ip, lsl lr
   19e18:	andeq	r0, r5, r0, asr #23
   19e1c:	andeq	fp, r1, r8, asr #28
   19e20:	andeq	fp, r1, r0, ror #28
   19e24:			; <UNDEFINED> instruction: 0x00050bb4
   19e28:	andeq	fp, r1, r4, ror r7
   19e2c:	andeq	fp, r1, ip, ror fp
   19e30:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   19e34:	andeq	fp, r1, ip, lsr #29
   19e38:	andeq	fp, r1, r8, lsr #30
   19e3c:	andeq	fp, r1, ip, ror #30
   19e40:	andeq	fp, r1, r8, ror lr
   19e44:	muleq	r2, r0, r5
   19e48:			; <UNDEFINED> instruction: 0x0001bfb0
   19e4c:	andeq	fp, r1, r8, asr pc
   19e50:	andeq	fp, r1, r0, asr sp
   19e54:	andeq	sl, r1, r4, lsl #17
   19e58:	andeq	fp, r1, ip, lsl #30
   19e5c:	andeq	fp, r1, ip, ror #29
   19e60:	andeq	fp, r1, r0, asr #30
   19e64:	andeq	fp, r1, r8, asr #29
   19e68:	andeq	fp, r1, ip, ror #27
   19e6c:	andeq	fp, r1, r0, ror #27
   19e70:	andeq	fp, r1, r4, asr #27
   19e74:	andeq	sl, r1, r4, asr r6
   19e78:	andeq	fp, r1, r0, ror lr
   19e7c:	andeq	fp, r1, r8, lsr #27
   19e80:	andeq	sl, r1, ip, asr r6
   19e84:	cmp	r1, #0
   19e88:	beq	1a094 <nettle_md5_digest@plt+0x867c>
   19e8c:	eor	ip, r0, r1
   19e90:	rsbmi	r1, r1, #0
   19e94:	subs	r2, r1, #1
   19e98:	beq	1a060 <nettle_md5_digest@plt+0x8648>
   19e9c:	movs	r3, r0
   19ea0:	rsbmi	r3, r0, #0
   19ea4:	cmp	r3, r1
   19ea8:	bls	1a06c <nettle_md5_digest@plt+0x8654>
   19eac:	tst	r1, r2
   19eb0:	beq	1a07c <nettle_md5_digest@plt+0x8664>
   19eb4:	clz	r2, r3
   19eb8:	clz	r0, r1
   19ebc:	sub	r2, r0, r2
   19ec0:	rsbs	r2, r2, #31
   19ec4:	addne	r2, r2, r2, lsl #1
   19ec8:	mov	r0, #0
   19ecc:	addne	pc, pc, r2, lsl #2
   19ed0:	nop			; (mov r0, r0)
   19ed4:	cmp	r3, r1, lsl #31
   19ed8:	adc	r0, r0, r0
   19edc:	subcs	r3, r3, r1, lsl #31
   19ee0:	cmp	r3, r1, lsl #30
   19ee4:	adc	r0, r0, r0
   19ee8:	subcs	r3, r3, r1, lsl #30
   19eec:	cmp	r3, r1, lsl #29
   19ef0:	adc	r0, r0, r0
   19ef4:	subcs	r3, r3, r1, lsl #29
   19ef8:	cmp	r3, r1, lsl #28
   19efc:	adc	r0, r0, r0
   19f00:	subcs	r3, r3, r1, lsl #28
   19f04:	cmp	r3, r1, lsl #27
   19f08:	adc	r0, r0, r0
   19f0c:	subcs	r3, r3, r1, lsl #27
   19f10:	cmp	r3, r1, lsl #26
   19f14:	adc	r0, r0, r0
   19f18:	subcs	r3, r3, r1, lsl #26
   19f1c:	cmp	r3, r1, lsl #25
   19f20:	adc	r0, r0, r0
   19f24:	subcs	r3, r3, r1, lsl #25
   19f28:	cmp	r3, r1, lsl #24
   19f2c:	adc	r0, r0, r0
   19f30:	subcs	r3, r3, r1, lsl #24
   19f34:	cmp	r3, r1, lsl #23
   19f38:	adc	r0, r0, r0
   19f3c:	subcs	r3, r3, r1, lsl #23
   19f40:	cmp	r3, r1, lsl #22
   19f44:	adc	r0, r0, r0
   19f48:	subcs	r3, r3, r1, lsl #22
   19f4c:	cmp	r3, r1, lsl #21
   19f50:	adc	r0, r0, r0
   19f54:	subcs	r3, r3, r1, lsl #21
   19f58:	cmp	r3, r1, lsl #20
   19f5c:	adc	r0, r0, r0
   19f60:	subcs	r3, r3, r1, lsl #20
   19f64:	cmp	r3, r1, lsl #19
   19f68:	adc	r0, r0, r0
   19f6c:	subcs	r3, r3, r1, lsl #19
   19f70:	cmp	r3, r1, lsl #18
   19f74:	adc	r0, r0, r0
   19f78:	subcs	r3, r3, r1, lsl #18
   19f7c:	cmp	r3, r1, lsl #17
   19f80:	adc	r0, r0, r0
   19f84:	subcs	r3, r3, r1, lsl #17
   19f88:	cmp	r3, r1, lsl #16
   19f8c:	adc	r0, r0, r0
   19f90:	subcs	r3, r3, r1, lsl #16
   19f94:	cmp	r3, r1, lsl #15
   19f98:	adc	r0, r0, r0
   19f9c:	subcs	r3, r3, r1, lsl #15
   19fa0:	cmp	r3, r1, lsl #14
   19fa4:	adc	r0, r0, r0
   19fa8:	subcs	r3, r3, r1, lsl #14
   19fac:	cmp	r3, r1, lsl #13
   19fb0:	adc	r0, r0, r0
   19fb4:	subcs	r3, r3, r1, lsl #13
   19fb8:	cmp	r3, r1, lsl #12
   19fbc:	adc	r0, r0, r0
   19fc0:	subcs	r3, r3, r1, lsl #12
   19fc4:	cmp	r3, r1, lsl #11
   19fc8:	adc	r0, r0, r0
   19fcc:	subcs	r3, r3, r1, lsl #11
   19fd0:	cmp	r3, r1, lsl #10
   19fd4:	adc	r0, r0, r0
   19fd8:	subcs	r3, r3, r1, lsl #10
   19fdc:	cmp	r3, r1, lsl #9
   19fe0:	adc	r0, r0, r0
   19fe4:	subcs	r3, r3, r1, lsl #9
   19fe8:	cmp	r3, r1, lsl #8
   19fec:	adc	r0, r0, r0
   19ff0:	subcs	r3, r3, r1, lsl #8
   19ff4:	cmp	r3, r1, lsl #7
   19ff8:	adc	r0, r0, r0
   19ffc:	subcs	r3, r3, r1, lsl #7
   1a000:	cmp	r3, r1, lsl #6
   1a004:	adc	r0, r0, r0
   1a008:	subcs	r3, r3, r1, lsl #6
   1a00c:	cmp	r3, r1, lsl #5
   1a010:	adc	r0, r0, r0
   1a014:	subcs	r3, r3, r1, lsl #5
   1a018:	cmp	r3, r1, lsl #4
   1a01c:	adc	r0, r0, r0
   1a020:	subcs	r3, r3, r1, lsl #4
   1a024:	cmp	r3, r1, lsl #3
   1a028:	adc	r0, r0, r0
   1a02c:	subcs	r3, r3, r1, lsl #3
   1a030:	cmp	r3, r1, lsl #2
   1a034:	adc	r0, r0, r0
   1a038:	subcs	r3, r3, r1, lsl #2
   1a03c:	cmp	r3, r1, lsl #1
   1a040:	adc	r0, r0, r0
   1a044:	subcs	r3, r3, r1, lsl #1
   1a048:	cmp	r3, r1
   1a04c:	adc	r0, r0, r0
   1a050:	subcs	r3, r3, r1
   1a054:	cmp	ip, #0
   1a058:	rsbmi	r0, r0, #0
   1a05c:	bx	lr
   1a060:	teq	ip, r0
   1a064:	rsbmi	r0, r0, #0
   1a068:	bx	lr
   1a06c:	movcc	r0, #0
   1a070:	asreq	r0, ip, #31
   1a074:	orreq	r0, r0, #1
   1a078:	bx	lr
   1a07c:	clz	r2, r1
   1a080:	rsb	r2, r2, #31
   1a084:	cmp	ip, #0
   1a088:	lsr	r0, r3, r2
   1a08c:	rsbmi	r0, r0, #0
   1a090:	bx	lr
   1a094:	cmp	r0, #0
   1a098:	mvngt	r0, #-2147483648	; 0x80000000
   1a09c:	movlt	r0, #-2147483648	; 0x80000000
   1a0a0:	b	1a198 <nettle_md5_digest@plt+0x8780>
   1a0a4:	cmp	r1, #0
   1a0a8:	beq	1a094 <nettle_md5_digest@plt+0x867c>
   1a0ac:	push	{r0, r1, lr}
   1a0b0:	bl	19e8c <nettle_md5_digest@plt+0x8474>
   1a0b4:	pop	{r1, r2, lr}
   1a0b8:	mul	r3, r2, r0
   1a0bc:	sub	r1, r1, r3
   1a0c0:	bx	lr
   1a0c4:	cmp	r3, #0
   1a0c8:	cmpeq	r2, #0
   1a0cc:	bne	1a0f0 <nettle_md5_digest@plt+0x86d8>
   1a0d0:	cmp	r1, #0
   1a0d4:	movlt	r1, #-2147483648	; 0x80000000
   1a0d8:	movlt	r0, #0
   1a0dc:	blt	1a0ec <nettle_md5_digest@plt+0x86d4>
   1a0e0:	cmpeq	r0, #0
   1a0e4:	mvnne	r1, #-2147483648	; 0x80000000
   1a0e8:	mvnne	r0, #0
   1a0ec:	b	1a198 <nettle_md5_digest@plt+0x8780>
   1a0f0:	sub	sp, sp, #8
   1a0f4:	push	{sp, lr}
   1a0f8:	cmp	r1, #0
   1a0fc:	blt	1a11c <nettle_md5_digest@plt+0x8704>
   1a100:	cmp	r3, #0
   1a104:	blt	1a150 <nettle_md5_digest@plt+0x8738>
   1a108:	bl	1a1a8 <nettle_md5_digest@plt+0x8790>
   1a10c:	ldr	lr, [sp, #4]
   1a110:	add	sp, sp, #8
   1a114:	pop	{r2, r3}
   1a118:	bx	lr
   1a11c:	rsbs	r0, r0, #0
   1a120:	sbc	r1, r1, r1, lsl #1
   1a124:	cmp	r3, #0
   1a128:	blt	1a174 <nettle_md5_digest@plt+0x875c>
   1a12c:	bl	1a1a8 <nettle_md5_digest@plt+0x8790>
   1a130:	ldr	lr, [sp, #4]
   1a134:	add	sp, sp, #8
   1a138:	pop	{r2, r3}
   1a13c:	rsbs	r0, r0, #0
   1a140:	sbc	r1, r1, r1, lsl #1
   1a144:	rsbs	r2, r2, #0
   1a148:	sbc	r3, r3, r3, lsl #1
   1a14c:	bx	lr
   1a150:	rsbs	r2, r2, #0
   1a154:	sbc	r3, r3, r3, lsl #1
   1a158:	bl	1a1a8 <nettle_md5_digest@plt+0x8790>
   1a15c:	ldr	lr, [sp, #4]
   1a160:	add	sp, sp, #8
   1a164:	pop	{r2, r3}
   1a168:	rsbs	r0, r0, #0
   1a16c:	sbc	r1, r1, r1, lsl #1
   1a170:	bx	lr
   1a174:	rsbs	r2, r2, #0
   1a178:	sbc	r3, r3, r3, lsl #1
   1a17c:	bl	1a1a8 <nettle_md5_digest@plt+0x8790>
   1a180:	ldr	lr, [sp, #4]
   1a184:	add	sp, sp, #8
   1a188:	pop	{r2, r3}
   1a18c:	rsbs	r2, r2, #0
   1a190:	sbc	r3, r3, r3, lsl #1
   1a194:	bx	lr
   1a198:	push	{r1, lr}
   1a19c:	mov	r0, #8
   1a1a0:	bl	115c8 <raise@plt>
   1a1a4:	pop	{r1, pc}
   1a1a8:	cmp	r1, r3
   1a1ac:	cmpeq	r0, r2
   1a1b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a1b4:	mov	r4, r0
   1a1b8:	movcc	r0, #0
   1a1bc:	mov	r5, r1
   1a1c0:	ldr	lr, [sp, #36]	; 0x24
   1a1c4:	movcc	r1, r0
   1a1c8:	bcc	1a2c4 <nettle_md5_digest@plt+0x88ac>
   1a1cc:	cmp	r3, #0
   1a1d0:	clzeq	ip, r2
   1a1d4:	clzne	ip, r3
   1a1d8:	addeq	ip, ip, #32
   1a1dc:	cmp	r5, #0
   1a1e0:	clzeq	r1, r4
   1a1e4:	addeq	r1, r1, #32
   1a1e8:	clzne	r1, r5
   1a1ec:	sub	ip, ip, r1
   1a1f0:	sub	sl, ip, #32
   1a1f4:	lsl	r9, r3, ip
   1a1f8:	rsb	fp, ip, #32
   1a1fc:	orr	r9, r9, r2, lsl sl
   1a200:	orr	r9, r9, r2, lsr fp
   1a204:	lsl	r8, r2, ip
   1a208:	cmp	r5, r9
   1a20c:	cmpeq	r4, r8
   1a210:	movcc	r0, #0
   1a214:	movcc	r1, r0
   1a218:	bcc	1a234 <nettle_md5_digest@plt+0x881c>
   1a21c:	mov	r0, #1
   1a220:	subs	r4, r4, r8
   1a224:	lsl	r1, r0, sl
   1a228:	orr	r1, r1, r0, lsr fp
   1a22c:	lsl	r0, r0, ip
   1a230:	sbc	r5, r5, r9
   1a234:	cmp	ip, #0
   1a238:	beq	1a2c4 <nettle_md5_digest@plt+0x88ac>
   1a23c:	lsr	r6, r8, #1
   1a240:	orr	r6, r6, r9, lsl #31
   1a244:	lsr	r7, r9, #1
   1a248:	mov	r2, ip
   1a24c:	b	1a270 <nettle_md5_digest@plt+0x8858>
   1a250:	subs	r3, r4, r6
   1a254:	sbc	r8, r5, r7
   1a258:	adds	r3, r3, r3
   1a25c:	adc	r8, r8, r8
   1a260:	adds	r4, r3, #1
   1a264:	adc	r5, r8, #0
   1a268:	subs	r2, r2, #1
   1a26c:	beq	1a28c <nettle_md5_digest@plt+0x8874>
   1a270:	cmp	r5, r7
   1a274:	cmpeq	r4, r6
   1a278:	bcs	1a250 <nettle_md5_digest@plt+0x8838>
   1a27c:	adds	r4, r4, r4
   1a280:	adc	r5, r5, r5
   1a284:	subs	r2, r2, #1
   1a288:	bne	1a270 <nettle_md5_digest@plt+0x8858>
   1a28c:	lsr	r3, r4, ip
   1a290:	orr	r3, r3, r5, lsl fp
   1a294:	lsr	r2, r5, ip
   1a298:	orr	r3, r3, r5, lsr sl
   1a29c:	adds	r0, r0, r4
   1a2a0:	mov	r4, r3
   1a2a4:	lsl	r3, r2, ip
   1a2a8:	orr	r3, r3, r4, lsl sl
   1a2ac:	lsl	ip, r4, ip
   1a2b0:	orr	r3, r3, r4, lsr fp
   1a2b4:	adc	r1, r1, r5
   1a2b8:	subs	r0, r0, ip
   1a2bc:	mov	r5, r2
   1a2c0:	sbc	r1, r1, r3
   1a2c4:	cmp	lr, #0
   1a2c8:	strdne	r4, [lr]
   1a2cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a2d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a2d4:	mov	r7, r0
   1a2d8:	ldr	r6, [pc, #72]	; 1a328 <nettle_md5_digest@plt+0x8910>
   1a2dc:	ldr	r5, [pc, #72]	; 1a32c <nettle_md5_digest@plt+0x8914>
   1a2e0:	add	r6, pc, r6
   1a2e4:	add	r5, pc, r5
   1a2e8:	sub	r6, r6, r5
   1a2ec:	mov	r8, r1
   1a2f0:	mov	r9, r2
   1a2f4:	bl	1159c <nettle_md5_update@plt-0x20>
   1a2f8:	asrs	r6, r6, #2
   1a2fc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a300:	mov	r4, #0
   1a304:	add	r4, r4, #1
   1a308:	ldr	r3, [r5], #4
   1a30c:	mov	r2, r9
   1a310:	mov	r1, r8
   1a314:	mov	r0, r7
   1a318:	blx	r3
   1a31c:	cmp	r6, r4
   1a320:	bne	1a304 <nettle_md5_digest@plt+0x88ec>
   1a324:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a328:	strdeq	r2, [r1], -r4
   1a32c:	andeq	r2, r1, ip, ror #23
   1a330:	bx	lr

Disassembly of section .fini:

0001a334 <.fini>:
   1a334:	push	{r3, lr}
   1a338:	pop	{r3, pc}
