// Seed: 405871678
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_6 = 0;
  input wire id_2;
  inout wand id_1;
  always force id_1 = id_2;
  assign id_1 = -1 + -1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1
    , id_9,
    output wor id_2,
    output wire id_3,
    input wire id_4,
    output wand id_5,
    input supply0 id_6,
    input wand id_7
    , id_10
);
  logic id_11;
  wire  id_12;
  wire  id_13;
  wire  id_14;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_9,
      id_9,
      id_9,
      id_13,
      id_13
  );
endmodule
