{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669373836381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669373836381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 18:57:16 2022 " "Processing started: Fri Nov 25 18:57:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669373836381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669373836381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_colorbar -c vga_colorbar " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_colorbar -c vga_colorbar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669373836382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1669373836829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/vga_colorbar/1sim/tb_vga_colorbar.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/vga_colorbar/1sim/tb_vga_colorbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga_colorbar " "Found entity 1: tb_vga_colorbar" {  } { { "../1sim/tb_vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1sim/tb_vga_colorbar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669373836889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669373836889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/vga_colorbar/1rtl/vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/vga_colorbar/1rtl/vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic " "Found entity 1: vga_pic" {  } { { "../1rtl/vga_pic.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669373836892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669373836892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/vga_colorbar/1rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/vga_colorbar/1rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669373836895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669373836895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/vga_colorbar/1rtl/vga_colorbar.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/vga_colorbar/1rtl/vga_colorbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_colorbar " "Found entity 1: vga_colorbar" {  } { { "../1rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_colorbar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669373836898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669373836898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/vga_clk/vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/vga_clk/vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "ip_core/vga_clk/vga_clk.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1prj/ip_core/vga_clk/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669373836903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669373836903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_colorbar " "Elaborating entity \"vga_colorbar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669373836944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "../1rtl/vga_colorbar.v" "vga_ctrl_inst" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_colorbar.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669373836947 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "vga_ctrl.v(34) " "Verilog HDL Event Control error at vga_ctrl.v(34): mixed single- and double-edge expressions are not supported" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 34 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1669373836948 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_h vga_ctrl.v(37) " "Verilog HDL Always Construct warning at vga_ctrl.v(37): variable \"cnt_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669373836948 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_h vga_ctrl.v(40) " "Verilog HDL Always Construct warning at vga_ctrl.v(40): variable \"cnt_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669373836949 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "vga_ctrl.v(42) " "Verilog HDL Event Control error at vga_ctrl.v(42): mixed single- and double-edge expressions are not supported" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1669373836949 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_h vga_ctrl.v(45) " "Verilog HDL Always Construct warning at vga_ctrl.v(45): variable \"cnt_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669373836949 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_v vga_ctrl.v(45) " "Verilog HDL Always Construct warning at vga_ctrl.v(45): variable \"cnt_v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669373836949 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_h vga_ctrl.v(47) " "Verilog HDL Always Construct warning at vga_ctrl.v(47): variable \"cnt_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669373836949 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_v vga_ctrl.v(48) " "Verilog HDL Always Construct warning at vga_ctrl.v(48): variable \"cnt_v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669373836950 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_v vga_ctrl.v(42) " "Verilog HDL Always Construct warning at vga_ctrl.v(42): inferring latch(es) for variable \"cnt_v\", which holds its previous value in one or more paths through the always construct" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669373836950 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_v\[0\] vga_ctrl.v(42) " "Inferred latch for \"cnt_v\[0\]\" at vga_ctrl.v(42)" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669373836952 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_v\[1\] vga_ctrl.v(42) " "Inferred latch for \"cnt_v\[1\]\" at vga_ctrl.v(42)" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669373836952 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_v\[2\] vga_ctrl.v(42) " "Inferred latch for \"cnt_v\[2\]\" at vga_ctrl.v(42)" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669373836952 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_v\[3\] vga_ctrl.v(42) " "Inferred latch for \"cnt_v\[3\]\" at vga_ctrl.v(42)" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669373836952 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_v\[4\] vga_ctrl.v(42) " "Inferred latch for \"cnt_v\[4\]\" at vga_ctrl.v(42)" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669373836952 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_v\[5\] vga_ctrl.v(42) " "Inferred latch for \"cnt_v\[5\]\" at vga_ctrl.v(42)" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669373836952 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_v\[6\] vga_ctrl.v(42) " "Inferred latch for \"cnt_v\[6\]\" at vga_ctrl.v(42)" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669373836953 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_v\[7\] vga_ctrl.v(42) " "Inferred latch for \"cnt_v\[7\]\" at vga_ctrl.v(42)" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669373836953 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_v\[8\] vga_ctrl.v(42) " "Inferred latch for \"cnt_v\[8\]\" at vga_ctrl.v(42)" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669373836953 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_v\[9\] vga_ctrl.v(42) " "Inferred latch for \"cnt_v\[9\]\" at vga_ctrl.v(42)" {  } { { "../1rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_ctrl.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669373836953 "|vga_colorbar|vga_ctrl:vga_ctrl_inst"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "vga_ctrl:vga_ctrl_inst " "Can't elaborate user hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "../1rtl/vga_colorbar.v" "vga_ctrl_inst" { Text "E:/code/workspace_FPGA/vga_colorbar/1rtl/vga_colorbar.v" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669373836954 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669373837029 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 25 18:57:17 2022 " "Processing ended: Fri Nov 25 18:57:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669373837029 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669373837029 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669373837029 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669373837029 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669373837634 ""}
