 
****************************************
Report : qor
Design : Hiera_CLA
Version: I-2013.12-SP5-5
Date   : Thu May 10 20:40:43 2018
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          2.00
  Critical Path Slack:           3.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         52
  Hierarchical Port Count:        236
  Leaf Cell Count:                108
  Buf/Inv Cell Count:              28
  Buf Cell Count:                   0
  Inv Cell Count:                  28
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       108
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      119.167999
  Noncombinational Area:     0.000000
  Buf/Inv Area:             14.896000
  Total Buffer Area:             0.00
  Total Inverter Area:          14.90
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               119.167999
  Design Area:             119.167999


  Design Rules
  -----------------------------------
  Total Number of Nets:           141
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: EEX109

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                1.58
  Overall Compile Wall Clock Time:     3.31

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
