# Reading pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:31 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:26:31 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:31 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 21:26:31 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:31 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 21:26:31 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:31 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 21:26:31 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/alu.sv 
# -- Compiling module alu
# ** Warning: U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/alu.sv(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	alu
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle {U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:32 on Oct 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle" U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 21:26:32 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/testbench_peripherals.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:43 on Oct 28,2023
# vlog -reportprogress 300 -work work U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 21:26:43 on Oct 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_peripherals
# vsim work.testbench_peripherals 
# Start time: 21:26:56 on Oct 28,2023
# Loading sv_std.std
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ALUControl'. The port definition is at: U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/datapath.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_peripherals/dut/arm/dp File: U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/arm.sv Line: 24
add wave -position end  sim:/testbench_peripherals/clk
add wave -position end  sim:/testbench_peripherals/reset
add wave -position end  sim:/testbench_peripherals/WriteData
add wave -position end  sim:/testbench_peripherals/DataAdr
add wave -position end  sim:/testbench_peripherals/switches
add wave -position end  sim:/testbench_peripherals/leds
add wave -position end  sim:/testbench_peripherals/MemWrite
run
run
run
run
# Break key hit
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/testbench_peripherals.sv(24)
#    Time: 20010 ps  Iteration: 0  Instance: /testbench_peripherals
# Break in Module testbench_peripherals at U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/testbench_peripherals.sv line 24
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ALUControl'. The port definition is at: U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/datapath.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_peripherals/dut/arm/dp File: U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/arm.sv Line: 24
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/testbench_peripherals.sv(24)
#    Time: 20010 ps  Iteration: 0  Instance: /testbench_peripherals
# Break in Module testbench_peripherals at U:/ED2/Laboratorio/Practica_VI/ARM-SingleCycle/testbench_peripherals.sv line 24
# End time: 21:41:44 on Oct 28,2023, Elapsed time: 0:14:48
# Errors: 0, Warnings: 1
