[2025-09-17 19:21:24] START suite=cs trace=nutch_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2063746 heartbeat IPC: 4.846 cumulative IPC: 4.846 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4067147 heartbeat IPC: 4.992 cumulative IPC: 4.917 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4067147 cumulative IPC: 4.917 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4067147 cumulative IPC: 4.917 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 23990782 heartbeat IPC: 0.5019 cumulative IPC: 0.5019 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 43944295 heartbeat IPC: 0.5012 cumulative IPC: 0.5015 (Simulation time: 00 hr 04 min 24 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 63893528 heartbeat IPC: 0.5013 cumulative IPC: 0.5015 (Simulation time: 00 hr 06 min 06 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 87709956 heartbeat IPC: 0.4199 cumulative IPC: 0.4782 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 113058420 heartbeat IPC: 0.3945 cumulative IPC: 0.4588 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 80000005 cycles: 122465413 heartbeat IPC: 1.063 cumulative IPC: 0.5068 (Simulation time: 00 hr 11 min 04 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 129836382 heartbeat IPC: 1.357 cumulative IPC: 0.5566 (Simulation time: 00 hr 12 min 01 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000007 cycles: 138912638 heartbeat IPC: 1.102 cumulative IPC: 0.5933 (Simulation time: 00 hr 13 min 07 sec)
Heartbeat CPU 0 instructions: 110000007 cycles: 164722243 heartbeat IPC: 0.3875 cumulative IPC: 0.5602 (Simulation time: 00 hr 15 min 17 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 186560582 cumulative IPC: 0.536 (Simulation time: 00 hr 17 min 08 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 186560582 cumulative IPC: 0.536 (Simulation time: 00 hr 17 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.536 instructions: 100000001 cycles: 186560582
CPU 0 Branch Prediction Accuracy: 99.51% MPKI: 0.07266 Average ROB Occupancy at Mispredict: 6640
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01069
BRANCH_INDIRECT: 0.05703
BRANCH_CONDITIONAL: 0.00494
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 814938
LQ_STALL: 53761
SQ_STALL: 178399


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 334.0328
REPLAY_LOAD: 182.21664
NON_REPLAY_LOAD: 15.647291

== Total ==
ADDR_TRANS: 234157
REPLAY_LOAD: 192603
NON_REPLAY_LOAD: 388178

== Counts ==
ADDR_TRANS: 701
REPLAY_LOAD: 1057
NON_REPLAY_LOAD: 24808

cpu0->cpu0_STLB TOTAL        ACCESS:     114669 HIT:     110651 MISS:       4018 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     114669 HIT:     110651 MISS:       4018 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 502.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     518755 HIT:     407921 MISS:     110834 MSHR_MERGE:      13613
cpu0->cpu0_L2C LOAD         ACCESS:     364900 HIT:     305172 MISS:      59728 MSHR_MERGE:       1628
cpu0->cpu0_L2C RFO          ACCESS:      23597 HIT:      14136 MISS:       9461 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      56601 HIT:      22364 MISS:      34237 MSHR_MERGE:      11985
cpu0->cpu0_L2C WRITE        ACCESS:      65868 HIT:      65605 MISS:        263 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7789 HIT:        644 MISS:       7145 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      34606 ISSUED:      34436 USEFUL:       8641 USELESS:       2478
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 99.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2585580 HIT:    2159078 MISS:     426502 MSHR_MERGE:     139631
cpu0->cpu0_L1I LOAD         ACCESS:    2585580 HIT:    2159078 MISS:     426502 MSHR_MERGE:     139631
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24695605 HIT:   24407743 MISS:     287862 MSHR_MERGE:     156266
cpu0->cpu0_L1D LOAD         ACCESS:   20623313 HIT:   20508181 MISS:     115132 MSHR_MERGE:      37102
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     262795 HIT:     222014 MISS:      40781 MSHR_MERGE:      18602
cpu0->cpu0_L1D WRITE        ACCESS:    3800420 HIT:    3676387 MISS:     124033 MSHR_MERGE:     100435
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9077 HIT:       1161 MISS:       7916 MSHR_MERGE:        127
cpu0->cpu0_L1D PREFETCH REQUESTED:     304278 ISSUED:     262795 USEFUL:      17115 USELESS:       3884
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 62.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2014745 HIT:    1929264 MISS:      85481 MSHR_MERGE:      41373
cpu0->cpu0_ITLB LOAD         ACCESS:    2014745 HIT:    1929264 MISS:      85481 MSHR_MERGE:      41373
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 15.53 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24095181 HIT:   23990720 MISS:     104461 MSHR_MERGE:      33900
cpu0->cpu0_DTLB LOAD         ACCESS:   24095181 HIT:   23990720 MISS:     104461 MSHR_MERGE:      33900
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 26.93 cycles
cpu0->LLC TOTAL        ACCESS:     138071 HIT:      64573 MISS:      73498 MSHR_MERGE:        207
cpu0->LLC LOAD         ACCESS:      58100 HIT:      18435 MISS:      39665 MSHR_MERGE:         10
cpu0->LLC RFO          ACCESS:       9461 HIT:        819 MISS:       8642 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      22252 HIT:       3226 MISS:      19026 MSHR_MERGE:        197
cpu0->LLC WRITE        ACCESS:      41113 HIT:      41096 MISS:         17 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7145 HIT:        997 MISS:       6148 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7687
  ROW_BUFFER_MISS:      65584
  AVG DBUS CONGESTED CYCLE: 4.52
Channel 0 WQ ROW_BUFFER_HIT:       3016
  ROW_BUFFER_MISS:      19179
  FULL:          0
Channel 0 REFRESHES ISSUED:      15547

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        59857        13131         2443         2868
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           15           85          113         1679
  STLB miss resolved @ L2C                0            8           77          113          661
  STLB miss resolved @ LLC                0           11           96          306          507
  STLB miss resolved @ MEM                0            9          181          395         3990

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              18544         3106        47170         2349         1545
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           41           82          309
  STLB miss resolved @ L2C                0            4           36           69          132
  STLB miss resolved @ LLC                0            2           63          216          135
  STLB miss resolved @ MEM                0            9           75          239         1581
[2025-09-17 19:38:32] END   suite=cs trace=nutch_phase5_core3 (rc=0)
