Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot poly_mult_hqc_v1_tb_behav xil_defaultlib.poly_mult_hqc_v1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'weight' [C:/Users/THUAN/Downloads/poly_mult/poly_mult_hqc_v1_tb.v:58]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addr_result' [C:/Users/THUAN/Downloads/poly_mult/poly_mult_hqc_v1_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'add_addr' [C:/Users/THUAN/Downloads/poly_mult/poly_mult_hqc_v1_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'address_0' [C:/Users/THUAN/Downloads/poly_mult/poly_mult.v:185]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'address_1' [C:/Users/THUAN/Downloads/poly_mult/poly_mult.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'data_1' [C:/Users/THUAN/Downloads/poly_mult/poly_mult_hqc_v1_tb.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wren_1' [C:/Users/THUAN/Downloads/poly_mult/poly_mult_hqc_v1_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'data' [C:/Users/THUAN/Downloads/poly_mult/poly_mult_hqc_v1_tb.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wr_en' [C:/Users/THUAN/Downloads/poly_mult/poly_mult_hqc_v1_tb.v:84]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
