
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
•
+Loading parts and site information from %s
36*device2Q
=E:/programming/tools/xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
¢
!Parsing RTL primitives file [%s]
14*netlist2g
SE:/programming/tools/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
«
*Finished parsing RTL primitives file [%s]
11*netlist2g
SE:/programming/tools/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
y
Command: %s
53*	vivadotcl2Q
=synth_design -top Adams_Perihperal_v1_0 -part xc7z010clg400-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0102default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0102default:defaultZ17-349
–
%s*synth2†
rStarting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 338.184 ; gain = 77.980
2default:default
ù
synthesizing module '%s'638*oasys2)
Adams_Perihperal_v1_02default:default2
ie:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0.vhd2default:default2
492default:default8@Z8-638
a
%s*synth2R
>	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
¾
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
Adams_Perihperal_v1_0_S00_AXI2default:default2…
qe:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0_S00_AXI.vhd2default:default2
62default:default26
"Adams_Perihperal_v1_0_S00_AXI_inst2default:default21
Adams_Perihperal_v1_0_S00_AXI2default:default2
ie:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0.vhd2default:default2
1102default:default8@Z8-3491
š
synthesizing module '%s'638*oasys2A
-Adams_Perihperal_v1_0_S00_AXI__parameterized02default:default2‡
qe:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0_S00_AXI.vhd2default:default2
922default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
Û
default block is never used226*oasys2‡
qe:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0_S00_AXI.vhd2default:default2
2292default:default8@Z8-226
Û
default block is never used226*oasys2‡
qe:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0_S00_AXI.vhd2default:default2
3622default:default8@Z8-226
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2A
-Adams_Perihperal_v1_0_S00_AXI__parameterized02default:default2
12default:default2
12default:default2‡
qe:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0_S00_AXI.vhd2default:default2
922default:default8@Z8-256
Ü
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
res_int_reg2default:default2
172default:default2
162default:default2
ie:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0.vhd2default:default2
1522default:default8@Z8-3936
×
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
bx_reg2default:default2
342default:default2
332default:default2
ie:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0.vhd2default:default2
1512default:default8@Z8-3936
Ø
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
cx2_reg2default:default2
512default:default2
492default:default2
ie:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0.vhd2default:default2
1502default:default8@Z8-3936
´
%done synthesizing module '%s' (%s#%s)256*oasys2)
Adams_Perihperal_v1_02default:default2
22default:default2
12default:default2
ie:/programming/project/Embedded/Vivado/MicroZed_PLtest/Adams_Peripheral_1.0/hdl/Adams_Peripheral_v1_0.vhd2default:default2
492default:default8@Z8-256
¥
+design %s has port %s driven by constant %s3447*oasys2)
Adams_Perihperal_v1_02default:default2
	interrupt2default:default2
02default:defaultZ8-3917
—
%s*synth2‡
sFinished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 362.285 ; gain = 102.082
2default:default

%s*synth2
yFinished RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 362.285 ; gain = 102.082
2default:default
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
¨
Loading clock regions from %s
13*device2q
]E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml2default:defaultZ21-13
©
Loading clock buffers from %s
11*device2r
^E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml2default:defaultZ21-11
©
&Loading clock placement rules from %s
318*place2i
UE:/programming/tools/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
§
)Loading package pin functions from %s...
17*device2e
QE:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
¥
Loading package from %s
16*device2t
`E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml2default:defaultZ21-16
œ
Loading io standards from %s
15*device2f
RE:/programming/tools/xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
y
%s*synth2j
VPart Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
2default:default
±
%s*synth2¡
ŒFinished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 513.602 ; gain = 253.398
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               45 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               34 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                11x34  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
A
%s*synth22
Module Adams_Perihperal_v1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               45 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               34 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                11x34  Multipliers := 1     
2default:default
Y
%s*synth2J
6Module Adams_Perihperal_v1_0_S00_AXI__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2J
6\Adams_Perihperal_v1_0_S00_AXI_inst/axi_awaddr_reg[1] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2J
6\Adams_Perihperal_v1_0_S00_AXI_inst/axi_awaddr_reg[0] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2J
6\Adams_Perihperal_v1_0_S00_AXI_inst/axi_araddr_reg[1] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2J
6\Adams_Perihperal_v1_0_S00_AXI_inst/axi_araddr_reg[0] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[31] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[30] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[29] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[28] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[27] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[26] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[25] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[24] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[23] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[22] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[21] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[20] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[19] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[18] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[17] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[16] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[15] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[14] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[13] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[12] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[11] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[10] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[9] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[8] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[7] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[6] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[5] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[4] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[3] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[2] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[1] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[0] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
j
%s*synth2[
GDSP Report: Generating DSP bx_reg, operation Mode is: (A*(B:0xe236))'.
2default:default
\
%s*synth2M
9DSP Report: register bx_reg is absorbed into DSP bx_reg.
2default:default
Y
%s*synth2J
6DSP Report: operator bx0 is absorbed into DSP bx_reg.
2default:default
f
%s*synth2W
CDSP Report: Generating DSP squared_reg, operation Mode is: (A*B)'.
2default:default
f
%s*synth2W
CDSP Report: register squared_reg is absorbed into DSP squared_reg.
2default:default
c
%s*synth2T
@DSP Report: operator squared0 is absorbed into DSP squared_reg.
2default:default
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2J
6\Adams_Perihperal_v1_0_S00_AXI_inst/axi_awaddr_reg[1] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2J
6\Adams_Perihperal_v1_0_S00_AXI_inst/axi_awaddr_reg[0] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2J
6\Adams_Perihperal_v1_0_S00_AXI_inst/axi_araddr_reg[1] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2J
6\Adams_Perihperal_v1_0_S00_AXI_inst/axi_araddr_reg[0] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[31] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[30] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[29] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[28] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[27] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[26] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[25] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[24] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[23] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[22] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[21] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[20] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[19] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[18] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[17] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[16] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[15] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[14] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[13] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[12] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[11] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\cx2_reg[10] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[9] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[8] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[7] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[6] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[5] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[4] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[3] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[2] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[1] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\cx2_reg[0] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
¥
+design %s has port %s driven by constant %s3447*oasys2)
Adams_Perihperal_v1_02default:default2
	interrupt2default:default2
02default:defaultZ8-3917
Œ
!design %s has unconnected port %s3331*oasys2)
Adams_Perihperal_v1_02default:default2%
s00_axi_awaddr[1]2default:defaultZ8-3331
Œ
!design %s has unconnected port %s3331*oasys2)
Adams_Perihperal_v1_02default:default2%
s00_axi_awaddr[0]2default:defaultZ8-3331
Œ
!design %s has unconnected port %s3331*oasys2)
Adams_Perihperal_v1_02default:default2%
s00_axi_awprot[2]2default:defaultZ8-3331
Œ
!design %s has unconnected port %s3331*oasys2)
Adams_Perihperal_v1_02default:default2%
s00_axi_awprot[1]2default:defaultZ8-3331
Œ
!design %s has unconnected port %s3331*oasys2)
Adams_Perihperal_v1_02default:default2%
s00_axi_awprot[0]2default:defaultZ8-3331
Œ
!design %s has unconnected port %s3331*oasys2)
Adams_Perihperal_v1_02default:default2%
s00_axi_araddr[1]2default:defaultZ8-3331
Œ
!design %s has unconnected port %s3331*oasys2)
Adams_Perihperal_v1_02default:default2%
s00_axi_araddr[0]2default:defaultZ8-3331
Œ
!design %s has unconnected port %s3331*oasys2)
Adams_Perihperal_v1_02default:default2%
s00_axi_arprot[2]2default:defaultZ8-3331
Œ
!design %s has unconnected port %s3331*oasys2)
Adams_Perihperal_v1_02default:default2%
s00_axi_arprot[1]2default:defaultZ8-3331
Œ
!design %s has unconnected port %s3331*oasys2)
Adams_Perihperal_v1_02default:default2%
s00_axi_arprot[0]2default:defaultZ8-3331
©
%s*synth2™
„Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 520.242 ; gain = 260.039
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
)
%s*synth2

DSP:
2default:default
¹
%s*synth2©
”+----------------------+-----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
º
%s*synth2ª
•|Module Name           | OP MODE         | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
2default:default
¹
%s*synth2©
”+----------------------+-----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
º
%s*synth2ª
•|Adams_Perihperal_v1_0 | (A*(B:0xe236))' | No           | 17 (Y)           | 17 (Y) | 48 (N) | 25 (N) | 33 (Y) | 0    | 0    | 1    | 1    | 1    | 
2default:default
º
%s*synth2ª
•|Adams_Perihperal_v1_0 | (A*B)'          | No           | 17 (Y)           | 17 (Y) | 48 (N) | 25 (N) | 34 (Y) | 0    | 0    | 1    | 1    | 1    | 
2default:default
º
%s*synth2ª
•+----------------------+-----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
Ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\Adams_Perihperal_v1_0_S00_AXI_inst/axi_bresp_reg[1] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
Ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\Adams_Perihperal_v1_0_S00_AXI_inst/axi_bresp_reg[0] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
Ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\Adams_Perihperal_v1_0_S00_AXI_inst/axi_rresp_reg[1] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
Ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2I
5\Adams_Perihperal_v1_0_S00_AXI_inst/axi_rresp_reg[0] 2default:default2)
Adams_Perihperal_v1_02default:defaultZ8-3332
ž
%s*synth2Ž
zFinished Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 535.168 ; gain = 274.965
2default:default
 
%s*synth2
|Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 535.168 ; gain = 274.965
2default:default
Ÿ
%s*synth2
{Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 535.168 ; gain = 274.965
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
™
%s*synth2‰
uFinished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 535.168 ; gain = 274.965
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ª
%s*synth2š
…Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 535.168 ; gain = 274.965
2default:default
§
%s*synth2—
‚Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 535.168 ; gain = 274.965
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|      |Cell    |Count |
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|1     |BUFG    |     1|
2default:default
<
%s*synth2-
|2     |CARRY4  |    42|
2default:default
<
%s*synth2-
|3     |DSP48E1 |     2|
2default:default
<
%s*synth2-
|4     |LUT1    |    42|
2default:default
<
%s*synth2-
|5     |LUT2    |    86|
2default:default
<
%s*synth2-
|6     |LUT3    |    41|
2default:default
<
%s*synth2-
|7     |LUT4    |    20|
2default:default
<
%s*synth2-
|8     |LUT5    |    85|
2default:default
<
%s*synth2-
|9     |LUT6    |   150|
2default:default
<
%s*synth2-
|10    |FDRE    |   180|
2default:default
<
%s*synth2-
|11    |FDSE    |     2|
2default:default
<
%s*synth2-
|12    |IBUF    |    47|
2default:default
<
%s*synth2-
|13    |OBUF    |    42|
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
ˆ
%s*synth2y
e+------+-------------------------------------+----------------------------------------------+------+
2default:default
ˆ
%s*synth2y
e|      |Instance                             |Module                                        |Cells |
2default:default
ˆ
%s*synth2y
e+------+-------------------------------------+----------------------------------------------+------+
2default:default
ˆ
%s*synth2y
e|1     |top                                  |                                              |   740|
2default:default
ˆ
%s*synth2y
e|2     |  Adams_Perihperal_v1_0_S00_AXI_inst |Adams_Perihperal_v1_0_S00_AXI__parameterized0 |   316|
2default:default
ˆ
%s*synth2y
e+------+-------------------------------------+----------------------------------------------+------+
2default:default
¦
%s*synth2–
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 535.168 ; gain = 274.965
2default:default
j
%s*synth2[
GSynthesis finished with 0 errors, 0 critical warnings and 91 warnings.
2default:default
£
%s*synth2“
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 535.168 ; gain = 274.965
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
492default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¾
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
162default:default2
912default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:412default:default2
00:00:462default:default2
749.2622default:default2
444.8092default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 749.262 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Thu Jul 24 12:57:43 20142default:defaultZ17-206