<module name="SI" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_SI_CONTROL" acronym="L3_SI_CONTROL" offset="0x20" width="64" description="Control of register and sideband interconnect">
    <bitfield id="Reserved" width="7" begin="63" end="57" resetval="0x00" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="CLOCK_GATE_DISABLE" width="1" begin="56" end="56" resetval="0" description="Overrides fine grained hardware clock gating in register and sideband interconnect0x0: Normal clock gating0x1: Clock gating disabled" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="56" begin="55" end="0" resetval="0x00000000000000" description="Reserved for future use" range="" rwaccess="R"/>
  </register>
  <register id="L3_SI_FLAG_STATUS_0" acronym="L3_SI_FLAG_STATUS_0" offset="0x110" width="64" description="They are used to observe the individual bits that make up a composite interconnect flag.">
    <bitfield id="STATUS" width="64" begin="63" end="0" resetval="0x0000000000000000" description="Status of sideband signals making up composite interconnect flag for application. See" range="" rwaccess="R"/>
  </register>
  <register id="L3_SI_FLAG_STATUS_1" acronym="L3_SI_FLAG_STATUS_1" offset="0x130" width="64" description="They are used to observe the individual bits that make up a composite interconnect flag.">
    <bitfield id="STATUS" width="64" begin="63" end="0" resetval="0x0000000000000000" description="Status of sideband signals making up composite interconnect flag for debug. See." range="" rwaccess="R"/>
  </register>
</module>
