<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p460" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_460{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_460{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_460{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_460{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_460{left:151px;bottom:1083px;letter-spacing:0.16px;}
#t6_460{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_460{left:69px;bottom:1042px;letter-spacing:-0.19px;word-spacing:-0.35px;}
#t8_460{left:69px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t9_460{left:69px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ta_460{left:69px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_460{left:69px;bottom:934px;letter-spacing:-0.09px;}
#tc_460{left:155px;bottom:934px;letter-spacing:-0.11px;word-spacing:0.02px;}
#td_460{left:69px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#te_460{left:69px;bottom:893px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tf_460{left:69px;bottom:867px;}
#tg_460{left:95px;bottom:870px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_460{left:69px;bottom:844px;}
#ti_460{left:95px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_460{left:69px;bottom:823px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tk_460{left:69px;bottom:806px;letter-spacing:-0.15px;}
#tl_460{left:69px;bottom:781px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#tm_460{left:69px;bottom:765px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tn_460{left:69px;bottom:748px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#to_460{left:69px;bottom:698px;letter-spacing:-0.09px;}
#tp_460{left:154px;bottom:698px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tq_460{left:69px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_460{left:69px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_460{left:69px;bottom:632px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tt_460{left:69px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_460{left:69px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#tv_460{left:69px;bottom:582px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#tw_460{left:69px;bottom:514px;letter-spacing:0.15px;}
#tx_460{left:150px;bottom:514px;letter-spacing:0.2px;word-spacing:-0.03px;}
#ty_460{left:69px;bottom:489px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_460{left:69px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_460{left:69px;bottom:455px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t11_460{left:69px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t12_460{left:69px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t13_460{left:69px;bottom:405px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#t14_460{left:69px;bottom:388px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t15_460{left:69px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_460{left:69px;bottom:347px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t17_460{left:69px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_460{left:69px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t19_460{left:69px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t1a_460{left:69px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t1b_460{left:69px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_460{left:69px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1d_460{left:69px;bottom:221px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_460{left:69px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_460{left:69px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_460{left:69px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.44px;}

.s1_460{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_460{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_460{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_460{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_460{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_460{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_460{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts460" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg460Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg460" style="-webkit-user-select: none;"><object width="935" height="1210" data="460/460.svg" type="image/svg+xml" id="pdf460" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_460" class="t s1_460">12-18 </span><span id="t2_460" class="t s1_460">Vol. 3A </span>
<span id="t3_460" class="t s2_460">MEMORY CACHE CONTROL </span>
<span id="t4_460" class="t s3_460">12.5.6 </span><span id="t5_460" class="t s3_460">L1 Data Cache Context Mode </span>
<span id="t6_460" class="t s4_460">L1 data cache context mode is a feature of processors based on the Intel NetBurst microarchitecture that support </span>
<span id="t7_460" class="t s4_460">Intel Hyper-Threading Technology. When CPUID.1:ECX[bit 10] = 1, the processor supports setting L1 data cache </span>
<span id="t8_460" class="t s4_460">context mode using the L1 data cache context mode flag ( IA32_MISC_ENABLE[bit 24] ). Selectable modes are </span>
<span id="t9_460" class="t s4_460">adaptive mode (default) and shared mode. </span>
<span id="ta_460" class="t s4_460">The BIOS is responsible for configuring the L1 data cache context mode. </span>
<span id="tb_460" class="t s5_460">12.5.6.1 </span><span id="tc_460" class="t s5_460">Adaptive Mode </span>
<span id="td_460" class="t s4_460">Adaptive mode facilitates L1 data cache sharing between logical processors. When running in adaptive mode, the </span>
<span id="te_460" class="t s4_460">L1 data cache is shared across logical processors in the same core if: </span>
<span id="tf_460" class="t s6_460">• </span><span id="tg_460" class="t s4_460">CR3 control registers for logical processors sharing the cache are identical. </span>
<span id="th_460" class="t s6_460">• </span><span id="ti_460" class="t s4_460">The same paging mode is used by logical processors sharing the cache. </span>
<span id="tj_460" class="t s4_460">In this situation, the entire L1 data cache is available to each logical processor (instead of being competitively </span>
<span id="tk_460" class="t s4_460">shared). </span>
<span id="tl_460" class="t s4_460">If CR3 values are different for the logical processors sharing an L1 data cache or the logical processors use different </span>
<span id="tm_460" class="t s4_460">paging modes, processors compete for cache resources. This reduces the effective size of the cache for each logical </span>
<span id="tn_460" class="t s4_460">processor. Aliasing of the cache is not allowed (which prevents data thrashing). </span>
<span id="to_460" class="t s5_460">12.5.6.2 </span><span id="tp_460" class="t s5_460">Shared Mode </span>
<span id="tq_460" class="t s4_460">In shared mode, the L1 data cache is competitively shared between logical processors. This is true even if the </span>
<span id="tr_460" class="t s4_460">logical processors use identical CR3 registers and paging modes. </span>
<span id="ts_460" class="t s4_460">In shared mode, linear addresses in the L1 data cache can be aliased, meaning that one linear address in the cache </span>
<span id="tt_460" class="t s4_460">can point to different physical locations. The mechanism for resolving aliasing can lead to thrashing. For this </span>
<span id="tu_460" class="t s4_460">reason, IA32_MISC_ENABLE[bit 24] = 0 is the preferred configuration for processors based on the Intel NetBurst </span>
<span id="tv_460" class="t s4_460">microarchitecture that support Intel Hyper-Threading Technology. </span>
<span id="tw_460" class="t s7_460">12.6 </span><span id="tx_460" class="t s7_460">SELF-MODIFYING CODE </span>
<span id="ty_460" class="t s4_460">A write to a memory location in a code segment that is currently cached in the processor causes the associated </span>
<span id="tz_460" class="t s4_460">cache line (or lines) to be invalidated. This check is based on the physical address of the instruction. In addition, </span>
<span id="t10_460" class="t s4_460">the P6 family and Pentium processors check whether a write to a code segment may modify an instruction that has </span>
<span id="t11_460" class="t s4_460">been prefetched for execution. If the write affects a prefetched instruction, the prefetch queue is invalidated. This </span>
<span id="t12_460" class="t s4_460">latter check is based on the linear address of the instruction. For the Pentium 4 and Intel Xeon processors, a write </span>
<span id="t13_460" class="t s4_460">or a snoop of an instruction in a code segment, where the target instruction is already decoded and resident in the </span>
<span id="t14_460" class="t s4_460">trace cache, invalidates the entire trace cache. The latter behavior means that programs that self-modify code can </span>
<span id="t15_460" class="t s4_460">cause severe degradation of performance when run on the Pentium 4 and Intel Xeon processors. </span>
<span id="t16_460" class="t s4_460">In practice, the check on linear addresses should not create compatibility problems among IA-32 processors. Appli- </span>
<span id="t17_460" class="t s4_460">cations that include self-modifying code use the same linear address for modifying and fetching the instruction. </span>
<span id="t18_460" class="t s4_460">Systems software, such as a debugger, that might possibly modify an instruction using a different linear address </span>
<span id="t19_460" class="t s4_460">than that used to fetch the instruction, will execute a serializing operation, such as a CPUID instruction, before the </span>
<span id="t1a_460" class="t s4_460">modified instruction is executed, which will automatically resynchronize the instruction cache and prefetch queue. </span>
<span id="t1b_460" class="t s4_460">(See Section 9.1.3, “Handling Self- and Cross-Modifying Code,” for more information about the use of self-modi- </span>
<span id="t1c_460" class="t s4_460">fying code.) </span>
<span id="t1d_460" class="t s4_460">For Intel486 processors, a write to an instruction in the cache will modify it in both the cache and memory, but if </span>
<span id="t1e_460" class="t s4_460">the instruction was prefetched before the write, the old version of the instruction could be the one executed. To </span>
<span id="t1f_460" class="t s4_460">prevent the old instruction from being executed, flush the instruction prefetch unit by coding a jump instruction </span>
<span id="t1g_460" class="t s4_460">immediately after any write that modifies an instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
