#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 26 18:32:13 2024
# Process ID: 90416
# Current directory: /home/24CAP1G13/Desktop/CA_P1_G13
# Command line: vivado
# Log file: /home/24CAP1G13/Desktop/CA_P1_G13/vivado.log
# Journal file: /home/24CAP1G13/Desktop/CA_P1_G13/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eeesoft/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:01:04 . Memory (MB): peak = 7486.910 ; gain = 70.422 ; free physical = 456058 ; free virtual = 507728
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_MODULE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TOP_MODULE_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.sim/sim_1/behav/xsim'
xelab -wto bb0985aec552461dab8b8ba953eeac04 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_MODULE_tb_behav xil_defaultlib.TOP_MODULE_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto bb0985aec552461dab8b8ba953eeac04 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_MODULE_tb_behav xil_defaultlib.TOP_MODULE_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_MODULE_tb_behav -key {Behavioral:sim_1:Functional:TOP_MODULE_tb} -tclbatch {TOP_MODULE_tb.tcl} -view {/home/24CAP1G13/CA_Assignment_2/TOP_MODULE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/24CAP1G13/CA_Assignment_2/TOP_MODULE_tb_behav.wcfg
source TOP_MODULE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sim_1/new/TOP_MODULE_tb.v" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_MODULE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8575.195 ; gain = 1062.285 ; free physical = 456017 ; free virtual = 507692
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_MODULE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TOP_MODULE_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/A_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/BIG_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BIG_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/B_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/EXMEM_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/IDEX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/IDIX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/MEMWB_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/Main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/PC_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/REG_FILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/TOP_MODULE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_MODULE
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/TOP_MODULE.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/lastmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lastmux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/rt_rd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rt_rd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sources_1/new/sw_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sim_1/new/TOP_MODULE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_MODULE_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.sim/sim_1/behav/xsim'
xelab -wto bb0985aec552461dab8b8ba953eeac04 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_MODULE_tb_behav xil_defaultlib.TOP_MODULE_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto bb0985aec552461dab8b8ba953eeac04 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_MODULE_tb_behav xil_defaultlib.TOP_MODULE_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_module
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IFID_PR
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.Main_control
Compiling module xil_defaultlib.IDEX_PR
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.A_mux
Compiling module xil_defaultlib.sw_mux
Compiling module xil_defaultlib.B_mux
Compiling module xil_defaultlib.rt_rd_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXMEM_PR
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEMWB_PR
Compiling module xil_defaultlib.lastmux
Compiling module xil_defaultlib.BIG_UNIT
Compiling module xil_defaultlib.TOP_MODULE
Compiling module xil_defaultlib.TOP_MODULE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_MODULE_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 8575.195 ; gain = 0.000 ; free physical = 456025 ; free virtual = 507698
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 8575.195 ; gain = 0.000 ; free physical = 456020 ; free virtual = 507700
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "/home/24CAP1G13/CA_Assignment_2/CA_Assignment_2.srcs/sim_1/new/TOP_MODULE_tb.v" Line 35
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 8603.328 ; gain = 28.133 ; free physical = 456008 ; free virtual = 507688
