

================================================================
== Vitis HLS Report for 'mm1_stage_0_1'
================================================================
* Date:           Wed Jan 14 10:28:31 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   271425|   271425|  2.714 ms|  2.714 ms|  271425|  271425|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52      |mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1      |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57  |mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j  |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
        |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67      |mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2      |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i  |   271424|   271424|      4241|          -|          -|    64|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      530|      661|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      147|    -|
|Register             |        -|     -|       30|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     5|      560|      835|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52      |mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1      |        0|   0|    9|   52|    0|
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67      |mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2      |        0|   0|   10|   74|    0|
    |grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57  |mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j  |        0|   5|  511|  535|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                 |                                            |        0|   5|  530|  661|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |c_row_U  |mm1_stage_0_1_c_row  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                     |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_88_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln24_fu_82_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          15|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  43|          8|    1|          8|
    |ap_done         |   9|          2|    1|          2|
    |c_row_address0  |  20|          4|    6|         24|
    |c_row_ce0       |  20|          4|    1|          4|
    |c_row_ce1       |   9|          2|    1|          2|
    |c_row_d0        |  14|          3|   32|         96|
    |c_row_we0       |  14|          3|    1|          3|
    |i_fu_44         |   9|          2|    7|         14|
    |v611_write      |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 147|         30|   51|        155|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                          |  7|   0|    7|          0|
    |ap_done_reg                                                        |  1|   0|    1|          0|
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start_reg      |  1|   0|    1|          0|
    |grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start_reg      |  1|   0|    1|          0|
    |grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_44                                                            |  7|   0|    7|          0|
    |tmp_cast_reg_126                                                   |  6|   0|   12|          6|
    |trunc_ln30_reg_121                                                 |  6|   0|    6|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              | 30|   0|   36|          6|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|v0_address0  |  out|   12|   ap_memory|             v0|         array|
|v0_ce0       |  out|    1|   ap_memory|             v0|         array|
|v0_q0        |   in|   32|   ap_memory|             v0|         array|
|v1_address0  |  out|   12|   ap_memory|             v1|         array|
|v1_ce0       |  out|    1|   ap_memory|             v1|         array|
|v1_q0        |   in|   32|   ap_memory|             v1|         array|
|v611_din     |  out|   32|     ap_fifo|           v611|       pointer|
|v611_full_n  |   in|    1|     ap_fifo|           v611|       pointer|
|v611_write   |  out|    1|     ap_fifo|           v611|       pointer|
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v611, void @empty_28, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%c_row = alloca i64 1" [kernel.cpp:25]   --->   Operation 10 'alloca' 'c_row' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 0, i7 %i" [kernel.cpp:24]   --->   Operation 11 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [kernel.cpp:24]   --->   Operation 12 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [kernel.cpp:30]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.71ns)   --->   "%icmp_ln24 = icmp_eq  i7 %i_1, i7 64" [kernel.cpp:24]   --->   Operation 14 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.85ns)   --->   "%add_ln24 = add i7 %i_1, i7 1" [kernel.cpp:24]   --->   Operation 16 'add' 'add_ln24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split8, void" [kernel.cpp:24]   --->   Operation 17 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %i_1" [kernel.cpp:30]   --->   Operation 18 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1, i32 %c_row"   --->   Operation 19 'call' 'call_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 %add_ln24, i7 %i" [kernel.cpp:24]   --->   Operation 20 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [kernel.cpp:48]   --->   Operation 21 'ret' 'ret_ln48' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1, i32 %c_row"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln30, i6 0" [kernel.cpp:25]   --->   Operation 23 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (2.29ns)   --->   "%call_ln25 = call void @mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j, i12 %tmp_cast, i32 %v0, i32 %v1, i32 %c_row" [kernel.cpp:25]   --->   Operation 24 'call' 'call_ln25' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln25 = call void @mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j, i12 %tmp_cast, i32 %v0, i32 %v1, i32 %c_row" [kernel.cpp:25]   --->   Operation 25 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2, i32 %c_row, i32 %v611"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [kernel.cpp:25]   --->   Operation 28 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2, i32 %c_row, i32 %v611"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v611]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111111]
specinterface_ln0 (specinterface    ) [ 00000000]
c_row             (alloca           ) [ 00111111]
store_ln24        (store            ) [ 00000000]
br_ln24           (br               ) [ 00000000]
i_1               (load             ) [ 00000000]
icmp_ln24         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
add_ln24          (add              ) [ 00000000]
br_ln24           (br               ) [ 00000000]
trunc_ln30        (trunc            ) [ 00011000]
store_ln24        (store            ) [ 00000000]
ret_ln48          (ret              ) [ 00000000]
call_ln0          (call             ) [ 00000000]
tmp_cast          (bitconcatenate   ) [ 00000100]
call_ln25         (call             ) [ 00000000]
empty_42          (wait             ) [ 00000000]
specloopname_ln25 (specloopname     ) [ 00000000]
call_ln0          (call             ) [ 00000000]
br_ln0            (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v611">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v611"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm1_stage_0.1_Pipeline_VITIS_LOOP_43_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="c_row_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_row/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="55" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="12" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="0"/>
<pin id="61" dir="0" index="3" bw="32" slack="0"/>
<pin id="62" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="63" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln24_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="7" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_1_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="1"/>
<pin id="81" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln24_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="0" index="1" bw="7" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln24_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln30_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln24_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="1"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="6" slack="2"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="121" class="1005" name="trunc_ln30_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="2"/>
<pin id="123" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="126" class="1005" name="tmp_cast_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="1"/>
<pin id="128" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="57" pin=3"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="79" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="88" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="57" pin=1"/></net>

<net id="114"><net_src comp="44" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="117"><net_src comp="111" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="124"><net_src comp="94" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="129"><net_src comp="103" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="57" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v611 | {6 7 }
 - Input state : 
	Port: mm1_stage_0.1 : v0 | {4 5 }
	Port: mm1_stage_0.1 : v1 | {4 5 }
  - Chain level:
	State 1
		store_ln24 : 1
	State 2
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		trunc_ln30 : 1
		store_ln24 : 2
	State 3
	State 4
		call_ln25 : 1
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52   |    0    |    0    |    7    |    24   |
|   call   | grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57 |    5    |   1.84  |   523   |   464   |
|          |   grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67   |    0    |   0.46  |    13   |    33   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    add   |                    add_ln24_fu_88                    |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln24_fu_82                   |    0    |    0    |    0    |    10   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                   trunc_ln30_fu_94                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    tmp_cast_fu_103                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    5    |   2.3   |   543   |   545   |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|c_row|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_111    |    7   |
| tmp_cast_reg_126 |   12   |
|trunc_ln30_reg_121|    6   |
+------------------+--------+
|       Total      |   25   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57 |  p1  |   2  |  12  |   24   ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   24   ||   0.46  ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    2   |   543  |   545  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   25   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |    2   |   568  |   554  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
