library verilog;
use verilog.vl_types.all;
entity edt_bypass_logic is
    port(
        edt_bypass      : in     vl_logic;
        edt_channels_in : in     vl_logic;
        edt_channels_out: out    vl_logic;
        edt_scan_in     : out    vl_logic_vector(4 downto 0);
        edt_scan_out    : in     vl_logic_vector(4 downto 0);
        edt_bypass_in   : in     vl_logic_vector(4 downto 0);
        edt_bypass_out  : in     vl_logic;
        A               : in     vl_logic
    );
end edt_bypass_logic;
