m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/altera_project/logicDesignLab/Lab2_FlipFlop/simulation/modelsim
vflipflop
Z1 !s110 1542314190
!i10b 1
!s100 VM0<;iH`8jz?;5KYGG`]92
IO<6]m>P0DSBUE4N4_eLe32
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
w1542313498
8D:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop.v
FD:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop.v
L0 1
Z3 OV;L;10.3c;59
r1
!s85 0
31
!s108 1542314190.437000
!s107 D:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/altera_project/logicDesignLab/Lab2_FlipFlop|D:/altera_project/logicDesignLab/Lab2_FlipFlop/flipflop.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work +incdir+D:/altera_project/logicDesignLab/Lab2_FlipFlop
vtestbench
R1
!i10b 1
!s100 o;IIK20OdNQGmJl<]D`1]0
Ied<DbX8_m@H<:11ljIHZl2
R2
R0
w1542314123
8D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v
FD:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v
L0 3
R3
r1
!s85 0
31
!s108 1542314190.591000
!s107 D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/altera_project/logicDesignLab/Lab2_FlipFlop|D:/altera_project/logicDesignLab/Lab2_FlipFlop/testbench.v|
!i113 1
R4
R5
