"of all cache refs"	,	L_17
"of all dTLB cache hits"	,	L_10
ctxp	,	V_68
exclude_hv	,	V_10
print_l1_icache_misses	,	F_15
"of all LL-cache hits"	,	L_12
PERF_COLOR_RED	,	V_60
runtime_dtlb_cache_stats	,	V_26
evsel_context	,	F_3
runtime_stalled_cycles_front_stats	,	V_18
perf_stat__init_shadow_stats	,	F_1
print_itlb_cache_misses	,	F_17
exclude_user	,	V_8
grc_table	,	V_53
walltime_nsecs_stats	,	V_30
ctx	,	V_4
new_line	,	V_71
ELISION_START	,	V_40
total2	,	V_69
HW_INSTRUCTIONS	,	V_70
PERF_COUNT_HW_CACHE_L1D	,	V_76
runtime_l1_dcache_stats	,	V_22
HW_CACHE_REFERENCES	,	V_44
exclude_idle	,	V_14
PERF_COUNT_HW_CACHE_L1I	,	V_79
"%8.3f"	,	L_18
perf_evsel	,	V_2
runtime_stalled_cycles_back_stats	,	V_19
HW_CACHE_MISSES	,	V_83
PERF_COUNT_HW_CACHE_OP_READ	,	V_77
"aborted cycles"	,	L_22
perf_stat__reset_shadow_stats	,	F_4
exclude_kernel	,	V_6
CYCLES_IN_TX	,	V_38
HW_CACHE	,	V_45
out	,	V_65
runtime_elision_stats	,	V_29
GRC_STALLED_CYCLES_FE	,	V_55
have_frontend_stalled	,	V_1
HW_CPU_CYCLES	,	V_37
perf_stat_evsel__is	,	F_8
"stalled cycles per insn"	,	L_15
HW_STALLED_CYCLES_FRONTEND	,	V_41
HW_BRANCH_INSTRUCTIONS	,	V_43
perf_stat__print_shadow_stats	,	F_19
max	,	F_20
PERF_COUNT_HW_CACHE_LL	,	V_82
runtime_ll_cache_stats	,	V_24
CTX_BIT_HOST	,	V_13
"stalled-cycles-frontend"	,	L_2
"CPUs utilized"	,	L_26
"of all branches"	,	L_7
n	,	V_73
GRC_CACHE_MISSES	,	V_57
HW_STALLED_CYCLES_BACKEND	,	V_42
print_l1_dcache_misses	,	F_14
get_ratio_color	,	F_9
"%8.0f"	,	L_23
HARDWARE	,	V_36
runtime_l1_icache_stats	,	V_23
PERF_COLOR_MAGENTA	,	V_61
"%7.2f "	,	L_13
"cycles / elision"	,	L_25
config	,	V_75
runtime_nsecs_stats	,	V_16
ratio	,	V_52
PERF_COUNT_HW_CACHE_DTLB	,	V_80
CTX_BIT_HV	,	V_11
CYCLES_IN_TX_CP	,	V_84
CTX_BIT_IDLE	,	V_15
HW_CACHE_DTLB	,	V_49
PERF_TYPE_HW_CACHE	,	V_74
CTX_BIT_USER	,	V_9
"cpu"	,	L_1
"%6.2f%%"	,	L_5
"backend cycles idle"	,	L_6
perf_evsel__match	,	F_6
"of all iTLB cache hits"	,	L_11
"transactional cycles"	,	L_21
runtime_cacherefs_stats	,	V_21
count	,	V_32
cpu	,	V_33
perf_stat_output_ctx	,	V_64
CTX_BIT_KERNEL	,	V_7
"frontend cycles idle"	,	L_4
"GHz"	,	L_19
unit_buf	,	V_86
pmu_have_event	,	F_2
"of all L1-icache hits"	,	L_9
unit	,	V_85
runtime_cycles_in_tx_stats	,	V_27
HW_CACHE_ITLB	,	V_50
print_dtlb_cache_misses	,	F_16
"insn per cycle"	,	L_14
print_metric_t	,	T_2
print_branch_misses	,	F_13
exclude_host	,	V_12
grc_type	,	V_51
TRANSACTION_START	,	V_39
color	,	V_58
"cycles / transaction"	,	L_24
runtime_cycles_stats	,	V_17
update_stats	,	F_7
PERF_COLOR_YELLOW	,	V_62
perf_stat__update_shadow_stats	,	F_5
"%c/sec"	,	L_27
"Ghz"	,	L_20
print_stalled_cycles_frontend	,	F_10
GRC_MAX_NR	,	V_54
evsel	,	V_3
HW_CACHE_LL	,	V_48
total	,	V_66
avg	,	V_63
GRC_STALLED_CYCLES_BE	,	V_56
print_metric	,	V_67
"%8.3f %%"	,	L_16
attr	,	V_5
PERF_COLOR_NORMAL	,	V_59
print_stalled_cycles_backend	,	F_12
PERF_COUNT_HW_CACHE_RESULT_MISS	,	V_78
PERF_COUNT_HW_CACHE_ITLB	,	V_81
print_ll_cache_misses	,	F_18
counter	,	V_31
HW_CACHE_L1I	,	V_47
SOFTWARE	,	V_34
HW_CACHE_L1D	,	V_46
u64	,	T_1
avg_stats	,	F_11
"%7.2f%%"	,	L_3
HW_BRANCH_MISSES	,	V_72
runtime_itlb_cache_stats	,	V_25
"of all L1-dcache hits"	,	L_8
SW_TASK_CLOCK	,	V_35
runtime_transaction_stats	,	V_28
runtime_branches_stats	,	V_20
