`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/08/30 14:14:30
// Design Name: 
// Module Name: IF_ID
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
//ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½È¡Ö¸ï¿½×¶ï¿½È¡ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½î£¬ï¿½Ô¼ï¿½ï¿½ï¿½Ó¦ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½Ö·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½Íµï¿½ï¿½ï¿½ï¿½ï¿½×¶ï¿½
//rst==0,ÏµÍ³ï¿½ï¿½ï¿½Ú¸ï¿½Î»×´Ì¬ï¿½ï¿½rst==ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½

module IF_ID(
    input clk,
    input rst,
    input wire [5:0] CL_stall,//
    input wire CL_flush,//
    //ï¿½ï¿½ï¿½ï¿½È¡Ö¸ï¿½×¶Îµï¿½ï¿½Åºï¿½
    input wire [31:0] IF_pc,//ï¿½ï¿½È¡Ö¸ï¿½ï¿½Äµï¿½Ö?
    input wire [31:0] IF_ins,//ï¿½ï¿½È¡ï¿½ï¿½Ö¸ï¿½ï¿½
    //È¥ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×¶Îµï¿½ï¿½Åºï¿?
    output reg [31:0] ID_pc,
    output reg [31:0] ID_ins
);
//Ê±ï¿½ï¿½ï¿½ï¿½Æ²ï¿½ï¿½Ö£ï¿½Ã¿ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ´ï¿½ï¿½Íµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿?
always @(posedge clk) begin
    if(rst==1'b0) begin
        ID_pc<=32'b0;
        ID_ins<=32'b0;
    end else if(CL_flush==1'b1) begin
        ID_pc<=32'b0;
        ID_ins<=32'b0;
    end else if (CL_stall[1]==1'b1 && CL_stall[2]==1'b1) begin
        ID_pc<=32'b0;
        ID_ins<=32'b0;
    end else if(CL_stall[1]==1'b0) begin
        ID_pc<=IF_pc;
        ID_ins<=IF_ins;
    end
end
endmodule
