/// Auto-generated register definitions for LPTIM1
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::lptim1 {

// ============================================================================
// LPTIM1 - Low power timer
// Base Address: 0x40002400
// ============================================================================

/// LPTIM1 Register Structure
struct LPTIM1_Registers {

    /// Interrupt and Status Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ISR;

    /// Interrupt Clear Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t ICR;

    /// Interrupt Enable Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IER;

    /// Configuration Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CFGR;

    /// Control Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR;

    /// Compare Register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMP;

    /// Autoreload Register
    /// Offset: 0x0018
    /// Reset value: 0x00000001
    /// Access: read-write
    volatile uint32_t ARR;

    /// Counter Register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CNT;
};

static_assert(sizeof(LPTIM1_Registers) >= 32, "LPTIM1_Registers size mismatch");

/// LPTIM1 peripheral instance
inline LPTIM1_Registers* LPTIM1() {
    return reinterpret_cast<LPTIM1_Registers*>(0x40002400);
}

}  // namespace alloy::hal::st::stm32f7::lptim1
