<stg><name>write_lin_ddr.1</name>


<trans_list>

<trans id="247" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="49" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="51" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="53" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="59" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="60" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="72" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %loop_index4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %ddr_header_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr_header

]]></Node>
<StgValue><ssdm name="ddr_header_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %ringbuffer_header_bytes = alloca i32 1

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %ps_ddr_addr = getelementptr i8 %ps_ddr, i32 %ddr_header_read

]]></Node>
<StgValue><ssdm name="ps_ddr_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i32 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:6 %store_ln98 = store i5 0, i5 %loop_index4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i32 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i32 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i32 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i32 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i32 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 10, void @empty_2, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i32 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln98 = br void %load-store-loop3

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
load-store-loop3:0 %loop_index4_load = load i5 %loop_index4

]]></Node>
<StgValue><ssdm name="loop_index4_load"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop3:1 %exitcond66 = icmp_eq  i5 %loop_index4_load, i5 28

]]></Node>
<StgValue><ssdm name="exitcond66"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop3:2 %empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop3:3 %empty_63 = add i5 %loop_index4_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop3:4 %br_ln0 = br i1 %exitcond66, void %load-store-loop3.split, void %memcpy-split2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop3.split:4 %store_ln0 = store i5 %empty_63, i5 %loop_index4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:0 %ringbuffer_header_bytes_addr = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 12

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:1 %ringbuffer_header_bytes_load = load i5 %ringbuffer_header_bytes_addr

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:2 %ringbuffer_header_bytes_addr_1 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 13

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:3 %ringbuffer_header_bytes_load_1 = load i5 %ringbuffer_header_bytes_addr_1

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
load-store-loop3.split:0 %ps_ddr_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i32 %ps_ddr_addr

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="5">
<![CDATA[
load-store-loop3.split:1 %loop_index4_cast = zext i5 %loop_index4_load

]]></Node>
<StgValue><ssdm name="loop_index4_cast"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop3.split:2 %ringbuffer_header_bytes_addr_12 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 %loop_index4_cast

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_12"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
load-store-loop3.split:3 %store_ln98 = store i8 %ps_ddr_addr_read, i5 %ringbuffer_header_bytes_addr_12

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop3.split:5 %br_ln0 = br void %load-store-loop3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:1 %ringbuffer_header_bytes_load = load i5 %ringbuffer_header_bytes_addr

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:3 %ringbuffer_header_bytes_load_1 = load i5 %ringbuffer_header_bytes_addr_1

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_1"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:4 %ringbuffer_header_bytes_addr_2 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 14

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:5 %ringbuffer_header_bytes_load_2 = load i5 %ringbuffer_header_bytes_addr_2

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_2"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:6 %ringbuffer_header_bytes_addr_3 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:7 %ringbuffer_header_bytes_load_3 = load i5 %ringbuffer_header_bytes_addr_3

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="108" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:5 %ringbuffer_header_bytes_load_2 = load i5 %ringbuffer_header_bytes_addr_2

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_2"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:7 %ringbuffer_header_bytes_load_3 = load i5 %ringbuffer_header_bytes_addr_3

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_3"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:18 %ringbuffer_header_bytes_addr_8 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 24

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_8"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:19 %ringbuffer_header_bytes_load_8 = load i5 %ringbuffer_header_bytes_addr_8

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_8"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:20 %ringbuffer_header_bytes_addr_9 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 25

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_9"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:21 %ringbuffer_header_bytes_load_9 = load i5 %ringbuffer_header_bytes_addr_9

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:19 %ringbuffer_header_bytes_load_8 = load i5 %ringbuffer_header_bytes_addr_8

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_8"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:21 %ringbuffer_header_bytes_load_9 = load i5 %ringbuffer_header_bytes_addr_9

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_9"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:22 %ringbuffer_header_bytes_addr_10 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 26

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_10"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:23 %ringbuffer_header_bytes_load_10 = load i5 %ringbuffer_header_bytes_addr_10

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_10"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:24 %ringbuffer_header_bytes_addr_11 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 27

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_11"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:25 %ringbuffer_header_bytes_load_11 = load i5 %ringbuffer_header_bytes_addr_11

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
memcpy-split2:8 %max_lin_count = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ringbuffer_header_bytes_load, i8 %ringbuffer_header_bytes_load_1, i8 %ringbuffer_header_bytes_load_2, i8 %ringbuffer_header_bytes_load_3

]]></Node>
<StgValue><ssdm name="max_lin_count"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:23 %ringbuffer_header_bytes_load_10 = load i5 %ringbuffer_header_bytes_addr_10

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_10"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:25 %ringbuffer_header_bytes_load_11 = load i5 %ringbuffer_header_bytes_addr_11

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_11"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
memcpy-split2:26 %writeLinIndex = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ringbuffer_header_bytes_load_8, i8 %ringbuffer_header_bytes_load_9, i8 %ringbuffer_header_bytes_load_10, i8 %ringbuffer_header_bytes_load_11

]]></Node>
<StgValue><ssdm name="writeLinIndex"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:27 %add_ln111 = add i32 %writeLinIndex, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="126" st_id="15" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="129" st_id="18" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="132" st_id="21" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="133" st_id="22" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="134" st_id="23" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="135" st_id="24" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="136" st_id="25" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="137" st_id="26" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="138" st_id="27" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="139" st_id="28" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="140" st_id="29" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="141" st_id="30" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="142" st_id="31" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="143" st_id="32" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="144" st_id="33" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="145" st_id="34" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="146" st_id="35" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="147" st_id="36" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="148" st_id="37" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="149" st_id="38" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="150" st_id="39" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="151" st_id="40" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="152" st_id="41" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="153" st_id="42" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="154" st_id="43" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="155" st_id="44" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="156" st_id="45" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="157" st_id="46" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="158" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:9 %ringbuffer_header_bytes_addr_4 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 20

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_4"/></StgValue>
</operation>

<operation id="159" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:10 %ringbuffer_header_bytes_load_4 = load i5 %ringbuffer_header_bytes_addr_4

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_4"/></StgValue>
</operation>

<operation id="160" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:11 %ringbuffer_header_bytes_addr_5 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_5"/></StgValue>
</operation>

<operation id="161" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:12 %ringbuffer_header_bytes_load_5 = load i5 %ringbuffer_header_bytes_addr_5

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_5"/></StgValue>
</operation>

<operation id="162" st_id="47" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="163" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:10 %ringbuffer_header_bytes_load_4 = load i5 %ringbuffer_header_bytes_addr_4

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_4"/></StgValue>
</operation>

<operation id="164" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:12 %ringbuffer_header_bytes_load_5 = load i5 %ringbuffer_header_bytes_addr_5

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_5"/></StgValue>
</operation>

<operation id="165" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:13 %ringbuffer_header_bytes_addr_6 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 22

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_6"/></StgValue>
</operation>

<operation id="166" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:14 %ringbuffer_header_bytes_load_6 = load i5 %ringbuffer_header_bytes_addr_6

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_6"/></StgValue>
</operation>

<operation id="167" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memcpy-split2:15 %ringbuffer_header_bytes_addr_7 = getelementptr i8 %ringbuffer_header_bytes, i32 0, i32 23

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_7"/></StgValue>
</operation>

<operation id="168" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:16 %ringbuffer_header_bytes_load_7 = load i5 %ringbuffer_header_bytes_addr_7

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_7"/></StgValue>
</operation>

<operation id="169" st_id="48" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="170" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:14 %ringbuffer_header_bytes_load_6 = load i5 %ringbuffer_header_bytes_addr_6

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_6"/></StgValue>
</operation>

<operation id="171" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split2:16 %ringbuffer_header_bytes_load_7 = load i5 %ringbuffer_header_bytes_addr_7

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_7"/></StgValue>
</operation>

<operation id="172" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
memcpy-split2:17 %readLinIndex = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ringbuffer_header_bytes_load_4, i8 %ringbuffer_header_bytes_load_5, i8 %ringbuffer_header_bytes_load_6, i8 %ringbuffer_header_bytes_load_7

]]></Node>
<StgValue><ssdm name="readLinIndex"/></StgValue>
</operation>

<operation id="173" st_id="49" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:28 %nextWriteLinIndex = urem i32 %add_ln111, i32 %max_lin_count

]]></Node>
<StgValue><ssdm name="nextWriteLinIndex"/></StgValue>
</operation>

<operation id="174" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split2:29 %icmp_ln113 = icmp_eq  i32 %nextWriteLinIndex, i32 %readLinIndex

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="175" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy-split2:30 %br_ln113 = br i1 %icmp_ln113, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="176" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="32">
<![CDATA[
if.else:0 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="177" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="8">
<![CDATA[
if.else:1 %trunc_ln120 = trunc i8 %ringbuffer_header_bytes_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="178" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="5">
<![CDATA[
if.else:2 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i8.i8.i8.i5, i3 %trunc_ln120, i8 %ringbuffer_header_bytes_load_9, i8 %ringbuffer_header_bytes_load_10, i8 %ringbuffer_header_bytes_load_11, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="179" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="8">
<![CDATA[
if.else:3 %trunc_ln120_1 = trunc i8 %ringbuffer_header_bytes_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln120_1"/></StgValue>
</operation>

<operation id="180" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
if.else:4 %shl_ln120_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i8.i8.i8.i2, i6 %trunc_ln120_1, i8 %ringbuffer_header_bytes_load_9, i8 %ringbuffer_header_bytes_load_10, i8 %ringbuffer_header_bytes_load_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln120_1"/></StgValue>
</operation>

<operation id="181" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:5 %sub_ln120 = sub i32 %shl_ln, i32 %shl_ln120_1

]]></Node>
<StgValue><ssdm name="sub_ln120"/></StgValue>
</operation>

<operation id="182" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:6 %add_ln120 = add i32 %sub_ln120, i32 28

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="183" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:7 %add_ln120_1 = add i32 %add_ln120, i32 %ddr_header_read

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="184" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:8 %ps_ddr_addr_2 = getelementptr i8 %ps_ddr, i32 %add_ln120_1

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else:10 %store_ln120 = store i5 0, i5 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="186" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:5 %add_ln115 = add i32 %ddr_header_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="187" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:6 %ps_ddr_addr_1 = getelementptr i8 %ps_ddr, i32 %add_ln115

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="188" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.else:9 %empty_64 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i32 %ps_ddr_addr_2, i32 28

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="189" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
if.else:11 %br_ln120 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="190" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
load-store-loop:0 %loop_index_load = load i5 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="191" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop:1 %exitcond55 = icmp_eq  i5 %loop_index_load, i5 28

]]></Node>
<StgValue><ssdm name="exitcond55"/></StgValue>
</operation>

<operation id="192" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:2 %empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="193" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop:3 %empty_66 = add i5 %loop_index_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="194" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:4 %br_ln0 = br i1 %exitcond55, void %load-store-loop.split, void %memcpy-split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="195" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
load-store-loop.split:0 %loop_index_cast = zext i5 %loop_index_load

]]></Node>
<StgValue><ssdm name="loop_index_cast"/></StgValue>
</operation>

<operation id="196" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:1 %data_addr = getelementptr i8 %data, i32 0, i32 %loop_index_cast

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="197" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="5">
<![CDATA[
load-store-loop.split:2 %data_load = load i5 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="198" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:4 %store_ln0 = store i5 %empty_66, i5 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="199" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="32">
<![CDATA[
memcpy-split:0 %loop_index_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index_i"/></StgValue>
</operation>

<operation id="200" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split:6 %add_ln17 = add i32 %ddr_header_read, i32 24

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="201" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split:7 %ps_ddr_addr_3 = getelementptr i8 %ps_ddr, i32 %add_ln17

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_3"/></StgValue>
</operation>

<operation id="202" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
memcpy-split:9 %store_ln17 = store i3 0, i3 %loop_index_i

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="203" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="5">
<![CDATA[
load-store-loop.split:2 %data_load = load i5 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="204" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="0">
<![CDATA[
load-store-loop.split:3 %write_ln120 = write void @_ssdm_op_Write.m_axi.p1i8, i32 %ps_ddr_addr_2, i8 %data_load, i1 1

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="205" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:5 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="206" st_id="54" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
memcpy-split:1 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i32 %ps_ddr_addr_2

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="207" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
memcpy-split:8 %empty_68 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i32 %ps_ddr_addr_3, i32 4

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="208" st_id="55" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
memcpy-split:1 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i32 %ps_ddr_addr_2

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="209" st_id="56" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
memcpy-split:1 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i32 %ps_ddr_addr_2

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="210" st_id="57" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
memcpy-split:1 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i32 %ps_ddr_addr_2

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="211" st_id="58" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
memcpy-split:1 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i32 %ps_ddr_addr_2

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="212" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
memcpy-split:2 %write_index_array_0 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %nextWriteLinIndex, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="write_index_array_0"/></StgValue>
</operation>

<operation id="213" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
memcpy-split:3 %write_index_array_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %nextWriteLinIndex, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="write_index_array_1"/></StgValue>
</operation>

<operation id="214" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
memcpy-split:4 %write_index_array_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %nextWriteLinIndex, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="write_index_array_2"/></StgValue>
</operation>

<operation id="215" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32">
<![CDATA[
memcpy-split:5 %write_index_array_3 = trunc i32 %nextWriteLinIndex

]]></Node>
<StgValue><ssdm name="write_index_array_3"/></StgValue>
</operation>

<operation id="216" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
memcpy-split:10 %br_ln17 = br void %load-store-loop.i

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="217" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
load-store-loop.i:0 %loop_index_i_load = load i3 %loop_index_i

]]></Node>
<StgValue><ssdm name="loop_index_i_load"/></StgValue>
</operation>

<operation id="218" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.i:1 %exitcond4 = icmp_eq  i3 %loop_index_i_load, i3 4

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="219" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.i:2 %empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="220" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop.i:3 %empty_70 = add i3 %loop_index_i_load, i3 1

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="221" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i:4 %br_ln0 = br i1 %exitcond4, void %load-store-loop.i.split, void %update_write_index.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="222" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="3">
<![CDATA[
load-store-loop.i.split:0 %empty_71 = trunc i3 %loop_index_i_load

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="223" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
load-store-loop.i.split:1 %tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %write_index_array_0, i8 %write_index_array_1, i8 %write_index_array_2, i8 %write_index_array_3, i2 %empty_71

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="224" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.i.split:3 %store_ln0 = store i3 %empty_70, i3 %loop_index_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="225" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
load-store-loop.i.split:2 %write_ln17 = write void @_ssdm_op_Write.m_axi.p1i8, i32 %ps_ddr_addr_3, i8 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="226" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.i.split:4 %br_ln0 = br void %load-store-loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="227" st_id="61" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
update_write_index.exit:0 %empty_72 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i32 %ps_ddr_addr_3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="228" st_id="62" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
update_write_index.exit:0 %empty_72 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i32 %ps_ddr_addr_3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="229" st_id="63" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
update_write_index.exit:0 %empty_72 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i32 %ps_ddr_addr_3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="230" st_id="64" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
update_write_index.exit:0 %empty_72 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i32 %ps_ddr_addr_3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="231" st_id="65" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
update_write_index.exit:0 %empty_72 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i32 %ps_ddr_addr_3

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="232" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
update_write_index.exit:1 %br_ln127 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="233" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0">
<![CDATA[
cleanup:0 %ret_ln127 = ret

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="234" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
if.then:0 %dropped_lin_counter_load = load i16 %dropped_lin_counter

]]></Node>
<StgValue><ssdm name="dropped_lin_counter_load"/></StgValue>
</operation>

<operation id="235" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="16">
<![CDATA[
if.then:1 %trunc_ln114 = trunc i16 %dropped_lin_counter_load

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="236" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:2 %add_ln114 = add i16 %dropped_lin_counter_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="237" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then:3 %store_ln114 = store i16 %add_ln114, i16 %dropped_lin_counter

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="238" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:4 %add_ln115_1 = add i8 %trunc_ln114, i8 1

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="239" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.then:7 %ps_ddr_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i32 %ps_ddr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_1_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="240" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then:8 %write_ln115 = write void @_ssdm_op_Write.m_axi.volatile.i8P1A, i32 %ps_ddr_addr_1, i8 %add_ln115_1, i1 1

]]></Node>
<StgValue><ssdm name="write_ln115"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="241" st_id="68" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %ps_ddr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %ps_ddr_addr_1

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="242" st_id="69" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %ps_ddr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %ps_ddr_addr_1

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="243" st_id="70" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %ps_ddr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %ps_ddr_addr_1

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="244" st_id="71" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %ps_ddr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %ps_ddr_addr_1

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="245" st_id="72" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %ps_ddr_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i32 %ps_ddr_addr_1

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_1_resp"/></StgValue>
</operation>

<operation id="246" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
if.then:10 %br_ln116 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="329" name="ps_ddr" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="ps_ddr"/></StgValue>
</port>
<port id="330" name="ddr_header" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ddr_header"/></StgValue>
</port>
<port id="331" name="data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="332" name="dropped_lin_counter" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="dropped_lin_counter"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="334" from="StgValue_333" to="loop_index4" fromId="333" toId="73">
</dataflow>
<dataflow id="336" from="_ssdm_op_Read.ap_auto.i32" to="ddr_header_read" fromId="335" toId="74">
</dataflow>
<dataflow id="337" from="ddr_header" to="ddr_header_read" fromId="330" toId="74">
</dataflow>
<dataflow id="338" from="StgValue_333" to="ringbuffer_header_bytes" fromId="333" toId="75">
</dataflow>
<dataflow id="339" from="ps_ddr" to="ps_ddr_addr" fromId="329" toId="76">
</dataflow>
<dataflow id="340" from="ddr_header_read" to="ps_ddr_addr" fromId="74" toId="76">
</dataflow>
<dataflow id="342" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="341" toId="77">
</dataflow>
<dataflow id="343" from="ps_ddr_addr" to="empty" fromId="76" toId="77">
</dataflow>
<dataflow id="345" from="StgValue_344" to="empty" fromId="344" toId="77">
</dataflow>
<dataflow id="347" from="StgValue_346" to="store_ln98" fromId="346" toId="78">
</dataflow>
<dataflow id="348" from="loop_index4" to="store_ln98" fromId="73" toId="78">
</dataflow>
<dataflow id="349" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="341" toId="79">
</dataflow>
<dataflow id="350" from="ps_ddr_addr" to="empty" fromId="76" toId="79">
</dataflow>
<dataflow id="351" from="StgValue_344" to="empty" fromId="344" toId="79">
</dataflow>
<dataflow id="352" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="341" toId="80">
</dataflow>
<dataflow id="353" from="ps_ddr_addr" to="empty" fromId="76" toId="80">
</dataflow>
<dataflow id="354" from="StgValue_344" to="empty" fromId="344" toId="80">
</dataflow>
<dataflow id="355" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="341" toId="81">
</dataflow>
<dataflow id="356" from="ps_ddr_addr" to="empty" fromId="76" toId="81">
</dataflow>
<dataflow id="357" from="StgValue_344" to="empty" fromId="344" toId="81">
</dataflow>
<dataflow id="358" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="341" toId="82">
</dataflow>
<dataflow id="359" from="ps_ddr_addr" to="empty" fromId="76" toId="82">
</dataflow>
<dataflow id="360" from="StgValue_344" to="empty" fromId="344" toId="82">
</dataflow>
<dataflow id="361" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="341" toId="83">
</dataflow>
<dataflow id="362" from="ps_ddr_addr" to="empty" fromId="76" toId="83">
</dataflow>
<dataflow id="363" from="StgValue_344" to="empty" fromId="344" toId="83">
</dataflow>
<dataflow id="365" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="364" toId="84">
</dataflow>
<dataflow id="366" from="ps_ddr" to="specinterface_ln0" fromId="329" toId="84">
</dataflow>
<dataflow id="368" from="empty_42" to="specinterface_ln0" fromId="367" toId="84">
</dataflow>
<dataflow id="370" from="StgValue_369" to="specinterface_ln0" fromId="369" toId="84">
</dataflow>
<dataflow id="371" from="StgValue_369" to="specinterface_ln0" fromId="369" toId="84">
</dataflow>
<dataflow id="373" from="empty_43" to="specinterface_ln0" fromId="372" toId="84">
</dataflow>
<dataflow id="374" from="StgValue_369" to="specinterface_ln0" fromId="369" toId="84">
</dataflow>
<dataflow id="376" from="StgValue_375" to="specinterface_ln0" fromId="375" toId="84">
</dataflow>
<dataflow id="378" from="empty_2" to="specinterface_ln0" fromId="377" toId="84">
</dataflow>
<dataflow id="380" from="empty" to="specinterface_ln0" fromId="379" toId="84">
</dataflow>
<dataflow id="381" from="empty_43" to="specinterface_ln0" fromId="372" toId="84">
</dataflow>
<dataflow id="383" from="StgValue_382" to="specinterface_ln0" fromId="382" toId="84">
</dataflow>
<dataflow id="384" from="StgValue_382" to="specinterface_ln0" fromId="382" toId="84">
</dataflow>
<dataflow id="385" from="StgValue_382" to="specinterface_ln0" fromId="382" toId="84">
</dataflow>
<dataflow id="386" from="StgValue_382" to="specinterface_ln0" fromId="382" toId="84">
</dataflow>
<dataflow id="387" from="empty_43" to="specinterface_ln0" fromId="372" toId="84">
</dataflow>
<dataflow id="388" from="empty_43" to="specinterface_ln0" fromId="372" toId="84">
</dataflow>
<dataflow id="390" from="StgValue_389" to="specinterface_ln0" fromId="389" toId="84">
</dataflow>
<dataflow id="391" from="StgValue_369" to="specinterface_ln0" fromId="369" toId="84">
</dataflow>
<dataflow id="392" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="341" toId="85">
</dataflow>
<dataflow id="393" from="ps_ddr_addr" to="empty" fromId="76" toId="85">
</dataflow>
<dataflow id="394" from="StgValue_344" to="empty" fromId="344" toId="85">
</dataflow>
<dataflow id="395" from="loop_index4" to="loop_index4_load" fromId="73" toId="87">
</dataflow>
<dataflow id="396" from="loop_index4_load" to="exitcond66" fromId="87" toId="88">
</dataflow>
<dataflow id="398" from="StgValue_397" to="exitcond66" fromId="397" toId="88">
</dataflow>
<dataflow id="400" from="_ssdm_op_SpecLoopTripCount" to="empty_62" fromId="399" toId="89">
</dataflow>
<dataflow id="402" from="StgValue_401" to="empty_62" fromId="401" toId="89">
</dataflow>
<dataflow id="403" from="StgValue_401" to="empty_62" fromId="401" toId="89">
</dataflow>
<dataflow id="404" from="StgValue_401" to="empty_62" fromId="401" toId="89">
</dataflow>
<dataflow id="405" from="loop_index4_load" to="empty_63" fromId="87" toId="90">
</dataflow>
<dataflow id="407" from="StgValue_406" to="empty_63" fromId="406" toId="90">
</dataflow>
<dataflow id="408" from="exitcond66" to="br_ln0" fromId="88" toId="91">
</dataflow>
<dataflow id="409" from="empty_63" to="store_ln0" fromId="90" toId="92">
</dataflow>
<dataflow id="410" from="loop_index4" to="store_ln0" fromId="73" toId="92">
</dataflow>
<dataflow id="411" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr" fromId="75" toId="93">
</dataflow>
<dataflow id="412" from="StgValue_369" to="ringbuffer_header_bytes_addr" fromId="369" toId="93">
</dataflow>
<dataflow id="414" from="StgValue_413" to="ringbuffer_header_bytes_addr" fromId="413" toId="93">
</dataflow>
<dataflow id="415" from="ringbuffer_header_bytes_addr" to="ringbuffer_header_bytes_load" fromId="93" toId="94">
</dataflow>
<dataflow id="416" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_1" fromId="75" toId="95">
</dataflow>
<dataflow id="417" from="StgValue_369" to="ringbuffer_header_bytes_addr_1" fromId="369" toId="95">
</dataflow>
<dataflow id="419" from="StgValue_418" to="ringbuffer_header_bytes_addr_1" fromId="418" toId="95">
</dataflow>
<dataflow id="420" from="ringbuffer_header_bytes_addr_1" to="ringbuffer_header_bytes_load_1" fromId="95" toId="96">
</dataflow>
<dataflow id="422" from="_ssdm_op_Read.m_axi.p1i8" to="ps_ddr_addr_read" fromId="421" toId="97">
</dataflow>
<dataflow id="423" from="ps_ddr_addr" to="ps_ddr_addr_read" fromId="76" toId="97">
</dataflow>
<dataflow id="424" from="loop_index4_load" to="loop_index4_cast" fromId="87" toId="98">
</dataflow>
<dataflow id="425" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_12" fromId="75" toId="99">
</dataflow>
<dataflow id="426" from="StgValue_369" to="ringbuffer_header_bytes_addr_12" fromId="369" toId="99">
</dataflow>
<dataflow id="427" from="loop_index4_cast" to="ringbuffer_header_bytes_addr_12" fromId="98" toId="99">
</dataflow>
<dataflow id="428" from="ps_ddr_addr_read" to="store_ln98" fromId="97" toId="100">
</dataflow>
<dataflow id="429" from="ringbuffer_header_bytes_addr_12" to="store_ln98" fromId="99" toId="100">
</dataflow>
<dataflow id="430" from="ringbuffer_header_bytes_addr" to="ringbuffer_header_bytes_load" fromId="93" toId="102">
</dataflow>
<dataflow id="431" from="ringbuffer_header_bytes_addr_1" to="ringbuffer_header_bytes_load_1" fromId="95" toId="103">
</dataflow>
<dataflow id="432" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_2" fromId="75" toId="104">
</dataflow>
<dataflow id="433" from="StgValue_369" to="ringbuffer_header_bytes_addr_2" fromId="369" toId="104">
</dataflow>
<dataflow id="435" from="StgValue_434" to="ringbuffer_header_bytes_addr_2" fromId="434" toId="104">
</dataflow>
<dataflow id="436" from="ringbuffer_header_bytes_addr_2" to="ringbuffer_header_bytes_load_2" fromId="104" toId="105">
</dataflow>
<dataflow id="437" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_3" fromId="75" toId="106">
</dataflow>
<dataflow id="438" from="StgValue_369" to="ringbuffer_header_bytes_addr_3" fromId="369" toId="106">
</dataflow>
<dataflow id="440" from="StgValue_439" to="ringbuffer_header_bytes_addr_3" fromId="439" toId="106">
</dataflow>
<dataflow id="441" from="ringbuffer_header_bytes_addr_3" to="ringbuffer_header_bytes_load_3" fromId="106" toId="107">
</dataflow>
<dataflow id="442" from="ringbuffer_header_bytes_addr_2" to="ringbuffer_header_bytes_load_2" fromId="104" toId="108">
</dataflow>
<dataflow id="443" from="ringbuffer_header_bytes_addr_3" to="ringbuffer_header_bytes_load_3" fromId="106" toId="109">
</dataflow>
<dataflow id="444" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_8" fromId="75" toId="110">
</dataflow>
<dataflow id="445" from="StgValue_369" to="ringbuffer_header_bytes_addr_8" fromId="369" toId="110">
</dataflow>
<dataflow id="447" from="StgValue_446" to="ringbuffer_header_bytes_addr_8" fromId="446" toId="110">
</dataflow>
<dataflow id="448" from="ringbuffer_header_bytes_addr_8" to="ringbuffer_header_bytes_load_8" fromId="110" toId="111">
</dataflow>
<dataflow id="449" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_9" fromId="75" toId="112">
</dataflow>
<dataflow id="450" from="StgValue_369" to="ringbuffer_header_bytes_addr_9" fromId="369" toId="112">
</dataflow>
<dataflow id="452" from="StgValue_451" to="ringbuffer_header_bytes_addr_9" fromId="451" toId="112">
</dataflow>
<dataflow id="453" from="ringbuffer_header_bytes_addr_9" to="ringbuffer_header_bytes_load_9" fromId="112" toId="113">
</dataflow>
<dataflow id="454" from="ringbuffer_header_bytes_addr_8" to="ringbuffer_header_bytes_load_8" fromId="110" toId="114">
</dataflow>
<dataflow id="455" from="ringbuffer_header_bytes_addr_9" to="ringbuffer_header_bytes_load_9" fromId="112" toId="115">
</dataflow>
<dataflow id="456" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_10" fromId="75" toId="116">
</dataflow>
<dataflow id="457" from="StgValue_369" to="ringbuffer_header_bytes_addr_10" fromId="369" toId="116">
</dataflow>
<dataflow id="459" from="StgValue_458" to="ringbuffer_header_bytes_addr_10" fromId="458" toId="116">
</dataflow>
<dataflow id="460" from="ringbuffer_header_bytes_addr_10" to="ringbuffer_header_bytes_load_10" fromId="116" toId="117">
</dataflow>
<dataflow id="461" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_11" fromId="75" toId="118">
</dataflow>
<dataflow id="462" from="StgValue_369" to="ringbuffer_header_bytes_addr_11" fromId="369" toId="118">
</dataflow>
<dataflow id="464" from="StgValue_463" to="ringbuffer_header_bytes_addr_11" fromId="463" toId="118">
</dataflow>
<dataflow id="465" from="ringbuffer_header_bytes_addr_11" to="ringbuffer_header_bytes_load_11" fromId="118" toId="119">
</dataflow>
<dataflow id="467" from="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8" to="max_lin_count" fromId="466" toId="120">
</dataflow>
<dataflow id="468" from="ringbuffer_header_bytes_load" to="max_lin_count" fromId="102" toId="120">
</dataflow>
<dataflow id="469" from="ringbuffer_header_bytes_load_1" to="max_lin_count" fromId="103" toId="120">
</dataflow>
<dataflow id="470" from="ringbuffer_header_bytes_load_2" to="max_lin_count" fromId="108" toId="120">
</dataflow>
<dataflow id="471" from="ringbuffer_header_bytes_load_3" to="max_lin_count" fromId="109" toId="120">
</dataflow>
<dataflow id="472" from="ringbuffer_header_bytes_addr_10" to="ringbuffer_header_bytes_load_10" fromId="116" toId="121">
</dataflow>
<dataflow id="473" from="ringbuffer_header_bytes_addr_11" to="ringbuffer_header_bytes_load_11" fromId="118" toId="122">
</dataflow>
<dataflow id="474" from="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8" to="writeLinIndex" fromId="466" toId="123">
</dataflow>
<dataflow id="475" from="ringbuffer_header_bytes_load_8" to="writeLinIndex" fromId="114" toId="123">
</dataflow>
<dataflow id="476" from="ringbuffer_header_bytes_load_9" to="writeLinIndex" fromId="115" toId="123">
</dataflow>
<dataflow id="477" from="ringbuffer_header_bytes_load_10" to="writeLinIndex" fromId="121" toId="123">
</dataflow>
<dataflow id="478" from="ringbuffer_header_bytes_load_11" to="writeLinIndex" fromId="122" toId="123">
</dataflow>
<dataflow id="479" from="writeLinIndex" to="add_ln111" fromId="123" toId="124">
</dataflow>
<dataflow id="480" from="StgValue_333" to="add_ln111" fromId="333" toId="124">
</dataflow>
<dataflow id="481" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="125">
</dataflow>
<dataflow id="482" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="125">
</dataflow>
<dataflow id="483" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="126">
</dataflow>
<dataflow id="484" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="126">
</dataflow>
<dataflow id="485" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="127">
</dataflow>
<dataflow id="486" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="127">
</dataflow>
<dataflow id="487" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="128">
</dataflow>
<dataflow id="488" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="128">
</dataflow>
<dataflow id="489" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="129">
</dataflow>
<dataflow id="490" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="129">
</dataflow>
<dataflow id="491" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="130">
</dataflow>
<dataflow id="492" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="130">
</dataflow>
<dataflow id="493" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="131">
</dataflow>
<dataflow id="494" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="131">
</dataflow>
<dataflow id="495" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="132">
</dataflow>
<dataflow id="496" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="132">
</dataflow>
<dataflow id="497" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="133">
</dataflow>
<dataflow id="498" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="133">
</dataflow>
<dataflow id="499" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="134">
</dataflow>
<dataflow id="500" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="134">
</dataflow>
<dataflow id="501" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="135">
</dataflow>
<dataflow id="502" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="135">
</dataflow>
<dataflow id="503" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="136">
</dataflow>
<dataflow id="504" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="136">
</dataflow>
<dataflow id="505" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="137">
</dataflow>
<dataflow id="506" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="137">
</dataflow>
<dataflow id="507" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="138">
</dataflow>
<dataflow id="508" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="138">
</dataflow>
<dataflow id="509" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="139">
</dataflow>
<dataflow id="510" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="139">
</dataflow>
<dataflow id="511" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="140">
</dataflow>
<dataflow id="512" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="140">
</dataflow>
<dataflow id="513" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="141">
</dataflow>
<dataflow id="514" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="141">
</dataflow>
<dataflow id="515" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="142">
</dataflow>
<dataflow id="516" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="142">
</dataflow>
<dataflow id="517" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="143">
</dataflow>
<dataflow id="518" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="143">
</dataflow>
<dataflow id="519" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="144">
</dataflow>
<dataflow id="520" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="144">
</dataflow>
<dataflow id="521" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="145">
</dataflow>
<dataflow id="522" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="145">
</dataflow>
<dataflow id="523" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="146">
</dataflow>
<dataflow id="524" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="146">
</dataflow>
<dataflow id="525" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="147">
</dataflow>
<dataflow id="526" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="147">
</dataflow>
<dataflow id="527" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="148">
</dataflow>
<dataflow id="528" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="148">
</dataflow>
<dataflow id="529" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="149">
</dataflow>
<dataflow id="530" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="149">
</dataflow>
<dataflow id="531" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="150">
</dataflow>
<dataflow id="532" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="150">
</dataflow>
<dataflow id="533" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="151">
</dataflow>
<dataflow id="534" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="151">
</dataflow>
<dataflow id="535" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="152">
</dataflow>
<dataflow id="536" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="152">
</dataflow>
<dataflow id="537" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="153">
</dataflow>
<dataflow id="538" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="153">
</dataflow>
<dataflow id="539" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="154">
</dataflow>
<dataflow id="540" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="154">
</dataflow>
<dataflow id="541" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="155">
</dataflow>
<dataflow id="542" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="155">
</dataflow>
<dataflow id="543" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="156">
</dataflow>
<dataflow id="544" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="156">
</dataflow>
<dataflow id="545" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="157">
</dataflow>
<dataflow id="546" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="157">
</dataflow>
<dataflow id="547" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_4" fromId="75" toId="158">
</dataflow>
<dataflow id="548" from="StgValue_369" to="ringbuffer_header_bytes_addr_4" fromId="369" toId="158">
</dataflow>
<dataflow id="550" from="StgValue_549" to="ringbuffer_header_bytes_addr_4" fromId="549" toId="158">
</dataflow>
<dataflow id="551" from="ringbuffer_header_bytes_addr_4" to="ringbuffer_header_bytes_load_4" fromId="158" toId="159">
</dataflow>
<dataflow id="552" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_5" fromId="75" toId="160">
</dataflow>
<dataflow id="553" from="StgValue_369" to="ringbuffer_header_bytes_addr_5" fromId="369" toId="160">
</dataflow>
<dataflow id="555" from="StgValue_554" to="ringbuffer_header_bytes_addr_5" fromId="554" toId="160">
</dataflow>
<dataflow id="556" from="ringbuffer_header_bytes_addr_5" to="ringbuffer_header_bytes_load_5" fromId="160" toId="161">
</dataflow>
<dataflow id="557" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="162">
</dataflow>
<dataflow id="558" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="162">
</dataflow>
<dataflow id="559" from="ringbuffer_header_bytes_addr_4" to="ringbuffer_header_bytes_load_4" fromId="158" toId="163">
</dataflow>
<dataflow id="560" from="ringbuffer_header_bytes_addr_5" to="ringbuffer_header_bytes_load_5" fromId="160" toId="164">
</dataflow>
<dataflow id="561" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_6" fromId="75" toId="165">
</dataflow>
<dataflow id="562" from="StgValue_369" to="ringbuffer_header_bytes_addr_6" fromId="369" toId="165">
</dataflow>
<dataflow id="564" from="StgValue_563" to="ringbuffer_header_bytes_addr_6" fromId="563" toId="165">
</dataflow>
<dataflow id="565" from="ringbuffer_header_bytes_addr_6" to="ringbuffer_header_bytes_load_6" fromId="165" toId="166">
</dataflow>
<dataflow id="566" from="ringbuffer_header_bytes" to="ringbuffer_header_bytes_addr_7" fromId="75" toId="167">
</dataflow>
<dataflow id="567" from="StgValue_369" to="ringbuffer_header_bytes_addr_7" fromId="369" toId="167">
</dataflow>
<dataflow id="569" from="StgValue_568" to="ringbuffer_header_bytes_addr_7" fromId="568" toId="167">
</dataflow>
<dataflow id="570" from="ringbuffer_header_bytes_addr_7" to="ringbuffer_header_bytes_load_7" fromId="167" toId="168">
</dataflow>
<dataflow id="571" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="169">
</dataflow>
<dataflow id="572" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="169">
</dataflow>
<dataflow id="573" from="ringbuffer_header_bytes_addr_6" to="ringbuffer_header_bytes_load_6" fromId="165" toId="170">
</dataflow>
<dataflow id="574" from="ringbuffer_header_bytes_addr_7" to="ringbuffer_header_bytes_load_7" fromId="167" toId="171">
</dataflow>
<dataflow id="575" from="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8" to="readLinIndex" fromId="466" toId="172">
</dataflow>
<dataflow id="576" from="ringbuffer_header_bytes_load_4" to="readLinIndex" fromId="163" toId="172">
</dataflow>
<dataflow id="577" from="ringbuffer_header_bytes_load_5" to="readLinIndex" fromId="164" toId="172">
</dataflow>
<dataflow id="578" from="ringbuffer_header_bytes_load_6" to="readLinIndex" fromId="170" toId="172">
</dataflow>
<dataflow id="579" from="ringbuffer_header_bytes_load_7" to="readLinIndex" fromId="171" toId="172">
</dataflow>
<dataflow id="580" from="add_ln111" to="nextWriteLinIndex" fromId="124" toId="173">
</dataflow>
<dataflow id="581" from="max_lin_count" to="nextWriteLinIndex" fromId="120" toId="173">
</dataflow>
<dataflow id="582" from="nextWriteLinIndex" to="icmp_ln113" fromId="173" toId="174">
</dataflow>
<dataflow id="583" from="readLinIndex" to="icmp_ln113" fromId="172" toId="174">
</dataflow>
<dataflow id="584" from="icmp_ln113" to="br_ln113" fromId="174" toId="175">
</dataflow>
<dataflow id="585" from="StgValue_333" to="loop_index" fromId="333" toId="176">
</dataflow>
<dataflow id="586" from="ringbuffer_header_bytes_load_8" to="trunc_ln120" fromId="114" toId="177">
</dataflow>
<dataflow id="588" from="_ssdm_op_BitConcatenate.i32.i3.i8.i8.i8.i5" to="shl_ln" fromId="587" toId="178">
</dataflow>
<dataflow id="589" from="trunc_ln120" to="shl_ln" fromId="177" toId="178">
</dataflow>
<dataflow id="590" from="ringbuffer_header_bytes_load_9" to="shl_ln" fromId="115" toId="178">
</dataflow>
<dataflow id="591" from="ringbuffer_header_bytes_load_10" to="shl_ln" fromId="121" toId="178">
</dataflow>
<dataflow id="592" from="ringbuffer_header_bytes_load_11" to="shl_ln" fromId="122" toId="178">
</dataflow>
<dataflow id="593" from="StgValue_346" to="shl_ln" fromId="346" toId="178">
</dataflow>
<dataflow id="594" from="ringbuffer_header_bytes_load_8" to="trunc_ln120_1" fromId="114" toId="179">
</dataflow>
<dataflow id="596" from="_ssdm_op_BitConcatenate.i32.i6.i8.i8.i8.i2" to="shl_ln120_1" fromId="595" toId="180">
</dataflow>
<dataflow id="597" from="trunc_ln120_1" to="shl_ln120_1" fromId="179" toId="180">
</dataflow>
<dataflow id="598" from="ringbuffer_header_bytes_load_9" to="shl_ln120_1" fromId="115" toId="180">
</dataflow>
<dataflow id="599" from="ringbuffer_header_bytes_load_10" to="shl_ln120_1" fromId="121" toId="180">
</dataflow>
<dataflow id="600" from="ringbuffer_header_bytes_load_11" to="shl_ln120_1" fromId="122" toId="180">
</dataflow>
<dataflow id="602" from="StgValue_601" to="shl_ln120_1" fromId="601" toId="180">
</dataflow>
<dataflow id="603" from="shl_ln" to="sub_ln120" fromId="178" toId="181">
</dataflow>
<dataflow id="604" from="shl_ln120_1" to="sub_ln120" fromId="180" toId="181">
</dataflow>
<dataflow id="605" from="sub_ln120" to="add_ln120" fromId="181" toId="182">
</dataflow>
<dataflow id="606" from="StgValue_344" to="add_ln120" fromId="344" toId="182">
</dataflow>
<dataflow id="607" from="add_ln120" to="add_ln120_1" fromId="182" toId="183">
</dataflow>
<dataflow id="608" from="ddr_header_read" to="add_ln120_1" fromId="74" toId="183">
</dataflow>
<dataflow id="609" from="ps_ddr" to="ps_ddr_addr_2" fromId="329" toId="184">
</dataflow>
<dataflow id="610" from="add_ln120_1" to="ps_ddr_addr_2" fromId="183" toId="184">
</dataflow>
<dataflow id="611" from="StgValue_346" to="store_ln120" fromId="346" toId="185">
</dataflow>
<dataflow id="612" from="loop_index" to="store_ln120" fromId="176" toId="185">
</dataflow>
<dataflow id="613" from="ddr_header_read" to="add_ln115" fromId="74" toId="186">
</dataflow>
<dataflow id="615" from="StgValue_614" to="add_ln115" fromId="614" toId="186">
</dataflow>
<dataflow id="616" from="ps_ddr" to="ps_ddr_addr_1" fromId="329" toId="187">
</dataflow>
<dataflow id="617" from="add_ln115" to="ps_ddr_addr_1" fromId="186" toId="187">
</dataflow>
<dataflow id="619" from="_ssdm_op_WriteReq.m_axi.p1i8" to="empty_64" fromId="618" toId="188">
</dataflow>
<dataflow id="620" from="ps_ddr_addr_2" to="empty_64" fromId="184" toId="188">
</dataflow>
<dataflow id="621" from="StgValue_344" to="empty_64" fromId="344" toId="188">
</dataflow>
<dataflow id="622" from="loop_index" to="loop_index_load" fromId="176" toId="190">
</dataflow>
<dataflow id="623" from="loop_index_load" to="exitcond55" fromId="190" toId="191">
</dataflow>
<dataflow id="624" from="StgValue_397" to="exitcond55" fromId="397" toId="191">
</dataflow>
<dataflow id="625" from="_ssdm_op_SpecLoopTripCount" to="empty_65" fromId="399" toId="192">
</dataflow>
<dataflow id="626" from="StgValue_401" to="empty_65" fromId="401" toId="192">
</dataflow>
<dataflow id="627" from="StgValue_401" to="empty_65" fromId="401" toId="192">
</dataflow>
<dataflow id="628" from="StgValue_401" to="empty_65" fromId="401" toId="192">
</dataflow>
<dataflow id="629" from="loop_index_load" to="empty_66" fromId="190" toId="193">
</dataflow>
<dataflow id="630" from="StgValue_406" to="empty_66" fromId="406" toId="193">
</dataflow>
<dataflow id="631" from="exitcond55" to="br_ln0" fromId="191" toId="194">
</dataflow>
<dataflow id="632" from="loop_index_load" to="loop_index_cast" fromId="190" toId="195">
</dataflow>
<dataflow id="633" from="data" to="data_addr" fromId="331" toId="196">
</dataflow>
<dataflow id="634" from="StgValue_369" to="data_addr" fromId="369" toId="196">
</dataflow>
<dataflow id="635" from="loop_index_cast" to="data_addr" fromId="195" toId="196">
</dataflow>
<dataflow id="636" from="data_addr" to="data_load" fromId="196" toId="197">
</dataflow>
<dataflow id="637" from="empty_66" to="store_ln0" fromId="193" toId="198">
</dataflow>
<dataflow id="638" from="loop_index" to="store_ln0" fromId="176" toId="198">
</dataflow>
<dataflow id="639" from="StgValue_333" to="loop_index_i" fromId="333" toId="199">
</dataflow>
<dataflow id="640" from="ddr_header_read" to="add_ln17" fromId="74" toId="200">
</dataflow>
<dataflow id="641" from="StgValue_446" to="add_ln17" fromId="446" toId="200">
</dataflow>
<dataflow id="642" from="ps_ddr" to="ps_ddr_addr_3" fromId="329" toId="201">
</dataflow>
<dataflow id="643" from="add_ln17" to="ps_ddr_addr_3" fromId="200" toId="201">
</dataflow>
<dataflow id="645" from="StgValue_644" to="store_ln17" fromId="644" toId="202">
</dataflow>
<dataflow id="646" from="loop_index_i" to="store_ln17" fromId="199" toId="202">
</dataflow>
<dataflow id="647" from="data_addr" to="data_load" fromId="196" toId="203">
</dataflow>
<dataflow id="649" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln120" fromId="648" toId="204">
</dataflow>
<dataflow id="650" from="ps_ddr_addr_2" to="write_ln120" fromId="184" toId="204">
</dataflow>
<dataflow id="651" from="data_load" to="write_ln120" fromId="203" toId="204">
</dataflow>
<dataflow id="653" from="StgValue_652" to="write_ln120" fromId="652" toId="204">
</dataflow>
<dataflow id="655" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_67" fromId="654" toId="206">
</dataflow>
<dataflow id="656" from="ps_ddr_addr_2" to="empty_67" fromId="184" toId="206">
</dataflow>
<dataflow id="657" from="_ssdm_op_WriteReq.m_axi.p1i8" to="empty_68" fromId="618" toId="207">
</dataflow>
<dataflow id="658" from="ps_ddr_addr_3" to="empty_68" fromId="201" toId="207">
</dataflow>
<dataflow id="659" from="StgValue_614" to="empty_68" fromId="614" toId="207">
</dataflow>
<dataflow id="660" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_67" fromId="654" toId="208">
</dataflow>
<dataflow id="661" from="ps_ddr_addr_2" to="empty_67" fromId="184" toId="208">
</dataflow>
<dataflow id="662" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_67" fromId="654" toId="209">
</dataflow>
<dataflow id="663" from="ps_ddr_addr_2" to="empty_67" fromId="184" toId="209">
</dataflow>
<dataflow id="664" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_67" fromId="654" toId="210">
</dataflow>
<dataflow id="665" from="ps_ddr_addr_2" to="empty_67" fromId="184" toId="210">
</dataflow>
<dataflow id="666" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_67" fromId="654" toId="211">
</dataflow>
<dataflow id="667" from="ps_ddr_addr_2" to="empty_67" fromId="184" toId="211">
</dataflow>
<dataflow id="669" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="write_index_array_0" fromId="668" toId="212">
</dataflow>
<dataflow id="670" from="nextWriteLinIndex" to="write_index_array_0" fromId="173" toId="212">
</dataflow>
<dataflow id="671" from="StgValue_446" to="write_index_array_0" fromId="446" toId="212">
</dataflow>
<dataflow id="673" from="StgValue_672" to="write_index_array_0" fromId="672" toId="212">
</dataflow>
<dataflow id="674" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="write_index_array_1" fromId="668" toId="213">
</dataflow>
<dataflow id="675" from="nextWriteLinIndex" to="write_index_array_1" fromId="173" toId="213">
</dataflow>
<dataflow id="676" from="StgValue_382" to="write_index_array_1" fromId="382" toId="213">
</dataflow>
<dataflow id="677" from="StgValue_568" to="write_index_array_1" fromId="568" toId="213">
</dataflow>
<dataflow id="678" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="write_index_array_2" fromId="668" toId="214">
</dataflow>
<dataflow id="679" from="nextWriteLinIndex" to="write_index_array_2" fromId="173" toId="214">
</dataflow>
<dataflow id="681" from="StgValue_680" to="write_index_array_2" fromId="680" toId="214">
</dataflow>
<dataflow id="682" from="StgValue_439" to="write_index_array_2" fromId="439" toId="214">
</dataflow>
<dataflow id="683" from="nextWriteLinIndex" to="write_index_array_3" fromId="173" toId="215">
</dataflow>
<dataflow id="684" from="loop_index_i" to="loop_index_i_load" fromId="199" toId="217">
</dataflow>
<dataflow id="685" from="loop_index_i_load" to="exitcond4" fromId="217" toId="218">
</dataflow>
<dataflow id="687" from="StgValue_686" to="exitcond4" fromId="686" toId="218">
</dataflow>
<dataflow id="688" from="_ssdm_op_SpecLoopTripCount" to="empty_69" fromId="399" toId="219">
</dataflow>
<dataflow id="690" from="StgValue_689" to="empty_69" fromId="689" toId="219">
</dataflow>
<dataflow id="691" from="StgValue_689" to="empty_69" fromId="689" toId="219">
</dataflow>
<dataflow id="692" from="StgValue_689" to="empty_69" fromId="689" toId="219">
</dataflow>
<dataflow id="693" from="loop_index_i_load" to="empty_70" fromId="217" toId="220">
</dataflow>
<dataflow id="695" from="StgValue_694" to="empty_70" fromId="694" toId="220">
</dataflow>
<dataflow id="696" from="exitcond4" to="br_ln0" fromId="218" toId="221">
</dataflow>
<dataflow id="697" from="loop_index_i_load" to="empty_71" fromId="217" toId="222">
</dataflow>
<dataflow id="699" from="_ssdm_op_Mux.ap_auto.4i8.i2" to="tmp_6" fromId="698" toId="223">
</dataflow>
<dataflow id="700" from="write_index_array_0" to="tmp_6" fromId="212" toId="223">
</dataflow>
<dataflow id="701" from="write_index_array_1" to="tmp_6" fromId="213" toId="223">
</dataflow>
<dataflow id="702" from="write_index_array_2" to="tmp_6" fromId="214" toId="223">
</dataflow>
<dataflow id="703" from="write_index_array_3" to="tmp_6" fromId="215" toId="223">
</dataflow>
<dataflow id="704" from="empty_71" to="tmp_6" fromId="222" toId="223">
</dataflow>
<dataflow id="705" from="empty_70" to="store_ln0" fromId="220" toId="224">
</dataflow>
<dataflow id="706" from="loop_index_i" to="store_ln0" fromId="199" toId="224">
</dataflow>
<dataflow id="707" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln17" fromId="648" toId="225">
</dataflow>
<dataflow id="708" from="ps_ddr_addr_3" to="write_ln17" fromId="201" toId="225">
</dataflow>
<dataflow id="709" from="tmp_6" to="write_ln17" fromId="223" toId="225">
</dataflow>
<dataflow id="710" from="StgValue_652" to="write_ln17" fromId="652" toId="225">
</dataflow>
<dataflow id="711" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_72" fromId="654" toId="227">
</dataflow>
<dataflow id="712" from="ps_ddr_addr_3" to="empty_72" fromId="201" toId="227">
</dataflow>
<dataflow id="713" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_72" fromId="654" toId="228">
</dataflow>
<dataflow id="714" from="ps_ddr_addr_3" to="empty_72" fromId="201" toId="228">
</dataflow>
<dataflow id="715" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_72" fromId="654" toId="229">
</dataflow>
<dataflow id="716" from="ps_ddr_addr_3" to="empty_72" fromId="201" toId="229">
</dataflow>
<dataflow id="717" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_72" fromId="654" toId="230">
</dataflow>
<dataflow id="718" from="ps_ddr_addr_3" to="empty_72" fromId="201" toId="230">
</dataflow>
<dataflow id="719" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_72" fromId="654" toId="231">
</dataflow>
<dataflow id="720" from="ps_ddr_addr_3" to="empty_72" fromId="201" toId="231">
</dataflow>
<dataflow id="721" from="dropped_lin_counter" to="dropped_lin_counter_load" fromId="332" toId="234">
</dataflow>
<dataflow id="722" from="dropped_lin_counter_load" to="trunc_ln114" fromId="234" toId="235">
</dataflow>
<dataflow id="723" from="dropped_lin_counter_load" to="add_ln114" fromId="234" toId="236">
</dataflow>
<dataflow id="725" from="StgValue_724" to="add_ln114" fromId="724" toId="236">
</dataflow>
<dataflow id="726" from="add_ln114" to="store_ln114" fromId="236" toId="237">
</dataflow>
<dataflow id="727" from="dropped_lin_counter" to="store_ln114" fromId="332" toId="237">
</dataflow>
<dataflow id="728" from="trunc_ln114" to="add_ln115_1" fromId="235" toId="238">
</dataflow>
<dataflow id="730" from="StgValue_729" to="add_ln115_1" fromId="729" toId="238">
</dataflow>
<dataflow id="732" from="_ssdm_op_WriteReq.m_axi.i8P1A" to="ps_ddr_addr_1_req" fromId="731" toId="239">
</dataflow>
<dataflow id="733" from="ps_ddr_addr_1" to="ps_ddr_addr_1_req" fromId="187" toId="239">
</dataflow>
<dataflow id="734" from="StgValue_333" to="ps_ddr_addr_1_req" fromId="333" toId="239">
</dataflow>
<dataflow id="736" from="_ssdm_op_Write.m_axi.volatile.i8P1A" to="write_ln115" fromId="735" toId="240">
</dataflow>
<dataflow id="737" from="ps_ddr_addr_1" to="write_ln115" fromId="187" toId="240">
</dataflow>
<dataflow id="738" from="add_ln115_1" to="write_ln115" fromId="238" toId="240">
</dataflow>
<dataflow id="739" from="StgValue_652" to="write_ln115" fromId="652" toId="240">
</dataflow>
<dataflow id="741" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="ps_ddr_addr_1_resp" fromId="740" toId="241">
</dataflow>
<dataflow id="742" from="ps_ddr_addr_1" to="ps_ddr_addr_1_resp" fromId="187" toId="241">
</dataflow>
<dataflow id="743" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="ps_ddr_addr_1_resp" fromId="740" toId="242">
</dataflow>
<dataflow id="744" from="ps_ddr_addr_1" to="ps_ddr_addr_1_resp" fromId="187" toId="242">
</dataflow>
<dataflow id="745" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="ps_ddr_addr_1_resp" fromId="740" toId="243">
</dataflow>
<dataflow id="746" from="ps_ddr_addr_1" to="ps_ddr_addr_1_resp" fromId="187" toId="243">
</dataflow>
<dataflow id="747" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="ps_ddr_addr_1_resp" fromId="740" toId="244">
</dataflow>
<dataflow id="748" from="ps_ddr_addr_1" to="ps_ddr_addr_1_resp" fromId="187" toId="244">
</dataflow>
<dataflow id="749" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="ps_ddr_addr_1_resp" fromId="740" toId="245">
</dataflow>
<dataflow id="750" from="ps_ddr_addr_1" to="ps_ddr_addr_1_resp" fromId="187" toId="245">
</dataflow>
<dataflow id="751" from="exitcond66" to="StgValue_8" fromId="88" toId="8">
</dataflow>
<dataflow id="752" from="icmp_ln113" to="StgValue_49" fromId="174" toId="49">
</dataflow>
<dataflow id="753" from="exitcond55" to="StgValue_51" fromId="191" toId="51">
</dataflow>
<dataflow id="754" from="exitcond4" to="StgValue_59" fromId="218" toId="59">
</dataflow>
<dataflow id="755" from="icmp_ln113" to="StgValue_65" fromId="174" toId="65">
</dataflow>
</dataflows>


</stg>
