// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_AXIvideo2Mat (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        video_in_TDATA,
        video_in_TVALID,
        video_in_TREADY,
        video_in_TKEEP,
        video_in_TSTRB,
        video_in_TUSER,
        video_in_TLAST,
        video_in_TID,
        video_in_TDEST,
        rows,
        cols,
        img_data_stream_0_V_din,
        img_data_stream_0_V_full_n,
        img_data_stream_0_V_write,
        img_data_stream_1_V_din,
        img_data_stream_1_V_full_n,
        img_data_stream_1_V_write
);

parameter    ap_ST_st1_fsm_0 = 7'b1;
parameter    ap_ST_st2_fsm_1 = 7'b10;
parameter    ap_ST_st3_fsm_2 = 7'b100;
parameter    ap_ST_st4_fsm_3 = 7'b1000;
parameter    ap_ST_pp1_stg0_fsm_4 = 7'b10000;
parameter    ap_ST_st7_fsm_5 = 7'b100000;
parameter    ap_ST_st8_fsm_6 = 7'b1000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] video_in_TDATA;
input   video_in_TVALID;
output   video_in_TREADY;
input  [1:0] video_in_TKEEP;
input  [1:0] video_in_TSTRB;
input  [0:0] video_in_TUSER;
input  [0:0] video_in_TLAST;
input  [0:0] video_in_TID;
input  [0:0] video_in_TDEST;
input  [10:0] rows;
input  [10:0] cols;
output  [7:0] img_data_stream_0_V_din;
input   img_data_stream_0_V_full_n;
output   img_data_stream_0_V_write;
output  [7:0] img_data_stream_1_V_din;
input   img_data_stream_1_V_full_n;
output   img_data_stream_1_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg video_in_TREADY;
reg img_data_stream_0_V_write;
reg img_data_stream_1_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_25;
reg    video_in_TDATA_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_57;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_4;
reg    ap_sig_64;
reg    ap_reg_ppiten_pp1_it0;
reg    ap_reg_ppiten_pp1_it1;
wire   [0:0] exitcond4_i_fu_305_p2;
wire   [0:0] brmerge_i_fu_319_p2;
reg    ap_sig_cseq_ST_st7_fsm_5;
reg    ap_sig_84;
reg    img_data_stream_0_V_blk_n;
reg   [0:0] exitcond4_i_reg_383;
reg    img_data_stream_1_V_blk_n;
reg   [0:0] eol_reg_171;
reg   [15:0] axi_data_V_1_i_reg_182;
reg   [10:0] p_8_i_reg_193;
reg   [0:0] eol_i_reg_204;
reg   [0:0] axi_last_V_2_i_reg_216;
reg   [15:0] p_Val2_s_reg_229;
reg    ap_sig_113;
reg   [15:0] tmp_data_V_reg_354;
reg   [0:0] tmp_last_V_reg_362;
wire   [0:0] exitcond3_i_fu_294_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_132;
wire   [10:0] i_V_fu_299_p2;
reg   [10:0] i_V_reg_378;
reg    ap_sig_137;
reg    ap_sig_144;
wire   [10:0] j_V_fu_310_p2;
wire   [7:0] tmp_fu_325_p1;
reg   [7:0] tmp_reg_396;
reg   [7:0] tmp_4_reg_401;
reg    ap_sig_160;
reg   [0:0] axi_last_V_3_i_reg_241;
reg   [0:0] axi_last_V1_i_reg_140;
reg    ap_sig_cseq_ST_st8_fsm_6;
reg    ap_sig_178;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_185;
reg   [15:0] axi_data_V_3_i_reg_253;
reg   [15:0] axi_data_V1_i_reg_150;
reg   [10:0] p_i_reg_160;
reg   [0:0] eol_phi_fu_174_p4;
reg   [15:0] axi_data_V_1_i_phi_fu_185_p4;
reg   [0:0] eol_i_phi_fu_208_p4;
wire   [0:0] ap_reg_phiprechg_axi_last_V_2_i_reg_216pp1_it0;
wire   [15:0] ap_reg_phiprechg_p_Val2_s_reg_229pp1_it0;
reg   [15:0] p_Val2_s_phi_fu_233_p4;
reg   [0:0] eol_2_i_reg_265;
reg   [0:0] sof_1_i_fu_92;
wire   [0:0] tmp_user_V_fu_285_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_sig_77;
reg    ap_sig_205;
reg    ap_sig_152;
reg    ap_sig_219;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'b1;
#0 ap_reg_ppiten_pp1_it0 = 1'b0;
#0 ap_reg_ppiten_pp1_it1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond3_i_fu_294_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)) & ~(exitcond4_i_fu_305_p2 == 1'b0))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond3_i_fu_294_p2))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond4_i_fu_305_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond3_i_fu_294_p2)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)) & ~(exitcond4_i_fu_305_p2 == 1'b0)))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        axi_data_V1_i_reg_150 <= tmp_data_V_reg_354;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_6)) begin
        axi_data_V1_i_reg_150 <= axi_data_V_3_i_reg_253;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond4_i_reg_383) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)))) begin
        axi_data_V_1_i_reg_182 <= p_Val2_s_reg_229;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond3_i_fu_294_p2))) begin
        axi_data_V_1_i_reg_182 <= axi_data_V1_i_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)) & ~(exitcond4_i_fu_305_p2 == 1'b0))) begin
        axi_data_V_3_i_reg_253 <= axi_data_V_1_i_phi_fu_185_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_5) & (1'b0 == eol_2_i_reg_265) & ~ap_sig_160)) begin
        axi_data_V_3_i_reg_253 <= video_in_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        axi_last_V1_i_reg_140 <= tmp_last_V_reg_362;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_6)) begin
        axi_last_V1_i_reg_140 <= axi_last_V_3_i_reg_241;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_152) begin
        if (ap_sig_205) begin
            axi_last_V_2_i_reg_216 <= eol_phi_fu_174_p4;
        end else if (ap_sig_77) begin
            axi_last_V_2_i_reg_216 <= video_in_TLAST;
        end else if ((1'b1 == 1'b1)) begin
            axi_last_V_2_i_reg_216 <= ap_reg_phiprechg_axi_last_V_2_i_reg_216pp1_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)) & ~(exitcond4_i_fu_305_p2 == 1'b0))) begin
        axi_last_V_3_i_reg_241 <= eol_phi_fu_174_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_5) & (1'b0 == eol_2_i_reg_265) & ~ap_sig_160)) begin
        axi_last_V_3_i_reg_241 <= video_in_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)) & ~(exitcond4_i_fu_305_p2 == 1'b0))) begin
        eol_2_i_reg_265 <= eol_i_phi_fu_208_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_5) & (1'b0 == eol_2_i_reg_265) & ~ap_sig_160)) begin
        eol_2_i_reg_265 <= video_in_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond4_i_reg_383) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)))) begin
        eol_i_reg_204 <= axi_last_V_2_i_reg_216;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond3_i_fu_294_p2))) begin
        eol_i_reg_204 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond4_i_reg_383) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)))) begin
        eol_reg_171 <= axi_last_V_2_i_reg_216;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond3_i_fu_294_p2))) begin
        eol_reg_171 <= axi_last_V1_i_reg_140;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond4_i_fu_305_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)))) begin
        p_8_i_reg_193 <= j_V_fu_310_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond3_i_fu_294_p2))) begin
        p_8_i_reg_193 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_152) begin
        if (ap_sig_205) begin
            p_Val2_s_reg_229 <= axi_data_V_1_i_phi_fu_185_p4;
        end else if (ap_sig_77) begin
            p_Val2_s_reg_229 <= video_in_TDATA;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_s_reg_229 <= ap_reg_phiprechg_p_Val2_s_reg_229pp1_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_i_reg_160 <= ap_const_lv11_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_6)) begin
        p_i_reg_160 <= i_V_reg_378;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond4_i_fu_305_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)))) begin
        sof_1_i_fu_92 <= 1'b0;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sof_1_i_fu_92 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)))) begin
        exitcond4_i_reg_383 <= exitcond4_i_fu_305_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_V_reg_378 <= i_V_fu_299_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond4_i_fu_305_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)))) begin
        tmp_4_reg_401 <= {{p_Val2_s_phi_fu_233_p4[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_reg_396 <= tmp_fu_325_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(video_in_TVALID == 1'b0))) begin
        tmp_data_V_reg_354 <= video_in_TDATA;
        tmp_last_V_reg_362 <= video_in_TLAST;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond3_i_fu_294_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond3_i_fu_294_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_64) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_57) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_185) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_132) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_84) begin
        ap_sig_cseq_ST_st7_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_178) begin
        ap_sig_cseq_ST_st8_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond4_i_reg_383))) begin
        axi_data_V_1_i_phi_fu_185_p4 = p_Val2_s_reg_229;
    end else begin
        axi_data_V_1_i_phi_fu_185_p4 = axi_data_V_1_i_reg_182;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond4_i_reg_383))) begin
        eol_i_phi_fu_208_p4 = axi_last_V_2_i_reg_216;
    end else begin
        eol_i_phi_fu_208_p4 = eol_i_reg_204;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond4_i_reg_383))) begin
        eol_phi_fu_174_p4 = axi_last_V_2_i_reg_216;
    end else begin
        eol_phi_fu_174_p4 = eol_reg_171;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond4_i_reg_383))) begin
        img_data_stream_0_V_blk_n = img_data_stream_0_V_full_n;
    end else begin
        img_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond4_i_reg_383) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)))) begin
        img_data_stream_0_V_write = 1'b1;
    end else begin
        img_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond4_i_reg_383))) begin
        img_data_stream_1_V_blk_n = img_data_stream_1_V_full_n;
    end else begin
        img_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond4_i_reg_383) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)))) begin
        img_data_stream_1_V_write = 1'b1;
    end else begin
        img_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_219) begin
        if (~(1'b0 == brmerge_i_fu_319_p2)) begin
            p_Val2_s_phi_fu_233_p4 = axi_data_V_1_i_phi_fu_185_p4;
        end else if ((1'b0 == brmerge_i_fu_319_p2)) begin
            p_Val2_s_phi_fu_233_p4 = video_in_TDATA;
        end else begin
            p_Val2_s_phi_fu_233_p4 = ap_reg_phiprechg_p_Val2_s_reg_229pp1_it0;
        end
    end else begin
        p_Val2_s_phi_fu_233_p4 = ap_reg_phiprechg_p_Val2_s_reg_229pp1_it0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond4_i_fu_305_p2 == 1'b0) & (1'b0 == brmerge_i_fu_319_p2)) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_5) & (1'b0 == eol_2_i_reg_265)))) begin
        video_in_TDATA_blk_n = video_in_TVALID;
    end else begin
        video_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(video_in_TVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_5) & (1'b0 == eol_2_i_reg_265) & ~ap_sig_160) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond4_i_fu_305_p2 == 1'b0) & (1'b0 == brmerge_i_fu_319_p2) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144))))) begin
        video_in_TREADY = 1'b1;
    end else begin
        video_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_113) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((~(video_in_TVALID == 1'b0) & (1'b0 == tmp_user_V_fu_285_p1))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(video_in_TVALID == 1'b0) & ~(1'b0 == tmp_user_V_fu_285_p1))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == exitcond3_i_fu_294_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        end
        ap_ST_pp1_stg0_fsm_4 : begin
            if (~((1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)) & ~(exitcond4_i_fu_305_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)) & ~(exitcond4_i_fu_305_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st7_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        end
        ap_ST_st7_fsm_5 : begin
            if (((1'b0 == eol_2_i_reg_265) & ~ap_sig_160)) begin
                ap_NS_fsm = ap_ST_st7_fsm_5;
            end else if ((~ap_sig_160 & ~(1'b0 == eol_2_i_reg_265))) begin
                ap_NS_fsm = ap_ST_st8_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_5;
            end
        end
        ap_ST_st8_fsm_6 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_axi_last_V_2_i_reg_216pp1_it0 = 'bx;

assign ap_reg_phiprechg_p_Val2_s_reg_229pp1_it0 = 'bx;

always @ (*) begin
    ap_sig_113 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_sig_132 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_137 = ((exitcond4_i_fu_305_p2 == 1'b0) & (1'b0 == brmerge_i_fu_319_p2) & (video_in_TVALID == 1'b0));
end

always @ (*) begin
    ap_sig_144 = (((1'b0 == exitcond4_i_reg_383) & (img_data_stream_0_V_full_n == 1'b0)) | ((1'b0 == exitcond4_i_reg_383) & (img_data_stream_1_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_sig_152 = ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_137) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_144)));
end

always @ (*) begin
    ap_sig_160 = ((1'b0 == eol_2_i_reg_265) & (video_in_TVALID == 1'b0));
end

always @ (*) begin
    ap_sig_178 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_185 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_205 = ((exitcond4_i_fu_305_p2 == 1'b0) & ~(1'b0 == brmerge_i_fu_319_p2));
end

always @ (*) begin
    ap_sig_219 = ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond4_i_fu_305_p2 == 1'b0));
end

always @ (*) begin
    ap_sig_25 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_57 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_64 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_77 = ((exitcond4_i_fu_305_p2 == 1'b0) & (1'b0 == brmerge_i_fu_319_p2));
end

always @ (*) begin
    ap_sig_84 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

assign brmerge_i_fu_319_p2 = (sof_1_i_fu_92 | eol_i_phi_fu_208_p4);

assign exitcond3_i_fu_294_p2 = ((p_i_reg_160 == rows) ? 1'b1 : 1'b0);

assign exitcond4_i_fu_305_p2 = ((p_8_i_reg_193 == cols) ? 1'b1 : 1'b0);

assign i_V_fu_299_p2 = (p_i_reg_160 + ap_const_lv11_1);

assign img_data_stream_0_V_din = tmp_reg_396;

assign img_data_stream_1_V_din = tmp_4_reg_401;

assign j_V_fu_310_p2 = (p_8_i_reg_193 + ap_const_lv11_1);

assign tmp_fu_325_p1 = p_Val2_s_phi_fu_233_p4[7:0];

assign tmp_user_V_fu_285_p1 = video_in_TUSER;

endmodule //image_filter_AXIvideo2Mat
