

================================================================
== Vitis HLS Report for 'kernel_gemm_relu_Pipeline_l_k'
================================================================
* Date:           Mon Jan 12 11:58:09 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.211 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      134|      134|  1.340 us|  1.340 us|  134|  134|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_k     |      132|      132|         7|          2|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v9 = alloca i32 1"   --->   Operation 10 'alloca' 'v9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln26_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln26"   --->   Operation 12 'read' 'zext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln29_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln29"   --->   Operation 13 'read' 'zext_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%C_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %C_load"   --->   Operation 15 'read' 'C_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %tmp"   --->   Operation 16 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln26_cast = zext i7 %zext_ln26_read"   --->   Operation 17 'zext' 'zext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %C_load_read, i32 %v9"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [kernel.cpp:30]   --->   Operation 21 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %p_cast"   --->   Operation 22 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%icmp_ln27 = icmp_eq  i7 %k_1, i7 64" [kernel.cpp:27]   --->   Operation 23 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 24 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%add_ln27 = add i7 %k_1, i7 1" [kernel.cpp:27]   --->   Operation 25 'add' 'add_ln27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %.split10, void %.exitStub" [kernel.cpp:27]   --->   Operation 26 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i7 %k_1" [kernel.cpp:29]   --->   Operation 27 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%add_ln29 = add i12 %zext_ln29_read, i12 %zext_ln29_1" [kernel.cpp:29]   --->   Operation 28 'add' 'add_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i12 %add_ln29" [kernel.cpp:29]   --->   Operation 29 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i32 %buf0, i64 0, i64 %zext_ln29_2" [kernel.cpp:29]   --->   Operation 30 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %k_1" [kernel.cpp:30]   --->   Operation 31 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln30, i6 0" [kernel.cpp:30]   --->   Operation 32 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%add_ln30 = add i12 %tmp_7_cast, i12 %zext_ln26_cast" [kernel.cpp:30]   --->   Operation 33 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i12 %add_ln30" [kernel.cpp:30]   --->   Operation 34 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf1_addr = getelementptr i32 %buf1, i64 0, i64 %zext_ln30" [kernel.cpp:30]   --->   Operation 35 'getelementptr' 'buf1_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%v6 = load i12 %buf0_addr" [kernel.cpp:29]   --->   Operation 36 'load' 'v6' <Predicate = (!icmp_ln27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [2/2] (1.29ns)   --->   "%v7 = load i12 %buf1_addr" [kernel.cpp:30]   --->   Operation 37 'load' 'v7' <Predicate = (!icmp_ln27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%icmp_ln27_1 = icmp_eq  i7 %add_ln27, i7 64" [kernel.cpp:27]   --->   Operation 38 'icmp' 'icmp_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_1, void %ifFalse, void %ifTrue" [kernel.cpp:27]   --->   Operation 39 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln27 = store i7 %add_ln27, i7 %k" [kernel.cpp:27]   --->   Operation 40 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 41 [1/2] (1.29ns)   --->   "%v6 = load i12 %buf0_addr" [kernel.cpp:29]   --->   Operation 41 'load' 'v6' <Predicate = (!icmp_ln27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 42 [1/2] (1.29ns)   --->   "%v7 = load i12 %buf1_addr" [kernel.cpp:30]   --->   Operation 42 'load' 'v7' <Predicate = (!icmp_ln27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 43 [2/2] (5.91ns)   --->   "%v8 = fmul i32 %v6, i32 %v7" [kernel.cpp:31]   --->   Operation 43 'fmul' 'v8' <Predicate = (!icmp_ln27)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 44 [1/2] (5.91ns)   --->   "%v8 = fmul i32 %v6, i32 %v7" [kernel.cpp:31]   --->   Operation 44 'fmul' 'v8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.73>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%v9_load = load i32 %v9" [kernel.cpp:33]   --->   Operation 45 'load' 'v9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [3/3] (6.73ns)   --->   "%v10 = fadd i32 %v9_load, i32 %v8" [kernel.cpp:33]   --->   Operation 46 'fadd' 'v10' <Predicate = true> <Delay = 6.73> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 2> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.73>
ST_5 : Operation 47 [2/3] (6.73ns)   --->   "%v10 = fadd i32 %v9_load, i32 %v8" [kernel.cpp:33]   --->   Operation 47 'fadd' 'v10' <Predicate = true> <Delay = 6.73> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 2> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.19>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [kernel.cpp:27]   --->   Operation 48 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:27]   --->   Operation 49 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/3] (6.73ns)   --->   "%v10 = fadd i32 %v9_load, i32 %v8" [kernel.cpp:33]   --->   Operation 50 'fadd' 'v10' <Predicate = true> <Delay = 6.73> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 2> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln33 = store i32 %v10, i32 %v9" [kernel.cpp:33]   --->   Operation 51 'store' 'store_ln33' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln32 = store i32 %v10, i12 %C_addr" [kernel.cpp:32]   --->   Operation 53 'store' 'store_ln32' <Predicate = (icmp_ln27_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 54 'br' 'br_ln0' <Predicate = (icmp_ln27_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v9                (alloca           ) [ 01111110]
k                 (alloca           ) [ 01000000]
zext_ln26_read    (read             ) [ 00000000]
zext_ln29_read    (read             ) [ 00000000]
tmp               (read             ) [ 00000000]
C_load_read       (read             ) [ 00000000]
p_cast            (zext             ) [ 00000000]
zext_ln26_cast    (zext             ) [ 00000000]
store_ln0         (store            ) [ 00000000]
store_ln0         (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
k_1               (load             ) [ 00000000]
C_addr            (getelementptr    ) [ 01111111]
icmp_ln27         (icmp             ) [ 01111100]
empty_32          (speclooptripcount) [ 00000000]
add_ln27          (add              ) [ 00000000]
br_ln27           (br               ) [ 00000000]
zext_ln29_1       (zext             ) [ 00000000]
add_ln29          (add              ) [ 00000000]
zext_ln29_2       (zext             ) [ 00000000]
buf0_addr         (getelementptr    ) [ 00100000]
trunc_ln30        (trunc            ) [ 00000000]
tmp_7_cast        (bitconcatenate   ) [ 00000000]
add_ln30          (add              ) [ 00000000]
zext_ln30         (zext             ) [ 00000000]
buf1_addr         (getelementptr    ) [ 00100000]
icmp_ln27_1       (icmp             ) [ 01111111]
br_ln27           (br               ) [ 00000000]
store_ln27        (store            ) [ 00000000]
v6                (load             ) [ 01010000]
v7                (load             ) [ 01010000]
v8                (fmul             ) [ 01101110]
v9_load           (load             ) [ 01100110]
specpipeline_ln27 (specpipeline     ) [ 00000000]
specloopname_ln27 (specloopname     ) [ 00000000]
v10               (fadd             ) [ 01000001]
store_ln33        (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
store_ln32        (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
ret_ln0           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln29">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln26">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="v9_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v9/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln26_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="0" index="1" bw="7" slack="0"/>
<pin id="59" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln26_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln29_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="12" slack="0"/>
<pin id="64" dir="0" index="1" bw="12" slack="0"/>
<pin id="65" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln29_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="12" slack="0"/>
<pin id="71" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="C_load_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_load_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="C_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="12" slack="0"/>
<pin id="84" dir="1" index="3" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="buf0_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="12" slack="0"/>
<pin id="91" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v6/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v7/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln32_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="6"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v10/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v8/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln26_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="7" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="k_1_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln27_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="7" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln27_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln29_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln29_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln29_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln30_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_7_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln30_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln30_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln27_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln27_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="v9_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="3"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v9_load/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln33_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="5"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/6 "/>
</bind>
</comp>

<comp id="220" class="1005" name="v9_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v9 "/>
</bind>
</comp>

<comp id="227" class="1005" name="k_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="234" class="1005" name="C_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="6"/>
<pin id="236" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="icmp_ln27_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="243" class="1005" name="buf0_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="1"/>
<pin id="245" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf0_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="buf1_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="1"/>
<pin id="250" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf1_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="icmp_ln27_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="6"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="v6_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="v7_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v7 "/>
</bind>
</comp>

<comp id="267" class="1005" name="v8_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v8 "/>
</bind>
</comp>

<comp id="272" class="1005" name="v9_load_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v9_load "/>
</bind>
</comp>

<comp id="277" class="1005" name="v10_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="87" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="94" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="126"><net_src comp="101" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="107" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="68" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="136"><net_src comp="56" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="74" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="147" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="62" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="180"><net_src comp="147" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="133" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="204"><net_src comp="156" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="156" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="219"><net_src comp="118" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="48" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="230"><net_src comp="52" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="237"><net_src comp="80" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="242"><net_src comp="150" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="87" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="251"><net_src comp="94" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="256"><net_src comp="200" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="101" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="265"><net_src comp="107" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="270"><net_src comp="122" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="275"><net_src comp="211" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="280"><net_src comp="118" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 }
 - Input state : 
	Port: kernel_gemm_relu_Pipeline_l_k : C_load | {1 }
	Port: kernel_gemm_relu_Pipeline_l_k : empty | {1 }
	Port: kernel_gemm_relu_Pipeline_l_k : zext_ln29 | {1 }
	Port: kernel_gemm_relu_Pipeline_l_k : buf0 | {1 2 }
	Port: kernel_gemm_relu_Pipeline_l_k : zext_ln26 | {1 }
	Port: kernel_gemm_relu_Pipeline_l_k : buf1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_1 : 1
		C_addr : 1
		icmp_ln27 : 2
		add_ln27 : 2
		br_ln27 : 3
		zext_ln29_1 : 2
		add_ln29 : 3
		zext_ln29_2 : 4
		buf0_addr : 5
		trunc_ln30 : 2
		tmp_7_cast : 3
		add_ln30 : 4
		zext_ln30 : 5
		buf1_addr : 6
		v6 : 6
		v7 : 7
		icmp_ln27_1 : 3
		br_ln27 : 4
		store_ln27 : 3
	State 2
		v8 : 1
	State 3
	State 4
		v10 : 1
	State 5
	State 6
		store_ln33 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_118        |    0    |   128   |   340   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_122        |    3    |   128   |    77   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln27_fu_156      |    0    |    0    |    14   |
|    add   |      add_ln29_fu_166      |    0    |    0    |    19   |
|          |      add_ln30_fu_189      |    0    |    0    |    19   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln27_fu_150     |    0    |    0    |    10   |
|          |     icmp_ln27_1_fu_200    |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|          | zext_ln26_read_read_fu_56 |    0    |    0    |    0    |
|   read   | zext_ln29_read_read_fu_62 |    0    |    0    |    0    |
|          |       tmp_read_fu_68      |    0    |    0    |    0    |
|          |   C_load_read_read_fu_74  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       p_cast_fu_128       |    0    |    0    |    0    |
|          |   zext_ln26_cast_fu_133   |    0    |    0    |    0    |
|   zext   |     zext_ln29_1_fu_162    |    0    |    0    |    0    |
|          |     zext_ln29_2_fu_172    |    0    |    0    |    0    |
|          |      zext_ln30_fu_195     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln30_fu_177     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     tmp_7_cast_fu_181     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |   256   |   489   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   C_addr_reg_234  |   12   |
| buf0_addr_reg_243 |   12   |
| buf1_addr_reg_248 |   12   |
|icmp_ln27_1_reg_253|    1   |
| icmp_ln27_reg_239 |    1   |
|     k_reg_227     |    7   |
|    v10_reg_277    |   32   |
|     v6_reg_257    |   32   |
|     v7_reg_262    |   32   |
|     v8_reg_267    |   32   |
|  v9_load_reg_272  |   32   |
|     v9_reg_220    |   32   |
+-------------------+--------+
|       Total       |   237  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_118    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_122    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_122    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  ||   2.3   ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   256  |   489  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   237  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   493  |   534  |
+-----------+--------+--------+--------+--------+
