#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri May 20 12:31:26 2016
# Process ID: 12371
# Log file: /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/vivado.log
# Journal file: /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project step1 /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
Wrote  : </home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::infer_core -vendor user.org -library user -taxonomy /UserIP /home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/.Xil/Vivado-12371-fx8.pld.ttu.ee/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/.Xil/Vivado-12371-fx8.pld.ttu.ee/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri May 20 12:35:35 2016. For additional details about this file, please refer to the WebTalk help file at /cad/x_15/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 20 12:35:35 2016...
ipx::edit_ip_in_project -upgrade true -name audio_ip -directory /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.tmp /home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0'.
ipx::current_core /home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/component.xml
update_compile_order -fileset sim_1
remove_files /home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/hdl/audio_testbench.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property name zed_audio [ipx::current_core]
set_property display_name zed_audio_v1_0 [ipx::current_core]
set_property description zed_audio_v1_0 [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [Ipptcl 7-560] Setting top module name 'audio_top' for file group 'xilinx_anylanguagebehavioralsimulation'.
INFO: [Ipptcl 7-560] Setting top module name 'audio_top' for file group 'xilinx_anylanguagesynthesis'.
set_property previous_version_for_upgrade user.org:user:audio_testbench:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio /home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:zed_audio:1.0 zed_audio_0
endgroup
set_property location {2 434 415} [get_bd_cells zed_audio_0]
connect_bd_net [get_bd_pins zed_audio_0/clk_100] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_port -dir O AC_ADR0
connect_bd_net [get_bd_pins /zed_audio_0/AC_ADR0] [get_bd_ports AC_ADR0]
endgroup
startgroup
create_bd_port -dir O AC_ADR1
connect_bd_net [get_bd_pins /zed_audio_0/AC_ADR1] [get_bd_ports AC_ADR1]
endgroup
startgroup
create_bd_port -dir O AC_GPIO0
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO0] [get_bd_ports AC_GPIO0]
endgroup
startgroup
create_bd_port -dir I AC_GPIO1
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO1] [get_bd_ports AC_GPIO1]
endgroup
startgroup
create_bd_port -dir I AC_GPIO2
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO2] [get_bd_ports AC_GPIO2]
endgroup
startgroup
create_bd_port -dir I AC_GPIO3
connect_bd_net [get_bd_pins /zed_audio_0/AC_GPIO3] [get_bd_ports AC_GPIO3]
endgroup
startgroup
create_bd_port -dir O AC_MCLK
connect_bd_net [get_bd_pins /zed_audio_0/AC_MCLK] [get_bd_ports AC_MCLK]
endgroup
startgroup
create_bd_port -dir O AC_SCK
connect_bd_net [get_bd_pins /zed_audio_0/AC_SCK] [get_bd_ports AC_SCK]
endgroup
startgroup
create_bd_port -dir IO AC_SDA
connect_bd_net [get_bd_pins /zed_audio_0/AC_SDA] [get_bd_ports AC_SDA]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 177 183} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins zed_audio_0/hphone_l_valid] [get_bd_pins xlconstant_0/dout]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins zed_audio_0/hphone_r_valid_dummy] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins zed_audio_0/hphone_r_valid_dummy] [get_bd_pins processing_system7_0/FCLK_CLK0]'
connect_bd_net -net [get_bd_nets xlconstant_0_dout] [get_bd_pins zed_audio_0/hphone_r_valid_dummy] [get_bd_pins xlconstant_0/dout]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user Audio_to_AXI 1.0 -dir /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:Audio_to_AXI:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:Audio_to_AXI:1.0]
write_peripheral [ipx::find_open_core user.org:user:Audio_to_AXI:1.0]
set_property  ip_repo_paths  {/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/Audio_to_AXI_1.0 /home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio /home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/Audio_to_AXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::edit_ip_in_project -upgrade true -name edit_Audio_to_AXI_v1_0 -directory /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/Audio_to_AXI_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/Audio_to_AXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0'.
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/Audio_to_AXI_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/Audio_to_AXI_1.0'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:Audio_to_AXI:1.0 Audio_to_AXI_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Audio_to_AXI_0/S00_AXI]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
</Audio_to_AXI_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
connect_bd_net [get_bd_pins zed_audio_0/line_in_l] [get_bd_pins Audio_to_AXI_0/LINE_IN_L]
connect_bd_net [get_bd_pins zed_audio_0/line_in_r] [get_bd_pins Audio_to_AXI_0/LINE_IN_R]
connect_bd_net [get_bd_pins zed_audio_0/new_sample] [get_bd_pins Audio_to_AXI_0/NEW_SAMPLE_IN]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user AXI_to_Audio 1.0 -dir /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:AXI_to_Audio:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:AXI_to_Audio:1.0]
write_peripheral [ipx::find_open_core user.org:user:AXI_to_Audio:1.0]
set_property  ip_repo_paths  {/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/AXI_to_Audio_1.0 /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/Audio_to_AXI_1.0 /home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio /home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/AXI_to_Audio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/Audio_to_AXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::edit_ip_in_project -upgrade true -name edit_AXI_to_Audio_v1_0 -directory /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/AXI_to_Audio_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/AXI_to_Audio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/Audio_to_AXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/git/ip_repo_vivado/adau1761_audio_1.0'.
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/AXI_to_Audio_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/ip_repo/AXI_to_Audio_1.0'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:AXI_to_Audio:1.0 AXI_to_Audio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins AXI_to_Audio_0/S00_AXI]
</AXI_to_Audio_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
connect_bd_net [get_bd_pins AXI_to_Audio_0/HPHONE_L] [get_bd_pins zed_audio_0/hphone_l]
connect_bd_net [get_bd_pins AXI_to_Audio_0/HPHONE_R] [get_bd_pins zed_audio_0/hphone_r]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins Audio_to_AXI_0/NEW_SAMPLE_OUT] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6070.793 ; gain = 0.000 ; free physical = 10965 ; free virtual = 15195
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
make_wrapper -files [get_files /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : </home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
Wrote  : </home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : </home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_zed_audio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Audio_to_AXI_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Audio_to_AXI_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_AXI_to_Audio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_to_Audio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : </home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_zed_audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_Audio_to_AXI_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Audio_to_AXI_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_AXI_to_Audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_to_Audio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Fri May 20 13:04:24 2016] Launched synth_1...
Run output will be captured here: /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.runs/synth_1/runme.log
[Fri May 20 13:04:24 2016] Launched impl_1...
Run output will be captured here: /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 6070.793 ; gain = 0.000 ; free physical = 10892 ; free virtual = 15158
delete_bd_objs [get_bd_nets Net] [get_bd_nets zed_audio_0_AC_ADR1] [get_bd_nets AC_GPIO3_1] [get_bd_nets AC_GPIO2_1] [get_bd_nets zed_audio_0_AC_MCLK] [get_bd_nets zed_audio_0_AC_SCK] [get_bd_nets zed_audio_0_AC_GPIO0] [get_bd_nets zed_audio_0_AC_ADR0] [get_bd_nets AC_GPIO1_1] [get_bd_ports AC_ADR1] [get_bd_ports AC_GPIO3] [get_bd_ports AC_MCLK] [get_bd_ports AC_GPIO2] [get_bd_ports AC_GPIO1] [get_bd_ports AC_GPIO0] [get_bd_ports AC_SDA] [get_bd_ports AC_SCK] [get_bd_ports AC_ADR0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets Net] [get_bd_nets zed_audio_0_AC_ADR1] [get_bd_nets AC_GPIO3_1] [get_bd_nets AC_GPIO2_1] [get_bd_nets zed_audio_0_AC_MCLK] [get_bd_nets zed_audio_0_AC_SCK] [get_bd_nets zed_audio_0_AC_GPIO0] [get_bd_nets zed_audio_0_AC_ADR0] [get_bd_nets AC_GPIO1_1] [get_bd_ports AC_ADR1] [get_bd_ports AC_GPIO3] [get_bd_ports AC_MCLK] [get_bd_ports AC_GPIO2] [get_bd_ports AC_GPIO1] [get_bd_ports AC_GPIO0] [get_bd_ports AC_SDA] [get_bd_ports AC_SCK] [get_bd_ports AC_ADR0]'
add_files -fileset constrs_1 -norecurse /home/INTRA/raogbe/workspace/soc-audio-mixer/git/zedboard_audio/constraints/zed_audio.xdc
save_bd_design
Wrote  : </home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
VHDL Output written to : /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : </home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_zed_audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_Audio_to_AXI_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Audio_to_AXI_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_AXI_to_Audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_to_Audio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'design_1_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : </home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_zed_audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_Audio_to_AXI_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Audio_to_AXI_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_AXI_to_Audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_to_Audio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Fri May 20 13:14:00 2016] Launched synth_1...
Run output will be captured here: /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.runs/synth_1/runme.log
[Fri May 20 13:14:00 2016] Launched impl_1...
Run output will be captured here: /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri May 20 13:16:47 2016] Launched synth_1...
Run output will be captured here: /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.runs/synth_1/runme.log
[Fri May 20 13:16:47 2016] Launched impl_1...
Run output will be captured here: /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/.Xil/Vivado-12371-fx8.pld.ttu.ee/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/.Xil/Vivado-12371-fx8.pld.ttu.ee/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/.Xil/Vivado-12371-fx8.pld.ttu.ee/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/.Xil/Vivado-12371-fx8.pld.ttu.ee/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 6268.527 ; gain = 0.000 ; free physical = 10576 ; free virtual = 14922
Restored from archive | CPU: 0.260000 secs | Memory: 2.485718 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 6268.527 ; gain = 0.000 ; free physical = 10576 ; free virtual = 14922
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 6390.973 ; gain = 320.180 ; free physical = 10450 ; free virtual = 14793
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
file mkdir /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.sdk
file copy -force /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.runs/impl_1/design_1_wrapper.sysdef /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.sdk -hwspec /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.sdk -hwspec /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.sdk -hwspec /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.sdk -hwspec /home/INTRA/raogbe/workspace/soc-audio-mixer/vivado/step1/step1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
