Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"code" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item4.v" into library work
Parsing module <item4>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item2.v" into library work
Parsing module <item2>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\bg.v" into library work
Parsing module <bg>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\M_datapath_IO.v" into library work
Parsing module <M_datapath>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\mulit_ctrl_IO.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" into library work
Parsing module <VGA_ctrl>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\PS2.v" into library work
Parsing module <PS2>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\MIO_BUS.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\MCPU.v" into library work
Parsing module <MCPU>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\work\cs\JSJZC\0x2048\src\code\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 123: Port CPU_MIO is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 140: Port dinb is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 159: Port GPIOf0 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 165: Port x_ptr is not connected to this instance

Elaborating module <Top>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 104: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 114: Assignment to Ai ignored, since the identifier is never used

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <MCPU>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <ctrl>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\mulit_ctrl_IO.v" Line 21: Empty module <ctrl> remains a black box.

Elaborating module <M_datapath>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\M_datapath_IO.v" Line 21: Empty module <M_datapath> remains a black box.

Elaborating module <MIO_BUS>.

Elaborating module <PS2>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\Counter_3_IO.v" Line 21: Empty module <Counter_x> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.
WARNING:HDLCompiler:189 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 154: Size mismatch in connection of port <data1>. Formal port size is 32-bit while actual signal size is 29-bit.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\code\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.

Elaborating module <VGA_ctrl>.
WARNING:HDLCompiler:413 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 81: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 82: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <item2>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item2.v" Line 39: Empty module <item2> remains a black box.

Elaborating module <item4>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\item4.v" Line 39: Empty module <item4> remains a black box.

Elaborating module <bg>.
WARNING:HDLCompiler:1499 - "D:\work\cs\JSJZC\0x2048\src\ipcore_dir\bg.v" Line 39: Empty module <bg> remains a black box.
WARNING:HDLCompiler:1127 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" Line 100: Assignment to bgrgb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 166: Assignment to score ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" Line 140: Input port dinb[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\Top.v".
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 102: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 112: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 112: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 112: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 123: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 137: Output port <ready> of the instance <ps2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 159: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 165: Output port <x_ptr> of the instance <U11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 165: Output port <y_ptr> of the instance <U11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 165: Output port <score> of the instance <U11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\Top.v" line 165: Output port <valid> of the instance <U11> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <MCPU>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\MCPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MCPU> synthesized.

Synthesizing Unit <MIO_BUS>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\MIO_BUS.v".
WARNING:Xst:647 - Input <SW<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_bus<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_bus<27:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <led_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  28 Multiplexer(s).
Unit <MIO_BUS> synthesized.

Synthesizing Unit <PS2>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\PS2.v".
    Found 4-bit register for signal <cnt>.
    Found 8-bit register for signal <data_in>.
    Found 10-bit register for signal <data>.
    Found 1-bit register for signal <ps2_clk_sign1>.
    Found 1-bit register for signal <ps2_clk_sign2>.
    Found 1-bit register for signal <ps2_clk_sign3>.
    Found 1-bit register for signal <key_break>.
    Found 1-bit register for signal <key_done>.
    Found 1-bit register for signal <key_expand>.
    Found 1-bit register for signal <ps2_clk_sign0>.
    Found 1-bit register for signal <negedge_ps2_clk_shift>.
    Found 4-bit adder for signal <cnt[3]_GND_12_o_add_1_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PS2> synthesized.

Synthesizing Unit <VGA_ctrl>.
    Related source file is "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\work\cs\JSJZC\0x2048\src\code\VGA_ctrl.v" line 100: Output port <douta> of the instance <mbg> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'pos', unconnected in block 'VGA_ctrl', is tied to its initial value (100000000).
WARNING:Xst:2935 - Signal 'run', unconnected in block 'VGA_ctrl', is tied to its initial value (11).
WARNING:Xst:2935 - Signal 'score', unconnected in block 'VGA_ctrl', is tied to its initial value (00000000000000000000000000000000).
    Found 10-bit register for signal <cnt_y>.
    Found 11-bit register for signal <addrb>.
    Found 10-bit register for signal <cnt_x>.
    Found 11-bit subtractor for signal <GND_17_o_GND_17_o_sub_17_OUT> created at line 85.
    Found 32-bit subtractor for signal <n0218> created at line 85.
    Found 11-bit subtractor for signal <GND_17_o_GND_17_o_sub_22_OUT> created at line 85.
    Found 32-bit subtractor for signal <GND_17_o_GND_17_o_sub_26_OUT> created at line 85.
    Found 10-bit adder for signal <cnt_x[9]_GND_17_o_add_2_OUT> created at line 70.
    Found 10-bit adder for signal <cnt_y[9]_GND_17_o_add_9_OUT> created at line 77.
    Found 32-bit adder for signal <n0161> created at line 85.
    Found 10-bit subtractor for signal <x_ptr> created at line 31.
    Found 10-bit subtractor for signal <y_ptr> created at line 32.
    Found 32x7-bit multiplier for signal <n0171> created at line 85.
    Found 32x7-bit multiplier for signal <n0175> created at line 85.
    Found 7x32-bit multiplier for signal <n0177> created at line 85.
    Found 10-bit comparator lessequal for signal <cnt_x[9]_GND_17_o_LessThan_29_o> created at line 89
    Found 10-bit comparator lessequal for signal <cnt_y[9]_GND_17_o_LessThan_30_o> created at line 90
    Found 10-bit comparator greater for signal <x_ptr[9]_PWR_17_o_LessThan_31_o> created at line 91
    Found 10-bit comparator greater for signal <y_ptr[9]_GND_17_o_LessThan_33_o> created at line 91
    Found 10-bit comparator lessequal for signal <n0030> created at line 102
    Found 10-bit comparator lessequal for signal <n0032> created at line 102
    Found 10-bit comparator lessequal for signal <n0035> created at line 102
    Found 10-bit comparator lessequal for signal <n0038> created at line 102
    Found 10-bit comparator lessequal for signal <n0041> created at line 103
    Found 10-bit comparator lessequal for signal <n0043> created at line 103
    Found 10-bit comparator lessequal for signal <n0049> created at line 104
    Found 10-bit comparator lessequal for signal <n0051> created at line 104
    Found 10-bit comparator lessequal for signal <n0057> created at line 105
    Found 10-bit comparator lessequal for signal <n0059> created at line 105
    Found 10-bit comparator lessequal for signal <n0065> created at line 106
    Found 10-bit comparator lessequal for signal <n0068> created at line 106
    Found 10-bit comparator lessequal for signal <n0081> created at line 110
    Found 10-bit comparator lessequal for signal <n0084> created at line 110
    Found 10-bit comparator lessequal for signal <n0097> created at line 114
    Found 10-bit comparator lessequal for signal <n0100> created at line 114
    Summary:
	inferred   3 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred  20 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <VGA_ctrl> synthesized.

Synthesizing Unit <div_32u_7u>.
    Related source file is "".
    Found 39-bit adder for signal <n2437> created at line 0.
    Found 39-bit adder for signal <GND_18_o_b[6]_add_1_OUT> created at line 0.
    Found 38-bit adder for signal <n2441> created at line 0.
    Found 38-bit adder for signal <GND_18_o_b[6]_add_3_OUT> created at line 0.
    Found 37-bit adder for signal <n2445> created at line 0.
    Found 37-bit adder for signal <GND_18_o_b[6]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <n2449> created at line 0.
    Found 36-bit adder for signal <GND_18_o_b[6]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <n2453> created at line 0.
    Found 35-bit adder for signal <GND_18_o_b[6]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <n2457> created at line 0.
    Found 34-bit adder for signal <GND_18_o_b[6]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <n2461> created at line 0.
    Found 33-bit adder for signal <GND_18_o_b[6]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2465> created at line 0.
    Found 32-bit adder for signal <a[31]_b[6]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2469> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2473> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2477> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2481> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2485> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2489> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2493> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2497> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2501> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2505> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2509> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2513> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2517> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2521> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2525> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2529> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2533> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2537> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2541> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2545> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2549> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2553> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2557> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2561> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_18_o_add_63_OUT[31:0]> created at line 0.
    Found 39-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_7u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 32x7-bit multiplier                                   : 3
# Adders/Subtractors                                   : 139
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 32-bit adder                                          : 102
 32-bit subtractor                                     : 2
 33-bit adder                                          : 4
 34-bit adder                                          : 4
 35-bit adder                                          : 4
 36-bit adder                                          : 4
 37-bit adder                                          : 4
 38-bit adder                                          : 4
 39-bit adder                                          : 4
 4-bit adder                                           : 1
# Registers                                            : 15
 1-bit register                                        : 8
 10-bit register                                       : 3
 11-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 86
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 18
 32-bit comparator lessequal                           : 52
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
# Multiplexers                                         : 1914
 1-bit 2-to-1 multiplexer                              : 1879
 11-bit 2-to-1 multiplexer                             : 13
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <code/SAnti_jitter.ngc>.
Reading core <code/SEnter_2_32.ngc>.
Reading core <code/SSeg7_Dev.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <code/Counter_x.ngc>.
Reading core <code/Multi_8CH32.ngc>.
Reading core <code/SPIO.ngc>.
Reading core <code/M_datapath.ngc>.
Reading core <code/ctrl.ngc>.
Reading core <ipcore_dir/item2.ngc>.
Reading core <ipcore_dir/item4.ngc>.
Reading core <ipcore_dir/bg.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <Counter_x> for timing and area information for instance <U10>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <M_datapath> for timing and area information for instance <U1_2>.
Loading core <ctrl> for timing and area information for instance <U11>.
Loading core <item2> for timing and area information for instance <m2>.
Loading core <item4> for timing and area information for instance <m4>.
Loading core <bg> for timing and area information for instance <mbg>.

Synthesizing (advanced) Unit <PS2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <PS2> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_ctrl>.
The following registers are absorbed into counter <cnt_x>: 1 register on signal <cnt_x>.
The following registers are absorbed into counter <cnt_y>: 1 register on signal <cnt_y>.
Unit <VGA_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 32x7-bit multiplier                                   : 3
# Adders/Subtractors                                   : 71
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 13-bit adder                                          : 1
 13-bit subtractor                                     : 1
 32-bit adder carry in                                 : 64
 32-bit subtractor                                     : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 86
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 18
 32-bit comparator lessequal                           : 52
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
# Multiplexers                                         : 1912
 1-bit 2-to-1 multiplexer                              : 1878
 11-bit 2-to-1 multiplexer                             : 13
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n01711> of sequential type is unconnected in block <VGA_ctrl>.
WARNING:Xst:2677 - Node <Mmult_n01771> of sequential type is unconnected in block <VGA_ctrl>.
WARNING:Xst:1710 - FF/Latch <addrb_6> (without init value) has a constant value of 1 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addrb_7> (without init value) has a constant value of 0 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addrb_8> (without init value) has a constant value of 0 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addrb_9> (without init value) has a constant value of 1 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addrb_10> (without init value) has a constant value of 0 in block <VGA_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n01751> of sequential type is unconnected in block <VGA_ctrl>.

Optimizing unit <Top> ...

Optimizing unit <PS2> ...

Optimizing unit <MIO_BUS> ...

Optimizing unit <VGA_ctrl> ...
WARNING:Xst:2677 - Node <ps2/key_done> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <IR/Q_20> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_20_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_21> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_21_1> <IR/Q_21_2> <IR/Q_21_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_16> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_16_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_22> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_22_1> <IR/Q_22_2> <IR/Q_22_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_17> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_17_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_25> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_25_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_20> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_20_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_21> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_21_1> <IR/Q_21_2> <IR/Q_21_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_16> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_16_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_22> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_22_1> <IR/Q_22_2> <IR/Q_22_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_17> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_17_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_25> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_25_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 87
 Flip-Flops                                            : 87

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7412
#      AND2                        : 11
#      AND3                        : 88
#      AND4                        : 72
#      GND                         : 8
#      INV                         : 94
#      LUT1                        : 117
#      LUT2                        : 121
#      LUT3                        : 1641
#      LUT4                        : 414
#      LUT5                        : 1152
#      LUT6                        : 1501
#      MUXCY                       : 1047
#      MUXF7                       : 58
#      OR2                         : 57
#      OR3                         : 24
#      OR4                         : 32
#      VCC                         : 9
#      XOR2                        : 1
#      XORCY                       : 965
# FlipFlops/Latches                : 1702
#      FD                          : 254
#      FDC                         : 112
#      FDCE                        : 1086
#      FDCE_1                      : 15
#      FDE                         : 154
#      FDE_1                       : 14
#      FDP                         : 6
#      FDPE                        : 1
#      FDPE_1                      : 3
#      FDR                         : 12
#      FDRE                        : 42
#      FDSE                        : 3
# RAMS                             : 9
#      RAMB18E1                    : 1
#      RAMB36E1                    : 8
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 54
#      IBUF                        : 23
#      OBUF                        : 31
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1702  out of  202800     0%  
 Number of Slice LUTs:                 5040  out of  101400     4%  
    Number used as Logic:              5040  out of  101400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6271
   Number with an unused Flip Flop:    4569  out of   6271    72%  
   Number with an unused LUT:          1231  out of   6271    19%  
   Number of fully used LUT-FF pairs:   471  out of   6271     7%  
   Number of unique control sets:        42

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of    400    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of    325     2%  
    Number using Block RAM only:          9
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  
 Number of DSP48E1s:                      3  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk_100mhz                         | BUFGP                       | 292   |
U8/clkdiv_1                        | BUFG                        | 33    |
U9/clk1                            | BUFG                        | 41    |
M4/push(M4/push1:O)                | NONE(*)(M4/state_0)         | 3     |
IO_clk(IO_clk1:O)                  | BUFG(*)(U10/counter0_Lock_0)| 141   |
U8/clkdiv_8                        | BUFG                        | 35    |
Clk_CPU(U8/Mmux_Clk_CPU11:O)       | BUFG(*)(U1/U1_2/PC/Q_31)    | 1166  |
-----------------------------------+-----------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                              | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
U11/m2/N1(U11/m2/XST_GND:G)        | NONE(U11/m2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 6     |
U11/m4/N1(U11/m4/XST_GND:G)        | NONE(U11/m4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 6     |
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 4     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.900ns (Maximum Frequency: 101.015MHz)
   Minimum input arrival time before clock: 2.542ns
   Maximum output required time after clock: 6.020ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 6.694ns (frequency: 149.388MHz)
  Total number of paths / destination ports: 12454 / 413
-------------------------------------------------------------------------
Delay:               6.694ns (Levels of Logic = 12)
  Source:            ps2/data_9 (FF)
  Destination:       U6/M2/buffer_43 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: ps2/data_9 to U6/M2/buffer_43
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.282   0.725  ps2/data_9 (ps2/data_9)
     LUT5:I0->O            1   0.053   0.635  U4/Mmux_Cpu_data4bus322 (U4/Mmux_Cpu_data4bus321)
     LUT4:I0->O            3   0.053   0.649  U4/Mmux_Cpu_data4bus323 (Data_in<9>)
     begin scope: 'U5:data6<9>'
     LUT6:I2->O            1   0.053   0.000  MUX1_DispData/Mmux_o_331 (MUX1_DispData/Mmux_o_331)
     MUXF7:I1->O          13   0.217   0.479  MUX1_DispData/Mmux_o_2_f7_30 (Disp_num<9>)
     end scope: 'U5:Disp_num<9>'
     begin scope: 'U6:Hexs<9>'
     INV:I->O              8   0.067   0.771  SM1/HTS5/MSEG/XLXI_3 (SM1/HTS5/MSEG/XLXN_62)
     AND3:I1->O            1   0.053   0.739  SM1/HTS5/MSEG/XLXI_35 (SM1/HTS5/MSEG/XLXN_172)
     OR3:I0->O             1   0.053   0.725  SM1/HTS5/MSEG/XLXI_36 (SM1/HTS5/MSEG/XLXN_212)
     OR2:I1->O             1   0.053   0.485  SM1/HTS5/MSEG/XLXI_51 (XLXN_390<43>)
     LUT6:I4->O            1   0.053   0.485  M2/mux10111 (M2/state[1]_GND_3_o_wide_mux_15_OUT<43>)
     LUT3:I1->O            1   0.053   0.000  M2/buffer_43_rstpot (M2/buffer_43_rstpot)
     FD:D                      0.011          M2/buffer_43
    ----------------------------------------
    Total                      6.694ns (1.001ns logic, 5.693ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_1'
  Clock period: 5.542ns (frequency: 180.440MHz)
  Total number of paths / destination ports: 6395 / 68
-------------------------------------------------------------------------
Delay:               5.542ns (Levels of Logic = 7)
  Source:            U11/cnt_y_3 (FF)
  Destination:       U11/addrb_2 (FF)
  Source Clock:      U8/clkdiv_1 rising
  Destination Clock: U8/clkdiv_1 rising

  Data Path: U11/cnt_y_3 to U11/addrb_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.282   0.861  U11/cnt_y_3 (U11/cnt_y_3)
     LUT6:I1->O            9   0.053   0.778  U11/Msub_y_ptr_xor<5>11 (U11/y_ptr<5>)
     LUT6:I1->O            1   0.053   0.485  U11/GND_17_o_y_ptr[9]_LessThan_36_o1_SW1 (N45)
     LUT5:I3->O            8   0.053   0.531  U11/GND_17_o_y_ptr[9]_LessThan_36_o1 (U11/GND_17_o_y_ptr[9]_LessThan_36_o)
     LUT3:I1->O            3   0.053   0.753  U11/GND_17_o_y_ptr[9]_AND_2083_o1 (U11/GND_17_o_y_ptr[9]_AND_2083_o)
     LUT6:I0->O            2   0.053   0.731  U11/Mmux_addrb[10]_GND_17_o_mux_176_OUT321 (U11/Mmux_addrb[10]_GND_17_o_mux_176_OUT32)
     LUT5:I0->O            1   0.053   0.739  U11/Mmux_addrb[10]_GND_17_o_mux_176_OUT33_SW0 (N31)
     LUT6:I0->O            1   0.053   0.000  U11/Mmux_addrb[10]_GND_17_o_mux_176_OUT33 (U11/addrb[10]_GND_17_o_mux_176_OUT<2>)
     FDSE:D                    0.011          U11/addrb_2
    ----------------------------------------
    Total                      5.542ns (0.664ns logic, 4.878ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.576ns (frequency: 388.199MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.576ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.739  counter_8 (counter<8>)
     LUT5:I0->O            1   0.053   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.015   0.445  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.067   0.439  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.200          Key_x_0
    ----------------------------------------
    Total                      2.576ns (0.953ns logic, 1.623ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.277ns (frequency: 783.085MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.277ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.282   0.518  state_0 (state<0>)
     INV:I->O              1   0.067   0.399  Result<0>1_INV_0 (Result<0>)
     FDE:D                     0.011          state_0
    ----------------------------------------
    Total                      1.277ns (0.360ns logic, 0.917ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IO_clk'
  Clock period: 3.419ns (frequency: 292.478MHz)
  Total number of paths / destination ports: 351 / 80
-------------------------------------------------------------------------
Delay:               1.710ns (Levels of Logic = 2)
  Source:            U7/counter_set_1 (FF)
  Destination:       U10/counter0_Lock_0 (FF)
  Source Clock:      IO_clk falling
  Destination Clock: IO_clk rising

  Data Path: U7/counter_set_1 to U10/counter0_Lock_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.289   0.616  counter_set_1 (counter_set<1>)
     end scope: 'U7:counter_set<1>'
     begin scope: 'U10:counter_ch<1>'
     LUT3:I0->O           32   0.053   0.552  _n0094<1>11 (_n0094<1>1)
     FDCE:CE                   0.200          counter0_Lock_0
    ----------------------------------------
    Total                      1.710ns (0.542ns logic, 1.168ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_8'
  Clock period: 2.315ns (frequency: 431.966MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               2.315ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_8 rising
  Destination Clock: U8/clkdiv_8 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.282   0.427  counter0_0 (counter_out<0>)
     LUT1:I0->O            1   0.053   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>_rt (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.291   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<1> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<2> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<3> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<4> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<5> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<6> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<7> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<8> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<9> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<10> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<11> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<12> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<13> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<14> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<15> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<16> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<17> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<18> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<19> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<20> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<21> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<22> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<23> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<24> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<25> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<26> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<27> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<28> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<29> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<30> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.015   0.000  Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<31> (Msub_counter0[32]_GND_1_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.320   0.413  Msub_counter0[32]_GND_1_o_sub_26_OUT_xor<32> (counter0[32]_GND_1_o_sub_26_OUT<32>)
     LUT6:I5->O            1   0.053   0.000  Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT261 (counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                     0.011          counter0_32
    ----------------------------------------
    Total                      2.315ns (1.475ns logic, 0.840ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 9.900ns (frequency: 101.015MHz)
  Total number of paths / destination ports: 3713340 / 2233
-------------------------------------------------------------------------
Delay:               9.900ns (Levels of Logic = 41)
  Source:            U1/U1_2/U2/register_31_224 (FF)
  Destination:       U1/U1_2/PC/Q_31 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U1/U1_2/U2/register_31_224 to U1/U1_2/PC/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.282   0.753  U2/register_31_224 (U2/register_31<224>)
     LUT6:I0->O            1   0.053   0.635  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81)
     LUT6:I2->O            1   0.053   0.485  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3)
     LUT6:I4->O            4   0.053   0.505  MUX4/Mmux_o11 (XLXN_746<0>)
     LUT3:I1->O            1   0.053   0.000  U1/ADC_32/Madd_S_Madd_lut<0> (U1/ADC_32/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  U1/ADC_32/Madd_S_Madd_cy<0> (U1/ADC_32/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<1> (U1/ADC_32/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<2> (U1/ADC_32/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<3> (U1/ADC_32/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<4> (U1/ADC_32/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<5> (U1/ADC_32/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<6> (U1/ADC_32/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<7> (U1/ADC_32/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<8> (U1/ADC_32/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<9> (U1/ADC_32/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<10> (U1/ADC_32/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<11> (U1/ADC_32/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<12> (U1/ADC_32/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<13> (U1/ADC_32/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<14> (U1/ADC_32/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<15> (U1/ADC_32/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<16> (U1/ADC_32/Madd_S_Madd_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<17> (U1/ADC_32/Madd_S_Madd_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<18> (U1/ADC_32/Madd_S_Madd_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<19> (U1/ADC_32/Madd_S_Madd_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<20> (U1/ADC_32/Madd_S_Madd_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<21> (U1/ADC_32/Madd_S_Madd_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<22> (U1/ADC_32/Madd_S_Madd_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<23> (U1/ADC_32/Madd_S_Madd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<24> (U1/ADC_32/Madd_S_Madd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<25> (U1/ADC_32/Madd_S_Madd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<26> (U1/ADC_32/Madd_S_Madd_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<27> (U1/ADC_32/Madd_S_Madd_cy<27>)
     XORCY:CI->O           2   0.320   0.641  U1/ADC_32/Madd_S_Madd_xor<28> (U1/S<28>)
     LUT6:I2->O            1   0.053   0.413  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>4 (U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>3)
     LUT6:I5->O            1   0.053   0.413  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>2_SW0_SW0_SW0 (N70)
     LUT6:I5->O            1   0.053   0.739  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>8 (zero)
     XOR2:I0->O            1   0.053   0.399  XLXI_4 (XLXN_911)
     INV:I->O              1   0.067   0.739  XLXI_7 (XLXN_887)
     AND2:I0->O            1   0.053   0.739  XLXI_5 (XLXN_905)
     OR2:I0->O             1   0.053   0.739  XLXI_11 (XLXN_910)
     AND2:I0->O           32   0.053   0.552  XLXI_6 (XLXN_929)
     FDCE:CE                   0.200          PC/Q_0
    ----------------------------------------
    Total                      9.900ns (2.148ns logic, 7.752ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1204 / 109
-------------------------------------------------------------------------
Offset:              2.498ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.753  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.053   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.015   0.554  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.067   0.505  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.200          SW_OK_0
    ----------------------------------------
    Total                      2.498ns (0.686ns logic, 1.812ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.668  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.053   0.811  out1 (n0016)
     LUT6:I0->O            3   0.053   0.427  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.053   0.413  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.053   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                     0.011          Key_x_4
    ----------------------------------------
    Total                      2.542ns (0.223ns logic, 2.319ns route)
                                       (8.8% logic, 91.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.779ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.282   0.497  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.779ns (0.282ns logic, 0.497ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_1'
  Total number of paths / destination ports: 5038 / 14
-------------------------------------------------------------------------
Offset:              6.020ns (Levels of Logic = 8)
  Source:            U11/cnt_y_3 (FF)
  Destination:       Red<3> (PAD)
  Source Clock:      U8/clkdiv_1 rising

  Data Path: U11/cnt_y_3 to Red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.282   0.861  U11/cnt_y_3 (U11/cnt_y_3)
     LUT6:I1->O            9   0.053   0.778  U11/Msub_y_ptr_xor<5>11 (U11/y_ptr<5>)
     LUT6:I1->O            1   0.053   0.485  U11/GND_17_o_y_ptr[9]_LessThan_36_o1_SW1 (N45)
     LUT5:I3->O            8   0.053   0.681  U11/GND_17_o_y_ptr[9]_LessThan_36_o1 (U11/GND_17_o_y_ptr[9]_LessThan_36_o)
     LUT4:I0->O            1   0.053   0.725  U11/isin2 (U11/isin1)
     LUT6:I1->O           14   0.053   0.687  U11/isin3 (cisin)
     LUT4:I1->O            4   0.053   0.745  U11/Mmux_red131 (U11/Mmux_red13)
     LUT5:I0->O            2   0.053   0.405  U11/Mmux_red41 (Red_3_OBUF)
     OBUF:I->O                 0.000          Red_3_OBUF (Red<3>)
    ----------------------------------------
    Total                      6.020ns (0.653ns logic, 5.367ns route)
                                       (10.8% logic, 89.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.740ns (Levels of Logic = 2)
  Source:            U6/M2/s_clk (FF)
  Destination:       seg_clk (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U6/M2/s_clk to seg_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.282   0.458  M2/s_clk (seg_clk)
     end scope: 'U6:seg_clk'
     OBUF:I->O                 0.000          seg_clk_OBUF (seg_clk)
    ----------------------------------------
    Total                      0.740ns (0.282ns logic, 0.458ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IO_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.701ns (Levels of Logic = 2)
  Source:            U7/P2S_led/s_clk (FF)
  Destination:       led_clk (PAD)
  Source Clock:      IO_clk rising

  Data Path: U7/P2S_led/s_clk to led_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.419  P2S_led/s_clk (led_clk)
     end scope: 'U7:led_clk'
     OBUF:I->O                 0.000          led_clk_OBUF (led_clk)
    ----------------------------------------
    Total                      0.701ns (0.282ns logic, 0.419ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    9.900|         |         |         |
U8/clkdiv_8    |    2.149|         |         |         |
U9/clk1        |    1.927|         |         |         |
clk_100mhz     |    1.759|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IO_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    4.206|         |    4.076|         |
IO_clk         |    2.243|    1.710|         |         |
U8/clkdiv_8    |    1.478|         |         |         |
clk_100mhz     |    2.058|         |    1.791|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.277|         |         |         |
U9/clk1        |    1.008|         |         |         |
clk_100mhz     |    1.603|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/clkdiv_1    |    5.542|         |         |         |
clk_100mhz     |    1.890|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IO_clk         |    2.291|         |         |         |
U8/clkdiv_8    |    2.315|         |         |         |
clk_100mhz     |    1.948|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.576|         |         |         |
clk_100mhz     |    1.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    9.143|         |         |         |
IO_clk         |    4.995|         |         |         |
M4/push        |    2.339|         |         |         |
U8/clkdiv_1    |   10.337|         |         |         |
U8/clkdiv_8    |    7.084|         |         |         |
U9/clk1        |    6.862|         |         |         |
clk_100mhz     |    6.694|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.15 secs
 
--> 

Total memory usage is 4696044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :   25 (   0 filtered)

