<div id="pf41" class="pf w0 h0" data-page-no="41"><div class="pc pc41 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg41.png"/><div class="t m0 x5f h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-20.<span class="_ _1a"> </span>DMA request sources - MUX 0 (continued)</div><div class="t m0 xb9 h10 y22f ff1 fs4 fc0 sc0 ls0">Source</div><div class="t m0 xb9 h10 y30f ff1 fs4 fc0 sc0 ls0">number</div><div class="t m0 x9e h10 y22f ff1 fs4 fc0 sc0 ls0 ws0">Source module<span class="_ _65"> </span>Source description<span class="_ _ab"> </span>Async DMA</div><div class="t m0 x75 h10 y30f ff1 fs4 fc0 sc0 ls0">capable</div><div class="t m0 x1 h7 y231 ff2 fs4 fc0 sc0 ls0 ws1c7">8 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x1 h7 y47a ff2 fs4 fc0 sc0 ls0 ws1c7">9 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y47b ff2 fs4 fc0 sc0 ls0 ws1c8">10 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y47c ff2 fs4 fc0 sc0 ls0 ws1c8">11 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y47d ff2 fs4 fc0 sc0 ls0 ws1c8">12 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y1e0 ff2 fs4 fc0 sc0 ls0 ws1c8">13 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y47e ff2 fs4 fc0 sc0 ls0 ws1c8">14 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y47f ff2 fs4 fc0 sc0 ls0 ws1c8">15 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y266 ff2 fs4 fc0 sc0 ls0 ws1c9">16 SPI0<span class="_ _cc"> </span>Receive</div><div class="t m0 x3a h7 y480 ff2 fs4 fc0 sc0 ls0 ws1c9">17 SPI0<span class="_ _cd"> </span>Transmit</div><div class="t m0 x3a h7 y1b4 ff2 fs4 fc0 sc0 ls0 ws1c9">18 SPI1<span class="_ _cc"> </span>Receive</div><div class="t m0 x3a h7 y481 ff2 fs4 fc0 sc0 ls0 ws1c9">19 SPI1<span class="_ _cd"> </span>Transmit</div><div class="t m0 x3a h7 y482 ff2 fs4 fc0 sc0 ls0 ws1c8">20 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y483 ff2 fs4 fc0 sc0 ls0 ws1c8">21 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h17 y484 ff2 fs4 fc0 sc0 ls0 ws1ca">22 I<span class="fs9 ws1a4 v4">2</span><span class="ws1cb">C0 —</span></div><div class="t m0 x3a h17 y2c4 ff2 fs4 fc0 sc0 ls0 ws1ca">23 I<span class="fs9 ws1a4 v4">2</span><span class="ws1cb">C1 —</span></div><div class="t m0 x3a h7 y2c5 ff2 fs4 fc0 sc0 ls0 ws0">24<span class="_ _ce"> </span>TPM0<span class="_ _cf"> </span>Channel 0<span class="_ _d0"> </span>Yes</div><div class="t m0 x3a h7 y485 ff2 fs4 fc0 sc0 ls0 ws0">25<span class="_ _ce"> </span>TPM0<span class="_ _cf"> </span>Channel 1<span class="_ _d0"> </span>Yes</div><div class="t m0 x3a h7 y486 ff2 fs4 fc0 sc0 ls0 ws0">26<span class="_ _ce"> </span>TPM0<span class="_ _cf"> </span>Channel 2<span class="_ _d0"> </span>Yes</div><div class="t m0 x3a h7 y487 ff2 fs4 fc0 sc0 ls0 ws0">27<span class="_ _ce"> </span>TPM0<span class="_ _cf"> </span>Channel 3<span class="_ _d0"> </span>Yes</div><div class="t m0 x3a h7 y488 ff2 fs4 fc0 sc0 ls0 ws0">28<span class="_ _ce"> </span>TPM0<span class="_ _cf"> </span>Channel 4<span class="_ _d0"> </span>Yes</div><div class="t m0 x3a h7 y489 ff2 fs4 fc0 sc0 ls0 ws0">29<span class="_ _ce"> </span>TPM0<span class="_ _cf"> </span>Channel 5<span class="_ _d0"> </span>Yes</div><div class="t m0 x3a h7 y48a ff2 fs4 fc0 sc0 ls0 ws1c8">30 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y48b ff2 fs4 fc0 sc0 ls0 ws1c8">31 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y48c ff2 fs4 fc0 sc0 ls0 ws0">32<span class="_ _ce"> </span>TPM1<span class="_ _cf"> </span>Channel 0<span class="_ _d0"> </span>Yes</div><div class="t m0 x3a h7 y48d ff2 fs4 fc0 sc0 ls0 ws0">33<span class="_ _ce"> </span>TPM1<span class="_ _cf"> </span>Channel 1<span class="_ _d0"> </span>Yes</div><div class="t m0 x3a h7 y48e ff2 fs4 fc0 sc0 ls0 ws0">34<span class="_ _ce"> </span>TPM2<span class="_ _cf"> </span>Channel 0<span class="_ _d0"> </span>Yes</div><div class="t m0 x3a h7 y48f ff2 fs4 fc0 sc0 ls0 ws0">35<span class="_ _ce"> </span>TPM2<span class="_ _cf"> </span>Channel 1<span class="_ _d0"> </span>Yes</div><div class="t m0 x3a h7 y490 ff2 fs4 fc0 sc0 ls0 ws1c8">36 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y257 ff2 fs4 fc0 sc0 ls0 ws1c8">37 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y258 ff2 fs4 fc0 sc0 ls0 ws1c8">38 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y491 ff2 fs4 fc0 sc0 ls0 ws1c8">39 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y492 ff2 fs4 fc0 sc0 ls0 ws1cc">40 ADC0<span class="_ _b1"> </span>—<span class="_ _66"> </span>Yes</div><div class="t m0 x3a h7 y493 ff2 fs4 fc0 sc0 ls0 ws1c8">41 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y494 ff2 fs4 fc0 sc0 ls0 ws1cd">42 CMP0<span class="_ _d1"> </span>—<span class="_ _66"> </span>Yes</div><div class="t m0 x3a h7 y2b0 ff2 fs4 fc0 sc0 ls0 ws1c8">43 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y2b1 ff2 fs4 fc0 sc0 ls0 ws1c8">44 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x3a h7 y495 ff2 fs4 fc0 sc0 ls0 ws1cc">45 DAC0<span class="_ _b1"> </span>—</div><div class="t m0 x3a h7 y496 ff2 fs4 fc0 sc0 ls0 ws1c8">46 Reserved<span class="_ _cb"> </span>—</div><div class="t m0 x1b h7 y497 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x79 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>65</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
