%TF.GenerationSoftware,KiCad,Pcbnew,(6.0.0)*%
%TF.CreationDate,2022-08-04T21:46:00+02:00*%
%TF.ProjectId,TINY-FPGA-BOARD,54494e59-2d46-4504-9741-2d424f415244,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.0)) date 2022-08-04 21:46:00*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10O,2.000000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,2.100000X1.050000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.225000X0.250000X-0.225000X0.250000X0.225000X-0.250000X0.225000X-0.250000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.225000X-0.225000X-0.250000X0.225000X-0.250000X0.225000X0.250000X-0.225000X0.250000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD18C,0.400000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD19C,0.127000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J1,G1,GND*%
%TO.N,GND*%
X71635000Y-99017500D03*
%TO.P,J1,G2,GND*%
X71635000Y-107657500D03*
D11*
%TO.P,J1,G3,GND*%
X75815000Y-99017500D03*
%TO.P,J1,G4,GND*%
X75815000Y-107657500D03*
%TD*%
D12*
%TO.P,J3,1,Pin_1*%
%TO.N,+3V3*%
X138725000Y-80075000D03*
D13*
%TO.P,J3,2,Pin_2*%
X141265000Y-80075000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/FPGA IOs  BANKS/IO168*%
X138725000Y-82615000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,/FPGA IOs  BANKS/IO170*%
X141265000Y-82615000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,/FPGA IOs  BANKS/IO161*%
X138725000Y-85155000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,/FPGA IOs  BANKS/IO154*%
X141265000Y-85155000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,/FPGA IOs  BANKS/IO160*%
X138725000Y-87695000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,/FPGA IOs  BANKS/IO141*%
X141265000Y-87695000D03*
%TO.P,J3,9,Pin_9*%
%TO.N,/FPGA IOs  BANKS/IO152*%
X138725000Y-90235000D03*
%TO.P,J3,10,Pin_10*%
%TO.N,/FPGA IOs  BANKS/IO136*%
X141265000Y-90235000D03*
%TO.P,J3,11,Pin_11*%
%TO.N,/FPGA IOs  BANKS/IO148*%
X138725000Y-92775000D03*
%TO.P,J3,12,Pin_12*%
%TO.N,/FPGA IOs  BANKS/IO120*%
X141265000Y-92775000D03*
%TO.P,J3,13,Pin_13*%
%TO.N,/FPGA IOs  BANKS/IO140*%
X138725000Y-95315000D03*
%TO.P,J3,14,Pin_14*%
%TO.N,/FPGA IOs  BANKS/IO116*%
X141265000Y-95315000D03*
%TO.P,J3,15,Pin_15*%
%TO.N,/FPGA IOs  BANKS/IO119*%
X138725000Y-97855000D03*
%TO.P,J3,16,Pin_16*%
%TO.N,/FPGA IOs  BANKS/IO128*%
X141265000Y-97855000D03*
%TO.P,J3,17,Pin_17*%
%TO.N,/FPGA IOs  BANKS/IO114*%
X138725000Y-100395000D03*
%TO.P,J3,18,Pin_18*%
%TO.N,/FPGA IOs  BANKS/IO104*%
X141265000Y-100395000D03*
%TO.P,J3,19,Pin_19*%
%TO.N,GND*%
X138725000Y-102935000D03*
%TO.P,J3,20,Pin_20*%
X141265000Y-102935000D03*
%TD*%
D12*
%TO.P,J4,1,Pin_1*%
%TO.N,+3V3*%
X94575000Y-74775000D03*
D13*
%TO.P,J4,2,Pin_2*%
X94575000Y-72235000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/FPGA IOs  BANKS/IO225*%
X97115000Y-74775000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/FPGA IOs  BANKS/IO221*%
X97115000Y-72235000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/FPGA IOs  BANKS/IO222*%
X99655000Y-74775000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/FPGA IOs  BANKS/IO219*%
X99655000Y-72235000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,/FPGA IOs  BANKS/IO223*%
X102195000Y-74775000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,/FPGA IOs  BANKS/IO208*%
X102195000Y-72235000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,/FPGA IOs  BANKS/IO211*%
X104735000Y-74775000D03*
%TO.P,J4,10,Pin_10*%
%TO.N,/FPGA IOs  BANKS/IO198*%
X104735000Y-72235000D03*
%TO.P,J4,11,Pin_11*%
%TO.N,/FPGA IOs  BANKS/IO207*%
X107275000Y-74775000D03*
%TO.P,J4,12,Pin_12*%
%TO.N,/FPGA IOs  BANKS/IO197*%
X107275000Y-72235000D03*
%TO.P,J4,13,Pin_13*%
%TO.N,/FPGA IOs  BANKS/IO206*%
X109815000Y-74775000D03*
%TO.P,J4,14,Pin_14*%
%TO.N,/FPGA IOs  BANKS/IO177*%
X109815000Y-72235000D03*
%TO.P,J4,15,Pin_15*%
%TO.N,/FPGA IOs  BANKS/IO192*%
X112355000Y-74775000D03*
%TO.P,J4,16,Pin_16*%
%TO.N,/FPGA IOs  BANKS/IO174*%
X112355000Y-72235000D03*
%TO.P,J4,17,Pin_17*%
%TO.N,/FPGA IOs  BANKS/IO190*%
X114895000Y-74775000D03*
%TO.P,J4,18,Pin_18*%
%TO.N,/FPGA IOs  BANKS/IO178*%
X114895000Y-72235000D03*
%TO.P,J4,19,Pin_19*%
%TO.N,GND*%
X117435000Y-74775000D03*
%TO.P,J4,20,Pin_20*%
X117435000Y-72235000D03*
%TD*%
D12*
%TO.P,J5,1,Pin_1*%
%TO.N,+3V3*%
X94575000Y-110775000D03*
D13*
%TO.P,J5,2,Pin_2*%
X94575000Y-108235000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/FPGA IOs  BANKS/IO56*%
X97115000Y-110775000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,unconnected-(J5-Pad4)*%
X97115000Y-108235000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/FPGA IOs  BANKS/IO61*%
X99655000Y-110775000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,unconnected-(J5-Pad6)*%
X99655000Y-108235000D03*
%TO.P,J5,7,Pin_7*%
%TO.N,/FPGA IOs  BANKS/IO71*%
X102195000Y-110775000D03*
%TO.P,J5,8,Pin_8*%
%TO.N,unconnected-(J5-Pad8)*%
X102195000Y-108235000D03*
%TO.P,J5,9,Pin_9*%
%TO.N,/FPGA IOs  BANKS/IO72*%
X104735000Y-110775000D03*
%TO.P,J5,10,Pin_10*%
%TO.N,/FPGA IOs  BANKS/IO63*%
X104735000Y-108235000D03*
%TO.P,J5,11,Pin_11*%
%TO.N,/FPGA IOs  BANKS/IO181*%
X107275000Y-110775000D03*
%TO.P,J5,12,Pin_12*%
%TO.N,/FPGA IOs  BANKS/IO73*%
X107275000Y-108235000D03*
%TO.P,J5,13,Pin_13*%
%TO.N,/FPGA IOs  BANKS/IO94*%
X109815000Y-110775000D03*
%TO.P,J5,14,Pin_14*%
%TO.N,/FPGA IOs  BANKS/IO79*%
X109815000Y-108235000D03*
%TO.P,J5,15,Pin_15*%
%TO.N,/FPGA IOs  BANKS/IO103*%
X112355000Y-110775000D03*
%TO.P,J5,16,Pin_16*%
%TO.N,/FPGA IOs  BANKS/IO82*%
X112355000Y-108235000D03*
%TO.P,J5,17,Pin_17*%
%TO.N,/FPGA IOs  BANKS/IO115*%
X114895000Y-110775000D03*
%TO.P,J5,18,Pin_18*%
%TO.N,/FPGA IOs  BANKS/IO89*%
X114895000Y-108235000D03*
%TO.P,J5,19,Pin_19*%
%TO.N,GND*%
X117435000Y-110775000D03*
%TO.P,J5,20,Pin_20*%
X117435000Y-108235000D03*
%TD*%
D14*
%TO.P,C44,1*%
%TO.N,+3V3*%
X112875000Y-93100000D03*
%TO.P,C44,2*%
%TO.N,GND*%
X111325000Y-93100000D03*
%TD*%
D15*
%TO.P,C43,1*%
%TO.N,+3V3*%
X116100000Y-94025000D03*
%TO.P,C43,2*%
%TO.N,GND*%
X116100000Y-95575000D03*
%TD*%
D14*
%TO.P,C3,1*%
%TO.N,Net-(C3-Pad1)*%
X114075000Y-94800000D03*
%TO.P,C3,2*%
%TO.N,GND*%
X112525000Y-94800000D03*
%TD*%
%TO.P,C41,1*%
%TO.N,+3V3*%
X116375000Y-92400000D03*
%TO.P,C41,2*%
%TO.N,GND*%
X114825000Y-92400000D03*
%TD*%
%TO.P,C45,1*%
%TO.N,+3V3*%
X112675000Y-91550000D03*
%TO.P,C45,2*%
%TO.N,GND*%
X111125000Y-91550000D03*
%TD*%
D16*
%TO.P,C11,1*%
%TO.N,+3V3*%
X120450000Y-97075000D03*
%TO.P,C11,2*%
%TO.N,GND*%
X120450000Y-95525000D03*
%TD*%
D17*
%TO.P,C8,1*%
%TO.N,+1V2*%
X117625000Y-94000000D03*
%TO.P,C8,2*%
%TO.N,GND*%
X119175000Y-94000000D03*
%TD*%
D16*
%TO.P,C6,1*%
%TO.N,Net-(C3-Pad1)*%
X113550000Y-90025000D03*
%TO.P,C6,2*%
%TO.N,GND*%
X113550000Y-88475000D03*
%TD*%
%TO.P,C10,1*%
%TO.N,+1V2*%
X116750000Y-90025000D03*
%TO.P,C10,2*%
%TO.N,GND*%
X116750000Y-88475000D03*
%TD*%
%TO.P,C39,1*%
%TO.N,+3V3*%
X115150000Y-90025000D03*
%TO.P,C39,2*%
%TO.N,GND*%
X115150000Y-88475000D03*
%TD*%
%TO.P,C9,1*%
%TO.N,+2V5*%
X118350000Y-89600000D03*
%TO.P,C9,2*%
%TO.N,GND*%
X118350000Y-88050000D03*
%TD*%
D18*
%TO.N,/MOSI*%
X117140000Y-95200000D03*
%TO.N,/MISO*%
X115930000Y-104790000D03*
X116880000Y-97359228D03*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECS*%
X95695000Y-88680000D03*
X91624576Y-93191320D03*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECLK*%
X96085000Y-87475000D03*
X92150000Y-93225000D03*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_DATA*%
X96475000Y-84850000D03*
X92800000Y-93350000D03*
%TD*%
D19*
%TO.N,/MISO*%
X115150000Y-99089228D02*
X116880000Y-97359228D01*
X115620000Y-104790000D02*
X115150000Y-104320000D01*
X115930000Y-104790000D02*
X115620000Y-104790000D01*
X115150000Y-104320000D02*
X115150000Y-99089228D01*
%TO.N,/MOSI*%
X115600000Y-102240000D02*
X115530000Y-102310000D01*
X115600000Y-99200000D02*
X115600000Y-102240000D01*
X117270000Y-97530000D02*
X115600000Y-99200000D01*
X117270000Y-95726926D02*
X117270000Y-97530000D01*
X117140000Y-95200000D02*
X117140000Y-95596926D01*
X117140000Y-95596926D02*
X117270000Y-95726926D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECS*%
X95695000Y-89120896D02*
X95695000Y-88680000D01*
X91624576Y-93191320D02*
X95695000Y-89120896D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_EECLK*%
X96085000Y-89290000D02*
X96085000Y-87475000D01*
X92150000Y-93225000D02*
X96085000Y-89290000D01*
%TO.N,/USB\u002C SPI\u002C RS232 Interface/FT_DATA*%
X93462500Y-92762500D02*
X96475000Y-89750000D01*
X96475000Y-89750000D02*
X96475000Y-84850000D01*
X92800000Y-93350000D02*
X93387500Y-92762500D01*
X93387500Y-92762500D02*
X93462500Y-92762500D01*
%TD*%
M02*
