// Seed: 628904844
module module_0 (
    output tri id_0,
    output tri0 id_1
    , id_5,
    input wor id_2,
    output supply1 id_3
);
  wire [-1 : -1] id_6;
  wire id_7;
  assign id_1 = -1;
  assign module_1.id_5 = 0;
  wire id_8;
  logic [1 : -1] id_9 = "";
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri id_3,
    output wand id_4,
    input supply0 id_5,
    input uwire id_6,
    output supply1 id_7,
    output wand id_8,
    input uwire id_9,
    output tri1 id_10,
    input wor id_11,
    output logic id_12,
    output tri0 id_13,
    output tri0 id_14,
    output uwire id_15,
    input uwire id_16,
    input tri id_17,
    input tri0 id_18,
    output wire id_19,
    input tri id_20,
    input supply0 id_21
);
  always @(-1 or posedge 1'b0) id_12 <= id_20;
  nand primCall (id_19, id_18, id_11, id_1, id_17, id_21, id_16, id_9, id_6, id_5, id_20);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_19
  );
endmodule
