# Logic-Design
Digital logic implementation and verification through Verilog/SV

This repository is meant for logic design and verification, starting from the simplest of blocks such as a half adder.
