
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8u_pwr_0_033_mse_00_0000 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_033_mse_00_0000_gen.v)]  [[C](add8u_pwr_0_033_mse_00_0000.c)] |
| add8u_pwr_0_029_mse_00_2000 | 0.039 | 0.20 | 25.00 | 0.14 | 0.2 |   [[Verilog<sub>PDK45</sub>](add8u_pwr_0_029_mse_00_2000_pdk45.v)] [[C](add8u_pwr_0_029_mse_00_2000.c)] |
| add8u_pwr_0_028_mse_00_5000 | 0.098 | 0.20 | 50.00 | 0.27 | 0.5 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_028_mse_00_5000_gen.v)]  [[C](add8u_pwr_0_028_mse_00_5000.c)] |
| add8u_pwr_0_023_mse_02_0000 | 0.21 | 0.59 | 75.00 | 0.61 | 2.0 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_023_mse_02_0000_gen.v)]  [[C](add8u_pwr_0_023_mse_02_0000.c)] |
| add8u_pwr_0_019_mse_08_0000 | 0.45 | 1.37 | 87.50 | 1.23 | 8.0 |   [[Verilog<sub>PDK45</sub>](add8u_pwr_0_019_mse_08_0000_pdk45.v)] [[C](add8u_pwr_0_019_mse_08_0000.c)] |
| add8u_pwr_0_014_mse_27_0000 | 0.78 | 2.93 | 90.62 | 2.08 | 27 |   [[Verilog<sub>PDK45</sub>](add8u_pwr_0_014_mse_27_0000_pdk45.v)] [[C](add8u_pwr_0_014_mse_27_0000.c)] |
| add8u_pwr_0_012_mse_99_5000 | 1.64 | 4.30 | 96.88 | 4.57 | 100 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_012_mse_99_5000_gen.v)]  [[C](add8u_pwr_0_012_mse_99_5000.c)] |
| add8u_pwr_0_008_mse_322_0000 | 3.14 | 7.62 | 99.22 | 8.64 | 322 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_008_mse_322_0000_gen.v)]  [[C](add8u_pwr_0_008_mse_322_0000.c)] |
| add8u_pwr_0_005_mse_960_1000 | 4.92 | 17.97 | 98.77 | 14.58 | 960 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_005_mse_960_1000_gen.v)]  [[C](add8u_pwr_0_005_mse_960_1000.c)] |
| add8u_pwr_0_002_mse_3803_0000 | 9.88 | 30.47 | 99.45 | 24.87 | 3803 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_002_mse_3803_0000_gen.v)]  [[C](add8u_pwr_0_002_mse_3803_0000.c)] |
| add8u_pwr_0_000_mse_9126_0000 | 15.29 | 47.66 | 99.61 | 37.63 | 9126 |  [[Verilog<sub>generic</sub>](add8u_pwr_0_000_mse_9126_0000_gen.v)]  [[C](add8u_pwr_0_000_mse_9126_0000.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)
   - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)

             