Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: "D:\Software\Vivado_2018.3\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/todo_output_reg/TChk163_312 at time 354335 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
