// Seed: 1295839039
module module_0 (
    input  tri0 id_0,
    output wand id_1,
    input  wor  id_2
);
  module_2 modCall_1 (id_2);
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input supply0 id_2,
    output wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    input tri1 id_8
);
  assign id_3 = id_7;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input wire id_0
);
  bit id_2;
  ;
  parameter id_3 = 1;
  initial id_2 <= id_0 == id_2;
  always begin : LABEL_0
    id_2 = -1;
  end
  wire id_4;
endmodule
