// Seed: 3759553651
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    output supply1 id_4,
    input tri0 id_5,
    output uwire id_6
);
  `define pp_8 0
  wire id_9;
  supply0 id_10 = 1;
endmodule
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    output logic id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wire id_11,
    input wire id_12,
    input wor id_13,
    input wand module_1,
    output supply0 id_15
);
  always @(id_0 or negedge id_4) begin
    id_8 <= 1;
  end
  module_0(
      id_15, id_11, id_4, id_4, id_2, id_4, id_2
  );
endmodule
