Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 29 10:02:13 2022
| Host         : PcFraLenzi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert               9           
TIMING-18  Warning   Missing input or output delay              3           
TIMING-20  Warning   Non-clocked latch                          585         
ULMTCS-2   Warning   Control Sets use limits require reduction  1           
LATCH-1    Advisory  Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (585)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (594)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (585)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/data_counter_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_counter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/data_counter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_counter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/data_counter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (594)
--------------------------------------------------
 There are 594 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.233       -0.443                      3                54268        0.018        0.000                      0                54268        3.000        0.000                       0                 19103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clock                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0       -0.233       -0.443                      3                36052        0.018        0.000                      0                36052        4.020        0.000                       0                 19099  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0        2.040        0.000                      0                18216        0.546        0.000                      0                18216  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  
(none)                       clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.233ns,  Total Violation       -0.443ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 3.727ns (36.709%)  route 6.426ns (63.291%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.571    -0.941    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X50Y44         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.423 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[1]/Q
                         net (fo=39, routed)          1.082     0.660    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_13_0[1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.784 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___30_carry_i_33/O
                         net (fo=1, routed)           0.725     1.509    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___30_carry_i_33_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124     1.633 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___30_carry_i_18/O
                         net (fo=1, routed)           0.000     1.633    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___30_carry_i_18_n_0
    SLICE_X51Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     1.845 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___30_carry_i_11/O
                         net (fo=30, routed)          0.750     2.595    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___30_carry__1_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.299     2.894 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___30_carry_i_10/O
                         net (fo=2, routed)           0.647     3.541    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___30_carry_i_10_n_0
    SLICE_X53Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.665 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___30_carry_i_1__1/O
                         net (fo=1, routed)           0.350     4.014    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___30_carry_i_1__1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.399 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.399    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___30_carry_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.621 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___30_carry__0/O[0]
                         net (fo=3, routed)           0.604     5.225    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___30_carry__0_n_7
    SLICE_X57Y41         LUT3 (Prop_lut3_I1_O)        0.299     5.524 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_4/O
                         net (fo=1, routed)           0.496     6.020    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_4_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.570 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___85_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___85_carry__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___85_carry__1/O[3]
                         net (fo=10, routed)          0.783     7.668    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___85_carry__1_n_4
    SLICE_X55Y46         LUT5 (Prop_lut5_I2_O)        0.307     7.975 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-3]_i_3/O
                         net (fo=2, routed)           0.445     8.420    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-3]_i_3_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.544 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-3]_i_4/O
                         net (fo=1, routed)           0.544     9.088    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-3]_i_4_n_0
    SLICE_X55Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.212 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-3]_i_1/O
                         net (fo=1, routed)           0.000     9.212    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-3]_i_1_n_0
    SLICE_X55Y47         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.453     8.458    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X55Y47         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X55Y47         FDCE (Setup_fdce_C_D)        0.032     8.979    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.979    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.125ns  (logic 3.732ns (36.860%)  route 6.393ns (63.140%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.560    -0.952    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X57Y52         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[6]/Q
                         net (fo=25, routed)          1.332     0.836    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_13_0[6]
    SLICE_X60Y52         LUT6 (Prop_lut6_I0_O)        0.124     0.960 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_21/O
                         net (fo=1, routed)           0.000     0.960    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_21_n_0
    SLICE_X60Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     1.174 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_13/O
                         net (fo=1, routed)           0.000     1.174    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_13_n_0
    SLICE_X60Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     1.262 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_8/O
                         net (fo=32, routed)          0.829     2.092    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__1_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.319     2.411 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_9__3/O
                         net (fo=2, routed)           0.666     3.077    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_9__3_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.124     3.201 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_2__3/O
                         net (fo=2, routed)           0.499     3.701    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_2__3_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.825 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000     3.825    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_6__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.205 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.205    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.528 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__1/O[1]
                         net (fo=3, routed)           0.645     5.173    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__1_n_6
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.306     5.479 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_2__4/O
                         net (fo=1, routed)           0.519     5.998    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_2__4_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.402 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.717 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__1/O[3]
                         net (fo=10, routed)          0.875     7.592    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__1_n_4
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3__0/O
                         net (fo=4, routed)           0.472     8.372    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3__0_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.496 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_2__0/O
                         net (fo=1, routed)           0.553     9.049    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_2__0_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     9.173 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.173    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_1__0_n_0
    SLICE_X55Y51         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.443     8.447    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/clk
    SLICE_X55Y51         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/C
                         clock pessimism              0.562     9.009    
                         clock uncertainty           -0.074     8.935    
    SLICE_X55Y51         FDCE (Setup_fdce_C_D)        0.029     8.964    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.001ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg_rep[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.919ns  (logic 3.712ns (37.425%)  route 6.207ns (62.575%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.636    -0.876    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X58Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg_rep[8]/Q
                         net (fo=41, routed)          1.108     0.688    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/Q[8]
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.124     0.812 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/arg__0_carry_i_34/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/arg__0_carry_i_34_n_0
    SLICE_X59Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     1.024 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/arg__0_carry_i_18/O
                         net (fo=1, routed)           0.796     1.820    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/arg__0_carry_i_18_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I3_O)        0.299     2.119 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/arg__0_carry_i_9/O
                         net (fo=30, routed)          0.865     2.985    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_2
    SLICE_X60Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.109 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.511     3.620    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_3_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.744 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.744    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_7_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.384 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0/O[3]
                         net (fo=3, routed)           0.765     5.149    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0_n_4
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.306     5.455 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_4__0/O
                         net (fo=1, routed)           0.479     5.934    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_4__0_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.484 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___85_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___85_carry__0_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.807 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___85_carry__1/O[1]
                         net (fo=8, routed)           0.698     7.505    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___85_carry__1_n_6
    SLICE_X63Y46         LUT3 (Prop_lut3_I1_O)        0.306     7.811 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_2/O
                         net (fo=3, routed)           0.830     8.641    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.765 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[-3]_i_2/O
                         net (fo=1, routed)           0.154     8.919    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[-3]_i_2_n_0
    SLICE_X63Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.043 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[-3]_i_1/O
                         net (fo=1, routed)           0.000     9.043    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[-3]_i_1_n_0
    SLICE_X63Y46         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.519     8.524    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X63Y46         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]/C
                         clock pessimism              0.564     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X63Y46         FDCE (Setup_fdce_C_D)        0.029     9.042    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 3.787ns (38.253%)  route 6.113ns (61.747%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.571    -0.941    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X53Y44         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[3]/Q
                         net (fo=39, routed)          1.469     0.984    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_13_0[3]
    SLICE_X51Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_29/O
                         net (fo=1, routed)           0.000     1.108    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_29_n_0
    SLICE_X51Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     1.353 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_15/O
                         net (fo=1, routed)           0.646     1.999    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_15_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I5_O)        0.298     2.297 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_8/O
                         net (fo=34, routed)          0.730     3.027    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124     3.151 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.583     3.734    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.858 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     3.858    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__0_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.371 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.371    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.694 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__1/O[1]
                         net (fo=3, routed)           0.447     5.141    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__1_n_6
    SLICE_X51Y40         LUT3 (Prop_lut3_I2_O)        0.306     5.447 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_2__1/O
                         net (fo=1, routed)           0.613     6.060    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_2__1_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.464 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.464    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__0_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.779 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__1/O[3]
                         net (fo=10, routed)          0.866     7.645    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__1_n_4
    SLICE_X53Y44         LUT5 (Prop_lut5_I0_O)        0.307     7.952 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3/O
                         net (fo=4, routed)           0.347     8.299    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_2/O
                         net (fo=1, routed)           0.412     8.835    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_2_n_0
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.959 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_1/O
                         net (fo=1, routed)           0.000     8.959    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_1_n_0
    SLICE_X51Y45         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.452     8.457    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X51Y45         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X51Y45         FDCE (Setup_fdce_C_D)        0.029     8.989    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.927ns  (logic 2.994ns (30.160%)  route 6.933ns (69.840%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.637    -0.875    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X63Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg_rep[0]/Q
                         net (fo=33, routed)          1.155     0.737    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/Q[0]
    SLICE_X59Y45         LUT3 (Prop_lut3_I1_O)        0.124     0.861 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/arg__30_carry_i_25/O
                         net (fo=1, routed)           0.599     1.459    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/arg__30_carry_i_25_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.583 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/arg__30_carry_i_14/O
                         net (fo=1, routed)           0.553     2.137    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/arg__30_carry_i_14_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.124     2.261 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/arg__30_carry_i_8/O
                         net (fo=34, routed)          0.666     2.926    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__30_carry_2
    SLICE_X64Y40         LUT4 (Prop_lut4_I1_O)        0.124     3.050 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__30_carry_i_2__3/O
                         net (fo=1, routed)           0.795     3.845    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__30_carry_i_2__3_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.292 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__30_carry/O[3]
                         net (fo=3, routed)           0.609     4.901    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__30_carry_n_4
    SLICE_X65Y42         LUT3 (Prop_lut3_I1_O)        0.307     5.208 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__85_carry_i_1/O
                         net (fo=1, routed)           0.784     5.992    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__85_carry_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.377 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__85_carry/CO[3]
                         net (fo=1, routed)           0.000     6.377    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__85_carry_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.491 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.491    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__85_carry__0_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.730 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__85_carry__1/O[2]
                         net (fo=8, routed)           0.857     7.587    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/to_sulv[1]
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.302     7.889 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[-3]_i_3/O
                         net (fo=2, routed)           0.462     8.351    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[-3]_i_3_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[-3]_i_4/O
                         net (fo=1, routed)           0.453     8.929    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[-3]_i_4_n_0
    SLICE_X64Y48         LUT5 (Prop_lut5_I4_O)        0.124     9.053 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im[-3]_i_1/O
                         net (fo=1, routed)           0.000     9.053    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/resize[-3]
    SLICE_X64Y48         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.520     8.525    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X64Y48         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/C
                         clock pessimism              0.578     9.102    
                         clock uncertainty           -0.074     9.028    
    SLICE_X64Y48         FDCE (Setup_fdce_C_D)        0.079     9.107    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 3.685ns (37.626%)  route 6.109ns (62.374%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.560    -0.952    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X52Y52         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDCE (Prop_fdce_C_Q)         0.518    -0.434 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg_rep[6]/Q
                         net (fo=25, routed)          1.264     0.830    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/Q[6]
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124     0.954 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/arg__30_carry_i_28/O
                         net (fo=1, routed)           0.000     0.954    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/arg__30_carry_i_28_n_0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     1.163 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/arg__30_carry_i_17/O
                         net (fo=1, routed)           0.000     1.163    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/arg__30_carry_i_17_n_0
    SLICE_X50Y54         MUXF8 (Prop_muxf8_I1_O)      0.088     1.251 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/arg__30_carry_i_11/O
                         net (fo=26, routed)          0.881     2.132    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__30_carry__1_1
    SLICE_X55Y56         LUT2 (Prop_lut2_I1_O)        0.319     2.451 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__30_carry_i_10__0/O
                         net (fo=3, routed)           0.460     2.911    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__30_carry_i_10__0_n_0
    SLICE_X57Y55         LUT5 (Prop_lut5_I4_O)        0.124     3.035 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__30_carry_i_1__0/O
                         net (fo=1, routed)           0.568     3.603    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__30_carry_i_1__0_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.999 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__30_carry/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__30_carry_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.218 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__30_carry__0/O[0]
                         net (fo=3, routed)           0.585     4.803    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__30_carry__0_n_7
    SLICE_X55Y57         LUT3 (Prop_lut3_I1_O)        0.295     5.098 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__85_carry__0_i_4__0/O
                         net (fo=1, routed)           0.524     5.622    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__85_carry__0_i_4__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.148 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__85_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.148    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__85_carry__0_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.461 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg__85_carry__1/O[3]
                         net (fo=10, routed)          0.814     7.274    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/p_3_in
    SLICE_X57Y59         LUT3 (Prop_lut3_I2_O)        0.306     7.580 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_2__0/O
                         net (fo=3, routed)           0.610     8.190    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im[1]_i_2__0_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.314 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im[-3]_i_2__0/O
                         net (fo=1, routed)           0.403     8.718    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im[-3]_i_2__0_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.842 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im[-3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.842    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/resize[-3]
    SLICE_X55Y59         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.440     8.444    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/clk
    SLICE_X55Y59         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]/C
                         clock pessimism              0.562     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X55Y59         FDCE (Setup_fdce_C_D)        0.029     8.961    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Im_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.786ns  (logic 3.526ns (36.030%)  route 6.260ns (63.970%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.560    -0.952    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X57Y52         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_ppF_reg[6]/Q
                         net (fo=25, routed)          1.332     0.836    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_13_0[6]
    SLICE_X60Y52         LUT6 (Prop_lut6_I0_O)        0.124     0.960 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_21/O
                         net (fo=1, routed)           0.000     0.960    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_21_n_0
    SLICE_X60Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     1.174 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_13/O
                         net (fo=1, routed)           0.000     1.174    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_13_n_0
    SLICE_X60Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     1.262 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_8/O
                         net (fo=32, routed)          0.829     2.092    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__1_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.319     2.411 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_9__3/O
                         net (fo=2, routed)           0.666     3.077    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_9__3_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I0_O)        0.124     3.201 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_2__3/O
                         net (fo=2, routed)           0.499     3.701    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_2__3_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.825 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000     3.825    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_6__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.205 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.205    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.528 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__1/O[1]
                         net (fo=3, routed)           0.645     5.173    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__1_n_6
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.306     5.479 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_2__4/O
                         net (fo=1, routed)           0.519     5.998    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_2__4_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.402 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__0_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.641 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__1/O[2]
                         net (fo=8, routed)           1.059     7.699    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___85_carry__1_n_5
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.301     8.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[1]_i_2__0/O
                         net (fo=3, routed)           0.710     8.710    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[1]_i_2__0_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.834 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[-2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.834    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re[-2]_i_1__0_n_0
    SLICE_X55Y53         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.442     8.446    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/clk
    SLICE_X55Y53         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-2]/C
                         clock pessimism              0.562     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X55Y53         FDCE (Setup_fdce_C_D)        0.031     8.965    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Rotator_inst/Im_Re_reg[-2]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 3.495ns (35.740%)  route 6.284ns (64.260%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.571    -0.941    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X50Y44         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.423 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[1]/Q
                         net (fo=39, routed)          1.082     0.660    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___0_carry_i_13_0[1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.784 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___30_carry_i_33/O
                         net (fo=1, routed)           0.725     1.509    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___30_carry_i_33_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124     1.633 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___30_carry_i_18/O
                         net (fo=1, routed)           0.000     1.633    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___30_carry_i_18_n_0
    SLICE_X51Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     1.845 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/TF_ROM_inst/i___30_carry_i_11/O
                         net (fo=30, routed)          0.750     2.595    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___30_carry__1_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.299     2.894 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___30_carry_i_10/O
                         net (fo=2, routed)           0.647     3.541    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___30_carry_i_10_n_0
    SLICE_X53Y42         LUT5 (Prop_lut5_I4_O)        0.124     3.665 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___30_carry_i_1__1/O
                         net (fo=1, routed)           0.350     4.014    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___30_carry_i_1__1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.399 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.399    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___30_carry_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.621 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___30_carry__0/O[0]
                         net (fo=3, routed)           0.604     5.225    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___30_carry__0_n_7
    SLICE_X57Y41         LUT3 (Prop_lut3_I1_O)        0.299     5.524 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_4/O
                         net (fo=1, routed)           0.496     6.020    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___85_carry__0_i_4_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.570 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___85_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___85_carry__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.789 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___85_carry__1/O[0]
                         net (fo=5, routed)           1.033     7.823    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___85_carry__1_n_7
    SLICE_X54Y46         LUT5 (Prop_lut5_I1_O)        0.295     8.118 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[0]_i_3/O
                         net (fo=4, routed)           0.597     8.714    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[0]_i_3_n_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.838 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-2]_i_1/O
                         net (fo=1, routed)           0.000     8.838    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-2]_i_1_n_0
    SLICE_X57Y46         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.453     8.458    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X57Y46         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X57Y46         FDCE (Setup_fdce_C_D)        0.029     8.976    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]
  -------------------------------------------------------------------
                         required time                          8.976    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[45][1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 0.882ns (9.292%)  route 8.610ns (90.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.613    -0.899    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.882    -0.017 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[2]
                         net (fo=1024, routed)        8.610     8.593    design_1_i/AXI_Input_Interface_0/U0/s_axis_tdata[2]
    SLICE_X57Y5          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[45][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.453     8.458    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X57Y5          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[45][1][2]/C
                         clock pessimism              0.492     8.949    
                         clock uncertainty           -0.074     8.875    
    SLICE_X57Y5          FDCE (Setup_fdce_C_D)       -0.093     8.782    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[45][1][2]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[35][1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 0.882ns (9.272%)  route 8.631ns (90.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.613    -0.899    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.882    -0.017 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[2]
                         net (fo=1024, routed)        8.631     8.614    design_1_i/AXI_Input_Interface_0/U0/s_axis_tdata[2]
    SLICE_X54Y4          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[35][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.452     8.457    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X54Y4          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[35][1][2]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X54Y4          FDCE (Setup_fdce_C_D)       -0.045     8.829    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[35][1][2]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  0.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.992%)  route 0.203ns (59.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.550    -0.631    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X35Y78         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[1][0]/Q
                         net (fo=1, routed)           0.203    -0.287    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][7]_0[0]
    SLICE_X38Y78         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.817    -0.872    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/clk
    SLICE_X38Y78         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][0]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X38Y78         FDCE (Hold_fdce_C_D)         0.063    -0.305    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.224%)  route 0.228ns (61.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.550    -0.631    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X35Y78         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[1][3]/Q
                         net (fo=1, routed)           0.228    -0.262    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][7]_0[3]
    SLICE_X40Y78         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.819    -0.871    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/clk
    SLICE_X40Y78         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][3]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X40Y78         FDCE (Hold_fdce_C_D)         0.070    -0.297    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.163%)  route 0.219ns (60.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.551    -0.630    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X35Y79         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[1][6]/Q
                         net (fo=1, routed)           0.219    -0.270    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][7]_0[6]
    SLICE_X38Y80         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.819    -0.870    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/clk
    SLICE_X38Y80         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][6]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X38Y80         FDCE (Hold_fdce_C_D)         0.053    -0.313    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.381%)  route 0.197ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.560    -0.621    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X38Y59         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/Q
                         net (fo=1, routed)           0.197    -0.260    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1]_53[7]
    SLICE_X34Y58         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.827    -0.862    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X34Y58         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][7]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X34Y58         FDCE (Hold_fdce_C_D)         0.052    -0.306    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.980%)  route 0.230ns (62.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.559    -0.622    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X43Y60         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][4]/Q
                         net (fo=1, routed)           0.230    -0.251    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1]_53[4]
    SLICE_X34Y58         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.827    -0.862    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X34Y58         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][4]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X34Y58         FDCE (Hold_fdce_C_D)         0.059    -0.299    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.077%)  route 0.200ns (54.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.552    -0.629    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/clk
    SLICE_X34Y69         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.465 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][1]/Q
                         net (fo=1, routed)           0.200    -0.265    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[1][7]_0[1]
    SLICE_X36Y69         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.819    -0.870    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/clk
    SLICE_X36Y69         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[1][1]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X36Y69         FDCE (Hold_fdce_C_D)         0.051    -0.315    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.053%)  route 0.184ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.561    -0.620    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X37Y55         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.128    -0.492 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/Q
                         net (fo=1, routed)           0.184    -0.308    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1]_53[2]
    SLICE_X34Y57         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.827    -0.862    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X34Y57         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X34Y57         FDCE (Hold_fdce_C_D)        -0.001    -0.359    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.709%)  route 0.220ns (57.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.551    -0.630    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/clk
    SLICE_X34Y70         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.466 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/data_out_ppF_reg[1][5]/Q
                         net (fo=1, routed)           0.220    -0.246    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[1][7]_0[5]
    SLICE_X40Y71         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.819    -0.871    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/clk
    SLICE_X40Y71         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[1][5]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X40Y71         FDCE (Hold_fdce_C_D)         0.070    -0.297    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.249%)  route 0.259ns (64.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.551    -0.630    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/clk
    SLICE_X31Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/Q
                         net (fo=1, routed)           0.259    -0.230    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0]_100[0]
    SLICE_X36Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.816    -0.873    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/clk
    SLICE_X36Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][0]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X36Y77         FDCE (Hold_fdce_C_D)         0.072    -0.297    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[126][1][4]_U0_SDF_stage_wrap_c_125_c/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[127][1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.097%)  route 0.226ns (51.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.565    -0.616    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y50         FDRE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[126][1][4]_U0_SDF_stage_wrap_c_125_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[126][1][4]_U0_SDF_stage_wrap_c_125_c/Q
                         net (fo=1, routed)           0.226    -0.227    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst_n_11
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap_gate__26/O
                         net (fo=1, routed)           0.000    -0.182    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[127][1][4]_0
    SLICE_X53Y49         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[127][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.838    -0.852    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X53Y49         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[127][1][4]/C
                         clock pessimism              0.508    -0.343    
    SLICE_X53Y49         FDCE (Hold_fdce_C_D)         0.092    -0.251    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[127][1][4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y3       design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y3       design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y4       design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y0       design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y39     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_126_srl32_U0_SDF_stage_wrap_c_126_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y39     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_126_srl32_U0_SDF_stage_wrap_c_126_c/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_158_srl32_U0_SDF_stage_wrap_c_158_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_158_srl32_U0_SDF_stage_wrap_c_158_c/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_190_srl32_U0_SDF_stage_wrap_c_190_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_190_srl32_U0_SDF_stage_wrap_c_190_c/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_222_srl32_U0_SDF_stage_wrap_c_222_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_222_srl32_U0_SDF_stage_wrap_c_222_c/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_251_srl29_U0_SDF_stage_wrap_c_251_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_251_srl29_U0_SDF_stage_wrap_c_251_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y39     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_126_srl32_U0_SDF_stage_wrap_c_126_c/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y39     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_126_srl32_U0_SDF_stage_wrap_c_126_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_158_srl32_U0_SDF_stage_wrap_c_158_c/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_158_srl32_U0_SDF_stage_wrap_c_158_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_190_srl32_U0_SDF_stage_wrap_c_190_c/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_190_srl32_U0_SDF_stage_wrap_c_190_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_222_srl32_U0_SDF_stage_wrap_c_222_c/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_222_srl32_U0_SDF_stage_wrap_c_222_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_251_srl29_U0_SDF_stage_wrap_c_251_c/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X64Y38     design_1_i/SDF_Top_0/U0/SDF_stage_wrap_c_251_srl29_U0_SDF_stage_wrap_c_251_c/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[56][0][6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 0.456ns (6.112%)  route 7.005ns (93.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       7.005     6.489    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X62Y1          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[56][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.520     8.525    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X62Y1          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[56][0][6]/C
                         clock pessimism              0.484     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X62Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.529    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[56][0][6]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.456ns (6.115%)  route 7.001ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       7.001     6.485    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X63Y1          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.520     8.525    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X63Y1          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][2]/C
                         clock pessimism              0.484     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X63Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.529    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][2]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.456ns (6.115%)  route 7.001ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       7.001     6.485    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X63Y1          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.520     8.525    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X63Y1          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][3]/C
                         clock pessimism              0.484     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X63Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.529    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][3]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.456ns (6.115%)  route 7.001ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       7.001     6.485    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X63Y1          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.520     8.525    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X63Y1          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][5]/C
                         clock pessimism              0.484     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X63Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.529    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][5]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.456ns (6.115%)  route 7.001ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       7.001     6.485    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X63Y1          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.520     8.525    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X63Y1          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][6]/C
                         clock pessimism              0.484     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X63Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.529    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][6]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.456ns (6.115%)  route 7.001ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       7.001     6.485    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X63Y1          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.520     8.525    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X63Y1          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][7]/C
                         clock pessimism              0.484     9.008    
                         clock uncertainty           -0.074     8.934    
    SLICE_X63Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.529    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[52][0][7]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[57][0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.456ns (6.141%)  route 6.970ns (93.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       6.970     6.454    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X65Y4          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[57][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.519     8.524    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X65Y4          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[57][0][0]/C
                         clock pessimism              0.484     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X65Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.528    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[57][0][0]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[57][0][4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.456ns (6.141%)  route 6.970ns (93.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       6.970     6.454    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X65Y4          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[57][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.519     8.524    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X65Y4          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[57][0][4]/C
                         clock pessimism              0.484     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X65Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.528    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[57][0][4]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[62][0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.456ns (6.172%)  route 6.932ns (93.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       6.932     6.416    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X61Y4          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[62][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.518     8.523    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X61Y4          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[62][0][0]/C
                         clock pessimism              0.484     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X61Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.527    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[62][0][0]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[61][0][5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.456ns (6.141%)  route 6.970ns (93.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       6.970     6.454    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X64Y4          FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[61][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.519     8.524    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X64Y4          FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[61][0][5]/C
                         clock pessimism              0.484     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X64Y4          FDCE (Recov_fdce_C_CLR)     -0.361     8.572    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[61][0][5]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  2.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.560%)  route 0.371ns (72.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       0.371    -0.116    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/reset
    SLICE_X14Y77         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.820    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X14Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X14Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.560%)  route 0.371ns (72.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       0.371    -0.116    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/reset
    SLICE_X14Y77         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.820    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X14Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X14Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.560%)  route 0.371ns (72.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       0.371    -0.116    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/reset
    SLICE_X14Y77         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.820    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X14Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][4]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X14Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/Rotator_inst/Re_Re_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.560%)  route 0.371ns (72.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       0.371    -0.116    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/Rotator_inst/reset
    SLICE_X14Y77         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/Rotator_inst/Re_Re_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.820    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/Rotator_inst/clk
    SLICE_X14Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/Rotator_inst/Re_Re_reg[4]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X14Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/Rotator_inst/Re_Re_reg[4]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.560%)  route 0.371ns (72.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       0.371    -0.116    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/reset
    SLICE_X15Y77         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.820    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X15Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][6]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X15Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.686    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_ppF_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.560%)  route 0.371ns (72.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       0.371    -0.116    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/reset
    SLICE_X15Y77         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.820    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X15Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][4]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X15Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.686    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.560%)  route 0.371ns (72.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       0.371    -0.116    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/reset
    SLICE_X15Y77         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.820    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X15Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][5]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X15Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.686    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.560%)  route 0.371ns (72.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       0.371    -0.116    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/reset
    SLICE_X15Y77         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.820    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X15Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][6]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X15Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.686    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.560%)  route 0.371ns (72.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       0.371    -0.116    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/reset
    SLICE_X15Y77         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.820    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X15Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][7]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X15Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.686    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/data_out_ppF_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.560%)  route 0.371ns (72.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.554    -0.627    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       0.371    -0.116    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/reset
    SLICE_X15Y77         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.820    -0.869    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/clk
    SLICE_X15Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[0][1]/C
                         clock pessimism              0.275    -0.594    
    SLICE_X15Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.686    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.571    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 1.441ns (35.747%)  route 2.591ns (64.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.591     4.032    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X7Y69          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.496    -1.500    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.210ns (15.370%)  route 1.154ns (84.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.154     1.363    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X7Y69          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.851    -0.838    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y69          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.363ns  (logic 0.456ns (33.444%)  route 0.907ns (66.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.606    -0.906    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X4Y77          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.907     0.458    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X8Y77          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.426    -1.570    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X8Y77          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.349%)  route 0.872ns (65.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.570    -0.942    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X9Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.872     0.386    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X4Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.518    -1.477    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.215ns  (logic 0.518ns (42.638%)  route 0.697ns (57.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.537    -0.975    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X8Y75          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.697     0.240    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X4Y75          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.490    -1.506    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X4Y75          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.511%)  route 0.323ns (41.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.636    -0.876    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.323    -0.096    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X6Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.518    -1.477    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X6Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.640ns  (logic 0.367ns (57.313%)  route 0.273ns (42.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.518    -1.477    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.367    -1.110 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.273    -0.837    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X6Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.636    -0.876    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X6Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.021ns  (logic 0.418ns (40.945%)  route 0.603ns (59.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.909ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.423    -1.573    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X8Y75          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.418    -1.155 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.603    -0.552    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X4Y75          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.603    -0.909    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X4Y75          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.367ns (32.810%)  route 0.752ns (67.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.451    -1.544    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X9Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.367    -1.177 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.752    -0.426    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X4Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.636    -0.876    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.154ns  (logic 0.367ns (31.790%)  route 0.787ns (68.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.493    -1.503    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X4Y77          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.367    -1.136 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.787    -0.348    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X8Y77          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X8Y77          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay           595 Endpoints
Min Delay           595 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 3.974ns (59.918%)  route 2.658ns (40.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.616    -0.896    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X7Y84          FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDSE (Prop_fdse_C_Q)         0.456    -0.440 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=2, routed)           2.658     2.218    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     5.736 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     5.736    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 0.608ns (9.280%)  route 5.944ns (90.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       5.224     4.708    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.152     4.860 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0/O
                         net (fo=1, routed)           0.720     5.580    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0_n_0
    SLICE_X59Y47         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.386ns  (logic 0.580ns (9.082%)  route 5.806ns (90.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       5.224     4.708    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.832 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1/O
                         net (fo=1, routed)           0.582     5.414    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1_n_0
    SLICE_X54Y47         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 0.602ns (12.215%)  route 4.326ns (87.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       3.747     3.231    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/reset
    SLICE_X34Y59         LUT2 (Prop_lut2_I0_O)        0.146     3.377 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/halfway_reg_i_1__6/O
                         net (fo=1, routed)           0.580     3.956    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/halfway_reg_i_1__6_n_0
    SLICE_X34Y59         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.855ns  (logic 0.580ns (11.945%)  route 4.275ns (88.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       3.747     3.231    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/reset
    SLICE_X34Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.355 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg_i_1__4/O
                         net (fo=1, routed)           0.529     3.884    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg_i_1__4_n_0
    SLICE_X35Y59         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.966ns  (logic 0.608ns (15.332%)  route 3.358ns (84.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       2.855     2.339    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/reset
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.152     2.491 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2/O
                         net (fo=1, routed)           0.502     2.994    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2_n_0
    SLICE_X45Y57         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.963ns  (logic 0.580ns (14.636%)  route 3.383ns (85.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       2.855     2.339    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/reset
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.124     2.463 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1/O
                         net (fo=1, routed)           0.528     2.991    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1_n_0
    SLICE_X47Y57         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.763ns  (logic 0.575ns (15.279%)  route 3.188ns (84.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       2.798     2.282    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/reset
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.119     2.401 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/halfway_reg_i_1__5/O
                         net (fo=1, routed)           0.391     2.791    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/halfway_reg_i_1__5_n_0
    SLICE_X39Y51         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.726ns  (logic 0.580ns (15.566%)  route 3.146ns (84.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       2.798     2.282    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/reset
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.124     2.406 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg_i_1__3/O
                         net (fo=1, routed)           0.348     2.754    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg_i_1__3_n_0
    SLICE_X39Y50         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 0.580ns (17.045%)  route 2.823ns (82.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.540    -0.972    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X9Y77          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=18581, routed)       2.078     1.562    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/reset
    SLICE_X35Y53         LUT2 (Prop_lut2_I0_O)        0.124     1.686 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/halfway_reg_i_1__7/O
                         net (fo=1, routed)           0.745     2.431    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/halfway_reg_i_1__7_n_0
    SLICE_X38Y53         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/InDec_BU_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.563ns  (logic 0.385ns (68.436%)  route 0.178ns (31.564%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.424    -1.572    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/clk
    SLICE_X38Y80         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.385    -1.187 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][7]/Q
                         net (fo=2, routed)           0.178    -1.009    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][7]
    SLICE_X39Y80         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/InDec_BU_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.563ns  (logic 0.385ns (68.426%)  route 0.178ns (31.574%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.431    -1.565    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X34Y61         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.385    -1.180 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][3]/Q
                         net (fo=2, routed)           0.178    -1.002    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/dout_IM[3]
    SLICE_X35Y61         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[6].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.627ns  (logic 0.337ns (53.706%)  route 0.290ns (46.294%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.431    -1.565    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X55Y69         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDCE (Prop_fdce_C_Q)         0.337    -1.228 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][0][3]/Q
                         net (fo=2, routed)           0.290    -0.937    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/dout_RE[3]
    SLICE_X55Y70         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/InDec_BU_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.647ns  (logic 0.367ns (56.702%)  route 0.280ns (43.298%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.423    -1.573    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/clk
    SLICE_X37Y78         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDCE (Prop_fdce_C_Q)         0.367    -1.206 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg[1][2]/Q
                         net (fo=2, routed)           0.280    -0.926    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][2]
    SLICE_X39Y79         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/InDec_BU_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/InDec_BU_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.638ns  (logic 0.337ns (52.798%)  route 0.301ns (47.202%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.433    -1.563    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/clk
    SLICE_X48Y67         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDCE (Prop_fdce_C_Q)         0.337    -1.226 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg[0][7]/Q
                         net (fo=2, routed)           0.301    -0.924    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][7]
    SLICE_X49Y68         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/InDec_BU_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_BU_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.367ns (56.122%)  route 0.287ns (43.878%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.423    -1.573    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X31Y78         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.367    -1.206 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/Q
                         net (fo=2, routed)           0.287    -0.919    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/dout_RE[7]
    SLICE_X31Y79         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_BU_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_BU_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.645ns  (logic 0.337ns (52.247%)  route 0.308ns (47.753%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.432    -1.564    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X51Y68         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.337    -1.227 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][3]/Q
                         net (fo=2, routed)           0.308    -0.919    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/dout_RE[3]
    SLICE_X49Y68         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_BU_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_BU_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.367ns (56.077%)  route 0.287ns (43.923%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.426    -1.570    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X47Y71         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDCE (Prop_fdce_C_Q)         0.367    -1.203 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][2]/Q
                         net (fo=2, routed)           0.287    -0.915    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/dout_IM[2]
    SLICE_X47Y73         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_BU_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_BU_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.660ns  (logic 0.367ns (55.614%)  route 0.293ns (44.386%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.422    -1.574    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X29Y76         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.367    -1.207 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][0]/Q
                         net (fo=2, routed)           0.293    -0.914    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/dout_RE[0]
    SLICE_X28Y77         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_BU_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.367ns (56.126%)  route 0.287ns (43.874%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.432    -1.564    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X57Y70         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDCE (Prop_fdce_C_Q)         0.367    -1.197 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[0][7]/Q
                         net (fo=2, routed)           0.287    -0.910    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][7]
    SLICE_X56Y70         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[0][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay           443 Endpoints
Min Delay           443 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.580ns (28.228%)  route 4.018ns (71.772%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.018     5.474    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.124     5.598 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1/O
                         net (fo=1, routed)           0.000     5.598    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1_n_0
    SLICE_X0Y7           FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.518    -1.477    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y7           FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][2]_srl32_U0_SDF_stage_wrap_c_30_c/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 1.973ns (37.475%)  route 3.292ns (62.525%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/G
    SLICE_X61Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/Q
                         net (fo=4, routed)           1.328     1.887    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_1[0]
    SLICE_X59Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.011 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000     2.011    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__10_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.543 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.543    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.658    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.929 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[31][1][7]_srl32_U0_SDF_stage_wrap_c_30_c_i_2/CO[0]
                         net (fo=8, routed)           1.141     4.070    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_0[0]
    SLICE_X61Y48         LUT6 (Prop_lut6_I4_O)        0.373     4.443 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[31][1][2]_srl32_U0_SDF_stage_wrap_c_30_c_i_1/O
                         net (fo=1, routed)           0.822     5.265    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[63][1][6]_srl32_U0_SDF_stage_wrap_c_62_c_0[2]
    SLICE_X56Y45         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][2]_srl32_U0_SDF_stage_wrap_c_30_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.453    -1.542    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X56Y45         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][2]_srl32_U0_SDF_stage_wrap_c_30_c/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.226ns  (logic 1.791ns (34.270%)  route 3.435ns (65.730%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][6]/G
    SLICE_X52Y65         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][6]/Q
                         net (fo=4, routed)           1.341     1.966    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/arg_carry__0[2]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.090 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/arg_carry__0_i_3__7/O
                         net (fo=1, routed)           0.000     2.090    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/S[2]
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.488 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.488    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.759 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12_c_i_2/CO[0]
                         net (fo=8, routed)           1.610     4.369    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12_c_i_2_n_3
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.373     4.742 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_c_i_1/O
                         net (fo=1, routed)           0.484     5.226    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_58[0]
    SLICE_X52Y59         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.440    -1.556    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y59         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][0]_srl14_U0_SDF_stage_wrap_c_12_c/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][0]_srl32_U0_SDF_stage_wrap_c_30_c/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.195ns  (logic 1.973ns (37.977%)  route 3.222ns (62.023%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/G
    SLICE_X61Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/Q
                         net (fo=4, routed)           1.328     1.887    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_1[0]
    SLICE_X59Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.011 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000     2.011    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__10_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.543 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.543    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.658    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.929 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[31][1][7]_srl32_U0_SDF_stage_wrap_c_30_c_i_2/CO[0]
                         net (fo=8, routed)           1.139     4.068    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_0[0]
    SLICE_X61Y48         LUT6 (Prop_lut6_I4_O)        0.373     4.441 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[31][1][0]_srl32_U0_SDF_stage_wrap_c_30_c_i_1/O
                         net (fo=1, routed)           0.754     5.195    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[63][1][6]_srl32_U0_SDF_stage_wrap_c_62_c_0[0]
    SLICE_X52Y46         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][0]_srl32_U0_SDF_stage_wrap_c_30_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.452    -1.543    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y46         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][0]_srl32_U0_SDF_stage_wrap_c_30_c/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.024ns  (logic 1.791ns (35.647%)  route 3.233ns (64.353%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][6]/G
    SLICE_X52Y65         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/InDec_BU_reg[0][6]/Q
                         net (fo=4, routed)           1.341     1.966    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/arg_carry__0[2]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.124     2.090 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/arg_carry__0_i_3__7/O
                         net (fo=1, routed)           0.000     2.090    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/S[2]
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.488 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.488    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.759 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12_c_i_2/CO[0]
                         net (fo=8, routed)           1.262     4.021    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/FIFO_reg[13][0][7]_srl14_U0_SDF_stage_wrap_c_12_c_i_2_n_3
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.373     4.394 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/BU_inst/FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12_c_i_1/O
                         net (fo=1, routed)           0.630     5.024    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_58[4]
    SLICE_X52Y59         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.440    -1.556    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y59         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[13][0][4]_srl14_U0_SDF_stage_wrap_c_12_c/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][4]_srl32_U0_SDF_stage_wrap_c_30_c/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 1.973ns (40.681%)  route 2.877ns (59.319%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/G
    SLICE_X61Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/Q
                         net (fo=4, routed)           1.328     1.887    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_1[0]
    SLICE_X59Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.011 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000     2.011    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__10_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.543 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.543    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.658    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.929 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[31][1][7]_srl32_U0_SDF_stage_wrap_c_30_c_i_2/CO[0]
                         net (fo=8, routed)           0.872     3.800    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_0[0]
    SLICE_X57Y49         LUT6 (Prop_lut6_I4_O)        0.373     4.173 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[31][1][4]_srl32_U0_SDF_stage_wrap_c_30_c_i_1/O
                         net (fo=1, routed)           0.677     4.850    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[63][1][6]_srl32_U0_SDF_stage_wrap_c_62_c_0[4]
    SLICE_X52Y50         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][4]_srl32_U0_SDF_stage_wrap_c_30_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.443    -1.553    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y50         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][4]_srl32_U0_SDF_stage_wrap_c_30_c/CLK

Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 0.124ns (2.563%)  route 4.714ns (97.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.714     4.714    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X7Y76          LUT4 (Prop_lut4_I0_O)        0.124     4.838 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.838    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X7Y76          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.492    -1.504    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/InDec_BU_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.813ns  (logic 1.908ns (39.644%)  route 2.905ns (60.356%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/InDec_BU_reg[1][3]/G
    SLICE_X46Y65         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/InDec_BU_reg[1][3]/Q
                         net (fo=4, routed)           1.379     2.004    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_1[3]
    SLICE_X45Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.128 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/i__carry_i_1__25/O
                         net (fo=1, routed)           0.000     2.128    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/i__carry_i_1__25_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.529 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.529    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.643 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.643    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.914 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_c_i_2/CO[0]
                         net (fo=8, routed)           1.186     4.100    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_0[0]
    SLICE_X47Y71         LUT6 (Prop_lut6_I3_O)        0.373     4.473 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_c_i_1/O
                         net (fo=1, routed)           0.340     4.813    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_c_1[4]
    SLICE_X46Y71         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.426    -1.570    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X46Y71         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_c/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][1]_srl32_U0_SDF_stage_wrap_c_30_c/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.811ns  (logic 1.973ns (41.007%)  route 2.838ns (58.993%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/G
    SLICE_X61Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/Q
                         net (fo=4, routed)           1.328     1.887    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_1[0]
    SLICE_X59Y48         LUT2 (Prop_lut2_I1_O)        0.124     2.011 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__10/O
                         net (fo=1, routed)           0.000     2.011    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__10_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.543 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.543    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.658    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.929 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[31][1][7]_srl32_U0_SDF_stage_wrap_c_30_c_i_2/CO[0]
                         net (fo=8, routed)           1.003     3.932    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_0[0]
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.373     4.305 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[31][1][1]_srl32_U0_SDF_stage_wrap_c_30_c_i_1/O
                         net (fo=1, routed)           0.507     4.811    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[63][1][6]_srl32_U0_SDF_stage_wrap_c_62_c_0[1]
    SLICE_X52Y47         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][1]_srl32_U0_SDF_stage_wrap_c_30_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.453    -1.542    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y47         SRLC32E                                      r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][1][1]_srl32_U0_SDF_stage_wrap_c_30_c/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/InDec_BU_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.811ns  (logic 1.908ns (39.659%)  route 2.903ns (60.341%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/InDec_BU_reg[1][3]/G
    SLICE_X46Y65         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/InDec_BU_reg[1][3]/Q
                         net (fo=4, routed)           1.379     2.004    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_1[3]
    SLICE_X45Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.128 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/i__carry_i_1__25/O
                         net (fo=1, routed)           0.000     2.128    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/i__carry_i_1__25_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.529 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.529    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.643 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.643    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.914 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_c_i_2/CO[0]
                         net (fo=8, routed)           0.970     3.884    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_0[0]
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.373     4.257 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/BU_inst/FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_c_i_1/O
                         net (fo=1, routed)           0.554     4.811    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_c_1[2]
    SLICE_X46Y71         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       1.426    -1.570    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X46Y71         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_c/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.163ns (65.284%)  route 0.087ns (34.716%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G
    SLICE_X36Y58         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/Q
                         net (fo=1, routed)           0.087     0.250    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][5]
    SLICE_X37Y58         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.828    -0.861    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X37Y58         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][5]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.163ns (62.156%)  route 0.099ns (37.844%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G
    SLICE_X63Y52         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/Q
                         net (fo=1, routed)           0.099     0.262    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][1]
    SLICE_X65Y53         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.863    -0.826    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X65Y53         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.163ns (62.156%)  route 0.099ns (37.844%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G
    SLICE_X43Y58         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/Q
                         net (fo=1, routed)           0.099     0.262    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][4]
    SLICE_X40Y57         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.830    -0.860    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X40Y57         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.163ns (61.320%)  route 0.103ns (38.680%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G
    SLICE_X32Y76         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/Q
                         net (fo=1, routed)           0.103     0.266    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][7]
    SLICE_X31Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.816    -0.873    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X31Y77         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.163ns (60.798%)  route 0.105ns (39.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G
    SLICE_X43Y58         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/Q
                         net (fo=1, routed)           0.105     0.268    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][0]
    SLICE_X40Y57         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.830    -0.860    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/clk
    SLICE_X40Y57         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.163ns (60.401%)  route 0.107ns (39.599%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G
    SLICE_X39Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/Q
                         net (fo=1, routed)           0.107     0.270    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][0]
    SLICE_X36Y75         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.813    -0.876    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/clk
    SLICE_X36Y75         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[8].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.163ns (59.706%)  route 0.110ns (40.294%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/Q
                         net (fo=1, routed)           0.110     0.273    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][3]
    SLICE_X48Y67         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.825    -0.864    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/clk
    SLICE_X48Y67         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[7].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.272%)  route 0.112ns (40.728%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G
    SLICE_X55Y73         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/Q
                         net (fo=1, routed)           0.112     0.275    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][1]
    SLICE_X55Y74         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.818    -0.871    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X55Y74         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.272%)  route 0.112ns (40.728%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G
    SLICE_X61Y75         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/Q
                         net (fo=1, routed)           0.112     0.275    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][2]
    SLICE_X60Y76         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.846    -0.843    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X60Y76         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][2]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.163ns (59.069%)  route 0.113ns (40.931%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G
    SLICE_X37Y79         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/Q
                         net (fo=1, routed)           0.113     0.276    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][6]
    SLICE_X36Y79         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19097, routed)       0.818    -0.871    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/clk
    SLICE_X36Y79         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[9].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/C





