module adcproject2 (output K,input A3,A2,A1,A0,B3,B2,B1,B0);
wire x,y,z;
assign x=0;
assign y=1;
assign z=0;

assign K = (x&~y&~z&~A3&B3)|(~x&y&~z&~A3&B3)|(~x&~y&z&~A3&B3)|((x&~y&~z)&((A3|~B3)&(~A3|B3))&(~A2&B2))|((~x&y&~z)&((A3|~B3)&(~A3|B3))&(~A2&B2))|((~x&~y&z)&((A3|~B3)&(~A3|B3))&(~A2&B2))|((x&~y&~z)&((A3|~B3)&(~A3|B3))&((A2|~B2)&(~A2|B2))&(~A1&B1))|((~x&y&~z)&((A3|~B3)&(~A3|B3))&((A2|~B2)&(~A2|B2))&(~A1&B1))|((~x&~y&z)&((A3|~B3)&(~A3|B3))&((A2|~B2)&(~A2|B2))&(~A1&B1))|((x&~y&~z)&((A3|~B3)&(~A3|B3))&((A2|~B2)&(~A2|B2))&((A1|~B1)&(~A1|B1))&(~A0&B0))|((~x&y&~z)&((A3|~B3)&(~A3|B3))&((A2|~B2)&(~A2|B2))&((A1|~B1)&(~A1|B1))&(~A0&B0))|((~x&~y&z)&((A3|~B3)&(~A3|B3))&((A2|~B2)&(~A2|B2))&((A1|~B1)&(~A1|B1))&(~A0&B0))|((x&~y&~z)&((A3|~B3)&(~A3|B3))&((A2|~B2)&(~A2|B2))&((A1|~B1)&(~A1|B1))&((A0|~B0)&(~A0|B0)));


endmodule