{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548992944345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "MIF/HEX Update Quartus Prime " "Running Quartus Prime MIF/HEX Update" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548992944346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 21:48:53 2019 " "Processing started: Thu Jan 31 21:48:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548992944346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1548992944346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb top -c top --update_mif " "Command: quartus_cdb top -c top --update_mif" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1548992944346 ""}
{ "Info" "IQEXE_INI_FILE" "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/quartus.ini " "Using INI file /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Design Software" 0 -1 1548992944347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1548992949536 ""}
{ "Warning" "WQATM_MIF_NOT_FOUND" "db/reconfig_map_0.mif " "Can't find Memory Initialization File db/reconfig_map_0.mif -- skipped updates for this file" {  } {  } 0 39023 "Can't find Memory Initialization File %1!s! -- skipped updates for this file" 0 0 "Design Software" 0 -1 1548992951871 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 17 /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/sys_description.hex " "Memory depth (512) in the design file differs from memory depth (17) in the Memory Initialization File \"/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/sys_description.hex\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Design Software" 0 -1 1548992957085 ""}
{ "Info" "IQATM_MIFS_PROCESSED" "" "Processed the following Memory Initialization File(s)" { { "Info" "IQATM_PROCESSED_MIF_CONTENT" "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/pll_rom.hex " "Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/pll_rom.hex" {  } { { "pll_rom.hex" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/pll_rom.hex" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1548992972037 ""} { "Info" "IQATM_PROCESSED_MIF_CONTENT" "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/sys_description.hex " "Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/sys_description.hex" {  } { { "sys_description.hex" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/sys_description.hex" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1548992972037 ""} { "Info" "IQATM_PROCESSED_MIF_CONTENT" "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3a_s0_AC_ROM.hex " "Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3a_s0_AC_ROM.hex" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_s0_AC_ROM.hex" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3a_s0_AC_ROM.hex" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1548992972037 ""} { "Info" "IQATM_PROCESSED_MIF_CONTENT" "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3a_s0_inst_ROM.hex " "Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3a_s0_inst_ROM.hex" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_s0_inst_ROM.hex" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3a_s0_inst_ROM.hex" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1548992972037 ""} { "Info" "IQATM_PROCESSED_MIF_CONTENT" "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3a_s0_sequencer_mem.hex " "Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3a_s0_sequencer_mem.hex" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_s0_sequencer_mem.hex" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3a_s0_sequencer_mem.hex" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1548992972037 ""} { "Info" "IQATM_PROCESSED_MIF_CONTENT" "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3b_s0_AC_ROM.hex " "Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3b_s0_AC_ROM.hex" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_s0_AC_ROM.hex" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3b_s0_AC_ROM.hex" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1548992972037 ""} { "Info" "IQATM_PROCESSED_MIF_CONTENT" "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3b_s0_inst_ROM.hex " "Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3b_s0_inst_ROM.hex" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_s0_inst_ROM.hex" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3b_s0_inst_ROM.hex" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1548992972037 ""} { "Info" "IQATM_PROCESSED_MIF_CONTENT" "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3b_s0_sequencer_mem.hex " "Processed Memory Initialization File /home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3b_s0_sequencer_mem.hex" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_s0_sequencer_mem.hex" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/ExampleOCL/vec_add_class_example/vadd/system/synthesis/submodules/system_acl_iface_ddr3b_s0_sequencer_mem.hex" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1548992972037 ""}  } {  } 0 39024 "Processed the following Memory Initialization File(s)" 0 0 "Design Software" 0 -1 1548992972037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "MIF/HEX Update 0 s 3 s Quartus Prime " "Quartus Prime MIF/HEX Update was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2468 " "Peak virtual memory: 2468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548992973384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 31 21:49:33 2019 " "Processing ended: Thu Jan 31 21:49:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548992973384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548992973384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548992973384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1548992973384 ""}
