{
  "video_id": "NRzbxNGwodo",
  "title": "PCI Express",
  "es": 0,
  "json": [
    {
      "index": 1,
      "start_time": 120.0,
      "end_time": 6910.0,
      "text": "PCI Express, officially abbreviated as PCIe, is a high-speed serial computer expansion"
    },
    {
      "index": 2,
      "start_time": 6910.0,
      "end_time": 15299.0,
      "text": "bus standard designed to replace the older PCI, PCI-X, and AGP bus standards. PCIe has"
    },
    {
      "index": 3,
      "start_time": 15299.0,
      "end_time": 20310.0,
      "text": "numerous improvements over the aforementioned bus standards, including higher maximum system"
    },
    {
      "index": 4,
      "start_time": 20310.0,
      "end_time": 25990.0,
      "text": "bus throughput, lower I/O pin count and smaller physical footprint, better performance-scaling"
    },
    {
      "index": 5,
      "start_time": 25990.0,
      "end_time": 32189.0,
      "text": "for bus devices, a more detailed error detection and reporting mechanism), and native hot-plug"
    },
    {
      "index": 6,
      "start_time": 32189.0,
      "end_time": 38989.0,
      "text": "functionality. More recent revisions of the PCIe standard support hardware I/O virtualization."
    },
    {
      "index": 7,
      "start_time": 38989.0,
      "end_time": 44960.0,
      "text": "The PCI Express electrical interface is also used in a variety of other standards, most"
    },
    {
      "index": 8,
      "start_time": 44960.0,
      "end_time": 51089.0,
      "text": "notably in ExpressCard which is a laptop expansion card interface, and in SATA Express which"
    },
    {
      "index": 9,
      "start_time": 51089.0,
      "end_time": 56300.0,
      "text": "is a computer storage interface. Format specifications are maintained and developed"
    },
    {
      "index": 10,
      "start_time": 56300.0,
      "end_time": 64660.0,
      "text": "by the PCI-SIG, a group of more than 900 companies that also maintain the conventional PCI specifications."
    },
    {
      "index": 11,
      "start_time": 64660.0,
      "end_time": 70680.0,
      "text": "PCIe 3.0 is the latest standard for expansion cards that is in production and available"
    },
    {
      "index": 12,
      "start_time": 70680.0,
      "end_time": 74170.0,
      "text": "on mainstream personal computers."
    },
    {
      "index": 13,
      "start_time": 74170.0,
      "end_time": 74170.0,
      "text": "Architecture"
    },
    {
      "index": 14,
      "start_time": 74170.0,
      "end_time": 81600.0,
      "text": "Conceptually, the PCIe bus is like a high-speed serial replacement of the older PCI/PCI-X"
    },
    {
      "index": 15,
      "start_time": 81600.0,
      "end_time": 84740.0,
      "text": "bus, an interconnect bus using shared address/data lines."
    },
    {
      "index": 16,
      "start_time": 84740.0,
      "end_time": 92870.0,
      "text": "A key difference between PCIe bus and the older PCI is the bus topology. PCI uses a"
    },
    {
      "index": 17,
      "start_time": 92870.0,
      "end_time": 98250.0,
      "text": "shared parallel bus architecture, where the PCI host and all devices share a common set"
    },
    {
      "index": 18,
      "start_time": 98250.0,
      "end_time": 105020.0,
      "text": "of addresscontrol lines. In contrast, PCIe is based on point-to-point topology, with"
    },
    {
      "index": 19,
      "start_time": 105020.0,
      "end_time": 110620.0,
      "text": "separate serial links connecting every device to the root complex. Due to its shared bus"
    },
    {
      "index": 20,
      "start_time": 110620.0,
      "end_time": 117740.0,
      "text": "topology, access to the older PCI bus is arbitrated, and limited to one master at a time, in a"
    },
    {
      "index": 21,
      "start_time": 117740.0,
      "end_time": 123530.0,
      "text": "single direction. Furthermore, the older PCI clocking scheme limits the bus clock to the"
    },
    {
      "index": 22,
      "start_time": 123530.0,
      "end_time": 130459.0,
      "text": "slowest peripheral on the bus. In contrast, a PCIe bus link supports full-duplex communication"
    },
    {
      "index": 23,
      "start_time": 130459.0,
      "end_time": 136120.0,
      "text": "between any two endpoints, with no inherent limitation on concurrent access across multiple"
    },
    {
      "index": 24,
      "start_time": 136120.0,
      "end_time": 140819.0,
      "text": "endpoints. In terms of bus protocol, PCIe communication"
    },
    {
      "index": 25,
      "start_time": 140819.0,
      "end_time": 147159.0,
      "text": "is encapsulated in packets. The work of packetizing and de-packetizing data and status-message"
    },
    {
      "index": 26,
      "start_time": 147159.0,
      "end_time": 153659.0,
      "text": "traffic is handled by the transaction layer of the PCIe port. Radical differences in electrical"
    },
    {
      "index": 27,
      "start_time": 153659.0,
      "end_time": 158230.0,
      "text": "signaling and bus protocol require the use of a different mechanical form factor and"
    },
    {
      "index": 28,
      "start_time": 158230.0,
      "end_time": 166579.0,
      "text": "expansion connectors; PCI slots and PCIe slots are not interchangeable. At the software level,"
    },
    {
      "index": 29,
      "start_time": 166579.0,
      "end_time": 173650.0,
      "text": "PCIe preserves backward compatibility with PCI; legacy PCI system software can detect"
    },
    {
      "index": 30,
      "start_time": 173650.0,
      "end_time": 180810.0,
      "text": "and configure newer PCIe devices without explicit support for the PCIe standard, though PCIe&#39;s"
    },
    {
      "index": 31,
      "start_time": 180810.0,
      "end_time": 186409.0,
      "text": "new features are inaccessible. The PCIe link between two devices can consist"
    },
    {
      "index": 32,
      "start_time": 186409.0,
      "end_time": 193939.0,
      "text": "of anywhere from 1 to 32 lanes. In a multi-lane link, the packet data is striped across lanes,"
    },
    {
      "index": 33,
      "start_time": 193939.0,
      "end_time": 199230.0,
      "text": "and peak data-throughput scales with the overall link width. The lane count is automatically"
    },
    {
      "index": 34,
      "start_time": 199230.0,
      "end_time": 206260.0,
      "text": "negotiated during device initialization, and can be restricted by either endpoint. For"
    },
    {
      "index": 35,
      "start_time": 206260.0,
      "end_time": 212409.0,
      "text": "example, a single-lane PCIe card can be inserted into a multi-lane slot, and the initialization"
    },
    {
      "index": 36,
      "start_time": 212409.0,
      "end_time": 217879.0,
      "text": "cycle auto-negotiates the highest mutually supported lane count. The link can dynamically"
    },
    {
      "index": 37,
      "start_time": 217879.0,
      "end_time": 223319.0,
      "text": "down-configure the link to use fewer lanes, thus providing some measure of failure tolerance"
    },
    {
      "index": 38,
      "start_time": 223319.0,
      "end_time": 229709.0,
      "text": "in the presence of bad or unreliable lanes. The PCIe standard defines slots and connectors"
    },
    {
      "index": 39,
      "start_time": 229709.0,
      "end_time": 242169.0,
      "text": "for multiple widths: ×1, ×4, ×8, ×16, ×32. This allows PCIe bus to serve both cost-sensitive"
    },
    {
      "index": 40,
      "start_time": 242169.0,
      "end_time": 247309.0,
      "text": "applications where high throughput is not needed, as well as performance-critical applications"
    },
    {
      "index": 41,
      "start_time": 247309.0,
      "end_time": 252419.0,
      "text": "such as 3D graphics, networking, and enterprise storage."
    },
    {
      "index": 42,
      "start_time": 252419.0,
      "end_time": 259239.0,
      "text": "As a point of reference, a PCI-X device and PCIe device using four lanes, Gen1 speed have"
    },
    {
      "index": 43,
      "start_time": 259238.99999999997,
      "end_time": 267590.0,
      "text": "roughly the same peak transfer rate in a single-direction: 1064 MB/sec. The PCIe bus has the potential"
    },
    {
      "index": 44,
      "start_time": 267590.0,
      "end_time": 273220.0,
      "text": "to perform better than the PCI-X bus in cases where multiple devices are transferring data"
    },
    {
      "index": 45,
      "start_time": 273220.0,
      "end_time": 279810.0,
      "text": "simultaneously, or if communication with the PCIe peripheral is bidirectional."
    },
    {
      "index": 46,
      "start_time": 279810.0,
      "end_time": 283900.0,
      "text": "Interconnect PCIe devices communicate via a logical connection"
    },
    {
      "index": 47,
      "start_time": 283900.0,
      "end_time": 289069.0,
      "text": "called an interconnect or link. A link is a point-to-point communication channel between"
    },
    {
      "index": 48,
      "start_time": 289069.0,
      "end_time": 296039.0,
      "text": "two PCIe ports, allowing both to send/receive ordinary PCI-requests and interrupts. At the"
    },
    {
      "index": 49,
      "start_time": 296039.0,
      "end_time": 301780.0,
      "text": "physical level, a link is composed of one or more lanes. Low-speed peripherals use a"
    },
    {
      "index": 50,
      "start_time": 301780.0,
      "end_time": 308250.0,
      "text": "single-lane link, while a graphics adapter typically uses a much wider 16-lane link."
    },
    {
      "index": 51,
      "start_time": 308250.0,
      "end_time": 311819.0,
      "text": "Lane A lane is composed of two differential signaling"
    },
    {
      "index": 52,
      "start_time": 311819.0,
      "end_time": 318030.0,
      "text": "pairs: one pair for receiving data, the other for transmitting. Thus, each lane is composed"
    },
    {
      "index": 53,
      "start_time": 318030.0,
      "end_time": 325199.0,
      "text": "of four wires or signal traces. Conceptually, each lane is used as a full-duplex byte stream,"
    },
    {
      "index": 54,
      "start_time": 325199.0,
      "end_time": 330440.0,
      "text": "transporting data packets in eight-bit &#39;byte&#39; format, between endpoints of a link, in both"
    },
    {
      "index": 55,
      "start_time": 330440.0,
      "end_time": 337629.0,
      "text": "directions simultaneously. Physical PCIe slots may contain from one to thirty-two lanes,"
    },
    {
      "index": 56,
      "start_time": 337629.0,
      "end_time": 344470.0,
      "text": "in powers of two. Lane counts are written with an × prefix, with ×16 being the largest"
    },
    {
      "index": 57,
      "start_time": 344470.0,
      "end_time": 347780.0,
      "text": "size in common use. Serial bus"
    },
    {
      "index": 58,
      "start_time": 347780.0,
      "end_time": 352500.0,
      "text": "The bonded serial format was chosen over a traditional parallel bus format due to the"
    },
    {
      "index": 59,
      "start_time": 352500.0,
      "end_time": 359250.0,
      "text": "latter&#39;s inherent limitations, including single-duplex operation, excess signal count and an inherently"
    },
    {
      "index": 60,
      "start_time": 359250.0,
      "end_time": 365110.0,
      "text": "lower bandwidth due to timing skew. Timing skew results from separate electrical signals"
    },
    {
      "index": 61,
      "start_time": 365110.0,
      "end_time": 369710.0,
      "text": "within a parallel interface traveling down different-length conductors, on potentially"
    },
    {
      "index": 62,
      "start_time": 369710.0,
      "end_time": 375439.0,
      "text": "different printed circuit board layers, at possibly different signal velocities. Despite"
    },
    {
      "index": 63,
      "start_time": 375439.0,
      "end_time": 381319.0,
      "text": "being transmitted simultaneously as a single word, signals on a parallel interface experience"
    },
    {
      "index": 64,
      "start_time": 381319.0,
      "end_time": 386289.0,
      "text": "different travel times and arrive at their destinations at different moments. When the"
    },
    {
      "index": 65,
      "start_time": 386289.0,
      "end_time": 390849.0,
      "text": "interface clock rate is increased to a point where its inverse is shorter than the largest"
    },
    {
      "index": 66,
      "start_time": 390849.0,
      "end_time": 396629.0,
      "text": "possible time between signal arrivals, the signals no longer arrive with sufficient coincidence"
    },
    {
      "index": 67,
      "start_time": 396629.0,
      "end_time": 402669.0,
      "text": "to make recovery of the transmitted word possible. Since timing skew over a parallel bus can"
    },
    {
      "index": 68,
      "start_time": 402669.0,
      "end_time": 407840.0,
      "text": "amount to a few nanoseconds, the resulting bandwidth limitation is in the range of hundreds"
    },
    {
      "index": 69,
      "start_time": 407840.0,
      "end_time": 411840.0,
      "text": "of megahertz. A serial interface does not exhibit timing"
    },
    {
      "index": 70,
      "start_time": 411840.0,
      "end_time": 416909.0,
      "text": "skew because there is only one differential signal in each direction within each lane,"
    },
    {
      "index": 71,
      "start_time": 416909.0,
      "end_time": 421060.0,
      "text": "and there is no external clock signal since clocking information is embedded within the"
    },
    {
      "index": 72,
      "start_time": 421060.0,
      "end_time": 428030.0,
      "text": "serial signal. As such, typical bandwidth limitations on serial signals are in the multi-gigahertz"
    },
    {
      "index": 73,
      "start_time": 428030.0,
      "end_time": 435939.0,
      "text": "range. PCIe is just one example of a general trend away from parallel buses to serial interconnects."
    },
    {
      "index": 74,
      "start_time": 435939.0,
      "end_time": 442879.0,
      "text": "Other examples include Serial ATA, USB, SAS, FireWire and RapidIO."
    },
    {
      "index": 75,
      "start_time": 442879.0,
      "end_time": 448629.0,
      "text": "Multichannel serial design increases flexibility by allocating slow devices to fewer lanes"
    },
    {
      "index": 76,
      "start_time": 448629.0,
      "end_time": 451479.0,
      "text": "than fast devices. Form factors"
    },
    {
      "index": 77,
      "start_time": 451479.0,
      "end_time": 453319.0,
      "text": "PCI Express"
    },
    {
      "index": 78,
      "start_time": 453319.0,
      "end_time": 460490.0,
      "text": "A PCIe card fits into a slot of its physical size or larger, but may not fit into a smaller"
    },
    {
      "index": 79,
      "start_time": 460490.0,
      "end_time": 466620.0,
      "text": "PCIe slot. Some slots use open-ended sockets to permit physically longer cards and negotiate"
    },
    {
      "index": 80,
      "start_time": 466620.0,
      "end_time": 471639.0,
      "text": "the best available electrical connection. The number of lanes actually connected to"
    },
    {
      "index": 81,
      "start_time": 471639.0,
      "end_time": 476599.0,
      "text": "a slot may also be less than the number supported by the physical slot size."
    },
    {
      "index": 82,
      "start_time": 476599.0,
      "end_time": 488129.0,
      "text": "An example is a ×16 slot that runs at ×4. This slot will accept any ×1, ×2, ×4, ×8,"
    },
    {
      "index": 83,
      "start_time": 488129.0,
      "end_time": 497860.0,
      "text": "or ×16 card, but provides only ×4 speed. Its specification may read: ×16; &quot;×size"
    },
    {
      "index": 84,
      "start_time": 497860.0,
      "end_time": 503990.0,
      "text": "@ ×speed&quot; notation is also common. The advantage is that such slot can accommodate a larger"
    },
    {
      "index": 85,
      "start_time": 503990.0,
      "end_time": 510370.0,
      "text": "range of PCIe cards without requiring motherboard hardware to support the full transfer rate."
    },
    {
      "index": 86,
      "start_time": 510370.0,
      "end_time": 513229.0,
      "text": "Pinout The following table identifies the conductors"
    },
    {
      "index": 87,
      "start_time": 513229.00000000006,
      "end_time": 518849.00000000006,
      "text": "on each side of the edge connector on a PCI Express card. The solder side of the printed"
    },
    {
      "index": 88,
      "start_time": 518849.00000000006,
      "end_time": 526639.0,
      "text": "circuit board is the A side, and the component side is the B side. PRSNT1# and PRSNT2# pins"
    },
    {
      "index": 89,
      "start_time": 526639.0,
      "end_time": 532560.0,
      "text": "must be slightly shorter than the rest, to ensure that a hot-plugged card is fully inserted."
    },
    {
      "index": 90,
      "start_time": 532560.0,
      "end_time": 537029.0,
      "text": "The WAKE# pin uses full voltage to wake the computer, but must be pulled high from the"
    },
    {
      "index": 91,
      "start_time": 537029.0,
      "end_time": 541339.0,
      "text": "standby power to indicate that the card is wake capable."
    },
    {
      "index": 92,
      "start_time": 541339.0,
      "end_time": 545889.0,
      "text": "Power All sizes of ×4 and ×8 PCI Express cards"
    },
    {
      "index": 93,
      "start_time": 545889.0,
      "end_time": 553980.0,
      "text": "are allowed a maximum power consumption of 25 W. All ×1 cards are initially 10 W;"
    },
    {
      "index": 94,
      "start_time": 553980.0,
      "end_time": 559610.0,
      "text": "full-height cards may configure themselves as &#39;high-power&#39; to reach 25 W, while half-height"
    },
    {
      "index": 95,
      "start_time": 559610.0,
      "end_time": 570670.0,
      "text": "×1 cards are fixed at 10 W. All sizes of ×16 cards are initially 25 W; like ×1 cards,"
    },
    {
      "index": 96,
      "start_time": 570670.0,
      "end_time": 574579.0,
      "text": "half-height cards are limited to this number while full-height cards may increase their"
    },
    {
      "index": 97,
      "start_time": 574579.0,
      "end_time": 581170.0,
      "text": "power after configuration. They can use up to 75 W, though the specification demands"
    },
    {
      "index": 98,
      "start_time": 581170.0,
      "end_time": 586170.0,
      "text": "that the higher-power configuration be used for graphics cards only, while cards of other"
    },
    {
      "index": 99,
      "start_time": 586170.0,
      "end_time": 593839.0,
      "text": "purposes are to remain at 25 W. Optional connectors add 75 W or 150 W power"
    },
    {
      "index": 100,
      "start_time": 593839.0,
      "end_time": 600170.0,
      "text": "for up to 300 W total. Some cards are using two 8-pin connectors, but this has not been"
    },
    {
      "index": 101,
      "start_time": 600170.0,
      "end_time": 607139.0,
      "text": "standardized yet, therefore such cards must not carry the official PCI Express logo. This"
    },
    {
      "index": 102,
      "start_time": 607139.0,
      "end_time": 613970.0,
      "text": "configuration would allow 375 W total and will likely be standardized by PCI-SIG with"
    },
    {
      "index": 103,
      "start_time": 613970.0,
      "end_time": 621160.0,
      "text": "the PCI Express 4.0 standard. The 8-pin PCI Express connector could be mistaken with the"
    },
    {
      "index": 104,
      "start_time": 621160.0,
      "end_time": 626490.0,
      "text": "EPS12V connector, which is mainly used for powering SMP and multi-core systems."
    },
    {
      "index": 105,
      "start_time": 626490.0,
      "end_time": 629420.0,
      "text": "PCI Express Mini Card"
    },
    {
      "index": 106,
      "start_time": 629420.0,
      "end_time": 638000.0,
      "text": "PCI Express Mini Card, based on PCI Express, is a replacement for the Mini PCI form factor."
    },
    {
      "index": 107,
      "start_time": 638000.0,
      "end_time": 646870.0,
      "text": "It is developed by the PCI-SIG. The host device supports both PCI Express and USB 2.0 connectivity,"
    },
    {
      "index": 108,
      "start_time": 646870.0,
      "end_time": 652980.0,
      "text": "and each card may use either standard. Most laptop computers built after 2005 are based"
    },
    {
      "index": 109,
      "start_time": 652980.0,
      "end_time": 656529.0,
      "text": "on PCI Express. Physical dimensions"
    },
    {
      "index": 110,
      "start_time": 656529.0,
      "end_time": 664910.0,
      "text": "PCI Express Mini Cards are 30×50.95 mm. There is a 52-pin edge connector, consisting"
    },
    {
      "index": 111,
      "start_time": 664910.0,
      "end_time": 671410.0,
      "text": "of two staggered rows on a 0.8 mm pitch. Each row has eight contacts, a gap equivalent"
    },
    {
      "index": 112,
      "start_time": 671410.0,
      "end_time": 681110.0,
      "text": "to four contacts, then a further 18 contacts. A half-length card is also specified 30×26.8 mm."
    },
    {
      "index": 113,
      "start_time": 681110.0,
      "end_time": 685420.0,
      "text": "Cards have a thickness of 1.0 mm. Electrical interface"
    },
    {
      "index": 114,
      "start_time": 685420.0,
      "end_time": 693949.0,
      "text": "PCI Express Mini Card edge connectors provide multiple connections and buses:"
    },
    {
      "index": 115,
      "start_time": 693949.0,
      "end_time": 696180.0,
      "text": "PCIe ×1 USB 2.0"
    },
    {
      "index": 116,
      "start_time": 696180.0,
      "end_time": 699220.0,
      "text": "SMBus Wires to diagnostics LEDs for wireless network"
    },
    {
      "index": 117,
      "start_time": 699220.0,
      "end_time": 706380.0,
      "text": "status on computer&#39;s chassis SIM card for GSM and WCDMA applications."
    },
    {
      "index": 118,
      "start_time": 706380.0,
      "end_time": 711949.0,
      "text": "Future extension for another PCIe lane 1.5 and 3.3 volt power"
    },
    {
      "index": 119,
      "start_time": 711949.0,
      "end_time": 717149.0,
      "text": "Mini PCI Express &amp; mSATA Despite sharing the mini-PCI Express form"
    },
    {
      "index": 120,
      "start_time": 717149.0,
      "end_time": 724570.0,
      "text": "factor, an mSATA slot is not necessarily electrically compatible with Mini PCI Express. For this"
    },
    {
      "index": 121,
      "start_time": 724570.0,
      "end_time": 730899.0,
      "text": "reason, only certain notebooks are compatible with mSATA drives. Most compatible systems"
    },
    {
      "index": 122,
      "start_time": 730899.0,
      "end_time": 737000.0,
      "text": "are based on Intel&#39;s Sandy Bridge processor architecture, using the Huron River platform."
    },
    {
      "index": 123,
      "start_time": 737000.0,
      "end_time": 742070.0,
      "text": "But for a mSATA/mini-PCI-E connector, the only prerequisite is that there is a switch"
    },
    {
      "index": 124,
      "start_time": 742070.0,
      "end_time": 749139.0,
      "text": "which makes it either a mSATA or a mini-PCI-E slot and can be implemented on any platform."
    },
    {
      "index": 125,
      "start_time": 749139.0,
      "end_time": 755600.0,
      "text": "Notebooks like Lenovo&#39;s T-Series, W-Series, and X-Series ThinkPads released in March–April"
    },
    {
      "index": 126,
      "start_time": 755600.0,
      "end_time": 765880.0,
      "text": "2011 have support for an mSATA SSD card in their WWAN card slot. The ThinkPad Edge E220s/E420s,"
    },
    {
      "index": 127,
      "start_time": 765880.0,
      "end_time": 771779.0,
      "text": "and the Lenovo IdeaPad Y460/Y560 also support mSATA."
    },
    {
      "index": 128,
      "start_time": 771779.0,
      "end_time": 778130.0,
      "text": "Some notebooks use a variant of the PCI Express Mini Card as an SSD. This variant uses the"
    },
    {
      "index": 129,
      "start_time": 778130.0,
      "end_time": 783730.0,
      "text": "reserved and several non-reserved pins to implement SATA and IDE interface passthrough,"
    },
    {
      "index": 130,
      "start_time": 783730.0,
      "end_time": 791829.0,
      "text": "keeping only USB, ground lines, and sometimes the core PCIe 1x bus intact. This makes the"
    },
    {
      "index": 131,
      "start_time": 791829.0,
      "end_time": 797550.0,
      "text": "&#39;miniPCIe&#39; flash and solid state drives sold for netbooks largely incompatible with true"
    },
    {
      "index": 132,
      "start_time": 797550.0,
      "end_time": 804500.0,
      "text": "PCI Express Mini implementations. Also, the typical Asus miniPCIe SSD is 71 mm"
    },
    {
      "index": 133,
      "start_time": 804500.0,
      "end_time": 811279.0,
      "text": "long, causing the Dell 51 mm model to often be referred to as half length. A true 51 mm"
    },
    {
      "index": 134,
      "start_time": 811279.0,
      "end_time": 817860.0,
      "text": "Mini PCIe SSD was announced in 2009, with two stacked PCB layers, which allows for higher"
    },
    {
      "index": 135,
      "start_time": 817860.0,
      "end_time": 824449.0,
      "text": "storage capacity. The announced design preserves the PCIe interface, making it compatible with"
    },
    {
      "index": 136,
      "start_time": 824449.0,
      "end_time": 831069.0,
      "text": "the standard mini PCIe slot. No working product has yet been developed."
    },
    {
      "index": 137,
      "start_time": 831069.0,
      "end_time": 836259.0,
      "text": "Intel has numerous desktop boards with the PCIe ×1 Mini-Card slot which typically do"
    },
    {
      "index": 138,
      "start_time": 836259.0,
      "end_time": 844160.0,
      "text": "not support mSATA SSD. A list of desktop boards that natively support mSATA in the PCIe ×1"
    },
    {
      "index": 139,
      "start_time": 844160.0,
      "end_time": 847630.0,
      "text": "Mini-Card slot is provided on the Intel Support site."
    },
    {
      "index": 140,
      "start_time": 847630.0,
      "end_time": 853509.0,
      "text": "PCI Express External Cabling PCI Express External Cabling specifications"
    },
    {
      "index": 141,
      "start_time": 853509.0,
      "end_time": 860720.0,
      "text": "were released by the PCI-SIG in February 2007. Standard cables and connectors have been defined"
    },
    {
      "index": 142,
      "start_time": 860720.0,
      "end_time": 871970.0,
      "text": "for ×1, ×4, ×8, and ×16 link widths, with a transfer rate of 250 MB/s per lane. The"
    },
    {
      "index": 143,
      "start_time": 871970.0,
      "end_time": 881040.0,
      "text": "PCI-SIG also expects the norm will evolve to reach 500 MB/s, as in PCI Express 2.0."
    },
    {
      "index": 144,
      "start_time": 881040.0,
      "end_time": 887940.0,
      "text": "The maximum cable length remains undetermined. An example of the uses of Cabled PCI Express"
    },
    {
      "index": 145,
      "start_time": 887940.0,
      "end_time": 895170.0,
      "text": "is a metal enclosure, containing a number of PCI slots and PCI-to-ePCIe adapter circuitry."
    },
    {
      "index": 146,
      "start_time": 895170.0,
      "end_time": 899410.0,
      "text": "This device would not be possible had it not been for the ePCIe spec."
    },
    {
      "index": 147,
      "start_time": 899410.0,
      "end_time": 903399.0,
      "text": "Derivative forms There are several other expansion card types"
    },
    {
      "index": 148,
      "start_time": 903399.0,
      "end_time": 907769.0,
      "text": "derived from PCIe. These include: Low-height card"
    },
    {
      "index": 149,
      "start_time": 907769.0,
      "end_time": 911720.0,
      "text": "ExpressCard: successor to the PC Card form factor"
    },
    {
      "index": 150,
      "start_time": 911720.0,
      "end_time": 917940.0,
      "text": "PCI Express ExpressModule: a hot-pluggable modular form factor defined for servers and"
    },
    {
      "index": 151,
      "start_time": 917940.0,
      "end_time": 923199.0,
      "text": "workstations XQD card: a PCI Express-based flash card standard"
    },
    {
      "index": 152,
      "start_time": 923199.0,
      "end_time": 929560.0,
      "text": "by the CompactFlash Association XMC: similar to the CMC/PMC form factor"
    },
    {
      "index": 153,
      "start_time": 929560.0,
      "end_time": 936920.0,
      "text": "AdvancedTCA: a complement to CompactPCI for larger applications; supports serial based"
    },
    {
      "index": 154,
      "start_time": 936920.0,
      "end_time": 943779.0,
      "text": "backplane topologies AMC: a complement to the AdvancedTCA specification;"
    },
    {
      "index": 155,
      "start_time": 943779.0,
      "end_time": 947350.0,
      "text": "supports processor and I/O modules on ATCA boards."
    },
    {
      "index": 156,
      "start_time": 947350.0,
      "end_time": 954819.0,
      "text": "FeaturePak: a tiny expansion card format for embedded and small form factor applications;"
    },
    {
      "index": 157,
      "start_time": 954819.0,
      "end_time": 962790.0,
      "text": "it implements two ×1 PCIe links on a high-density connector along with USB, I2C, and up to 100"
    },
    {
      "index": 158,
      "start_time": 962790.0,
      "end_time": 967730.0,
      "text": "points of I/O. Universal IO: A variant from Super Micro Computer"
    },
    {
      "index": 159,
      "start_time": 967730.0,
      "end_time": 974170.0,
      "text": "Inc designed for use in low-profile rack-mounted chassis. It has the connector bracket reversed"
    },
    {
      "index": 160,
      "start_time": 974170.0,
      "end_time": 979959.0,
      "text": "so it cannot fit in a normal PCI Express socket, but it is pin-compatible and may be inserted"
    },
    {
      "index": 161,
      "start_time": 979959.0,
      "end_time": 984940.0,
      "text": "if the bracket is removed. Thunderbolt: A variant from Intel that combines"
    },
    {
      "index": 162,
      "start_time": 984940.0,
      "end_time": 991779.0,
      "text": "DisplayPort and PCIe protocols in a form factor compatible with Mini DisplayPort."
    },
    {
      "index": 163,
      "start_time": 991779.0,
      "end_time": 997360.0,
      "text": "Serial Digital Video Out: some 9xx series Intel chipsets allow for adding an additional"
    },
    {
      "index": 164,
      "start_time": 997360.0,
      "end_time": 1000740.0,
      "text": "output for the integrated video into a PCIe slot"
    },
    {
      "index": 165,
      "start_time": 1000740.0,
      "end_time": 1006940.0,
      "text": "M.2 M-PCIe brings PCIe 3.0 to mobile devices,"
    },
    {
      "index": 166,
      "start_time": 1006940.0,
      "end_time": 1011350.0,
      "text": "over the M-PHY physical layer. History and revisions"
    },
    {
      "index": 167,
      "start_time": 1011350.0,
      "end_time": 1017269.0,
      "text": "While in early development, PCIe was initially referred to as HSI, and underwent a name change"
    },
    {
      "index": 168,
      "start_time": 1017270.0,
      "end_time": 1025101.0,
      "text": "to 3GIO before finally settling on its PCI-SIG name PCI Express. A technical working group"
    },
    {
      "index": 169,
      "start_time": 1025099.9999999999,
      "end_time": 1032158.9999999999,
      "text": "named the Arapaho Work Group drew up the standard. For initial drafts, the AWG consisted only"
    },
    {
      "index": 170,
      "start_time": 1032160.0000000001,
      "end_time": 1038790.0000000001,
      "text": "of Intel engineers; subsequently the AWG expanded to include industry partners."
    },
    {
      "index": 171,
      "start_time": 1038790.0,
      "end_time": 1046101.0,
      "text": "PCI Express is a technology under constant development and improvement. As of 2013 the"
    },
    {
      "index": 172,
      "start_time": 1046099.9999999999,
      "end_time": 1049750.0,
      "text": "PCI Express implementation has reached version 4."
    },
    {
      "index": 173,
      "start_time": 1049750.0,
      "end_time": 1057570.0,
      "text": "PCI Express 1.0a In 2003, PCI-SIG introduced PCIe 1.0a, with"
    },
    {
      "index": 174,
      "start_time": 1057570.0,
      "end_time": 1066330.0,
      "text": "a per-lane data rate of 250 MB/s and a transfer rate of 2.5 gigatransfers per second. Transfer"
    },
    {
      "index": 175,
      "start_time": 1066330.0,
      "end_time": 1070539.0,
      "text": "rate is expressed in transfers per second instead of bits per second because the number"
    },
    {
      "index": 176,
      "start_time": 1070540.0,
      "end_time": 1075501.0,
      "text": "of transfers includes the overhead bits, which do not provide additional throughput."
    },
    {
      "index": 177,
      "start_time": 1075500.0,
      "end_time": 1083590.0,
      "text": "PCIe 1.x uses an 8b/10b encoding scheme that results in a 20 percent/10) overhead on the"
    },
    {
      "index": 178,
      "start_time": 1083590.0,
      "end_time": 1091580.0,
      "text": "raw bit rate. It uses a 2.5 GHz clock rate, therefore delivering an effective 250 000"
    },
    {
      "index": 179,
      "start_time": 1091580.0,
      "end_time": 1097630.0,
      "text": "000 bytes per second maximum data rate. PCI Express 1.1"
    },
    {
      "index": 180,
      "start_time": 1097630.0,
      "end_time": 1106510.0,
      "text": "In 2005, PCI-SIG introduced PCIe 1.1. This updated specification includes clarifications"
    },
    {
      "index": 181,
      "start_time": 1106510.0,
      "end_time": 1113960.0,
      "text": "and several improvements, but is fully compatible with PCI Express 1.0a. No changes were made"
    },
    {
      "index": 182,
      "start_time": 1113960.0,
      "end_time": 1119590.0,
      "text": "to the data rate. PCI Express 2.0"
    },
    {
      "index": 183,
      "start_time": 1119590.0,
      "end_time": 1125260.0,
      "text": "PCI-SIG announced the availability of the PCI Express Base 2.0 specification on 15 January"
    },
    {
      "index": 184,
      "start_time": 1125260.0,
      "end_time": 1134890.0,
      "text": "2007. The PCIe 2.0 standard doubles the transfer rate compared with PCIe 1.0 to 5 GT/s and"
    },
    {
      "index": 185,
      "start_time": 1134890.0,
      "end_time": 1144490.0,
      "text": "the per-lane throughput rises from 250 MB/s to 500 MB/s. This means a 32-lane PCIe connector"
    },
    {
      "index": 186,
      "start_time": 1144490.0,
      "end_time": 1153159.0,
      "text": "can support throughput up to 16 GB/s aggregate. PCIe 2.0 motherboard slots are fully backward"
    },
    {
      "index": 187,
      "start_time": 1153160.0,
      "end_time": 1160651.0,
      "text": "compatible with PCIe v1.x cards. PCIe 2.0 cards are also generally backward compatible"
    },
    {
      "index": 188,
      "start_time": 1160650.0,
      "end_time": 1169080.0,
      "text": "with PCIe 1.x motherboards, using the available bandwidth of PCI Express 1.1. Overall, graphic"
    },
    {
      "index": 189,
      "start_time": 1169080.0,
      "end_time": 1176520.0,
      "text": "cards or motherboards designed for v2.0 will work with the other being v1.1 or v1.0a."
    },
    {
      "index": 190,
      "start_time": 1176520.0,
      "end_time": 1183840.0,
      "text": "The PCI-SIG also said that PCIe 2.0 features improvements to the point-to-point data transfer"
    },
    {
      "index": 191,
      "start_time": 1183840.0,
      "end_time": 1190370.0,
      "text": "protocol and its software architecture. Intel&#39;s first PCIe 2.0 capable chipset was"
    },
    {
      "index": 192,
      "start_time": 1190370.0,
      "end_time": 1198289.0,
      "text": "the X38 and boards began to ship from various vendors as of October 21, 2007. AMD started"
    },
    {
      "index": 193,
      "start_time": 1198290.0,
      "end_time": 1207731.0,
      "text": "supporting PCIe 2.0 with its AMD 700 chipset series and nVidia started with the MCP72."
    },
    {
      "index": 194,
      "start_time": 1207730.0,
      "end_time": 1217190.0,
      "text": "All of Intel&#39;s prior chipsets, including the Intel P35 chipset, supported PCIe 1.1 or 1.0a."
    },
    {
      "index": 195,
      "start_time": 1217190.0,
      "end_time": 1225400.0,
      "text": "Like 1.x, PCIe 2.0 uses an 8b/10b encoding scheme, therefore delivering, per-lane, an"
    },
    {
      "index": 196,
      "start_time": 1225400.0,
      "end_time": 1230700.0,
      "text": "effective 4 Gbit/s max transfer rate from its 5 GT/s raw data rate."
    },
    {
      "index": 197,
      "start_time": 1230700.0,
      "end_time": 1236669.0,
      "text": "PCI Express 2.1 PCI Express 2.1 supports a large proportion"
    },
    {
      "index": 198,
      "start_time": 1236670.0,
      "end_time": 1242771.0,
      "text": "of the management, support, and troubleshooting systems planned for full implementation in"
    },
    {
      "index": 199,
      "start_time": 1242770.0,
      "end_time": 1251720.0,
      "text": "PCI Express 3.0. However, the speed is the same as PCI Express 2.0. Unfortunately, the"
    },
    {
      "index": 200,
      "start_time": 1251720.0,
      "end_time": 1257440.0,
      "text": "increase in power from the slot breaks backward compatibility between PCI Express 2.1 cards"
    },
    {
      "index": 201,
      "start_time": 1257440.0,
      "end_time": 1265330.0,
      "text": "and some older motherboards with 1.0/1.0a, but most motherboards with PCI Express 1.1"
    },
    {
      "index": 202,
      "start_time": 1265330.0,
      "end_time": 1269490.0,
      "text": "connectors are provided with a BIOS update by their manufacturers through utilities to"
    },
    {
      "index": 203,
      "start_time": 1269490.0,
      "end_time": 1274330.0,
      "text": "support backward compatibility of cards with PCIe 2.1."
    },
    {
      "index": 204,
      "start_time": 1274330.0,
      "end_time": 1280750.0,
      "text": "PCI Express 3.x PCI Express 3.0 Base specification revision"
    },
    {
      "index": 205,
      "start_time": 1280750.0,
      "end_time": 1288940.0,
      "text": "3.0 was made available in November 2010, after multiple delays. In August 2007, PCI-SIG announced"
    },
    {
      "index": 206,
      "start_time": 1288940.0,
      "end_time": 1296380.0,
      "text": "that PCI Express 3.0 would carry a bit rate of 8 gigatransfers per second, and that it"
    },
    {
      "index": 207,
      "start_time": 1296380.0,
      "end_time": 1302770.0,
      "text": "would be backward compatible with existing PCI Express implementations. At that time,"
    },
    {
      "index": 208,
      "start_time": 1302770.0,
      "end_time": 1308740.0,
      "text": "it was also announced that the final specification for PCI Express 3.0 would be delayed until"
    },
    {
      "index": 209,
      "start_time": 1308740.0,
      "end_time": 1316350.0,
      "text": "2011. New features for the PCI Express 3.0 specification include a number of optimizations"
    },
    {
      "index": 210,
      "start_time": 1316350.0,
      "end_time": 1322179.0,
      "text": "for enhanced signaling and data integrity, including transmitter and receiver equalization,"
    },
    {
      "index": 211,
      "start_time": 1322180.0,
      "end_time": 1328540.0,
      "text": "PLL improvements, clock data recovery, and channel enhancements for currently supported"
    },
    {
      "index": 212,
      "start_time": 1328540.0,
      "end_time": 1331871.0,
      "text": "topologies. Following a six-month technical analysis of"
    },
    {
      "index": 213,
      "start_time": 1331870.0,
      "end_time": 1338010.0,
      "text": "the feasibility of scaling the PCI Express interconnect bandwidth, PCI-SIG&#39;s analysis"
    },
    {
      "index": 214,
      "start_time": 1338010.0,
      "end_time": 1343289.0,
      "text": "found that 8 gigatransfers per second can be manufactured in mainstream silicon process"
    },
    {
      "index": 215,
      "start_time": 1343290.0,
      "end_time": 1348471.0,
      "text": "technology, and can be deployed with existing low-cost materials and infrastructure, while"
    },
    {
      "index": 216,
      "start_time": 1348470.0,
      "end_time": 1353100.0,
      "text": "maintaining full compatibility to the PCI Express protocol stack."
    },
    {
      "index": 217,
      "start_time": 1353100.0,
      "end_time": 1363750.0,
      "text": "PCI Express 3.0 upgrades the encoding scheme to 128b/130b from the previous 8b/10b encoding,"
    },
    {
      "index": 218,
      "start_time": 1363750.0,
      "end_time": 1373020.0,
      "text": "reducing the overhead to approximately 1.54%/130), as opposed to the 20% overhead of PCI Express"
    },
    {
      "index": 219,
      "start_time": 1373020.0,
      "end_time": 1378470.0,
      "text": "2.0. This is achieved by a technique called &quot;scrambling&quot; that applies a known binary polynomial"
    },
    {
      "index": 220,
      "start_time": 1378470.0,
      "end_time": 1385080.0,
      "text": "to a data stream in a feedback topology. Because the scrambling polynomial is known, the data"
    },
    {
      "index": 221,
      "start_time": 1385080.0,
      "end_time": 1393529.0,
      "text": "can be recovered by running it through a feedback topology using the inverse polynomial. PCI"
    },
    {
      "index": 222,
      "start_time": 1393530.0,
      "end_time": 1399971.0,
      "text": "Express 3.0&#39;s 8 GT/s bit rate effectively delivers 985 MB/s per lane, practically doubling"
    },
    {
      "index": 223,
      "start_time": 1399970.0,
      "end_time": 1404799.0,
      "text": "the lane bandwidth relative to PCI Express 2.0."
    },
    {
      "index": 224,
      "start_time": 1404800.0,
      "end_time": 1412211.0,
      "text": "On November 18, 2010, the PCI Special Interest Group officially published the finalized PCI"
    },
    {
      "index": 225,
      "start_time": 1412210.0,
      "end_time": 1417669.0,
      "text": "Express 3.0 specification to its members to build devices based on this new version of"
    },
    {
      "index": 226,
      "start_time": 1417670.0,
      "end_time": 1422611.0,
      "text": "PCI Express. PCI Express 3.1 specification is scheduled"
    },
    {
      "index": 227,
      "start_time": 1422610.0,
      "end_time": 1428470.0,
      "text": "to be released in late 2013 or early 2014, consolidating various improvements to the"
    },
    {
      "index": 228,
      "start_time": 1428470.0,
      "end_time": 1435250.0,
      "text": "published PCI Express 3.1 specification in three areas – power management, performance"
    },
    {
      "index": 229,
      "start_time": 1435250.0,
      "end_time": 1439899.0,
      "text": "and functionality. PCI Express 4.0"
    },
    {
      "index": 230,
      "start_time": 1439900.0,
      "end_time": 1449081.0,
      "text": "On November 29, 2011, PCI-SIG announced PCI Express 4.0 featuring 16 GT/s, still based"
    },
    {
      "index": 231,
      "start_time": 1449080.0,
      "end_time": 1456789.0,
      "text": "on copper technology. Additionally, active and idle power optimizations are to be investigated."
    },
    {
      "index": 232,
      "start_time": 1456790.0,
      "end_time": 1462861.0,
      "text": "Final specifications are expected to be released in 2014 or 2015."
    },
    {
      "index": 233,
      "start_time": 1462860.0,
      "end_time": 1468220.0,
      "text": "Extensions and future directions Some vendors offer PCIe over fiber products,"
    },
    {
      "index": 234,
      "start_time": 1468220.0,
      "end_time": 1473990.0,
      "text": "but these generally find use only in specific cases where transparent PCIe bridging is preferable"
    },
    {
      "index": 235,
      "start_time": 1473990.0,
      "end_time": 1479669.0,
      "text": "to using a more mainstream standard that may require additional software to support it;"
    },
    {
      "index": 236,
      "start_time": 1479670.0,
      "end_time": 1483881.0,
      "text": "current implementations focus on distance rather than raw bandwidth and typically do"
    },
    {
      "index": 237,
      "start_time": 1483880.0,
      "end_time": 1490330.0,
      "text": "not implement a full ×16 link. Thunderbolt was developed by Intel as a general-purpose"
    },
    {
      "index": 238,
      "start_time": 1490330.0,
      "end_time": 1496640.0,
      "text": "high speed interface combining a ×4 PCIe link with DisplayPort and was originally intended"
    },
    {
      "index": 239,
      "start_time": 1496640.0,
      "end_time": 1501710.0,
      "text": "to be an all-fiber interface, but due to early difficulties in creating a consumer-friendly"
    },
    {
      "index": 240,
      "start_time": 1501710.0,
      "end_time": 1508480.0,
      "text": "fiber interconnect, most early implementations are hybrid copper-fiber systems. A notable"
    },
    {
      "index": 241,
      "start_time": 1508480.0,
      "end_time": 1516029.0,
      "text": "exception, the Sony VAIO Z VPC-Z2, uses a nonstandard USB port with an optical component"
    },
    {
      "index": 242,
      "start_time": 1516030.0,
      "end_time": 1522491.0,
      "text": "to connect to an outboard PCIe display adapter. Apple has been the primary driver of Thunderbolt"
    },
    {
      "index": 243,
      "start_time": 1522490.0,
      "end_time": 1527970.0,
      "text": "adoption through 2011, though several other vendors have announced new products and systems"
    },
    {
      "index": 244,
      "start_time": 1527970.0,
      "end_time": 1534350.0,
      "text": "featuring Thunderbolt. Mobile PCIe specification allows PCI Express"
    },
    {
      "index": 245,
      "start_time": 1534350.0,
      "end_time": 1540299.0,
      "text": "architecture to operate over the MIPI Alliance&#39;s M-PHY physical layer technology. Building"
    },
    {
      "index": 246,
      "start_time": 1540300.0,
      "end_time": 1545930.0,
      "text": "on top of already existing widespread adoption of M-PHY and its low-power design, Mobile"
    },
    {
      "index": 247,
      "start_time": 1545930.0,
      "end_time": 1550050.0,
      "text": "PCIe allows PCI Express to be used in tablets and smartphones."
    },
    {
      "index": 248,
      "start_time": 1550050.0,
      "end_time": 1556591.0,
      "text": "A proposed extension called OCuLink, as a competitor to Thunderbolt, was reported in"
    },
    {
      "index": 249,
      "start_time": 1556590.0,
      "end_time": 1563260.0,
      "text": "the press in September 2013. It is &quot;the cable version of PCI Express&quot;, but despite what"
    },
    {
      "index": 250,
      "start_time": 1563260.0,
      "end_time": 1569110.0,
      "text": "its name might suggest it is intended to be copper-based, and up to four lanes wide. Its"
    },
    {
      "index": 251,
      "start_time": 1569110.0,
      "end_time": 1573789.0,
      "text": "target launch date is mid-2014. Hardware protocol summary"
    },
    {
      "index": 252,
      "start_time": 1573790.0,
      "end_time": 1580540.0,
      "text": "The PCIe link is built around dedicated unidirectional couples of serial, point-to-point connections"
    },
    {
      "index": 253,
      "start_time": 1580540.0,
      "end_time": 1585920.0,
      "text": "known as lanes. This is in sharp contrast to the earlier PCI connection, which is a"
    },
    {
      "index": 254,
      "start_time": 1585920.0,
      "end_time": 1592491.0,
      "text": "bus-based system where all the devices share the same bidirectional, 32-bit or 64-bit parallel"
    },
    {
      "index": 255,
      "start_time": 1592490.0,
      "end_time": 1596899.0,
      "text": "bus. PCI Express is a layered protocol, consisting"
    },
    {
      "index": 256,
      "start_time": 1596900.0,
      "end_time": 1602641.0,
      "text": "of a transaction layer, a data link layer, and a physical layer. The Data Link Layer"
    },
    {
      "index": 257,
      "start_time": 1602640.0,
      "end_time": 1608620.0,
      "text": "is subdivided to include a media access control sublayer. The Physical Layer is subdivided"
    },
    {
      "index": 258,
      "start_time": 1608620.0,
      "end_time": 1614360.0,
      "text": "into logical and electrical sublayers. The Physical logical-sublayer contains a physical"
    },
    {
      "index": 259,
      "start_time": 1614360.0,
      "end_time": 1622000.0,
      "text": "coding sublayer. The terms are borrowed from the IEEE 802 networking protocol model."
    },
    {
      "index": 260,
      "start_time": 1622000.0,
      "end_time": 1625929.0,
      "text": "Physical layer The PCIe Physical Layer specification is divided"
    },
    {
      "index": 261,
      "start_time": 1625930.0,
      "end_time": 1632441.0,
      "text": "into two sub-layers, corresponding to electrical and logical specifications. The logical sublayer"
    },
    {
      "index": 262,
      "start_time": 1632440.0,
      "end_time": 1638340.0,
      "text": "is sometimes further divided into a MAC sublayer and a PCS, although this division is not formally"
    },
    {
      "index": 263,
      "start_time": 1638340.0,
      "end_time": 1645850.0,
      "text": "part of the PCIe specification. A specification published by Intel, the PHY Interface for"
    },
    {
      "index": 264,
      "start_time": 1645850.0,
      "end_time": 1651279.0,
      "text": "PCI Express, defines the MAC/PCS functional partitioning and the interface between these"
    },
    {
      "index": 265,
      "start_time": 1651280.0,
      "end_time": 1658601.0,
      "text": "two sub-layers. The PIPE specification also identifies the physical media attachment layer,"
    },
    {
      "index": 266,
      "start_time": 1658600.0,
      "end_time": 1664919.0,
      "text": "which includes the serializer/deserializer and other analog circuitry; however, since"
    },
    {
      "index": 267,
      "start_time": 1664920.0,
      "end_time": 1671290.0,
      "text": "SerDes implementations vary greatly among ASIC vendors, PIPE does not specify an interface"
    },
    {
      "index": 268,
      "start_time": 1671290.0,
      "end_time": 1676550.0,
      "text": "between the PCS and PMA. At the electrical level, each lane consists"
    },
    {
      "index": 269,
      "start_time": 1676550.0,
      "end_time": 1684660.0,
      "text": "of two unidirectional LVDS or PCML pairs at 2.525 Gbit/s. Transmit and receive are separate"
    },
    {
      "index": 270,
      "start_time": 1684660.0,
      "end_time": 1689300.0,
      "text": "differential pairs, for a total of four data wires per lane."
    },
    {
      "index": 271,
      "start_time": 1689300.0,
      "end_time": 1694341.0,
      "text": "A connection between any two PCIe devices is known as a link, and is built up from a"
    },
    {
      "index": 272,
      "start_time": 1694340.0,
      "end_time": 1701419.0,
      "text": "collection of one or more lanes. All devices must minimally support single-lane link. Devices"
    },
    {
      "index": 273,
      "start_time": 1701420.0,
      "end_time": 1710581.0,
      "text": "may optionally support wider links composed of 2, 4, 8, 12, 16, or 32 lanes. This allows"
    },
    {
      "index": 274,
      "start_time": 1710580.0,
      "end_time": 1716360.0,
      "text": "for very good compatibility in two ways: A PCIe card physically fits in any slot that"
    },
    {
      "index": 275,
      "start_time": 1716360.0,
      "end_time": 1721299.0,
      "text": "is at least as large as it is; A slot of a large physical size can be wired"
    },
    {
      "index": 276,
      "start_time": 1721300.0,
      "end_time": 1725780.0,
      "text": "electrically with fewer lanes as long as it provides the ground connections required by"
    },
    {
      "index": 277,
      "start_time": 1725780.0,
      "end_time": 1731571.0,
      "text": "the larger physical slot size. In both cases, PCIe negotiates the highest"
    },
    {
      "index": 278,
      "start_time": 1731570.0,
      "end_time": 1737789.0,
      "text": "mutually supported number of lanes. Many graphics cards, motherboards and BIOS versions are"
    },
    {
      "index": 279,
      "start_time": 1737790.0,
      "end_time": 1745621.0,
      "text": "verified to support ×1, ×4, ×8 and ×16 connectivity on the same connection."
    },
    {
      "index": 280,
      "start_time": 1745620.0,
      "end_time": 1750789.0,
      "text": "Even though the two would be signal-compatible, it is not usually possible to place a physically"
    },
    {
      "index": 281,
      "start_time": 1750790.0,
      "end_time": 1756351.0,
      "text": "larger PCIe card into a smaller slot – though if the PCIe slots are altered or a"
    },
    {
      "index": 282,
      "start_time": 1756350.0,
      "end_time": 1761980.0,
      "text": "riser is used most motherboards will allow this. Typically, this technique is used for"
    },
    {
      "index": 283,
      "start_time": 1761980.0,
      "end_time": 1768860.0,
      "text": "connecting multiple monitors to a single computer. The width of a PCIe connector is 8.8 mm,"
    },
    {
      "index": 284,
      "start_time": 1768860.0,
      "end_time": 1774750.0,
      "text": "while the height is 11.25 mm, and the length is variable. The fixed section of the connector"
    },
    {
      "index": 285,
      "start_time": 1774750.0,
      "end_time": 1780510.0,
      "text": "is 11.65 mm in length and contains two rows of 11, while the length of the other section"
    },
    {
      "index": 286,
      "start_time": 1780510.0,
      "end_time": 1786510.0,
      "text": "is variable depending on the number of lanes. The pins are spaced at 1 mm intervals, and"
    },
    {
      "index": 287,
      "start_time": 1786510.0,
      "end_time": 1791080.0,
      "text": "the thickness of the card going into the connector is 1.8 mm."
    },
    {
      "index": 288,
      "start_time": 1791080.0,
      "end_time": 1795720.0,
      "text": "Data transmission PCIe sends all control messages, including"
    },
    {
      "index": 289,
      "start_time": 1795720.0,
      "end_time": 1801640.0,
      "text": "interrupts, over the same links used for data. The serial protocol can never be blocked,"
    },
    {
      "index": 290,
      "start_time": 1801640.0,
      "end_time": 1808679.0,
      "text": "so latency is still comparable to conventional PCI, which has dedicated interrupt lines."
    },
    {
      "index": 291,
      "start_time": 1808680.0,
      "end_time": 1812961.0,
      "text": "Data transmitted on multiple-lane links is interleaved, meaning that each successive"
    },
    {
      "index": 292,
      "start_time": 1812960.0,
      "end_time": 1819130.0,
      "text": "byte is sent down successive lanes. The PCIe specification refers to this interleaving"
    },
    {
      "index": 293,
      "start_time": 1819130.0,
      "end_time": 1825440.0,
      "text": "as data striping. While requiring significant hardware complexity to synchronize the incoming"
    },
    {
      "index": 294,
      "start_time": 1825440.0,
      "end_time": 1832159.0,
      "text": "striped data, striping can significantly reduce the latency of the nth byte on a link. Due"
    },
    {
      "index": 295,
      "start_time": 1832160.0,
      "end_time": 1837351.0,
      "text": "to padding requirements, striping may not necessarily reduce the latency of small data"
    },
    {
      "index": 296,
      "start_time": 1837350.0,
      "end_time": 1842720.0,
      "text": "packets on a link. As with other high data rate serial transmission"
    },
    {
      "index": 297,
      "start_time": 1842720.0,
      "end_time": 1849710.0,
      "text": "protocols, the clock is embedded in the signal. At the physical level, PCI Express 2.0 utilizes"
    },
    {
      "index": 298,
      "start_time": 1849710.0,
      "end_time": 1855309.0,
      "text": "the 8b/10b encoding scheme to ensure that strings of consecutive ones or consecutive"
    },
    {
      "index": 299,
      "start_time": 1855310.0,
      "end_time": 1860670.0,
      "text": "zeros are limited in length. This coding was used to prevent the receiver from losing track"
    },
    {
      "index": 300,
      "start_time": 1860670.0,
      "end_time": 1866060.0,
      "text": "of where the bit edges are. In this coding scheme every eight payload bits of data are"
    },
    {
      "index": 301,
      "start_time": 1866060.0,
      "end_time": 1872660.0,
      "text": "replaced with 10 bits of transmit data, causing a 20% overhead in the electrical bandwidth."
    },
    {
      "index": 302,
      "start_time": 1872660.0,
      "end_time": 1882511.0,
      "text": "To improve the available bandwidth, PCI Express version 3.0 employs 128b/130b encoding instead:"
    },
    {
      "index": 303,
      "start_time": 1882510.0,
      "end_time": 1887440.0,
      "text": "similar but with much lower overhead. Many other protocols use a different form"
    },
    {
      "index": 304,
      "start_time": 1887440.0,
      "end_time": 1894720.0,
      "text": "of encoding known as scrambling to embed clock information into data streams. The PCIe specification"
    },
    {
      "index": 305,
      "start_time": 1894720.0,
      "end_time": 1899880.0,
      "text": "also defines a scrambling algorithm, but it is used to reduce electromagnetic interference"
    },
    {
      "index": 306,
      "start_time": 1899880.0,
      "end_time": 1903880.0,
      "text": "by preventing repeating data patterns in the transmitted data stream."
    },
    {
      "index": 307,
      "start_time": 1903880.0,
      "end_time": 1908370.0,
      "text": "Data link layer The Data Link Layer performs three vital services"
    },
    {
      "index": 308,
      "start_time": 1908370.0,
      "end_time": 1912960.0,
      "text": "for the PCIe express link: sequence the transaction layer packets that"
    },
    {
      "index": 309,
      "start_time": 1912960.0,
      "end_time": 1918070.0,
      "text": "are generated by the transaction layer, ensure reliable delivery of TLPs between two"
    },
    {
      "index": 310,
      "start_time": 1918070.0,
      "end_time": 1924049.0,
      "text": "endpoints via an acknowledgement protocol that explicitly requires replay of unacknowledged/bad"
    },
    {
      "index": 311,
      "start_time": 1924050.0,
      "end_time": 1927991.0,
      "text": "TLPs, initialize and manage flow control credits"
    },
    {
      "index": 312,
      "start_time": 1927990.0,
      "end_time": 1932750.0,
      "text": "On the transmit side, the data link layer generates an incrementing sequence number"
    },
    {
      "index": 313,
      "start_time": 1932750.0,
      "end_time": 1939950.0,
      "text": "for each outgoing TLP. It serves as a unique identification tag for each transmitted TLP,"
    },
    {
      "index": 314,
      "start_time": 1939950.0,
      "end_time": 1946590.0,
      "text": "and is inserted into the header of the outgoing TLP. A 32-bit cyclic redundancy check code"
    },
    {
      "index": 315,
      "start_time": 1946590.0,
      "end_time": 1950639.0,
      "text": "is also appended to the end of each outgoing TLP."
    },
    {
      "index": 316,
      "start_time": 1950640.0,
      "end_time": 1956331.0,
      "text": "On the receive side, the received TLP&#39;s LCRC and sequence number are both validated in"
    },
    {
      "index": 317,
      "start_time": 1956330.0,
      "end_time": 1963380.0,
      "text": "the link layer. If either the LCRC check fails, or the sequence-number is out of range, then"
    },
    {
      "index": 318,
      "start_time": 1963380.0,
      "end_time": 1969080.0,
      "text": "the bad TLP, as well as any TLPs received after the bad TLP, are considered invalid"
    },
    {
      "index": 319,
      "start_time": 1969080.0,
      "end_time": 1974750.0,
      "text": "and discarded. The receiver sends a negative acknowledgement message with the sequence-number"
    },
    {
      "index": 320,
      "start_time": 1974750.0,
      "end_time": 1981610.0,
      "text": "of the invalid TLP, requesting re-transmission of all TLPs forward of that sequence-number."
    },
    {
      "index": 321,
      "start_time": 1981610.0,
      "end_time": 1987090.0,
      "text": "If the received TLP passes the LCRC check and has the correct sequence number, it is"
    },
    {
      "index": 322,
      "start_time": 1987090.0,
      "end_time": 1992889.0,
      "text": "treated as valid. The link receiver increments the sequence-number, and forwards the valid"
    },
    {
      "index": 323,
      "start_time": 1992890.0,
      "end_time": 1999310.0,
      "text": "TLP to the receiver&#39;s transaction layer. An ACK message is sent to remote transmitter,"
    },
    {
      "index": 324,
      "start_time": 1999310.0,
      "end_time": 2005071.0,
      "text": "indicating the TLP was successfully received If the transmitter receives a NAK message,"
    },
    {
      "index": 325,
      "start_time": 2005070.0,
      "end_time": 2010120.0,
      "text": "or no acknowledgement is received until a timeout period expires, the transmitter must"
    },
    {
      "index": 326,
      "start_time": 2010120.0,
      "end_time": 2017080.0,
      "text": "retransmit all TLPs that lack a positive acknowledgement. Barring a persistent malfunction of the device"
    },
    {
      "index": 327,
      "start_time": 2017080.0,
      "end_time": 2022519.0,
      "text": "or transmission medium, the link-layer presents a reliable connection to the transaction layer,"
    },
    {
      "index": 328,
      "start_time": 2022520.0,
      "end_time": 2028890.0,
      "text": "since the transmission protocol ensures delivery of TLPs over an unreliable medium."
    },
    {
      "index": 329,
      "start_time": 2028890.0,
      "end_time": 2034321.0,
      "text": "In addition to sending and receiving TLPs generated by the transaction layer, the data-link"
    },
    {
      "index": 330,
      "start_time": 2034320.0,
      "end_time": 2042370.0,
      "text": "layer also generates and consumes DLLPs, data link layer packets. ACK and NAK signals are"
    },
    {
      "index": 331,
      "start_time": 2042370.0,
      "end_time": 2047830.0,
      "text": "communicated via DLLPs, as are flow control credit information, some power management"
    },
    {
      "index": 332,
      "start_time": 2047830.0,
      "end_time": 2054690.0,
      "text": "messages and flow control credit information. In practice, the number of in-flight, unacknowledged"
    },
    {
      "index": 333,
      "start_time": 2054690.0,
      "end_time": 2060640.0,
      "text": "TLPs on the link is limited by two factors: the size of the transmitter&#39;s replay buffer,"
    },
    {
      "index": 334,
      "start_time": 2060639.9999999998,
      "end_time": 2066429.9999999998,
      "text": "and the flow control credits issued by the receiver to a transmitter. PCI Express requires"
    },
    {
      "index": 335,
      "start_time": 2066429.9999999998,
      "end_time": 2071459.9999999998,
      "text": "all receivers to issue a minimum number of credits, to guarantee a link allows sending"
    },
    {
      "index": 336,
      "start_time": 2071460.0,
      "end_time": 2076550.0,
      "text": "PCIConfig TLPs and message TLPs. Transaction layer"
    },
    {
      "index": 337,
      "start_time": 2076550.0000000002,
      "end_time": 2081570.0000000002,
      "text": "PCI Express implements split transactions, allowing the link to carry other traffic while"
    },
    {
      "index": 338,
      "start_time": 2081570.0000000002,
      "end_time": 2089150.0000000002,
      "text": "the target device gathers data for the response. PCI Express uses credit-based flow control."
    },
    {
      "index": 339,
      "start_time": 2089150.0,
      "end_time": 2093940.0,
      "text": "In this scheme, a device advertises an initial amount of credit for each received buffer"
    },
    {
      "index": 340,
      "start_time": 2093940.0,
      "end_time": 2100070.0,
      "text": "in its transaction layer. The device at the opposite end of the link, when sending transactions"
    },
    {
      "index": 341,
      "start_time": 2100070.0,
      "end_time": 2106340.0,
      "text": "to this device, counts the number of credits each TLP consumes from its account. The sending"
    },
    {
      "index": 342,
      "start_time": 2106340.0,
      "end_time": 2111630.0,
      "text": "device may only transmit a TLP when doing so does not make its consumed credit count"
    },
    {
      "index": 343,
      "start_time": 2111630.0,
      "end_time": 2117570.0,
      "text": "exceed its credit limit. When the receiving device finishes processing the TLP from its"
    },
    {
      "index": 344,
      "start_time": 2117570.0,
      "end_time": 2122670.0,
      "text": "buffer, it signals a return of credits to the sending device, which increases the credit"
    },
    {
      "index": 345,
      "start_time": 2122670.0,
      "end_time": 2128580.0,
      "text": "limit by the restored amount. The credit counters are modular counters, and the comparison of"
    },
    {
      "index": 346,
      "start_time": 2128580.0,
      "end_time": 2134220.0,
      "text": "consumed credits to credit limit requires modular arithmetic. The advantage of this"
    },
    {
      "index": 347,
      "start_time": 2134220.0,
      "end_time": 2138910.0,
      "text": "scheme is that the latency of credit return does not affect performance, provided that"
    },
    {
      "index": 348,
      "start_time": 2138910.0,
      "end_time": 2143910.0,
      "text": "the credit limit is not encountered. This assumption is generally met if each device"
    },
    {
      "index": 349,
      "start_time": 2143910.0,
      "end_time": 2149990.0,
      "text": "is designed with adequate buffer sizes. PCIe 1.x is often quoted to support a data"
    },
    {
      "index": 350,
      "start_time": 2149990.0,
      "end_time": 2157610.0,
      "text": "rate of 250 MB/s in each direction, per lane. This figure is a calculation from the physical"
    },
    {
      "index": 351,
      "start_time": 2157610.0,
      "end_time": 2163120.0,
      "text": "signaling rate divided by the encoding overhead This means a sixteen lane PCIe card would"
    },
    {
      "index": 352,
      "start_time": 2163120.0,
      "end_time": 2172460.0,
      "text": "then be theoretically capable of 16×250 MB/s = 4 GB/s in each direction. While this is"
    },
    {
      "index": 353,
      "start_time": 2172460.0,
      "end_time": 2177670.0,
      "text": "correct in terms of data bytes, more meaningful calculations are based on the usable data"
    },
    {
      "index": 354,
      "start_time": 2177670.0,
      "end_time": 2182290.0,
      "text": "payload rate, which depends on the profile of the traffic, which is a function of the"
    },
    {
      "index": 355,
      "start_time": 2182290.0,
      "end_time": 2186460.0,
      "text": "high-level application and intermediate protocol levels."
    },
    {
      "index": 356,
      "start_time": 2186460.0,
      "end_time": 2191860.0,
      "text": "Like other high data rate serial interconnect systems, PCIe has a protocol and processing"
    },
    {
      "index": 357,
      "start_time": 2191860.0,
      "end_time": 2198140.0,
      "text": "overhead due to the additional transfer robustness. Long continuous unidirectional transfers can"
    },
    {
      "index": 358,
      "start_time": 2198140.0,
      "end_time": 2205810.0,
      "text": "approach &gt;95% of PCIe&#39;s raw data rate. These transfers also benefit the most from increased"
    },
    {
      "index": 359,
      "start_time": 2205810.0,
      "end_time": 2211300.0,
      "text": "number of lanes But in more typical applications, the traffic profile is characterized as short"
    },
    {
      "index": 360,
      "start_time": 2211300.0,
      "end_time": 2217570.0,
      "text": "data packets with frequent enforced acknowledgements. This type of traffic reduces the efficiency"
    },
    {
      "index": 361,
      "start_time": 2217570.0,
      "end_time": 2223380.0,
      "text": "of the link, due to overhead from packet parsing and forced interrupts. Being a protocol for"
    },
    {
      "index": 362,
      "start_time": 2223380.0,
      "end_time": 2228540.0,
      "text": "devices connected to the same printed circuit board, it does not require the same tolerance"
    },
    {
      "index": 363,
      "start_time": 2228540.0,
      "end_time": 2234080.0,
      "text": "for transmission errors as a protocol for communication over longer distances, and thus,"
    },
    {
      "index": 364,
      "start_time": 2234080.0,
      "end_time": 2238850.0,
      "text": "this loss of efficiency is not particular to PCIe."
    },
    {
      "index": 365,
      "start_time": 2238850.0,
      "end_time": 2238850.0,
      "text": "Applications"
    },
    {
      "index": 366,
      "start_time": 2238850.0,
      "end_time": 2246280.0,
      "text": "PCI Express operates in consumer, server, and industrial applications, as a motherboard-level"
    },
    {
      "index": 367,
      "start_time": 2246280.0,
      "end_time": 2251780.0,
      "text": "interconnect, a passive backplane interconnect and as an expansion card interface for add-in"
    },
    {
      "index": 368,
      "start_time": 2251780.0,
      "end_time": 2255900.0,
      "text": "boards. In virtually all modern PCs, from consumer"
    },
    {
      "index": 369,
      "start_time": 2255900.0,
      "end_time": 2262690.0,
      "text": "laptops and desktops to enterprise data servers, the PCIe bus serves as the primary motherboard-level"
    },
    {
      "index": 370,
      "start_time": 2262690.0,
      "end_time": 2268730.0,
      "text": "interconnect, connecting the host system-processor with both integrated-peripherals and add-on"
    },
    {
      "index": 371,
      "start_time": 2268730.0,
      "end_time": 2275150.0,
      "text": "peripherals. In most of these systems, the PCIe bus co-exists with one or more legacy"
    },
    {
      "index": 372,
      "start_time": 2275150.0,
      "end_time": 2279910.0,
      "text": "PCI buses, for backward compatibility with the large body of legacy PCI peripherals."
    },
    {
      "index": 373,
      "start_time": 2279910.0,
      "end_time": 2287080.0,
      "text": "As of 2013 PCI Express has replaced AGP as the default interface for graphics cards on"
    },
    {
      "index": 374,
      "start_time": 2287080.0,
      "end_time": 2294770.0,
      "text": "new systems. Almost all models of graphics cards released since 2010 by AMD and Nvidia"
    },
    {
      "index": 375,
      "start_time": 2294770.0,
      "end_time": 2302380.0,
      "text": "use PCI Express. Nvidia uses the high-bandwidth data transfer of PCIe for its Scalable Link"
    },
    {
      "index": 376,
      "start_time": 2302380.0,
      "end_time": 2307520.0,
      "text": "Interface technology, which allows multiple graphics cards of the same chipset and model"
    },
    {
      "index": 377,
      "start_time": 2307520.0,
      "end_time": 2314660.0,
      "text": "number to run in tandem, allowing increased performance. AMD has also developed a multi-GPU"
    },
    {
      "index": 378,
      "start_time": 2314660.0,
      "end_time": 2321360.0,
      "text": "system based on PCIe called CrossFire. AMD and Nvidia have released motherboard chipsets"
    },
    {
      "index": 379,
      "start_time": 2321360.0,
      "end_time": 2330770.0,
      "text": "that support as many as four PCIe ×16 slots, allowing tri-GPU and quad-GPU card configurations."
    },
    {
      "index": 380,
      "start_time": 2330770.0,
      "end_time": 2335440.0,
      "text": "External GPUs Theoretically, external PCIe could give a"
    },
    {
      "index": 381,
      "start_time": 2335440.0,
      "end_time": 2340520.0,
      "text": "notebook the graphics power of a desktop, by connecting a notebook with any PCIe desktop"
    },
    {
      "index": 382,
      "start_time": 2340520.0,
      "end_time": 2347990.0,
      "text": "video card; possible with an ExpressCard interface or a Thunderbolt interface. The ExpressCard"
    },
    {
      "index": 383,
      "start_time": 2347990.0,
      "end_time": 2352890.0,
      "text": "interface provides bit rates of 5 Gbit/s, whereas the Thunderbolt interface provides"
    },
    {
      "index": 384,
      "start_time": 2352890.0,
      "end_time": 2357720.0,
      "text": "bit rates of up to 10 Gbit/s. There are now card hubs that can connect to"
    },
    {
      "index": 385,
      "start_time": 2357720.0,
      "end_time": 2363300.0,
      "text": "a laptop through an ExpressCard slot, though they are currently rare, obscure, or unavailable"
    },
    {
      "index": 386,
      "start_time": 2363300.0,
      "end_time": 2371190.0,
      "text": "on the open market. These hubs can accept full-sized cards. Examples include MSI GUS,"
    },
    {
      "index": 387,
      "start_time": 2371190.0,
      "end_time": 2380030.0,
      "text": "Village Instrument&#39;s ViDock, the Asus XG Station, Bplus PE4H V3.2 adapter, as well as more improvised"
    },
    {
      "index": 388,
      "start_time": 2380030.0,
      "end_time": 2387130.0,
      "text": "DIY devices. In 2008, AMD announced the ATI XGP technology,"
    },
    {
      "index": 389,
      "start_time": 2387130.0,
      "end_time": 2394090.0,
      "text": "based on a proprietary cabling system that is compatible with PCIe ×8 signal transmissions."
    },
    {
      "index": 390,
      "start_time": 2394090.0,
      "end_time": 2398890.0,
      "text": "This connector is available on the Fujitsu Amilo and the Acer Ferrari One notebooks."
    },
    {
      "index": 391,
      "start_time": 2398890.0,
      "end_time": 2406270.0,
      "text": "Fujitsu launched their AMILO GraphicBooster enclosure for XGP soon thereafter. Around"
    },
    {
      "index": 392,
      "start_time": 2406270.0,
      "end_time": 2410990.0,
      "text": "2010 Acer launched the Dynavivid graphics dock for XGP."
    },
    {
      "index": 393,
      "start_time": 2410990.0,
      "end_time": 2416540.0,
      "text": "Thunderbolt has given opportunity to new and faster products to connect with a PCIe card"
    },
    {
      "index": 394,
      "start_time": 2416540.0,
      "end_time": 2423300.0,
      "text": "externally. Magma has released the ExpressBox 3T, which can hold up to three PCIe cards."
    },
    {
      "index": 395,
      "start_time": 2423300.0,
      "end_time": 2431110.0,
      "text": "MSI also released the Thunderbolt GUS II, a PCIe chassis dedicated for video cards."
    },
    {
      "index": 396,
      "start_time": 2431110.0,
      "end_time": 2439510.0,
      "text": "Other products such as the Sonnet’s Echo Express and mLogic’s mLink are Thunderbolt"
    },
    {
      "index": 397,
      "start_time": 2439510.0,
      "end_time": 2446570.0,
      "text": "PCIe chassis in a smaller form factor. However, all these products require the use of a Thunderbolt"
    },
    {
      "index": 398,
      "start_time": 2446570.0,
      "end_time": 2450880.0,
      "text": "port, making them incompatible with the vast majority of computers."
    },
    {
      "index": 399,
      "start_time": 2450880.0,
      "end_time": 2458120.0,
      "text": "For the professional market, Nvidia has developed the Quadro Plex external PCIe family of GPUs"
    },
    {
      "index": 400,
      "start_time": 2458120.0,
      "end_time": 2466310.0,
      "text": "that can be used for advanced graphic applications. These video cards require a PCI Express ×8"
    },
    {
      "index": 401,
      "start_time": 2466310.0,
      "end_time": 2471700.0,
      "text": "or ×16 slot for the host-side card which connects to the Plex via a VHDCI carrying"
    },
    {
      "index": 402,
      "start_time": 2471700.0,
      "end_time": 2475260.0,
      "text": "8 PCIe lanes. Storage devices"
    },
    {
      "index": 403,
      "start_time": 2475260.0,
      "end_time": 2482530.0,
      "text": "PCI Express protocol can be used as data interface to flash memory devices, such as memory cards"
    },
    {
      "index": 404,
      "start_time": 2482530.0,
      "end_time": 2488730.0,
      "text": "and solid-state drives. XQD card is a memory card format utilizing"
    },
    {
      "index": 405,
      "start_time": 2488730.0,
      "end_time": 2493880.0,
      "text": "PCI Express, developed by the CompactFlash Association, with transfer rates of up to"
    },
    {
      "index": 406,
      "start_time": 2493880.0,
      "end_time": 2499630.0,
      "text": "500 MB/s. Many high-performance, enterprise-class SSDs"
    },
    {
      "index": 407,
      "start_time": 2499630.0,
      "end_time": 2505110.0,
      "text": "are designed as PCI Express RAID controller cards with flash memory chips placed directly"
    },
    {
      "index": 408,
      "start_time": 2505110.0,
      "end_time": 2510620.0,
      "text": "on the circuit board, utilizing proprietary interfaces and custom drivers to communicate"
    },
    {
      "index": 409,
      "start_time": 2510620.0,
      "end_time": 2516170.0,
      "text": "with the operating system; this allows much higher transfer rates and IOPS when compared"
    },
    {
      "index": 410,
      "start_time": 2516170.0,
      "end_time": 2524260.0,
      "text": "to Serial ATA or SAS drives. For example, in 2011 OCZ and Marvell co-developed a native"
    },
    {
      "index": 411,
      "start_time": 2524260.0,
      "end_time": 2532110.0,
      "text": "PCI Express solid-state drive controller for a PCI Express 3.0 ×16 slot with maximum capacity"
    },
    {
      "index": 412,
      "start_time": 2532110.0,
      "end_time": 2539000.0,
      "text": "of 12 TB and a performance of to 7.2 GB/s sequential transfers and up to 2.52 million"
    },
    {
      "index": 413,
      "start_time": 2539000.0,
      "end_time": 2545420.0,
      "text": "IOPS in random transfers. SATA Express is an interface for connecting"
    },
    {
      "index": 414,
      "start_time": 2545420.0,
      "end_time": 2552090.0,
      "text": "SSDs, by providing multiple PCI Express lanes as a pure PCI Express connection to the attached"
    },
    {
      "index": 415,
      "start_time": 2552090.0,
      "end_time": 2558540.0,
      "text": "storage device. M.2 is a specification for internally mounted computer expansion cards"
    },
    {
      "index": 416,
      "start_time": 2558540.0,
      "end_time": 2564490.0,
      "text": "and associated connectors, which also uses multiple PCI Express lanes."
    },
    {
      "index": 417,
      "start_time": 2564490.0,
      "end_time": 2571390.0,
      "text": "PCI Express storage devices can implement both AHCI logical interface for backward compatibility,"
    },
    {
      "index": 418,
      "start_time": 2571390.0,
      "end_time": 2576920.0,
      "text": "and NVM Express logical interface for much faster I/O operations provided by utilizing"
    },
    {
      "index": 419,
      "start_time": 2576920.0,
      "end_time": 2584140.0,
      "text": "internal parallelism offered by such devices. Enterprise-class SSDs can also implement SCSI"
    },
    {
      "index": 420,
      "start_time": 2584140.0,
      "end_time": 2587800.0,
      "text": "over PCI Express. Cluster interconnect"
    },
    {
      "index": 421,
      "start_time": 2587800.0,
      "end_time": 2593130.0,
      "text": "Certain data-center applications require the use of fiber-optic interconnects due to the"
    },
    {
      "index": 422,
      "start_time": 2593130.0,
      "end_time": 2599990.0,
      "text": "distance limitations inherent in copper cabling. Typically, a network-oriented standard such"
    },
    {
      "index": 423,
      "start_time": 2599990.0,
      "end_time": 2605170.0,
      "text": "as Ethernet or Fibre Channel suffices for these applications, but in some cases the"
    },
    {
      "index": 424,
      "start_time": 2605170.0,
      "end_time": 2610680.0,
      "text": "overhead introduced by routable protocols is undesirable and a lower-level interconnect,"
    },
    {
      "index": 425,
      "start_time": 2610680.0,
      "end_time": 2617720.0,
      "text": "such as InfiniBand, RapidIO, or NUMAlink is needed. Local-bus standards such as PCIe and"
    },
    {
      "index": 426,
      "start_time": 2617720.0,
      "end_time": 2623230.0,
      "text": "HyperTransport can in principle be used for this purpose, but as of 2012 no major vendors"
    },
    {
      "index": 427,
      "start_time": 2623230.0,
      "end_time": 2626940.0,
      "text": "offer systems in this vein. Competing protocols"
    },
    {
      "index": 428,
      "start_time": 2626940.0,
      "end_time": 2633590.0,
      "text": "Several communications standards have emerged based on high bandwidth serial architectures."
    },
    {
      "index": 429,
      "start_time": 2633590.0,
      "end_time": 2642590.0,
      "text": "These include InfiniBand, RapidIO, HyperTransport, QPI, StarFabric, and MIPI LLI. The differences"
    },
    {
      "index": 430,
      "start_time": 2642590.0,
      "end_time": 2649230.0,
      "text": "are based on the tradeoffs between flexibility and extensibility vs latency and overhead."
    },
    {
      "index": 431,
      "start_time": 2649230.0,
      "end_time": 2654220.0,
      "text": "An example of such a tradeoff is adding complex header information to a transmitted packet"
    },
    {
      "index": 432,
      "start_time": 2654220.0,
      "end_time": 2659900.0,
      "text": "to allow for complex routing. The additional overhead reduces the effective bandwidth of"
    },
    {
      "index": 433,
      "start_time": 2659900.0,
      "end_time": 2665680.0,
      "text": "the interface and complicates bus discovery and initialization software. Also making the"
    },
    {
      "index": 434,
      "start_time": 2665680.0,
      "end_time": 2671850.0,
      "text": "system hot-pluggable requires that software track network topology changes. Examples of"
    },
    {
      "index": 435,
      "start_time": 2671850.0,
      "end_time": 2676220.0,
      "text": "buses suited for this purpose are InfiniBand and StarFabric."
    },
    {
      "index": 436,
      "start_time": 2676220.0,
      "end_time": 2681430.0,
      "text": "Another example is making the packets shorter to decrease latency. Smaller packets mean"
    },
    {
      "index": 437,
      "start_time": 2681430.0,
      "end_time": 2686270.0,
      "text": "packet headers consume a higher percentage of the packet, thus decreasing the effective"
    },
    {
      "index": 438,
      "start_time": 2686270.0,
      "end_time": 2692660.0,
      "text": "bandwidth. Examples of bus protocols designed for this purpose are RapidIO and HyperTransport."
    },
    {
      "index": 439,
      "start_time": 2692660.0,
      "end_time": 2698360.0,
      "text": "PCI Express falls somewhere in the middle, targeted by design as a system interconnect"
    },
    {
      "index": 440,
      "start_time": 2698360.0,
      "end_time": 2703910.0,
      "text": "rather than a device interconnect or routed network protocol. Additionally, its design"
    },
    {
      "index": 441,
      "start_time": 2703910.0,
      "end_time": 2710490.0,
      "text": "goal of software transparency constrains the protocol and raises its latency somewhat."
    },
    {
      "index": 442,
      "start_time": 2710490.0,
      "end_time": 2714200.0,
      "text": "Development tools When developing or troubleshooting the PCI"
    },
    {
      "index": 443,
      "start_time": 2714200.0,
      "end_time": 2720060.0,
      "text": "Express bus, examination of hardware signals can be very important to find the problems."
    },
    {
      "index": 444,
      "start_time": 2720060.0,
      "end_time": 2726620.0,
      "text": "Oscilloscopes, logic analyzers and bus analyzers are tools that collect, analyze, decode, store"
    },
    {
      "index": 445,
      "start_time": 2726620.0,
      "end_time": 2731550.0,
      "text": "signals so people can view the high-speed waveforms at their leisure."
    },
    {
      "index": 446,
      "start_time": 2731550.0,
      "end_time": 2733000.0,
      "text": "See also"
    },
    {
      "index": 447,
      "start_time": 2733000.0,
      "end_time": 2734770.0,
      "text": "References"
    },
    {
      "index": 448,
      "start_time": 2734770.0,
      "end_time": 2741090.0,
      "text": "Further reading Budruk, Ravi; Anderson, Don; Shanley, Tom,"
    },
    {
      "index": 449,
      "start_time": 2741090.0,
      "end_time": 2749590.0,
      "text": "Winkles, Joseph ‘Joe’, ed., PCI Express System Architecture, Mind share PC system"
    },
    {
      "index": 450,
      "start_time": 2749590.0,
      "end_time": 2756910.0,
      "text": "architecture, Addison-Wesley, ISBN 978-0-321-15630-3  1120 pp."
    },
    {
      "index": 451,
      "start_time": 2756910.0,
      "end_time": 2767940.0,
      "text": "Solari, Edward; Congdon, Brad, Complete PCI Express Reference: Design Implications for"
    },
    {
      "index": 452,
      "start_time": 2767940.0,
      "end_time": 2772160.0,
      "text": "Hardware and Software Developers, Intel, ISBN 978-0-9717861-9-6 , 1056 pp."
    },
    {
      "index": 453,
      "start_time": 2772160.0,
      "end_time": 2789860.0,
      "text": "Wilen, Adam; Schade, Justin P; Thornburg, Ron, Introduction to PCI Express: A"
    },
    {
      "index": 454,
      "start_time": 2789860.0,
      "end_time": 2803420.0,
      "text": "Hardware and Software Developer&#39;s Guide, Intel, ISBN 978-0-9702846-9-3 , 325 pp."
    },
    {
      "index": 455,
      "start_time": 2803420.0,
      "end_time": 2807260.0,
      "text": "External links PCI-SIG , the industry organization that"
    },
    {
      "index": 456,
      "start_time": 2807260.0,
      "end_time": 2814210.0,
      "text": "maintains and develops the various PCI standards PCI-Express Specification, PCI-SIG "
    },
    {
      "index": 457,
      "start_time": 2814210.0,
      "end_time": 2819670.0,
      "text": "PCI Express Base Specification Revision 1.0. PCI-SIG. 29 April 2002.). "
    },
    {
      "index": 458,
      "start_time": 2819670.0,
      "end_time": 2822230.0,
      "text": "&quot;PCI Express Architecture&quot;, Developer Network, Intel "
    },
    {
      "index": 459,
      "start_time": 2822230.0,
      "end_time": 2828360.0,
      "text": "Introduction to PCI Protocol, Electro Friends  An introduction to how PCIe works at the TLP"
    },
    {
      "index": 460,
      "start_time": 2828360.0,
      "end_time": 2838360.0,
      "text": "level, Xilly Bus "
    }
  ]
}