xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"incdir="../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"
xpm_VCOMP.vhd,vhdl,xpm,D:/Software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"incdir="../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"
design_connect_ConnectWrapper_0_0.v,verilog,xil_defaultlib,../../../bd/design_connect/ip/design_connect_ConnectWrapper_0_0/sim/design_connect_ConnectWrapper_0_0.v,incdir="$ref_dir/../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"incdir="../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"
design_connect_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_connect/ip/design_connect_clk_wiz_0_0/design_connect_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"incdir="../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"
design_connect_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_connect/ip/design_connect_clk_wiz_0_0/design_connect_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"incdir="../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"
design_connect.v,verilog,xil_defaultlib,../../../bd/design_connect/sim/design_connect.v,incdir="$ref_dir/../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"incdir="../../../../Connect.srcs/sources_1/bd/design_connect/ipshared/85a3"
glbl.v,Verilog,xil_defaultlib,glbl.v
