xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/full_Subtractor_GateLevel/fullSubtractor.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/full_Subtractor_GateLevel/fullSubtractor.syr" 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/full_Subtractor_GateLevel/fullSubtractor.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/full_Subtractor_GateLevel/fullSubtractor.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-3 fullSubtractor.ngc fullSubtractor.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o fullSubtractor_map.ncd fullSubtractor.ngd fullSubtractor.pcf 
par -w -intstyle ise -ol high -mt off fullSubtractor_map.ncd fullSubtractor.ncd fullSubtractor.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml fullSubtractor.twx fullSubtractor.ncd -o fullSubtractor.twr fullSubtractor.pcf 
