library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Practica_4 is
	port
	(
		A: in std_logic_vector(3 downto 0);
		d: out std_logic_vector(7 downto 0)
	);
end Practica_4;

architecture arqdeco of display_8_seg is
begin
	process (A) begin
		case A is
			when "0000" => d <= "11000000";
			when "0001" => d <= "11111001";
			when "0010" => d <= "10100100";
			when "0011" => d <= "10110000";
			when "0100" => d <= "10011001";
			when "0101" => d <= "10010010";
			when "0110" => d <= "10000010";
			when "0111" => d <= "11111000";
			when "1000" => d <= "10000000";
			when "1001" => d <= "10010000";
			when others => d <= "01111111";
		end case;
	end process;
end arqdeco;