// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.2
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HW_2DConv_Mmap_3,hls_ip_2014_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=131153,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module HW_2DConv_Mmap_3 (
        s_axi_user_axi4lite_config_AWVALID,
        s_axi_user_axi4lite_config_AWREADY,
        s_axi_user_axi4lite_config_AWADDR,
        s_axi_user_axi4lite_config_WVALID,
        s_axi_user_axi4lite_config_WREADY,
        s_axi_user_axi4lite_config_WDATA,
        s_axi_user_axi4lite_config_WSTRB,
        s_axi_user_axi4lite_config_ARVALID,
        s_axi_user_axi4lite_config_ARREADY,
        s_axi_user_axi4lite_config_ARADDR,
        s_axi_user_axi4lite_config_RVALID,
        s_axi_user_axi4lite_config_RREADY,
        s_axi_user_axi4lite_config_RDATA,
        s_axi_user_axi4lite_config_RRESP,
        s_axi_user_axi4lite_config_BVALID,
        s_axi_user_axi4lite_config_BREADY,
        s_axi_user_axi4lite_config_BRESP,
        ap_clk,
        ap_rst_n,
        m_axi_user_axi_in_AWVALID,
        m_axi_user_axi_in_AWREADY,
        m_axi_user_axi_in_AWADDR,
        m_axi_user_axi_in_AWID,
        m_axi_user_axi_in_AWLEN,
        m_axi_user_axi_in_AWSIZE,
        m_axi_user_axi_in_AWBURST,
        m_axi_user_axi_in_AWLOCK,
        m_axi_user_axi_in_AWCACHE,
        m_axi_user_axi_in_AWPROT,
        m_axi_user_axi_in_AWQOS,
        m_axi_user_axi_in_AWREGION,
        m_axi_user_axi_in_AWUSER,
        m_axi_user_axi_in_WVALID,
        m_axi_user_axi_in_WREADY,
        m_axi_user_axi_in_WDATA,
        m_axi_user_axi_in_WSTRB,
        m_axi_user_axi_in_WLAST,
        m_axi_user_axi_in_WID,
        m_axi_user_axi_in_WUSER,
        m_axi_user_axi_in_ARVALID,
        m_axi_user_axi_in_ARREADY,
        m_axi_user_axi_in_ARADDR,
        m_axi_user_axi_in_ARID,
        m_axi_user_axi_in_ARLEN,
        m_axi_user_axi_in_ARSIZE,
        m_axi_user_axi_in_ARBURST,
        m_axi_user_axi_in_ARLOCK,
        m_axi_user_axi_in_ARCACHE,
        m_axi_user_axi_in_ARPROT,
        m_axi_user_axi_in_ARQOS,
        m_axi_user_axi_in_ARREGION,
        m_axi_user_axi_in_ARUSER,
        m_axi_user_axi_in_RVALID,
        m_axi_user_axi_in_RREADY,
        m_axi_user_axi_in_RDATA,
        m_axi_user_axi_in_RLAST,
        m_axi_user_axi_in_RID,
        m_axi_user_axi_in_RUSER,
        m_axi_user_axi_in_RRESP,
        m_axi_user_axi_in_BVALID,
        m_axi_user_axi_in_BREADY,
        m_axi_user_axi_in_BRESP,
        m_axi_user_axi_in_BID,
        m_axi_user_axi_in_BUSER,
        m_axi_user_axi_in2_AWVALID,
        m_axi_user_axi_in2_AWREADY,
        m_axi_user_axi_in2_AWADDR,
        m_axi_user_axi_in2_AWID,
        m_axi_user_axi_in2_AWLEN,
        m_axi_user_axi_in2_AWSIZE,
        m_axi_user_axi_in2_AWBURST,
        m_axi_user_axi_in2_AWLOCK,
        m_axi_user_axi_in2_AWCACHE,
        m_axi_user_axi_in2_AWPROT,
        m_axi_user_axi_in2_AWQOS,
        m_axi_user_axi_in2_AWREGION,
        m_axi_user_axi_in2_AWUSER,
        m_axi_user_axi_in2_WVALID,
        m_axi_user_axi_in2_WREADY,
        m_axi_user_axi_in2_WDATA,
        m_axi_user_axi_in2_WSTRB,
        m_axi_user_axi_in2_WLAST,
        m_axi_user_axi_in2_WID,
        m_axi_user_axi_in2_WUSER,
        m_axi_user_axi_in2_ARVALID,
        m_axi_user_axi_in2_ARREADY,
        m_axi_user_axi_in2_ARADDR,
        m_axi_user_axi_in2_ARID,
        m_axi_user_axi_in2_ARLEN,
        m_axi_user_axi_in2_ARSIZE,
        m_axi_user_axi_in2_ARBURST,
        m_axi_user_axi_in2_ARLOCK,
        m_axi_user_axi_in2_ARCACHE,
        m_axi_user_axi_in2_ARPROT,
        m_axi_user_axi_in2_ARQOS,
        m_axi_user_axi_in2_ARREGION,
        m_axi_user_axi_in2_ARUSER,
        m_axi_user_axi_in2_RVALID,
        m_axi_user_axi_in2_RREADY,
        m_axi_user_axi_in2_RDATA,
        m_axi_user_axi_in2_RLAST,
        m_axi_user_axi_in2_RID,
        m_axi_user_axi_in2_RUSER,
        m_axi_user_axi_in2_RRESP,
        m_axi_user_axi_in2_BVALID,
        m_axi_user_axi_in2_BREADY,
        m_axi_user_axi_in2_BRESP,
        m_axi_user_axi_in2_BID,
        m_axi_user_axi_in2_BUSER,
        m_axi_user_axi_out_AWVALID,
        m_axi_user_axi_out_AWREADY,
        m_axi_user_axi_out_AWADDR,
        m_axi_user_axi_out_AWID,
        m_axi_user_axi_out_AWLEN,
        m_axi_user_axi_out_AWSIZE,
        m_axi_user_axi_out_AWBURST,
        m_axi_user_axi_out_AWLOCK,
        m_axi_user_axi_out_AWCACHE,
        m_axi_user_axi_out_AWPROT,
        m_axi_user_axi_out_AWQOS,
        m_axi_user_axi_out_AWREGION,
        m_axi_user_axi_out_AWUSER,
        m_axi_user_axi_out_WVALID,
        m_axi_user_axi_out_WREADY,
        m_axi_user_axi_out_WDATA,
        m_axi_user_axi_out_WSTRB,
        m_axi_user_axi_out_WLAST,
        m_axi_user_axi_out_WID,
        m_axi_user_axi_out_WUSER,
        m_axi_user_axi_out_ARVALID,
        m_axi_user_axi_out_ARREADY,
        m_axi_user_axi_out_ARADDR,
        m_axi_user_axi_out_ARID,
        m_axi_user_axi_out_ARLEN,
        m_axi_user_axi_out_ARSIZE,
        m_axi_user_axi_out_ARBURST,
        m_axi_user_axi_out_ARLOCK,
        m_axi_user_axi_out_ARCACHE,
        m_axi_user_axi_out_ARPROT,
        m_axi_user_axi_out_ARQOS,
        m_axi_user_axi_out_ARREGION,
        m_axi_user_axi_out_ARUSER,
        m_axi_user_axi_out_RVALID,
        m_axi_user_axi_out_RREADY,
        m_axi_user_axi_out_RDATA,
        m_axi_user_axi_out_RLAST,
        m_axi_user_axi_out_RID,
        m_axi_user_axi_out_RUSER,
        m_axi_user_axi_out_RRESP,
        m_axi_user_axi_out_BVALID,
        m_axi_user_axi_out_BREADY,
        m_axi_user_axi_out_BRESP,
        m_axi_user_axi_out_BID,
        m_axi_user_axi_out_BUSER,
        m_axi_user_axi_out2_AWVALID,
        m_axi_user_axi_out2_AWREADY,
        m_axi_user_axi_out2_AWADDR,
        m_axi_user_axi_out2_AWID,
        m_axi_user_axi_out2_AWLEN,
        m_axi_user_axi_out2_AWSIZE,
        m_axi_user_axi_out2_AWBURST,
        m_axi_user_axi_out2_AWLOCK,
        m_axi_user_axi_out2_AWCACHE,
        m_axi_user_axi_out2_AWPROT,
        m_axi_user_axi_out2_AWQOS,
        m_axi_user_axi_out2_AWREGION,
        m_axi_user_axi_out2_AWUSER,
        m_axi_user_axi_out2_WVALID,
        m_axi_user_axi_out2_WREADY,
        m_axi_user_axi_out2_WDATA,
        m_axi_user_axi_out2_WSTRB,
        m_axi_user_axi_out2_WLAST,
        m_axi_user_axi_out2_WID,
        m_axi_user_axi_out2_WUSER,
        m_axi_user_axi_out2_ARVALID,
        m_axi_user_axi_out2_ARREADY,
        m_axi_user_axi_out2_ARADDR,
        m_axi_user_axi_out2_ARID,
        m_axi_user_axi_out2_ARLEN,
        m_axi_user_axi_out2_ARSIZE,
        m_axi_user_axi_out2_ARBURST,
        m_axi_user_axi_out2_ARLOCK,
        m_axi_user_axi_out2_ARCACHE,
        m_axi_user_axi_out2_ARPROT,
        m_axi_user_axi_out2_ARQOS,
        m_axi_user_axi_out2_ARREGION,
        m_axi_user_axi_out2_ARUSER,
        m_axi_user_axi_out2_RVALID,
        m_axi_user_axi_out2_RREADY,
        m_axi_user_axi_out2_RDATA,
        m_axi_user_axi_out2_RLAST,
        m_axi_user_axi_out2_RID,
        m_axi_user_axi_out2_RUSER,
        m_axi_user_axi_out2_RRESP,
        m_axi_user_axi_out2_BVALID,
        m_axi_user_axi_out2_BREADY,
        m_axi_user_axi_out2_BRESP,
        m_axi_user_axi_out2_BID,
        m_axi_user_axi_out2_BUSER,
        interrupt
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b0000;
parameter    ap_ST_st2_fsm_1 = 4'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b10;
parameter    ap_ST_st11_fsm_3 = 4'b11;
parameter    ap_ST_pp1_stg0_fsm_4 = 4'b100;
parameter    ap_ST_st20_fsm_5 = 4'b101;
parameter    ap_ST_pp2_stg0_fsm_6 = 4'b110;
parameter    ap_ST_st34_fsm_7 = 4'b111;
parameter    ap_ST_st35_fsm_8 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    C_S_AXI_USER_AXI4LITE_CONFIG_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_USER_AXI4LITE_CONFIG_ADDR_WIDTH = 6;
parameter    C_DATA_WIDTH = 32;
parameter    C_M_AXI_USER_AXI_IN_ID_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN_ADDR_WIDTH = 32;
parameter    C_M_AXI_USER_AXI_IN_DATA_WIDTH = 32;
parameter    C_M_AXI_USER_AXI_IN_AWUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN_ARUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN_WUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN_RUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN_BUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN_USER_VALUE = 0;
parameter    C_M_AXI_USER_AXI_IN_PROT_VALUE = 0;
parameter    C_M_AXI_USER_AXI_IN_CACHE_VALUE = 3;
parameter    C_M_AXI_USER_AXI_IN2_ID_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN2_ADDR_WIDTH = 32;
parameter    C_M_AXI_USER_AXI_IN2_DATA_WIDTH = 32;
parameter    C_M_AXI_USER_AXI_IN2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN2_WUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN2_RUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN2_BUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_IN2_USER_VALUE = 0;
parameter    C_M_AXI_USER_AXI_IN2_PROT_VALUE = 0;
parameter    C_M_AXI_USER_AXI_IN2_CACHE_VALUE = 3;
parameter    C_M_AXI_USER_AXI_OUT_ID_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT_ADDR_WIDTH = 32;
parameter    C_M_AXI_USER_AXI_OUT_DATA_WIDTH = 32;
parameter    C_M_AXI_USER_AXI_OUT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT_WUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT_RUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT_BUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT_USER_VALUE = 0;
parameter    C_M_AXI_USER_AXI_OUT_PROT_VALUE = 0;
parameter    C_M_AXI_USER_AXI_OUT_CACHE_VALUE = 3;
parameter    C_M_AXI_USER_AXI_OUT2_ID_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT2_ADDR_WIDTH = 32;
parameter    C_M_AXI_USER_AXI_OUT2_DATA_WIDTH = 32;
parameter    C_M_AXI_USER_AXI_OUT2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT2_WUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT2_RUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT2_BUSER_WIDTH = 1;
parameter    C_M_AXI_USER_AXI_OUT2_USER_VALUE = 0;
parameter    C_M_AXI_USER_AXI_OUT2_PROT_VALUE = 0;
parameter    C_M_AXI_USER_AXI_OUT2_CACHE_VALUE = 3;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv18_0 = 18'b000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv33_20020 = 33'b100000000000100000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv8_16 = 8'b10110;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv18_20020 = 18'b100000000000100000;
parameter    ap_const_lv18_1 = 18'b1;
parameter    ap_const_lv9_1E2 = 9'b111100010;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv18_1E2 = 18'b111100010;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv11_43E = 11'b10000111110;
parameter    ap_true = 1'b1;
parameter    C_S_AXI_USER_AXI4LITE_CONFIG_WSTRB_WIDTH = (C_S_AXI_USER_AXI4LITE_CONFIG_DATA_WIDTH / ap_const_int64_8);
parameter    C_WSTRB_WIDTH = (C_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_USER_AXI_IN_WSTRB_WIDTH = (C_M_AXI_USER_AXI_IN_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_USER_AXI_IN2_WSTRB_WIDTH = (C_M_AXI_USER_AXI_IN2_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_USER_AXI_OUT_WSTRB_WIDTH = (C_M_AXI_USER_AXI_OUT_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_USER_AXI_OUT2_WSTRB_WIDTH = (C_M_AXI_USER_AXI_OUT2_DATA_WIDTH / ap_const_int64_8);

input   s_axi_user_axi4lite_config_AWVALID;
output   s_axi_user_axi4lite_config_AWREADY;
input  [C_S_AXI_USER_AXI4LITE_CONFIG_ADDR_WIDTH - 1 : 0] s_axi_user_axi4lite_config_AWADDR;
input   s_axi_user_axi4lite_config_WVALID;
output   s_axi_user_axi4lite_config_WREADY;
input  [C_S_AXI_USER_AXI4LITE_CONFIG_DATA_WIDTH - 1 : 0] s_axi_user_axi4lite_config_WDATA;
input  [C_S_AXI_USER_AXI4LITE_CONFIG_WSTRB_WIDTH - 1 : 0] s_axi_user_axi4lite_config_WSTRB;
input   s_axi_user_axi4lite_config_ARVALID;
output   s_axi_user_axi4lite_config_ARREADY;
input  [C_S_AXI_USER_AXI4LITE_CONFIG_ADDR_WIDTH - 1 : 0] s_axi_user_axi4lite_config_ARADDR;
output   s_axi_user_axi4lite_config_RVALID;
input   s_axi_user_axi4lite_config_RREADY;
output  [C_S_AXI_USER_AXI4LITE_CONFIG_DATA_WIDTH - 1 : 0] s_axi_user_axi4lite_config_RDATA;
output  [1:0] s_axi_user_axi4lite_config_RRESP;
output   s_axi_user_axi4lite_config_BVALID;
input   s_axi_user_axi4lite_config_BREADY;
output  [1:0] s_axi_user_axi4lite_config_BRESP;
input   ap_clk;
input   ap_rst_n;
output   m_axi_user_axi_in_AWVALID;
input   m_axi_user_axi_in_AWREADY;
output  [C_M_AXI_USER_AXI_IN_ADDR_WIDTH - 1 : 0] m_axi_user_axi_in_AWADDR;
output  [C_M_AXI_USER_AXI_IN_ID_WIDTH - 1 : 0] m_axi_user_axi_in_AWID;
output  [7:0] m_axi_user_axi_in_AWLEN;
output  [2:0] m_axi_user_axi_in_AWSIZE;
output  [1:0] m_axi_user_axi_in_AWBURST;
output  [1:0] m_axi_user_axi_in_AWLOCK;
output  [3:0] m_axi_user_axi_in_AWCACHE;
output  [2:0] m_axi_user_axi_in_AWPROT;
output  [3:0] m_axi_user_axi_in_AWQOS;
output  [3:0] m_axi_user_axi_in_AWREGION;
output  [C_M_AXI_USER_AXI_IN_AWUSER_WIDTH - 1 : 0] m_axi_user_axi_in_AWUSER;
output   m_axi_user_axi_in_WVALID;
input   m_axi_user_axi_in_WREADY;
output  [C_M_AXI_USER_AXI_IN_DATA_WIDTH - 1 : 0] m_axi_user_axi_in_WDATA;
output  [C_M_AXI_USER_AXI_IN_WSTRB_WIDTH - 1 : 0] m_axi_user_axi_in_WSTRB;
output   m_axi_user_axi_in_WLAST;
output  [C_M_AXI_USER_AXI_IN_ID_WIDTH - 1 : 0] m_axi_user_axi_in_WID;
output  [C_M_AXI_USER_AXI_IN_WUSER_WIDTH - 1 : 0] m_axi_user_axi_in_WUSER;
output   m_axi_user_axi_in_ARVALID;
input   m_axi_user_axi_in_ARREADY;
output  [C_M_AXI_USER_AXI_IN_ADDR_WIDTH - 1 : 0] m_axi_user_axi_in_ARADDR;
output  [C_M_AXI_USER_AXI_IN_ID_WIDTH - 1 : 0] m_axi_user_axi_in_ARID;
output  [7:0] m_axi_user_axi_in_ARLEN;
output  [2:0] m_axi_user_axi_in_ARSIZE;
output  [1:0] m_axi_user_axi_in_ARBURST;
output  [1:0] m_axi_user_axi_in_ARLOCK;
output  [3:0] m_axi_user_axi_in_ARCACHE;
output  [2:0] m_axi_user_axi_in_ARPROT;
output  [3:0] m_axi_user_axi_in_ARQOS;
output  [3:0] m_axi_user_axi_in_ARREGION;
output  [C_M_AXI_USER_AXI_IN_ARUSER_WIDTH - 1 : 0] m_axi_user_axi_in_ARUSER;
input   m_axi_user_axi_in_RVALID;
output   m_axi_user_axi_in_RREADY;
input  [C_M_AXI_USER_AXI_IN_DATA_WIDTH - 1 : 0] m_axi_user_axi_in_RDATA;
input   m_axi_user_axi_in_RLAST;
input  [C_M_AXI_USER_AXI_IN_ID_WIDTH - 1 : 0] m_axi_user_axi_in_RID;
input  [C_M_AXI_USER_AXI_IN_RUSER_WIDTH - 1 : 0] m_axi_user_axi_in_RUSER;
input  [1:0] m_axi_user_axi_in_RRESP;
input   m_axi_user_axi_in_BVALID;
output   m_axi_user_axi_in_BREADY;
input  [1:0] m_axi_user_axi_in_BRESP;
input  [C_M_AXI_USER_AXI_IN_ID_WIDTH - 1 : 0] m_axi_user_axi_in_BID;
input  [C_M_AXI_USER_AXI_IN_BUSER_WIDTH - 1 : 0] m_axi_user_axi_in_BUSER;
output   m_axi_user_axi_in2_AWVALID;
input   m_axi_user_axi_in2_AWREADY;
output  [C_M_AXI_USER_AXI_IN2_ADDR_WIDTH - 1 : 0] m_axi_user_axi_in2_AWADDR;
output  [C_M_AXI_USER_AXI_IN2_ID_WIDTH - 1 : 0] m_axi_user_axi_in2_AWID;
output  [7:0] m_axi_user_axi_in2_AWLEN;
output  [2:0] m_axi_user_axi_in2_AWSIZE;
output  [1:0] m_axi_user_axi_in2_AWBURST;
output  [1:0] m_axi_user_axi_in2_AWLOCK;
output  [3:0] m_axi_user_axi_in2_AWCACHE;
output  [2:0] m_axi_user_axi_in2_AWPROT;
output  [3:0] m_axi_user_axi_in2_AWQOS;
output  [3:0] m_axi_user_axi_in2_AWREGION;
output  [C_M_AXI_USER_AXI_IN2_AWUSER_WIDTH - 1 : 0] m_axi_user_axi_in2_AWUSER;
output   m_axi_user_axi_in2_WVALID;
input   m_axi_user_axi_in2_WREADY;
output  [C_M_AXI_USER_AXI_IN2_DATA_WIDTH - 1 : 0] m_axi_user_axi_in2_WDATA;
output  [C_M_AXI_USER_AXI_IN2_WSTRB_WIDTH - 1 : 0] m_axi_user_axi_in2_WSTRB;
output   m_axi_user_axi_in2_WLAST;
output  [C_M_AXI_USER_AXI_IN2_ID_WIDTH - 1 : 0] m_axi_user_axi_in2_WID;
output  [C_M_AXI_USER_AXI_IN2_WUSER_WIDTH - 1 : 0] m_axi_user_axi_in2_WUSER;
output   m_axi_user_axi_in2_ARVALID;
input   m_axi_user_axi_in2_ARREADY;
output  [C_M_AXI_USER_AXI_IN2_ADDR_WIDTH - 1 : 0] m_axi_user_axi_in2_ARADDR;
output  [C_M_AXI_USER_AXI_IN2_ID_WIDTH - 1 : 0] m_axi_user_axi_in2_ARID;
output  [7:0] m_axi_user_axi_in2_ARLEN;
output  [2:0] m_axi_user_axi_in2_ARSIZE;
output  [1:0] m_axi_user_axi_in2_ARBURST;
output  [1:0] m_axi_user_axi_in2_ARLOCK;
output  [3:0] m_axi_user_axi_in2_ARCACHE;
output  [2:0] m_axi_user_axi_in2_ARPROT;
output  [3:0] m_axi_user_axi_in2_ARQOS;
output  [3:0] m_axi_user_axi_in2_ARREGION;
output  [C_M_AXI_USER_AXI_IN2_ARUSER_WIDTH - 1 : 0] m_axi_user_axi_in2_ARUSER;
input   m_axi_user_axi_in2_RVALID;
output   m_axi_user_axi_in2_RREADY;
input  [C_M_AXI_USER_AXI_IN2_DATA_WIDTH - 1 : 0] m_axi_user_axi_in2_RDATA;
input   m_axi_user_axi_in2_RLAST;
input  [C_M_AXI_USER_AXI_IN2_ID_WIDTH - 1 : 0] m_axi_user_axi_in2_RID;
input  [C_M_AXI_USER_AXI_IN2_RUSER_WIDTH - 1 : 0] m_axi_user_axi_in2_RUSER;
input  [1:0] m_axi_user_axi_in2_RRESP;
input   m_axi_user_axi_in2_BVALID;
output   m_axi_user_axi_in2_BREADY;
input  [1:0] m_axi_user_axi_in2_BRESP;
input  [C_M_AXI_USER_AXI_IN2_ID_WIDTH - 1 : 0] m_axi_user_axi_in2_BID;
input  [C_M_AXI_USER_AXI_IN2_BUSER_WIDTH - 1 : 0] m_axi_user_axi_in2_BUSER;
output   m_axi_user_axi_out_AWVALID;
input   m_axi_user_axi_out_AWREADY;
output  [C_M_AXI_USER_AXI_OUT_ADDR_WIDTH - 1 : 0] m_axi_user_axi_out_AWADDR;
output  [C_M_AXI_USER_AXI_OUT_ID_WIDTH - 1 : 0] m_axi_user_axi_out_AWID;
output  [7:0] m_axi_user_axi_out_AWLEN;
output  [2:0] m_axi_user_axi_out_AWSIZE;
output  [1:0] m_axi_user_axi_out_AWBURST;
output  [1:0] m_axi_user_axi_out_AWLOCK;
output  [3:0] m_axi_user_axi_out_AWCACHE;
output  [2:0] m_axi_user_axi_out_AWPROT;
output  [3:0] m_axi_user_axi_out_AWQOS;
output  [3:0] m_axi_user_axi_out_AWREGION;
output  [C_M_AXI_USER_AXI_OUT_AWUSER_WIDTH - 1 : 0] m_axi_user_axi_out_AWUSER;
output   m_axi_user_axi_out_WVALID;
input   m_axi_user_axi_out_WREADY;
output  [C_M_AXI_USER_AXI_OUT_DATA_WIDTH - 1 : 0] m_axi_user_axi_out_WDATA;
output  [C_M_AXI_USER_AXI_OUT_WSTRB_WIDTH - 1 : 0] m_axi_user_axi_out_WSTRB;
output   m_axi_user_axi_out_WLAST;
output  [C_M_AXI_USER_AXI_OUT_ID_WIDTH - 1 : 0] m_axi_user_axi_out_WID;
output  [C_M_AXI_USER_AXI_OUT_WUSER_WIDTH - 1 : 0] m_axi_user_axi_out_WUSER;
output   m_axi_user_axi_out_ARVALID;
input   m_axi_user_axi_out_ARREADY;
output  [C_M_AXI_USER_AXI_OUT_ADDR_WIDTH - 1 : 0] m_axi_user_axi_out_ARADDR;
output  [C_M_AXI_USER_AXI_OUT_ID_WIDTH - 1 : 0] m_axi_user_axi_out_ARID;
output  [7:0] m_axi_user_axi_out_ARLEN;
output  [2:0] m_axi_user_axi_out_ARSIZE;
output  [1:0] m_axi_user_axi_out_ARBURST;
output  [1:0] m_axi_user_axi_out_ARLOCK;
output  [3:0] m_axi_user_axi_out_ARCACHE;
output  [2:0] m_axi_user_axi_out_ARPROT;
output  [3:0] m_axi_user_axi_out_ARQOS;
output  [3:0] m_axi_user_axi_out_ARREGION;
output  [C_M_AXI_USER_AXI_OUT_ARUSER_WIDTH - 1 : 0] m_axi_user_axi_out_ARUSER;
input   m_axi_user_axi_out_RVALID;
output   m_axi_user_axi_out_RREADY;
input  [C_M_AXI_USER_AXI_OUT_DATA_WIDTH - 1 : 0] m_axi_user_axi_out_RDATA;
input   m_axi_user_axi_out_RLAST;
input  [C_M_AXI_USER_AXI_OUT_ID_WIDTH - 1 : 0] m_axi_user_axi_out_RID;
input  [C_M_AXI_USER_AXI_OUT_RUSER_WIDTH - 1 : 0] m_axi_user_axi_out_RUSER;
input  [1:0] m_axi_user_axi_out_RRESP;
input   m_axi_user_axi_out_BVALID;
output   m_axi_user_axi_out_BREADY;
input  [1:0] m_axi_user_axi_out_BRESP;
input  [C_M_AXI_USER_AXI_OUT_ID_WIDTH - 1 : 0] m_axi_user_axi_out_BID;
input  [C_M_AXI_USER_AXI_OUT_BUSER_WIDTH - 1 : 0] m_axi_user_axi_out_BUSER;
output   m_axi_user_axi_out2_AWVALID;
input   m_axi_user_axi_out2_AWREADY;
output  [C_M_AXI_USER_AXI_OUT2_ADDR_WIDTH - 1 : 0] m_axi_user_axi_out2_AWADDR;
output  [C_M_AXI_USER_AXI_OUT2_ID_WIDTH - 1 : 0] m_axi_user_axi_out2_AWID;
output  [7:0] m_axi_user_axi_out2_AWLEN;
output  [2:0] m_axi_user_axi_out2_AWSIZE;
output  [1:0] m_axi_user_axi_out2_AWBURST;
output  [1:0] m_axi_user_axi_out2_AWLOCK;
output  [3:0] m_axi_user_axi_out2_AWCACHE;
output  [2:0] m_axi_user_axi_out2_AWPROT;
output  [3:0] m_axi_user_axi_out2_AWQOS;
output  [3:0] m_axi_user_axi_out2_AWREGION;
output  [C_M_AXI_USER_AXI_OUT2_AWUSER_WIDTH - 1 : 0] m_axi_user_axi_out2_AWUSER;
output   m_axi_user_axi_out2_WVALID;
input   m_axi_user_axi_out2_WREADY;
output  [C_M_AXI_USER_AXI_OUT2_DATA_WIDTH - 1 : 0] m_axi_user_axi_out2_WDATA;
output  [C_M_AXI_USER_AXI_OUT2_WSTRB_WIDTH - 1 : 0] m_axi_user_axi_out2_WSTRB;
output   m_axi_user_axi_out2_WLAST;
output  [C_M_AXI_USER_AXI_OUT2_ID_WIDTH - 1 : 0] m_axi_user_axi_out2_WID;
output  [C_M_AXI_USER_AXI_OUT2_WUSER_WIDTH - 1 : 0] m_axi_user_axi_out2_WUSER;
output   m_axi_user_axi_out2_ARVALID;
input   m_axi_user_axi_out2_ARREADY;
output  [C_M_AXI_USER_AXI_OUT2_ADDR_WIDTH - 1 : 0] m_axi_user_axi_out2_ARADDR;
output  [C_M_AXI_USER_AXI_OUT2_ID_WIDTH - 1 : 0] m_axi_user_axi_out2_ARID;
output  [7:0] m_axi_user_axi_out2_ARLEN;
output  [2:0] m_axi_user_axi_out2_ARSIZE;
output  [1:0] m_axi_user_axi_out2_ARBURST;
output  [1:0] m_axi_user_axi_out2_ARLOCK;
output  [3:0] m_axi_user_axi_out2_ARCACHE;
output  [2:0] m_axi_user_axi_out2_ARPROT;
output  [3:0] m_axi_user_axi_out2_ARQOS;
output  [3:0] m_axi_user_axi_out2_ARREGION;
output  [C_M_AXI_USER_AXI_OUT2_ARUSER_WIDTH - 1 : 0] m_axi_user_axi_out2_ARUSER;
input   m_axi_user_axi_out2_RVALID;
output   m_axi_user_axi_out2_RREADY;
input  [C_M_AXI_USER_AXI_OUT2_DATA_WIDTH - 1 : 0] m_axi_user_axi_out2_RDATA;
input   m_axi_user_axi_out2_RLAST;
input  [C_M_AXI_USER_AXI_OUT2_ID_WIDTH - 1 : 0] m_axi_user_axi_out2_RID;
input  [C_M_AXI_USER_AXI_OUT2_RUSER_WIDTH - 1 : 0] m_axi_user_axi_out2_RUSER;
input  [1:0] m_axi_user_axi_out2_RRESP;
input   m_axi_user_axi_out2_BVALID;
output   m_axi_user_axi_out2_BREADY;
input  [1:0] m_axi_user_axi_out2_BRESP;
input  [C_M_AXI_USER_AXI_OUT2_ID_WIDTH - 1 : 0] m_axi_user_axi_out2_BID;
input  [C_M_AXI_USER_AXI_OUT2_BUSER_WIDTH - 1 : 0] m_axi_user_axi_out2_BUSER;
output   interrupt;

wire    ap_start;
reg    ap_done;
reg    ap_idle;
reg   [3:0] ap_CS_fsm = 4'b0000;
reg    ap_ready;
wire   [31:0] pixel_in;
reg   [31:0] pixel_in_0_data_reg = 32'b00000000000000000000000000000000;
reg    pixel_in_0_vld_reg = 1'b0;
reg    pixel_in_0_ack_out;
wire   [31:0] pixel_in2;
reg   [31:0] pixel_in2_0_data_reg = 32'b00000000000000000000000000000000;
reg    pixel_in2_0_vld_reg = 1'b0;
reg    pixel_in2_0_ack_out;
wire   [31:0] pixel_out;
reg   [31:0] pixel_out_0_data_reg = 32'b00000000000000000000000000000000;
reg    pixel_out_0_vld_reg = 1'b0;
reg    pixel_out_0_ack_out;
wire   [31:0] pixel_out2;
reg   [31:0] pixel_out2_0_data_reg = 32'b00000000000000000000000000000000;
reg    pixel_out2_0_vld_reg = 1'b0;
reg    pixel_out2_0_ack_out;
wire   [31:0] addr_reserved;
wire    HW_2DConv_Mmap_3_user_axi4lite_config_s_axi_U_ap_dummy_ce;
wire    user_axi_in_AWVALID;
wire    user_axi_in_AWREADY;
wire   [31:0] user_axi_in_AWADDR;
wire   [0:0] user_axi_in_AWID;
wire   [31:0] user_axi_in_AWLEN;
wire   [2:0] user_axi_in_AWSIZE;
wire   [1:0] user_axi_in_AWBURST;
wire   [1:0] user_axi_in_AWLOCK;
wire   [3:0] user_axi_in_AWCACHE;
wire   [2:0] user_axi_in_AWPROT;
wire   [3:0] user_axi_in_AWQOS;
wire   [3:0] user_axi_in_AWREGION;
wire   [0:0] user_axi_in_AWUSER;
wire    user_axi_in_WVALID;
wire    user_axi_in_WREADY;
wire   [7:0] user_axi_in_WDATA;
wire   [0:0] user_axi_in_WSTRB;
wire    user_axi_in_WLAST;
wire   [0:0] user_axi_in_WID;
wire   [0:0] user_axi_in_WUSER;
reg    user_axi_in_ARVALID;
wire    user_axi_in_ARREADY;
reg   [31:0] user_axi_in_ARADDR;
wire   [0:0] user_axi_in_ARID;
reg   [31:0] user_axi_in_ARLEN;
wire   [2:0] user_axi_in_ARSIZE;
wire   [1:0] user_axi_in_ARBURST;
wire   [1:0] user_axi_in_ARLOCK;
wire   [3:0] user_axi_in_ARCACHE;
wire   [2:0] user_axi_in_ARPROT;
wire   [3:0] user_axi_in_ARQOS;
wire   [3:0] user_axi_in_ARREGION;
wire   [0:0] user_axi_in_ARUSER;
wire    user_axi_in_RVALID;
reg    user_axi_in_RREADY;
wire   [7:0] user_axi_in_RDATA;
wire    user_axi_in_RLAST;
wire   [0:0] user_axi_in_RID;
wire   [0:0] user_axi_in_RUSER;
wire   [1:0] user_axi_in_RRESP;
wire    user_axi_in_BVALID;
wire    user_axi_in_BREADY;
wire   [1:0] user_axi_in_BRESP;
wire   [0:0] user_axi_in_BID;
wire   [0:0] user_axi_in_BUSER;
wire    HW_2DConv_Mmap_3_user_axi_in_m_axi_U_ap_dummy_ce;
wire    user_axi_in2_AWVALID;
wire    user_axi_in2_AWREADY;
wire   [31:0] user_axi_in2_AWADDR;
wire   [0:0] user_axi_in2_AWID;
wire   [31:0] user_axi_in2_AWLEN;
wire   [2:0] user_axi_in2_AWSIZE;
wire   [1:0] user_axi_in2_AWBURST;
wire   [1:0] user_axi_in2_AWLOCK;
wire   [3:0] user_axi_in2_AWCACHE;
wire   [2:0] user_axi_in2_AWPROT;
wire   [3:0] user_axi_in2_AWQOS;
wire   [3:0] user_axi_in2_AWREGION;
wire   [0:0] user_axi_in2_AWUSER;
wire    user_axi_in2_WVALID;
wire    user_axi_in2_WREADY;
wire   [7:0] user_axi_in2_WDATA;
wire   [0:0] user_axi_in2_WSTRB;
wire    user_axi_in2_WLAST;
wire   [0:0] user_axi_in2_WID;
wire   [0:0] user_axi_in2_WUSER;
reg    user_axi_in2_ARVALID;
wire    user_axi_in2_ARREADY;
reg   [31:0] user_axi_in2_ARADDR;
wire   [0:0] user_axi_in2_ARID;
reg   [31:0] user_axi_in2_ARLEN;
wire   [2:0] user_axi_in2_ARSIZE;
wire   [1:0] user_axi_in2_ARBURST;
wire   [1:0] user_axi_in2_ARLOCK;
wire   [3:0] user_axi_in2_ARCACHE;
wire   [2:0] user_axi_in2_ARPROT;
wire   [3:0] user_axi_in2_ARQOS;
wire   [3:0] user_axi_in2_ARREGION;
wire   [0:0] user_axi_in2_ARUSER;
wire    user_axi_in2_RVALID;
reg    user_axi_in2_RREADY;
wire   [7:0] user_axi_in2_RDATA;
wire    user_axi_in2_RLAST;
wire   [0:0] user_axi_in2_RID;
wire   [0:0] user_axi_in2_RUSER;
wire   [1:0] user_axi_in2_RRESP;
wire    user_axi_in2_BVALID;
wire    user_axi_in2_BREADY;
wire   [1:0] user_axi_in2_BRESP;
wire   [0:0] user_axi_in2_BID;
wire   [0:0] user_axi_in2_BUSER;
wire    HW_2DConv_Mmap_3_user_axi_in2_m_axi_U_ap_dummy_ce;
reg    user_axi_out_AWVALID;
wire    user_axi_out_AWREADY;
wire   [31:0] user_axi_out_AWADDR;
wire   [0:0] user_axi_out_AWID;
wire   [31:0] user_axi_out_AWLEN;
wire   [2:0] user_axi_out_AWSIZE;
wire   [1:0] user_axi_out_AWBURST;
wire   [1:0] user_axi_out_AWLOCK;
wire   [3:0] user_axi_out_AWCACHE;
wire   [2:0] user_axi_out_AWPROT;
wire   [3:0] user_axi_out_AWQOS;
wire   [3:0] user_axi_out_AWREGION;
wire   [0:0] user_axi_out_AWUSER;
reg    user_axi_out_WVALID;
wire    user_axi_out_WREADY;
wire   [7:0] user_axi_out_WDATA;
wire   [0:0] user_axi_out_WSTRB;
wire    user_axi_out_WLAST;
wire   [0:0] user_axi_out_WID;
wire   [0:0] user_axi_out_WUSER;
wire    user_axi_out_ARVALID;
wire    user_axi_out_ARREADY;
wire   [31:0] user_axi_out_ARADDR;
wire   [0:0] user_axi_out_ARID;
wire   [31:0] user_axi_out_ARLEN;
wire   [2:0] user_axi_out_ARSIZE;
wire   [1:0] user_axi_out_ARBURST;
wire   [1:0] user_axi_out_ARLOCK;
wire   [3:0] user_axi_out_ARCACHE;
wire   [2:0] user_axi_out_ARPROT;
wire   [3:0] user_axi_out_ARQOS;
wire   [3:0] user_axi_out_ARREGION;
wire   [0:0] user_axi_out_ARUSER;
wire    user_axi_out_RVALID;
wire    user_axi_out_RREADY;
wire   [7:0] user_axi_out_RDATA;
wire    user_axi_out_RLAST;
wire   [0:0] user_axi_out_RID;
wire   [0:0] user_axi_out_RUSER;
wire   [1:0] user_axi_out_RRESP;
wire    user_axi_out_BVALID;
reg    user_axi_out_BREADY;
wire   [1:0] user_axi_out_BRESP;
wire   [0:0] user_axi_out_BID;
wire   [0:0] user_axi_out_BUSER;
wire    HW_2DConv_Mmap_3_user_axi_out_m_axi_U_ap_dummy_ce;
reg    user_axi_out2_AWVALID;
wire    user_axi_out2_AWREADY;
wire   [31:0] user_axi_out2_AWADDR;
wire   [0:0] user_axi_out2_AWID;
wire   [31:0] user_axi_out2_AWLEN;
wire   [2:0] user_axi_out2_AWSIZE;
wire   [1:0] user_axi_out2_AWBURST;
wire   [1:0] user_axi_out2_AWLOCK;
wire   [3:0] user_axi_out2_AWCACHE;
wire   [2:0] user_axi_out2_AWPROT;
wire   [3:0] user_axi_out2_AWQOS;
wire   [3:0] user_axi_out2_AWREGION;
wire   [0:0] user_axi_out2_AWUSER;
reg    user_axi_out2_WVALID;
wire    user_axi_out2_WREADY;
wire   [7:0] user_axi_out2_WDATA;
wire   [0:0] user_axi_out2_WSTRB;
wire    user_axi_out2_WLAST;
wire   [0:0] user_axi_out2_WID;
wire   [0:0] user_axi_out2_WUSER;
wire    user_axi_out2_ARVALID;
wire    user_axi_out2_ARREADY;
wire   [31:0] user_axi_out2_ARADDR;
wire   [0:0] user_axi_out2_ARID;
wire   [31:0] user_axi_out2_ARLEN;
wire   [2:0] user_axi_out2_ARSIZE;
wire   [1:0] user_axi_out2_ARBURST;
wire   [1:0] user_axi_out2_ARLOCK;
wire   [3:0] user_axi_out2_ARCACHE;
wire   [2:0] user_axi_out2_ARPROT;
wire   [3:0] user_axi_out2_ARQOS;
wire   [3:0] user_axi_out2_ARREGION;
wire   [0:0] user_axi_out2_ARUSER;
wire    user_axi_out2_RVALID;
wire    user_axi_out2_RREADY;
wire   [7:0] user_axi_out2_RDATA;
wire    user_axi_out2_RLAST;
wire   [0:0] user_axi_out2_RID;
wire   [0:0] user_axi_out2_RUSER;
wire   [1:0] user_axi_out2_RRESP;
wire    user_axi_out2_BVALID;
reg    user_axi_out2_BREADY;
wire   [1:0] user_axi_out2_BRESP;
wire   [0:0] user_axi_out2_BID;
wire   [0:0] user_axi_out2_BUSER;
wire    HW_2DConv_Mmap_3_user_axi_out2_m_axi_U_ap_dummy_ce;
reg   [7:0] filter_buffer_2_2_s_reg_410;
reg   [7:0] filter_buffer_2_1_s_reg_422;
reg   [7:0] filter_buffer_2_0_s_reg_434;
reg   [7:0] filter_buffer_1_2_s_reg_446;
reg   [7:0] filter_buffer_1_1_s_reg_458;
reg   [7:0] filter_buffer_1_0_s_reg_470;
reg   [7:0] filter_buffer_0_2_s_reg_482;
reg   [7:0] filter_buffer_0_1_s_reg_494;
reg   [7:0] filter_buffer_0_0_s_reg_506;
reg   [3:0] indvar_reg_518;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond8_reg_3196;
reg   [0:0] isIter0_reg_3205;
reg    ap_sig_ioackin_user_axi_in_ARREADY;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_3196_pp0_it5;
reg    ap_sig_bdd_710;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg   [7:0] phi_mul_reg_530;
reg   [3:0] indvar1_reg_541;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg   [0:0] exitcond_reg_3331;
reg   [0:0] isIter_reg_3340;
reg    ap_sig_ioackin_user_axi_in2_ARREADY;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg    ap_reg_ppiten_pp1_it3 = 1'b0;
reg    ap_reg_ppiten_pp1_it4 = 1'b0;
reg    ap_reg_ppiten_pp1_it5 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3331_pp1_it5;
reg    ap_sig_bdd_755;
reg    ap_reg_ppiten_pp1_it6 = 1'b0;
reg    ap_reg_ppiten_pp1_it7 = 1'b0;
reg   [7:0] phi_mul1_reg_553;
reg   [17:0] indvar_flatten_reg_564;
reg   [8:0] r_reg_575;
reg   [8:0] c_reg_586;
reg   [7:0] reg_625;
reg    ap_reg_ppiten_pp2_it7 = 1'b0;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg   [0:0] exitcond_flatten_reg_3745;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg    ap_reg_ppiten_pp2_it3 = 1'b0;
reg    ap_reg_ppiten_pp2_it4 = 1'b0;
reg    ap_reg_ppiten_pp2_it5 = 1'b0;
reg    ap_reg_ppiten_pp2_it6 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6;
reg    ap_sig_bdd_811;
reg    ap_reg_ppiten_pp2_it8 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8;
reg   [0:0] or_cond_20_reg_3791;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8;
reg    ap_sig_ioackin_user_axi_out_AWREADY;
reg    ap_sig_ioackin_user_axi_out_WREADY;
reg    ap_sig_ioackin_user_axi_out2_AWREADY;
reg    ap_sig_ioackin_user_axi_out2_WREADY;
reg    ap_reg_ppiten_pp2_it9 = 1'b0;
reg    ap_reg_ppiten_pp2_it10 = 1'b0;
reg    ap_reg_ppiten_pp2_it11 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it11;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it11;
reg    ap_sig_bdd_857;
reg    ap_reg_ppiten_pp2_it12 = 1'b0;
reg   [7:0] reg_630;
wire   [32:0] tmp_6_cast_fu_635_p1;
reg   [32:0] tmp_6_cast_reg_3164;
wire   [32:0] tmp_9_cast_fu_639_p1;
reg   [32:0] tmp_9_cast_reg_3169;
wire   [32:0] tmp_10_cast_fu_643_p1;
reg   [32:0] tmp_10_cast_reg_3174;
wire   [32:0] tmp_21_cast_fu_647_p1;
reg   [32:0] tmp_21_cast_reg_3179;
reg   [31:0] filter_base_reg_3184;
reg   [31:0] filter_base2_reg_3190;
wire   [0:0] exitcond8_fu_683_p2;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_3196_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_3196_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_3196_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_3196_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond8_reg_3196_pp0_it6;
wire   [3:0] indvar_next_fu_689_p2;
reg   [3:0] indvar_next_reg_3200;
wire   [0:0] isIter0_fu_695_p2;
wire   [7:0] next_mul_fu_701_p2;
reg   [1:0] p_t_reg_3214;
reg   [1:0] ap_reg_ppstg_p_t_reg_3214_pp0_it1;
reg   [1:0] ap_reg_ppstg_p_t_reg_3214_pp0_it2;
reg   [1:0] ap_reg_ppstg_p_t_reg_3214_pp0_it3;
reg   [1:0] ap_reg_ppstg_p_t_reg_3214_pp0_it4;
reg   [1:0] ap_reg_ppstg_p_t_reg_3214_pp0_it5;
reg   [1:0] ap_reg_ppstg_p_t_reg_3214_pp0_it6;
wire   [1:0] tmp_3_fu_723_p1;
reg   [1:0] tmp_3_reg_3223;
wire   [7:0] newSel_fu_873_p3;
wire   [7:0] newSel3_fu_897_p3;
wire   [7:0] filter_buffer_2_0_1_fu_905_p3;
wire   [7:0] newSel6_fu_929_p3;
wire   [7:0] newSel8_fu_945_p3;
wire   [7:0] filter_buffer_1_0_1_fu_961_p3;
wire   [7:0] newSel12_fu_993_p3;
wire   [7:0] newSel15_fu_1017_p3;
wire   [7:0] newSel17_fu_1033_p3;
wire   [0:0] exitcond_fu_1041_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3331_pp1_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3331_pp1_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3331_pp1_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3331_pp1_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3331_pp1_it6;
wire   [3:0] indvar_next1_fu_1047_p2;
reg   [3:0] indvar_next1_reg_3335;
wire   [0:0] isIter_fu_1053_p2;
wire   [7:0] next_mul1_fu_1059_p2;
reg   [1:0] p_t2_reg_3349;
reg   [1:0] ap_reg_ppstg_p_t2_reg_3349_pp1_it1;
reg   [1:0] ap_reg_ppstg_p_t2_reg_3349_pp1_it2;
reg   [1:0] ap_reg_ppstg_p_t2_reg_3349_pp1_it3;
reg   [1:0] ap_reg_ppstg_p_t2_reg_3349_pp1_it4;
reg   [1:0] ap_reg_ppstg_p_t2_reg_3349_pp1_it5;
reg   [1:0] ap_reg_ppstg_p_t2_reg_3349_pp1_it6;
wire   [1:0] tmp_17_fu_1081_p1;
reg   [1:0] tmp_17_reg_3358;
wire   [0:0] tmp_9_fu_1456_p2;
reg   [0:0] tmp_9_reg_3475;
wire   [0:0] sel_tmp35_fu_1468_p2;
reg   [0:0] sel_tmp35_reg_3480;
wire   [0:0] or_cond7_fu_1474_p2;
reg   [0:0] or_cond7_reg_3485;
wire   [0:0] tmp_16_fu_1492_p2;
reg   [0:0] tmp_16_reg_3490;
wire   [0:0] sel_tmp37_fu_1504_p2;
reg   [0:0] sel_tmp37_reg_3495;
wire   [0:0] or_cond8_fu_1510_p2;
reg   [0:0] or_cond8_reg_3500;
wire   [0:0] tmp_23_0_1_fu_1528_p2;
reg   [0:0] tmp_23_0_1_reg_3505;
wire   [0:0] sel_tmp39_fu_1540_p2;
reg   [0:0] sel_tmp39_reg_3510;
wire   [0:0] or_cond9_fu_1546_p2;
reg   [0:0] or_cond9_reg_3515;
wire   [0:0] tmp_26_0_1_fu_1564_p2;
reg   [0:0] tmp_26_0_1_reg_3520;
wire   [0:0] sel_tmp41_fu_1576_p2;
reg   [0:0] sel_tmp41_reg_3525;
wire   [0:0] or_cond10_fu_1582_p2;
reg   [0:0] or_cond10_reg_3530;
wire   [0:0] tmp_23_0_2_fu_1600_p2;
reg   [0:0] tmp_23_0_2_reg_3535;
wire   [0:0] sel_tmp43_fu_1612_p2;
reg   [0:0] sel_tmp43_reg_3540;
wire   [0:0] or_cond11_fu_1618_p2;
reg   [0:0] or_cond11_reg_3545;
wire   [0:0] tmp_26_0_2_fu_1636_p2;
reg   [0:0] tmp_26_0_2_reg_3550;
wire   [0:0] sel_tmp45_fu_1648_p2;
reg   [0:0] sel_tmp45_reg_3555;
wire   [0:0] or_cond12_fu_1654_p2;
reg   [0:0] or_cond12_reg_3560;
wire   [0:0] tmp_23_1_fu_1672_p2;
reg   [0:0] tmp_23_1_reg_3565;
wire   [0:0] sel_tmp47_fu_1684_p2;
reg   [0:0] sel_tmp47_reg_3570;
wire   [0:0] or_cond13_fu_1690_p2;
reg   [0:0] or_cond13_reg_3575;
wire   [0:0] tmp_26_1_fu_1708_p2;
reg   [0:0] tmp_26_1_reg_3580;
wire   [0:0] sel_tmp49_fu_1720_p2;
reg   [0:0] sel_tmp49_reg_3585;
wire   [0:0] or_cond14_fu_1726_p2;
reg   [0:0] or_cond14_reg_3590;
wire   [0:0] tmp_23_1_1_fu_1744_p2;
reg   [0:0] tmp_23_1_1_reg_3595;
wire   [0:0] sel_tmp51_fu_1756_p2;
reg   [0:0] sel_tmp51_reg_3600;
wire   [0:0] or_cond15_fu_1762_p2;
reg   [0:0] or_cond15_reg_3605;
wire   [0:0] tmp_26_1_1_fu_1780_p2;
reg   [0:0] tmp_26_1_1_reg_3610;
wire   [0:0] sel_tmp53_fu_1792_p2;
reg   [0:0] sel_tmp53_reg_3615;
wire   [0:0] or_cond16_fu_1798_p2;
reg   [0:0] or_cond16_reg_3620;
wire   [0:0] tmp_23_1_2_fu_1816_p2;
reg   [0:0] tmp_23_1_2_reg_3625;
wire   [0:0] sel_tmp55_fu_1828_p2;
reg   [0:0] sel_tmp55_reg_3630;
wire   [0:0] or_cond17_fu_1834_p2;
reg   [0:0] or_cond17_reg_3635;
wire   [0:0] tmp_26_1_2_fu_1852_p2;
reg   [0:0] tmp_26_1_2_reg_3640;
wire   [0:0] sel_tmp57_fu_1864_p2;
reg   [0:0] sel_tmp57_reg_3645;
wire   [0:0] or_cond18_fu_1870_p2;
reg   [0:0] or_cond18_reg_3650;
wire   [0:0] tmp_23_2_fu_1888_p2;
reg   [0:0] tmp_23_2_reg_3655;
wire   [0:0] sel_tmp59_fu_1900_p2;
reg   [0:0] sel_tmp59_reg_3660;
wire   [0:0] or_cond19_fu_1906_p2;
reg   [0:0] or_cond19_reg_3665;
wire   [0:0] tmp_26_2_fu_1924_p2;
reg   [0:0] tmp_26_2_reg_3670;
wire   [0:0] sel_tmp61_fu_1936_p2;
reg   [0:0] sel_tmp61_reg_3675;
wire   [0:0] or_cond20_fu_1942_p2;
reg   [0:0] or_cond20_reg_3680;
wire   [0:0] tmp_23_2_1_fu_1960_p2;
reg   [0:0] tmp_23_2_1_reg_3685;
wire   [0:0] sel_tmp63_fu_1972_p2;
reg   [0:0] sel_tmp63_reg_3690;
wire   [0:0] or_cond21_fu_1978_p2;
reg   [0:0] or_cond21_reg_3695;
wire   [0:0] tmp_26_2_1_fu_1996_p2;
reg   [0:0] tmp_26_2_1_reg_3700;
wire   [0:0] sel_tmp65_fu_2008_p2;
reg   [0:0] sel_tmp65_reg_3705;
wire   [0:0] or_cond22_fu_2014_p2;
reg   [0:0] or_cond22_reg_3710;
wire   [0:0] tmp_23_2_2_fu_2032_p2;
reg   [0:0] tmp_23_2_2_reg_3715;
wire   [0:0] sel_tmp67_fu_2044_p2;
reg   [0:0] sel_tmp67_reg_3720;
wire   [0:0] or_cond23_fu_2050_p2;
reg   [0:0] or_cond23_reg_3725;
wire   [0:0] tmp_26_2_2_fu_2068_p2;
reg   [0:0] tmp_26_2_2_reg_3730;
wire   [0:0] sel_tmp69_fu_2080_p2;
reg   [0:0] sel_tmp69_reg_3735;
wire   [0:0] or_cond24_fu_2086_p2;
reg   [0:0] or_cond24_reg_3740;
wire   [0:0] exitcond_flatten_fu_2092_p2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it3;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it4;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it5;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it7;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it9;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it10;
wire   [17:0] indvar_flatten_next_fu_2098_p2;
wire   [8:0] c_mid2_fu_2110_p3;
reg   [8:0] c_mid2_reg_3754;
reg   [8:0] ap_reg_ppstg_c_mid2_reg_3754_pp2_it1;
reg   [8:0] ap_reg_ppstg_c_mid2_reg_3754_pp2_it2;
reg   [8:0] ap_reg_ppstg_c_mid2_reg_3754_pp2_it3;
reg   [8:0] ap_reg_ppstg_c_mid2_reg_3754_pp2_it4;
reg   [8:0] ap_reg_ppstg_c_mid2_reg_3754_pp2_it5;
wire   [8:0] r_mid2_fu_2124_p3;
reg   [8:0] r_mid2_reg_3761;
reg   [8:0] ap_reg_ppstg_r_mid2_reg_3761_pp2_it1;
reg   [8:0] ap_reg_ppstg_r_mid2_reg_3761_pp2_it2;
reg   [8:0] ap_reg_ppstg_r_mid2_reg_3761_pp2_it3;
reg   [8:0] ap_reg_ppstg_r_mid2_reg_3761_pp2_it4;
reg   [8:0] ap_reg_ppstg_r_mid2_reg_3761_pp2_it5;
wire   [0:0] icmp_fu_2142_p2;
reg   [0:0] icmp_reg_3769;
reg   [0:0] ap_reg_ppstg_icmp_reg_3769_pp2_it1;
reg   [0:0] ap_reg_ppstg_icmp_reg_3769_pp2_it2;
reg   [0:0] ap_reg_ppstg_icmp_reg_3769_pp2_it3;
reg   [0:0] ap_reg_ppstg_icmp_reg_3769_pp2_it4;
reg   [0:0] ap_reg_ppstg_icmp_reg_3769_pp2_it5;
reg   [0:0] ap_reg_ppstg_icmp_reg_3769_pp2_it6;
reg   [0:0] ap_reg_ppstg_icmp_reg_3769_pp2_it7;
wire   [0:0] or_cond_20_fu_2164_p2;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it1;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it2;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it3;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it4;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it5;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it6;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it7;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it9;
reg   [0:0] ap_reg_ppstg_or_cond_20_reg_3791_pp2_it10;
wire   [8:0] c_1_fu_2170_p2;
reg   [31:0] user_axi_in_addr_reg_3800;
reg   [31:0] user_axi_in2_addr_reg_3806;
reg   [8:0] line_buffer_M_1_addr_reg_3812;
reg   [8:0] line_buffer_M_0_addr_reg_3818;
reg   [8:0] ap_reg_ppstg_line_buffer_M_0_addr_reg_3818_pp2_it7;
reg   [8:0] line_buffer2_M_1_addr_reg_3824;
reg   [8:0] line_buffer2_M_0_addr_reg_3830;
reg   [8:0] ap_reg_ppstg_line_buffer2_M_0_addr_reg_3830_pp2_it7;
reg   [31:0] user_axi_out_addr_reg_3836;
reg   [31:0] ap_reg_ppstg_user_axi_out_addr_reg_3836_pp2_it7;
reg   [31:0] ap_reg_ppstg_user_axi_out_addr_reg_3836_pp2_it8;
reg   [31:0] user_axi_out2_addr_reg_3841;
reg   [31:0] ap_reg_ppstg_user_axi_out2_addr_reg_3841_pp2_it7;
reg   [31:0] ap_reg_ppstg_user_axi_out2_addr_reg_3841_pp2_it8;
wire   [7:0] line_buffer_M_1_q0;
reg   [7:0] return_value_reg_3846;
wire   [7:0] line_buffer_M_0_q0;
reg   [7:0] return_value_1_reg_3851;
wire   [7:0] line_buffer2_M_1_q0;
reg   [7:0] return_value_2_reg_3856;
wire   [7:0] line_buffer2_M_0_q0;
reg   [7:0] return_value_3_reg_3861;
wire   [7:0] store_data_2_2_2_fu_3089_p2;
reg   [7:0] store_data_2_2_2_reg_3866;
wire   [7:0] store_data2_2_2_2_fu_3158_p2;
reg   [7:0] store_data2_2_2_2_reg_3871;
reg    HW_2DConv_Mmap_3_ap_rst;
wire   [8:0] line_buffer_M_0_address0;
reg    line_buffer_M_0_ce0;
wire   [8:0] line_buffer_M_0_address1;
reg    line_buffer_M_0_ce1;
reg    line_buffer_M_0_we1;
wire   [7:0] line_buffer_M_0_d1;
wire   [8:0] line_buffer_M_1_address0;
reg    line_buffer_M_1_ce0;
wire   [8:0] line_buffer_M_1_address1;
reg    line_buffer_M_1_ce1;
reg    line_buffer_M_1_we1;
wire   [7:0] line_buffer_M_1_d1;
wire   [8:0] line_buffer2_M_0_address0;
reg    line_buffer2_M_0_ce0;
wire   [8:0] line_buffer2_M_0_address1;
reg    line_buffer2_M_0_ce1;
reg    line_buffer2_M_0_we1;
wire   [7:0] line_buffer2_M_0_d1;
wire   [8:0] line_buffer2_M_1_address0;
reg    line_buffer2_M_1_ce0;
wire   [8:0] line_buffer2_M_1_address1;
reg    line_buffer2_M_1_ce1;
reg    line_buffer2_M_1_we1;
wire   [7:0] line_buffer2_M_1_d1;
reg   [3:0] indvar_phi_fu_522_p4;
reg   [3:0] indvar1_phi_fu_545_p4;
reg   [8:0] r_phi_fu_579_p4;
wire   [63:0] tmp_7_fu_2256_p1;
wire   [63:0] pixel_in3_sum_cast_fu_657_p1;
wire   [63:0] pixel_in25_sum_cast_fu_673_p1;
wire   [63:0] pixel_in3_sum1_cast_fu_2203_p1;
wire   [63:0] pixel_in25_sum1_cast_fu_2218_p1;
wire   [63:0] pixel_out7_sum_cast_fu_2291_p1;
wire   [63:0] pixel_out29_sum_cast_fu_2306_p1;
reg    ap_reg_ioackin_user_axi_in_ARREADY = 1'b0;
reg    ap_reg_ioackin_user_axi_in2_ARREADY = 1'b0;
reg    ap_reg_ioackin_user_axi_out_AWREADY = 1'b0;
reg    ap_reg_ioackin_user_axi_out_WREADY = 1'b0;
reg    ap_reg_ioackin_user_axi_out2_AWREADY = 1'b0;
reg    ap_reg_ioackin_user_axi_out2_WREADY = 1'b0;
reg   [7:0] filter_buffer2_0_0_s_fu_176;
wire   [7:0] newSel35_fu_1391_p3;
reg   [7:0] filter_buffer2_0_1_s_fu_180;
wire   [7:0] newSel33_fu_1375_p3;
reg   [7:0] filter_buffer2_0_2_s_fu_184;
wire   [7:0] newSel30_fu_1351_p3;
reg   [7:0] filter_buffer2_1_0_s_fu_188;
wire   [7:0] filter_buffer2_1_0_1_fu_1319_p3;
reg   [7:0] filter_buffer2_1_1_s_fu_192;
wire   [7:0] newSel26_fu_1303_p3;
reg   [7:0] filter_buffer2_1_2_s_fu_196;
wire   [7:0] newSel24_fu_1287_p3;
reg   [7:0] filter_buffer2_2_0_s_fu_200;
wire   [7:0] filter_buffer2_2_0_1_fu_1263_p3;
reg   [7:0] filter_buffer2_2_1_s_fu_204;
wire   [7:0] newSel21_fu_1255_p3;
reg   [7:0] filter_buffer2_2_2_s_fu_208;
wire   [7:0] newSel18_fu_1231_p3;
reg   [7:0] window_buffer_M_0_0_2_fu_212;
wire   [7:0] window_buffer_M_0_0_1_fu_2485_p3;
reg   [7:0] window_buffer_M_0_0_fu_216;
wire   [7:0] window_buffer_M_0_1_3_fu_2478_p3;
reg   [7:0] window_buffer_M_0_1_fu_220;
wire   [7:0] window_buffer_M_0_2_fu_2472_p3;
reg   [7:0] window_buffer_M_1_0_2_fu_224;
wire   [7:0] window_buffer_M_1_0_1_fu_2465_p3;
reg   [7:0] window_buffer_M_1_0_fu_228;
wire   [7:0] window_buffer_M_1_1_3_fu_2458_p3;
reg   [7:0] window_buffer_M_1_1_fu_232;
wire   [7:0] window_buffer_M_1_2_fu_2452_p3;
reg   [7:0] window_buffer_M_2_0_2_fu_236;
wire   [7:0] window_buffer_M_2_0_1_fu_2445_p3;
reg   [7:0] window_buffer_M_2_0_fu_240;
wire   [7:0] window_buffer_M_2_1_3_fu_2438_p3;
reg   [7:0] window_buffer_M_2_1_fu_244;
wire   [7:0] window_buffer_M_2_2_fu_2431_p3;
reg   [7:0] window_buffer2_M_0_0_2_fu_248;
wire   [7:0] window_buffer2_M_0_0_1_fu_2424_p3;
reg   [7:0] window_buffer2_M_0_0_fu_252;
wire   [7:0] window_buffer2_M_0_1_3_fu_2417_p3;
reg   [7:0] window_buffer2_M_0_1_fu_256;
wire   [7:0] window_buffer2_M_0_2_fu_2411_p3;
reg   [7:0] window_buffer2_M_1_0_2_fu_260;
wire   [7:0] window_buffer2_M_1_0_1_fu_2404_p3;
reg   [7:0] window_buffer2_M_1_0_fu_264;
wire   [7:0] window_buffer2_M_1_1_3_fu_2397_p3;
reg   [7:0] window_buffer2_M_1_1_fu_268;
wire   [7:0] window_buffer2_M_1_2_fu_2391_p3;
reg   [7:0] window_buffer2_M_2_0_2_fu_272;
wire   [7:0] window_buffer2_M_2_0_1_fu_2384_p3;
reg   [7:0] window_buffer2_M_2_0_fu_276;
wire   [7:0] window_buffer2_M_2_1_3_fu_2377_p3;
reg   [7:0] window_buffer2_M_2_1_fu_280;
wire   [7:0] window_buffer2_M_2_2_fu_2370_p3;
wire   [32:0] pixel_in3_sum_fu_651_p0;
wire   [32:0] pixel_in3_sum_fu_651_p2;
wire   [32:0] pixel_in25_sum_fu_667_p0;
wire   [32:0] pixel_in25_sum_fu_667_p2;
wire   [3:0] grp_fu_707_p0;
wire   [3:0] grp_fu_707_p1;
wire   [3:0] grp_fu_707_p2;
wire   [0:0] sel_tmp3_fu_732_p2;
wire   [0:0] sel_tmp5_fu_737_p2;
wire   [0:0] tmp_fu_742_p2;
wire   [0:0] sel_tmp_fu_727_p2;
wire   [0:0] sel_tmp9_fu_754_p2;
wire   [0:0] sel_tmp2_fu_765_p2;
wire   [0:0] sel_tmp8_fu_782_p2;
wire   [0:0] sel_tmp10_fu_787_p2;
wire   [0:0] sel_tmp11_fu_792_p2;
wire   [1:0] tmp_2_fu_804_p2;
wire   [0:0] sel_tmp13_fu_814_p2;
wire   [0:0] sel_tmp15_fu_825_p2;
wire   [0:0] sel_tmp14_fu_819_p2;
wire   [0:0] tmp_5_fu_808_p2;
wire   [0:0] sel_tmp12_fu_798_p2;
wire   [0:0] sel_tmp7_fu_776_p2;
wire   [0:0] sel_tmp4_fu_770_p2;
wire   [0:0] sel_tmp1_fu_759_p2;
wire   [0:0] sel_tmp6_fu_748_p2;
wire   [0:0] or_cond_fu_831_p2;
wire   [0:0] or_cond1_fu_837_p2;
wire   [0:0] or_cond2_fu_843_p2;
wire   [0:0] or_cond3_fu_849_p2;
wire   [0:0] or_cond4_fu_855_p2;
wire   [0:0] or_cond5_fu_861_p2;
wire   [0:0] or_cond6_fu_867_p2;
wire   [7:0] newSel1_fu_881_p3;
wire   [7:0] newSel2_fu_889_p3;
wire   [7:0] newSel4_fu_913_p3;
wire   [7:0] newSel5_fu_921_p3;
wire   [7:0] newSel7_fu_937_p3;
wire   [7:0] sel_tmp16_fu_953_p3;
wire   [7:0] newSel9_fu_969_p3;
wire   [7:0] newSel10_fu_977_p3;
wire   [7:0] newSel11_fu_985_p3;
wire   [7:0] newSel13_fu_1001_p3;
wire   [7:0] newSel14_fu_1009_p3;
wire   [7:0] newSel16_fu_1025_p3;
wire   [3:0] grp_fu_1065_p0;
wire   [3:0] grp_fu_1065_p1;
wire   [3:0] grp_fu_1065_p2;
wire   [0:0] sel_tmp18_fu_1090_p2;
wire   [0:0] sel_tmp19_fu_1095_p2;
wire   [0:0] tmp6_fu_1100_p2;
wire   [0:0] sel_tmp17_fu_1085_p2;
wire   [0:0] sel_tmp21_fu_1112_p2;
wire   [0:0] sel_tmp23_fu_1123_p2;
wire   [0:0] sel_tmp26_fu_1140_p2;
wire   [0:0] sel_tmp27_fu_1145_p2;
wire   [0:0] sel_tmp28_fu_1150_p2;
wire   [1:0] tmp_13_fu_1162_p2;
wire   [0:0] sel_tmp30_fu_1172_p2;
wire   [0:0] sel_tmp32_fu_1183_p2;
wire   [0:0] sel_tmp31_fu_1177_p2;
wire   [0:0] tmp_14_fu_1166_p2;
wire   [0:0] sel_tmp29_fu_1156_p2;
wire   [0:0] sel_tmp25_fu_1134_p2;
wire   [0:0] sel_tmp24_fu_1128_p2;
wire   [0:0] sel_tmp22_fu_1117_p2;
wire   [0:0] sel_tmp20_fu_1106_p2;
wire   [0:0] or_cond25_fu_1189_p2;
wire   [0:0] or_cond26_fu_1195_p2;
wire   [0:0] or_cond27_fu_1201_p2;
wire   [0:0] or_cond28_fu_1207_p2;
wire   [0:0] or_cond29_fu_1213_p2;
wire   [0:0] or_cond30_fu_1219_p2;
wire   [0:0] or_cond31_fu_1225_p2;
wire   [7:0] newSel19_fu_1239_p3;
wire   [7:0] newSel20_fu_1247_p3;
wire   [7:0] newSel22_fu_1271_p3;
wire   [7:0] newSel23_fu_1279_p3;
wire   [7:0] newSel25_fu_1295_p3;
wire   [7:0] sel_tmp33_fu_1311_p3;
wire   [7:0] newSel27_fu_1327_p3;
wire   [7:0] newSel28_fu_1335_p3;
wire   [7:0] newSel29_fu_1343_p3;
wire   [7:0] newSel31_fu_1359_p3;
wire   [7:0] newSel32_fu_1367_p3;
wire   [7:0] newSel34_fu_1383_p3;
wire   [0:0] tmp_s_fu_1444_p2;
wire   [0:0] tmp_6_fu_1450_p2;
wire   [0:0] sel_tmp34_fu_1462_p2;
wire   [0:0] tmp_10_fu_1480_p2;
wire   [0:0] tmp_15_fu_1486_p2;
wire   [0:0] sel_tmp36_fu_1498_p2;
wire   [0:0] tmp_21_0_1_fu_1516_p2;
wire   [0:0] tmp_22_0_1_fu_1522_p2;
wire   [0:0] sel_tmp38_fu_1534_p2;
wire   [0:0] tmp_24_0_1_fu_1552_p2;
wire   [0:0] tmp_25_0_1_fu_1558_p2;
wire   [0:0] sel_tmp40_fu_1570_p2;
wire   [0:0] tmp_21_0_2_fu_1588_p2;
wire   [0:0] tmp_22_0_2_fu_1594_p2;
wire   [0:0] sel_tmp42_fu_1606_p2;
wire   [0:0] tmp_24_0_2_fu_1624_p2;
wire   [0:0] tmp_25_0_2_fu_1630_p2;
wire   [0:0] sel_tmp44_fu_1642_p2;
wire   [0:0] tmp_21_1_fu_1660_p2;
wire   [0:0] tmp_22_1_fu_1666_p2;
wire   [0:0] sel_tmp46_fu_1678_p2;
wire   [0:0] tmp_24_1_fu_1696_p2;
wire   [0:0] tmp_25_1_fu_1702_p2;
wire   [0:0] sel_tmp48_fu_1714_p2;
wire   [0:0] tmp_21_1_1_fu_1732_p2;
wire   [0:0] tmp_22_1_1_fu_1738_p2;
wire   [0:0] sel_tmp50_fu_1750_p2;
wire   [0:0] tmp_24_1_1_fu_1768_p2;
wire   [0:0] tmp_25_1_1_fu_1774_p2;
wire   [0:0] sel_tmp52_fu_1786_p2;
wire   [0:0] tmp_21_1_2_fu_1804_p2;
wire   [0:0] tmp_22_1_2_fu_1810_p2;
wire   [0:0] sel_tmp54_fu_1822_p2;
wire   [0:0] tmp_24_1_2_fu_1840_p2;
wire   [0:0] tmp_25_1_2_fu_1846_p2;
wire   [0:0] sel_tmp56_fu_1858_p2;
wire   [0:0] tmp_21_2_fu_1876_p2;
wire   [0:0] tmp_22_2_fu_1882_p2;
wire   [0:0] sel_tmp58_fu_1894_p2;
wire   [0:0] tmp_24_2_fu_1912_p2;
wire   [0:0] tmp_25_2_fu_1918_p2;
wire   [0:0] sel_tmp60_fu_1930_p2;
wire   [0:0] tmp_21_2_1_fu_1948_p2;
wire   [0:0] tmp_22_2_1_fu_1954_p2;
wire   [0:0] sel_tmp62_fu_1966_p2;
wire   [0:0] tmp_24_2_1_fu_1984_p2;
wire   [0:0] tmp_25_2_1_fu_1990_p2;
wire   [0:0] sel_tmp64_fu_2002_p2;
wire   [0:0] tmp_21_2_2_fu_2020_p2;
wire   [0:0] tmp_22_2_2_fu_2026_p2;
wire   [0:0] sel_tmp66_fu_2038_p2;
wire   [0:0] tmp_24_2_2_fu_2056_p2;
wire   [0:0] tmp_25_2_2_fu_2062_p2;
wire   [0:0] sel_tmp68_fu_2074_p2;
wire   [0:0] exitcond1_fu_2104_p2;
wire   [8:0] r_s_fu_2118_p2;
wire   [7:0] tmp_18_fu_2132_p4;
wire   [7:0] tmp_19_fu_2148_p4;
wire   [0:0] icmp1_fu_2158_p2;
wire   [8:0] tmp_1_fu_2179_p0;
wire   [17:0] tmp_1_fu_2179_p2;
wire   [17:0] tmp_7_cast_fu_2185_p1;
wire   [17:0] p_sum_fu_2188_p2;
wire   [32:0] p_sum_cast_cast_fu_2194_p1;
wire   [32:0] pixel_in3_sum1_fu_2198_p2;
wire   [32:0] pixel_in25_sum1_fu_2213_p2;
wire   [17:0] p_shl_fu_2228_p3;
wire   [13:0] p_shl5_fu_2239_p3;
wire   [18:0] p_shl_cast_fu_2235_p1;
wire   [18:0] p_shl5_cast_fu_2246_p1;
wire   [10:0] col_assign_cast_fu_2263_p1;
wire   [10:0] tmp29_fu_2266_p2;
wire   [18:0] addconv_fu_2276_p0;
wire   [18:0] tmp_4_fu_2250_p2;
wire   [18:0] addconv_fu_2276_p2;
wire   [32:0] pixel_out7_sum_fu_2286_p1;
wire   [32:0] p_sum2_cast_fu_2282_p1;
wire   [32:0] pixel_out7_sum_fu_2286_p2;
wire   [32:0] pixel_out29_sum_fu_2301_p1;
wire   [32:0] pixel_out29_sum_fu_2301_p2;
wire   [7:0] res_3_fu_2582_p2;
wire   [7:0] res_fu_2588_p2;
wire   [7:0] newSel36_fu_2594_p3;
wire   [7:0] newSel37_fu_2601_p3;
wire   [7:0] newSel39_fu_2615_p3;
wire   [7:0] newSel40_fu_2622_p3;
wire   [7:0] res_3_0_1_fu_2636_p2;
wire   [7:0] res_0_1_fu_2642_p2;
wire   [7:0] newSel42_fu_2648_p3;
wire   [7:0] newSel43_fu_2655_p3;
wire   [7:0] newSel45_fu_2669_p3;
wire   [7:0] newSel46_fu_2676_p3;
wire   [7:0] res_3_0_2_fu_2690_p2;
wire   [7:0] res_0_2_fu_2696_p2;
wire   [7:0] newSel48_fu_2702_p3;
wire   [7:0] newSel49_fu_2709_p3;
wire   [7:0] newSel51_fu_2723_p3;
wire   [7:0] newSel52_fu_2730_p3;
wire   [7:0] res_3_1_fu_2744_p2;
wire   [7:0] res_1_fu_2750_p2;
wire   [7:0] newSel54_fu_2756_p3;
wire   [7:0] newSel55_fu_2763_p3;
wire   [7:0] newSel57_fu_2777_p3;
wire   [7:0] newSel58_fu_2784_p3;
wire   [7:0] res_3_1_1_fu_2798_p2;
wire   [7:0] res_1_1_fu_2804_p2;
wire   [7:0] newSel60_fu_2810_p3;
wire   [7:0] newSel61_fu_2817_p3;
wire   [7:0] newSel63_fu_2831_p3;
wire   [7:0] newSel64_fu_2838_p3;
wire   [7:0] res_3_1_2_fu_2852_p2;
wire   [7:0] res_1_2_fu_2858_p2;
wire   [7:0] newSel66_fu_2864_p3;
wire   [7:0] newSel67_fu_2871_p3;
wire   [7:0] newSel69_fu_2885_p3;
wire   [7:0] newSel70_fu_2892_p3;
wire   [7:0] res_3_2_fu_2906_p2;
wire   [7:0] res_s_fu_2912_p2;
wire   [7:0] newSel72_fu_2918_p3;
wire   [7:0] newSel73_fu_2925_p3;
wire   [7:0] newSel75_fu_2939_p3;
wire   [7:0] newSel76_fu_2946_p3;
wire   [7:0] res_3_2_1_fu_2960_p2;
wire   [7:0] res_235_1_fu_2966_p2;
wire   [7:0] newSel78_fu_2972_p3;
wire   [7:0] newSel79_fu_2979_p3;
wire   [7:0] newSel81_fu_2993_p3;
wire   [7:0] newSel82_fu_3000_p3;
wire   [7:0] res_3_2_2_fu_3014_p2;
wire   [7:0] res_235_2_fu_3020_p2;
wire   [7:0] newSel84_fu_3026_p3;
wire   [7:0] newSel85_fu_3033_p3;
wire   [7:0] newSel44_fu_2662_p3;
wire   [7:0] newSel38_fu_2608_p3;
wire   [7:0] newSel50_fu_2716_p3;
wire   [7:0] newSel56_fu_2770_p3;
wire   [7:0] tmp16_fu_3053_p2;
wire   [7:0] tmp15_fu_3047_p2;
wire   [7:0] newSel62_fu_2824_p3;
wire   [7:0] newSel68_fu_2878_p3;
wire   [7:0] newSel80_fu_2986_p3;
wire   [7:0] newSel86_fu_3040_p3;
wire   [7:0] tmp19_fu_3071_p2;
wire   [7:0] newSel74_fu_2932_p3;
wire   [7:0] tmp20_fu_3077_p2;
wire   [7:0] tmp18_fu_3065_p2;
wire   [7:0] tmp21_fu_3083_p2;
wire   [7:0] tmp17_fu_3059_p2;
wire   [7:0] newSel87_fu_3095_p3;
wire   [7:0] newSel88_fu_3102_p3;
wire   [7:0] newSel47_fu_2683_p3;
wire   [7:0] newSel41_fu_2629_p3;
wire   [7:0] newSel53_fu_2737_p3;
wire   [7:0] newSel59_fu_2791_p3;
wire   [7:0] tmp23_fu_3122_p2;
wire   [7:0] tmp22_fu_3116_p2;
wire   [7:0] newSel65_fu_2845_p3;
wire   [7:0] newSel71_fu_2899_p3;
wire   [7:0] newSel83_fu_3007_p3;
wire   [7:0] newSel89_fu_3109_p3;
wire   [7:0] tmp26_fu_3140_p2;
wire   [7:0] newSel77_fu_2953_p3;
wire   [7:0] tmp27_fu_3146_p2;
wire   [7:0] tmp25_fu_3134_p2;
wire   [7:0] tmp28_fu_3152_p2;
wire   [7:0] tmp24_fu_3128_p2;
reg    grp_fu_707_ce;
reg    grp_fu_1065_ce;
reg   [3:0] ap_NS_fsm;
wire   [17:0] tmp_1_fu_2179_p00;
reg    ap_sig_bdd_3091;
reg    ap_sig_bdd_3090;
reg    ap_sig_bdd_3094;
reg    ap_sig_bdd_3096;
reg    ap_sig_bdd_3098;
reg    ap_sig_bdd_1341;
reg    ap_sig_bdd_1328;
reg    ap_sig_bdd_1315;


HW_2DConv_Mmap_3_user_axi4lite_config_s_axi #(
    .C_ADDR_WIDTH( C_S_AXI_USER_AXI4LITE_CONFIG_ADDR_WIDTH ),
    .C_DATA_WIDTH( C_S_AXI_USER_AXI4LITE_CONFIG_DATA_WIDTH ))
HW_2DConv_Mmap_3_user_axi4lite_config_s_axi_U(
    .AWVALID( s_axi_user_axi4lite_config_AWVALID ),
    .AWREADY( s_axi_user_axi4lite_config_AWREADY ),
    .AWADDR( s_axi_user_axi4lite_config_AWADDR ),
    .WVALID( s_axi_user_axi4lite_config_WVALID ),
    .WREADY( s_axi_user_axi4lite_config_WREADY ),
    .WDATA( s_axi_user_axi4lite_config_WDATA ),
    .WSTRB( s_axi_user_axi4lite_config_WSTRB ),
    .ARVALID( s_axi_user_axi4lite_config_ARVALID ),
    .ARREADY( s_axi_user_axi4lite_config_ARREADY ),
    .ARADDR( s_axi_user_axi4lite_config_ARADDR ),
    .RVALID( s_axi_user_axi4lite_config_RVALID ),
    .RREADY( s_axi_user_axi4lite_config_RREADY ),
    .RDATA( s_axi_user_axi4lite_config_RDATA ),
    .RRESP( s_axi_user_axi4lite_config_RRESP ),
    .BVALID( s_axi_user_axi4lite_config_BVALID ),
    .BREADY( s_axi_user_axi4lite_config_BREADY ),
    .BRESP( s_axi_user_axi4lite_config_BRESP ),
    .ACLK( ap_clk ),
    .ARESETN( ap_rst_n ),
    .ACLK_EN( HW_2DConv_Mmap_3_user_axi4lite_config_s_axi_U_ap_dummy_ce ),
    .ap_start( ap_start ),
    .interrupt( interrupt ),
    .ap_ready( ap_ready ),
    .ap_done( ap_done ),
    .ap_idle( ap_idle ),
    .pixel_in( pixel_in ),
    .pixel_in2( pixel_in2 ),
    .pixel_out( pixel_out ),
    .pixel_out2( pixel_out2 ),
    .addr_reserved( addr_reserved )
);

HW_2DConv_Mmap_3_user_axi_in_m_axi #(
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_ID_WIDTH( C_M_AXI_USER_AXI_IN_ID_WIDTH ),
    .C_ADDR_WIDTH( C_M_AXI_USER_AXI_IN_ADDR_WIDTH ),
    .C_DATA_WIDTH( C_M_AXI_USER_AXI_IN_DATA_WIDTH ),
    .C_AWUSER_WIDTH( C_M_AXI_USER_AXI_IN_AWUSER_WIDTH ),
    .C_ARUSER_WIDTH( C_M_AXI_USER_AXI_IN_ARUSER_WIDTH ),
    .C_WUSER_WIDTH( C_M_AXI_USER_AXI_IN_WUSER_WIDTH ),
    .C_RUSER_WIDTH( C_M_AXI_USER_AXI_IN_RUSER_WIDTH ),
    .C_BUSER_WIDTH( C_M_AXI_USER_AXI_IN_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_USER_AXI_IN_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_USER_AXI_IN_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_USER_AXI_IN_CACHE_VALUE ))
HW_2DConv_Mmap_3_user_axi_in_m_axi_U(
    .AWVALID( m_axi_user_axi_in_AWVALID ),
    .AWREADY( m_axi_user_axi_in_AWREADY ),
    .AWADDR( m_axi_user_axi_in_AWADDR ),
    .AWID( m_axi_user_axi_in_AWID ),
    .AWLEN( m_axi_user_axi_in_AWLEN ),
    .AWSIZE( m_axi_user_axi_in_AWSIZE ),
    .AWBURST( m_axi_user_axi_in_AWBURST ),
    .AWLOCK( m_axi_user_axi_in_AWLOCK ),
    .AWCACHE( m_axi_user_axi_in_AWCACHE ),
    .AWPROT( m_axi_user_axi_in_AWPROT ),
    .AWQOS( m_axi_user_axi_in_AWQOS ),
    .AWREGION( m_axi_user_axi_in_AWREGION ),
    .AWUSER( m_axi_user_axi_in_AWUSER ),
    .WVALID( m_axi_user_axi_in_WVALID ),
    .WREADY( m_axi_user_axi_in_WREADY ),
    .WDATA( m_axi_user_axi_in_WDATA ),
    .WSTRB( m_axi_user_axi_in_WSTRB ),
    .WLAST( m_axi_user_axi_in_WLAST ),
    .WID( m_axi_user_axi_in_WID ),
    .WUSER( m_axi_user_axi_in_WUSER ),
    .ARVALID( m_axi_user_axi_in_ARVALID ),
    .ARREADY( m_axi_user_axi_in_ARREADY ),
    .ARADDR( m_axi_user_axi_in_ARADDR ),
    .ARID( m_axi_user_axi_in_ARID ),
    .ARLEN( m_axi_user_axi_in_ARLEN ),
    .ARSIZE( m_axi_user_axi_in_ARSIZE ),
    .ARBURST( m_axi_user_axi_in_ARBURST ),
    .ARLOCK( m_axi_user_axi_in_ARLOCK ),
    .ARCACHE( m_axi_user_axi_in_ARCACHE ),
    .ARPROT( m_axi_user_axi_in_ARPROT ),
    .ARQOS( m_axi_user_axi_in_ARQOS ),
    .ARREGION( m_axi_user_axi_in_ARREGION ),
    .ARUSER( m_axi_user_axi_in_ARUSER ),
    .RVALID( m_axi_user_axi_in_RVALID ),
    .RREADY( m_axi_user_axi_in_RREADY ),
    .RDATA( m_axi_user_axi_in_RDATA ),
    .RLAST( m_axi_user_axi_in_RLAST ),
    .RID( m_axi_user_axi_in_RID ),
    .RUSER( m_axi_user_axi_in_RUSER ),
    .RRESP( m_axi_user_axi_in_RRESP ),
    .BVALID( m_axi_user_axi_in_BVALID ),
    .BREADY( m_axi_user_axi_in_BREADY ),
    .BRESP( m_axi_user_axi_in_BRESP ),
    .BID( m_axi_user_axi_in_BID ),
    .BUSER( m_axi_user_axi_in_BUSER ),
    .ACLK( ap_clk ),
    .ARESETN( ap_rst_n ),
    .ACLK_EN( HW_2DConv_Mmap_3_user_axi_in_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( user_axi_in_ARVALID ),
    .I_ARREADY( user_axi_in_ARREADY ),
    .I_ARADDR( user_axi_in_ARADDR ),
    .I_ARID( user_axi_in_ARID ),
    .I_ARLEN( user_axi_in_ARLEN ),
    .I_ARSIZE( user_axi_in_ARSIZE ),
    .I_ARLOCK( user_axi_in_ARLOCK ),
    .I_ARCACHE( user_axi_in_ARCACHE ),
    .I_ARQOS( user_axi_in_ARQOS ),
    .I_ARPROT( user_axi_in_ARPROT ),
    .I_ARUSER( user_axi_in_ARUSER ),
    .I_ARBURST( user_axi_in_ARBURST ),
    .I_ARREGION( user_axi_in_ARREGION ),
    .I_RVALID( user_axi_in_RVALID ),
    .I_RREADY( user_axi_in_RREADY ),
    .I_RDATA( user_axi_in_RDATA ),
    .I_RID( user_axi_in_RID ),
    .I_RUSER( user_axi_in_RUSER ),
    .I_RRESP( user_axi_in_RRESP ),
    .I_RLAST( user_axi_in_RLAST ),
    .I_AWVALID( user_axi_in_AWVALID ),
    .I_AWREADY( user_axi_in_AWREADY ),
    .I_AWADDR( user_axi_in_AWADDR ),
    .I_AWID( user_axi_in_AWID ),
    .I_AWLEN( user_axi_in_AWLEN ),
    .I_AWSIZE( user_axi_in_AWSIZE ),
    .I_AWLOCK( user_axi_in_AWLOCK ),
    .I_AWCACHE( user_axi_in_AWCACHE ),
    .I_AWQOS( user_axi_in_AWQOS ),
    .I_AWPROT( user_axi_in_AWPROT ),
    .I_AWUSER( user_axi_in_AWUSER ),
    .I_AWBURST( user_axi_in_AWBURST ),
    .I_AWREGION( user_axi_in_AWREGION ),
    .I_WVALID( user_axi_in_WVALID ),
    .I_WREADY( user_axi_in_WREADY ),
    .I_WDATA( user_axi_in_WDATA ),
    .I_WID( user_axi_in_WID ),
    .I_WUSER( user_axi_in_WUSER ),
    .I_WLAST( user_axi_in_WLAST ),
    .I_WSTRB( user_axi_in_WSTRB ),
    .I_BVALID( user_axi_in_BVALID ),
    .I_BREADY( user_axi_in_BREADY ),
    .I_BRESP( user_axi_in_BRESP ),
    .I_BID( user_axi_in_BID ),
    .I_BUSER( user_axi_in_BUSER )
);

HW_2DConv_Mmap_3_user_axi_in2_m_axi #(
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_ID_WIDTH( C_M_AXI_USER_AXI_IN2_ID_WIDTH ),
    .C_ADDR_WIDTH( C_M_AXI_USER_AXI_IN2_ADDR_WIDTH ),
    .C_DATA_WIDTH( C_M_AXI_USER_AXI_IN2_DATA_WIDTH ),
    .C_AWUSER_WIDTH( C_M_AXI_USER_AXI_IN2_AWUSER_WIDTH ),
    .C_ARUSER_WIDTH( C_M_AXI_USER_AXI_IN2_ARUSER_WIDTH ),
    .C_WUSER_WIDTH( C_M_AXI_USER_AXI_IN2_WUSER_WIDTH ),
    .C_RUSER_WIDTH( C_M_AXI_USER_AXI_IN2_RUSER_WIDTH ),
    .C_BUSER_WIDTH( C_M_AXI_USER_AXI_IN2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_USER_AXI_IN2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_USER_AXI_IN2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_USER_AXI_IN2_CACHE_VALUE ))
HW_2DConv_Mmap_3_user_axi_in2_m_axi_U(
    .AWVALID( m_axi_user_axi_in2_AWVALID ),
    .AWREADY( m_axi_user_axi_in2_AWREADY ),
    .AWADDR( m_axi_user_axi_in2_AWADDR ),
    .AWID( m_axi_user_axi_in2_AWID ),
    .AWLEN( m_axi_user_axi_in2_AWLEN ),
    .AWSIZE( m_axi_user_axi_in2_AWSIZE ),
    .AWBURST( m_axi_user_axi_in2_AWBURST ),
    .AWLOCK( m_axi_user_axi_in2_AWLOCK ),
    .AWCACHE( m_axi_user_axi_in2_AWCACHE ),
    .AWPROT( m_axi_user_axi_in2_AWPROT ),
    .AWQOS( m_axi_user_axi_in2_AWQOS ),
    .AWREGION( m_axi_user_axi_in2_AWREGION ),
    .AWUSER( m_axi_user_axi_in2_AWUSER ),
    .WVALID( m_axi_user_axi_in2_WVALID ),
    .WREADY( m_axi_user_axi_in2_WREADY ),
    .WDATA( m_axi_user_axi_in2_WDATA ),
    .WSTRB( m_axi_user_axi_in2_WSTRB ),
    .WLAST( m_axi_user_axi_in2_WLAST ),
    .WID( m_axi_user_axi_in2_WID ),
    .WUSER( m_axi_user_axi_in2_WUSER ),
    .ARVALID( m_axi_user_axi_in2_ARVALID ),
    .ARREADY( m_axi_user_axi_in2_ARREADY ),
    .ARADDR( m_axi_user_axi_in2_ARADDR ),
    .ARID( m_axi_user_axi_in2_ARID ),
    .ARLEN( m_axi_user_axi_in2_ARLEN ),
    .ARSIZE( m_axi_user_axi_in2_ARSIZE ),
    .ARBURST( m_axi_user_axi_in2_ARBURST ),
    .ARLOCK( m_axi_user_axi_in2_ARLOCK ),
    .ARCACHE( m_axi_user_axi_in2_ARCACHE ),
    .ARPROT( m_axi_user_axi_in2_ARPROT ),
    .ARQOS( m_axi_user_axi_in2_ARQOS ),
    .ARREGION( m_axi_user_axi_in2_ARREGION ),
    .ARUSER( m_axi_user_axi_in2_ARUSER ),
    .RVALID( m_axi_user_axi_in2_RVALID ),
    .RREADY( m_axi_user_axi_in2_RREADY ),
    .RDATA( m_axi_user_axi_in2_RDATA ),
    .RLAST( m_axi_user_axi_in2_RLAST ),
    .RID( m_axi_user_axi_in2_RID ),
    .RUSER( m_axi_user_axi_in2_RUSER ),
    .RRESP( m_axi_user_axi_in2_RRESP ),
    .BVALID( m_axi_user_axi_in2_BVALID ),
    .BREADY( m_axi_user_axi_in2_BREADY ),
    .BRESP( m_axi_user_axi_in2_BRESP ),
    .BID( m_axi_user_axi_in2_BID ),
    .BUSER( m_axi_user_axi_in2_BUSER ),
    .ACLK( ap_clk ),
    .ARESETN( ap_rst_n ),
    .ACLK_EN( HW_2DConv_Mmap_3_user_axi_in2_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( user_axi_in2_ARVALID ),
    .I_ARREADY( user_axi_in2_ARREADY ),
    .I_ARADDR( user_axi_in2_ARADDR ),
    .I_ARID( user_axi_in2_ARID ),
    .I_ARLEN( user_axi_in2_ARLEN ),
    .I_ARSIZE( user_axi_in2_ARSIZE ),
    .I_ARLOCK( user_axi_in2_ARLOCK ),
    .I_ARCACHE( user_axi_in2_ARCACHE ),
    .I_ARQOS( user_axi_in2_ARQOS ),
    .I_ARPROT( user_axi_in2_ARPROT ),
    .I_ARUSER( user_axi_in2_ARUSER ),
    .I_ARBURST( user_axi_in2_ARBURST ),
    .I_ARREGION( user_axi_in2_ARREGION ),
    .I_RVALID( user_axi_in2_RVALID ),
    .I_RREADY( user_axi_in2_RREADY ),
    .I_RDATA( user_axi_in2_RDATA ),
    .I_RID( user_axi_in2_RID ),
    .I_RUSER( user_axi_in2_RUSER ),
    .I_RRESP( user_axi_in2_RRESP ),
    .I_RLAST( user_axi_in2_RLAST ),
    .I_AWVALID( user_axi_in2_AWVALID ),
    .I_AWREADY( user_axi_in2_AWREADY ),
    .I_AWADDR( user_axi_in2_AWADDR ),
    .I_AWID( user_axi_in2_AWID ),
    .I_AWLEN( user_axi_in2_AWLEN ),
    .I_AWSIZE( user_axi_in2_AWSIZE ),
    .I_AWLOCK( user_axi_in2_AWLOCK ),
    .I_AWCACHE( user_axi_in2_AWCACHE ),
    .I_AWQOS( user_axi_in2_AWQOS ),
    .I_AWPROT( user_axi_in2_AWPROT ),
    .I_AWUSER( user_axi_in2_AWUSER ),
    .I_AWBURST( user_axi_in2_AWBURST ),
    .I_AWREGION( user_axi_in2_AWREGION ),
    .I_WVALID( user_axi_in2_WVALID ),
    .I_WREADY( user_axi_in2_WREADY ),
    .I_WDATA( user_axi_in2_WDATA ),
    .I_WID( user_axi_in2_WID ),
    .I_WUSER( user_axi_in2_WUSER ),
    .I_WLAST( user_axi_in2_WLAST ),
    .I_WSTRB( user_axi_in2_WSTRB ),
    .I_BVALID( user_axi_in2_BVALID ),
    .I_BREADY( user_axi_in2_BREADY ),
    .I_BRESP( user_axi_in2_BRESP ),
    .I_BID( user_axi_in2_BID ),
    .I_BUSER( user_axi_in2_BUSER )
);

HW_2DConv_Mmap_3_user_axi_out_m_axi #(
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_ID_WIDTH( C_M_AXI_USER_AXI_OUT_ID_WIDTH ),
    .C_ADDR_WIDTH( C_M_AXI_USER_AXI_OUT_ADDR_WIDTH ),
    .C_DATA_WIDTH( C_M_AXI_USER_AXI_OUT_DATA_WIDTH ),
    .C_AWUSER_WIDTH( C_M_AXI_USER_AXI_OUT_AWUSER_WIDTH ),
    .C_ARUSER_WIDTH( C_M_AXI_USER_AXI_OUT_ARUSER_WIDTH ),
    .C_WUSER_WIDTH( C_M_AXI_USER_AXI_OUT_WUSER_WIDTH ),
    .C_RUSER_WIDTH( C_M_AXI_USER_AXI_OUT_RUSER_WIDTH ),
    .C_BUSER_WIDTH( C_M_AXI_USER_AXI_OUT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_USER_AXI_OUT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_USER_AXI_OUT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_USER_AXI_OUT_CACHE_VALUE ))
HW_2DConv_Mmap_3_user_axi_out_m_axi_U(
    .AWVALID( m_axi_user_axi_out_AWVALID ),
    .AWREADY( m_axi_user_axi_out_AWREADY ),
    .AWADDR( m_axi_user_axi_out_AWADDR ),
    .AWID( m_axi_user_axi_out_AWID ),
    .AWLEN( m_axi_user_axi_out_AWLEN ),
    .AWSIZE( m_axi_user_axi_out_AWSIZE ),
    .AWBURST( m_axi_user_axi_out_AWBURST ),
    .AWLOCK( m_axi_user_axi_out_AWLOCK ),
    .AWCACHE( m_axi_user_axi_out_AWCACHE ),
    .AWPROT( m_axi_user_axi_out_AWPROT ),
    .AWQOS( m_axi_user_axi_out_AWQOS ),
    .AWREGION( m_axi_user_axi_out_AWREGION ),
    .AWUSER( m_axi_user_axi_out_AWUSER ),
    .WVALID( m_axi_user_axi_out_WVALID ),
    .WREADY( m_axi_user_axi_out_WREADY ),
    .WDATA( m_axi_user_axi_out_WDATA ),
    .WSTRB( m_axi_user_axi_out_WSTRB ),
    .WLAST( m_axi_user_axi_out_WLAST ),
    .WID( m_axi_user_axi_out_WID ),
    .WUSER( m_axi_user_axi_out_WUSER ),
    .ARVALID( m_axi_user_axi_out_ARVALID ),
    .ARREADY( m_axi_user_axi_out_ARREADY ),
    .ARADDR( m_axi_user_axi_out_ARADDR ),
    .ARID( m_axi_user_axi_out_ARID ),
    .ARLEN( m_axi_user_axi_out_ARLEN ),
    .ARSIZE( m_axi_user_axi_out_ARSIZE ),
    .ARBURST( m_axi_user_axi_out_ARBURST ),
    .ARLOCK( m_axi_user_axi_out_ARLOCK ),
    .ARCACHE( m_axi_user_axi_out_ARCACHE ),
    .ARPROT( m_axi_user_axi_out_ARPROT ),
    .ARQOS( m_axi_user_axi_out_ARQOS ),
    .ARREGION( m_axi_user_axi_out_ARREGION ),
    .ARUSER( m_axi_user_axi_out_ARUSER ),
    .RVALID( m_axi_user_axi_out_RVALID ),
    .RREADY( m_axi_user_axi_out_RREADY ),
    .RDATA( m_axi_user_axi_out_RDATA ),
    .RLAST( m_axi_user_axi_out_RLAST ),
    .RID( m_axi_user_axi_out_RID ),
    .RUSER( m_axi_user_axi_out_RUSER ),
    .RRESP( m_axi_user_axi_out_RRESP ),
    .BVALID( m_axi_user_axi_out_BVALID ),
    .BREADY( m_axi_user_axi_out_BREADY ),
    .BRESP( m_axi_user_axi_out_BRESP ),
    .BID( m_axi_user_axi_out_BID ),
    .BUSER( m_axi_user_axi_out_BUSER ),
    .ACLK( ap_clk ),
    .ARESETN( ap_rst_n ),
    .ACLK_EN( HW_2DConv_Mmap_3_user_axi_out_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( user_axi_out_ARVALID ),
    .I_ARREADY( user_axi_out_ARREADY ),
    .I_ARADDR( user_axi_out_ARADDR ),
    .I_ARID( user_axi_out_ARID ),
    .I_ARLEN( user_axi_out_ARLEN ),
    .I_ARSIZE( user_axi_out_ARSIZE ),
    .I_ARLOCK( user_axi_out_ARLOCK ),
    .I_ARCACHE( user_axi_out_ARCACHE ),
    .I_ARQOS( user_axi_out_ARQOS ),
    .I_ARPROT( user_axi_out_ARPROT ),
    .I_ARUSER( user_axi_out_ARUSER ),
    .I_ARBURST( user_axi_out_ARBURST ),
    .I_ARREGION( user_axi_out_ARREGION ),
    .I_RVALID( user_axi_out_RVALID ),
    .I_RREADY( user_axi_out_RREADY ),
    .I_RDATA( user_axi_out_RDATA ),
    .I_RID( user_axi_out_RID ),
    .I_RUSER( user_axi_out_RUSER ),
    .I_RRESP( user_axi_out_RRESP ),
    .I_RLAST( user_axi_out_RLAST ),
    .I_AWVALID( user_axi_out_AWVALID ),
    .I_AWREADY( user_axi_out_AWREADY ),
    .I_AWADDR( user_axi_out_AWADDR ),
    .I_AWID( user_axi_out_AWID ),
    .I_AWLEN( user_axi_out_AWLEN ),
    .I_AWSIZE( user_axi_out_AWSIZE ),
    .I_AWLOCK( user_axi_out_AWLOCK ),
    .I_AWCACHE( user_axi_out_AWCACHE ),
    .I_AWQOS( user_axi_out_AWQOS ),
    .I_AWPROT( user_axi_out_AWPROT ),
    .I_AWUSER( user_axi_out_AWUSER ),
    .I_AWBURST( user_axi_out_AWBURST ),
    .I_AWREGION( user_axi_out_AWREGION ),
    .I_WVALID( user_axi_out_WVALID ),
    .I_WREADY( user_axi_out_WREADY ),
    .I_WDATA( user_axi_out_WDATA ),
    .I_WID( user_axi_out_WID ),
    .I_WUSER( user_axi_out_WUSER ),
    .I_WLAST( user_axi_out_WLAST ),
    .I_WSTRB( user_axi_out_WSTRB ),
    .I_BVALID( user_axi_out_BVALID ),
    .I_BREADY( user_axi_out_BREADY ),
    .I_BRESP( user_axi_out_BRESP ),
    .I_BID( user_axi_out_BID ),
    .I_BUSER( user_axi_out_BUSER )
);

HW_2DConv_Mmap_3_user_axi_out2_m_axi #(
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_ID_WIDTH( C_M_AXI_USER_AXI_OUT2_ID_WIDTH ),
    .C_ADDR_WIDTH( C_M_AXI_USER_AXI_OUT2_ADDR_WIDTH ),
    .C_DATA_WIDTH( C_M_AXI_USER_AXI_OUT2_DATA_WIDTH ),
    .C_AWUSER_WIDTH( C_M_AXI_USER_AXI_OUT2_AWUSER_WIDTH ),
    .C_ARUSER_WIDTH( C_M_AXI_USER_AXI_OUT2_ARUSER_WIDTH ),
    .C_WUSER_WIDTH( C_M_AXI_USER_AXI_OUT2_WUSER_WIDTH ),
    .C_RUSER_WIDTH( C_M_AXI_USER_AXI_OUT2_RUSER_WIDTH ),
    .C_BUSER_WIDTH( C_M_AXI_USER_AXI_OUT2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_USER_AXI_OUT2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_USER_AXI_OUT2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_USER_AXI_OUT2_CACHE_VALUE ))
HW_2DConv_Mmap_3_user_axi_out2_m_axi_U(
    .AWVALID( m_axi_user_axi_out2_AWVALID ),
    .AWREADY( m_axi_user_axi_out2_AWREADY ),
    .AWADDR( m_axi_user_axi_out2_AWADDR ),
    .AWID( m_axi_user_axi_out2_AWID ),
    .AWLEN( m_axi_user_axi_out2_AWLEN ),
    .AWSIZE( m_axi_user_axi_out2_AWSIZE ),
    .AWBURST( m_axi_user_axi_out2_AWBURST ),
    .AWLOCK( m_axi_user_axi_out2_AWLOCK ),
    .AWCACHE( m_axi_user_axi_out2_AWCACHE ),
    .AWPROT( m_axi_user_axi_out2_AWPROT ),
    .AWQOS( m_axi_user_axi_out2_AWQOS ),
    .AWREGION( m_axi_user_axi_out2_AWREGION ),
    .AWUSER( m_axi_user_axi_out2_AWUSER ),
    .WVALID( m_axi_user_axi_out2_WVALID ),
    .WREADY( m_axi_user_axi_out2_WREADY ),
    .WDATA( m_axi_user_axi_out2_WDATA ),
    .WSTRB( m_axi_user_axi_out2_WSTRB ),
    .WLAST( m_axi_user_axi_out2_WLAST ),
    .WID( m_axi_user_axi_out2_WID ),
    .WUSER( m_axi_user_axi_out2_WUSER ),
    .ARVALID( m_axi_user_axi_out2_ARVALID ),
    .ARREADY( m_axi_user_axi_out2_ARREADY ),
    .ARADDR( m_axi_user_axi_out2_ARADDR ),
    .ARID( m_axi_user_axi_out2_ARID ),
    .ARLEN( m_axi_user_axi_out2_ARLEN ),
    .ARSIZE( m_axi_user_axi_out2_ARSIZE ),
    .ARBURST( m_axi_user_axi_out2_ARBURST ),
    .ARLOCK( m_axi_user_axi_out2_ARLOCK ),
    .ARCACHE( m_axi_user_axi_out2_ARCACHE ),
    .ARPROT( m_axi_user_axi_out2_ARPROT ),
    .ARQOS( m_axi_user_axi_out2_ARQOS ),
    .ARREGION( m_axi_user_axi_out2_ARREGION ),
    .ARUSER( m_axi_user_axi_out2_ARUSER ),
    .RVALID( m_axi_user_axi_out2_RVALID ),
    .RREADY( m_axi_user_axi_out2_RREADY ),
    .RDATA( m_axi_user_axi_out2_RDATA ),
    .RLAST( m_axi_user_axi_out2_RLAST ),
    .RID( m_axi_user_axi_out2_RID ),
    .RUSER( m_axi_user_axi_out2_RUSER ),
    .RRESP( m_axi_user_axi_out2_RRESP ),
    .BVALID( m_axi_user_axi_out2_BVALID ),
    .BREADY( m_axi_user_axi_out2_BREADY ),
    .BRESP( m_axi_user_axi_out2_BRESP ),
    .BID( m_axi_user_axi_out2_BID ),
    .BUSER( m_axi_user_axi_out2_BUSER ),
    .ACLK( ap_clk ),
    .ARESETN( ap_rst_n ),
    .ACLK_EN( HW_2DConv_Mmap_3_user_axi_out2_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( user_axi_out2_ARVALID ),
    .I_ARREADY( user_axi_out2_ARREADY ),
    .I_ARADDR( user_axi_out2_ARADDR ),
    .I_ARID( user_axi_out2_ARID ),
    .I_ARLEN( user_axi_out2_ARLEN ),
    .I_ARSIZE( user_axi_out2_ARSIZE ),
    .I_ARLOCK( user_axi_out2_ARLOCK ),
    .I_ARCACHE( user_axi_out2_ARCACHE ),
    .I_ARQOS( user_axi_out2_ARQOS ),
    .I_ARPROT( user_axi_out2_ARPROT ),
    .I_ARUSER( user_axi_out2_ARUSER ),
    .I_ARBURST( user_axi_out2_ARBURST ),
    .I_ARREGION( user_axi_out2_ARREGION ),
    .I_RVALID( user_axi_out2_RVALID ),
    .I_RREADY( user_axi_out2_RREADY ),
    .I_RDATA( user_axi_out2_RDATA ),
    .I_RID( user_axi_out2_RID ),
    .I_RUSER( user_axi_out2_RUSER ),
    .I_RRESP( user_axi_out2_RRESP ),
    .I_RLAST( user_axi_out2_RLAST ),
    .I_AWVALID( user_axi_out2_AWVALID ),
    .I_AWREADY( user_axi_out2_AWREADY ),
    .I_AWADDR( user_axi_out2_AWADDR ),
    .I_AWID( user_axi_out2_AWID ),
    .I_AWLEN( user_axi_out2_AWLEN ),
    .I_AWSIZE( user_axi_out2_AWSIZE ),
    .I_AWLOCK( user_axi_out2_AWLOCK ),
    .I_AWCACHE( user_axi_out2_AWCACHE ),
    .I_AWQOS( user_axi_out2_AWQOS ),
    .I_AWPROT( user_axi_out2_AWPROT ),
    .I_AWUSER( user_axi_out2_AWUSER ),
    .I_AWBURST( user_axi_out2_AWBURST ),
    .I_AWREGION( user_axi_out2_AWREGION ),
    .I_WVALID( user_axi_out2_WVALID ),
    .I_WREADY( user_axi_out2_WREADY ),
    .I_WDATA( user_axi_out2_WDATA ),
    .I_WID( user_axi_out2_WID ),
    .I_WUSER( user_axi_out2_WUSER ),
    .I_WLAST( user_axi_out2_WLAST ),
    .I_WSTRB( user_axi_out2_WSTRB ),
    .I_BVALID( user_axi_out2_BVALID ),
    .I_BREADY( user_axi_out2_BREADY ),
    .I_BRESP( user_axi_out2_BRESP ),
    .I_BID( user_axi_out2_BID ),
    .I_BUSER( user_axi_out2_BUSER )
);

HW_2DConv_Mmap_3_line_buffer_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 482 ),
    .AddressWidth( 9 ))
line_buffer_M_0_U(
    .clk( ap_clk ),
    .reset( HW_2DConv_Mmap_3_ap_rst ),
    .address0( line_buffer_M_0_address0 ),
    .ce0( line_buffer_M_0_ce0 ),
    .q0( line_buffer_M_0_q0 ),
    .address1( line_buffer_M_0_address1 ),
    .ce1( line_buffer_M_0_ce1 ),
    .we1( line_buffer_M_0_we1 ),
    .d1( line_buffer_M_0_d1 )
);

HW_2DConv_Mmap_3_line_buffer_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 482 ),
    .AddressWidth( 9 ))
line_buffer_M_1_U(
    .clk( ap_clk ),
    .reset( HW_2DConv_Mmap_3_ap_rst ),
    .address0( line_buffer_M_1_address0 ),
    .ce0( line_buffer_M_1_ce0 ),
    .q0( line_buffer_M_1_q0 ),
    .address1( line_buffer_M_1_address1 ),
    .ce1( line_buffer_M_1_ce1 ),
    .we1( line_buffer_M_1_we1 ),
    .d1( line_buffer_M_1_d1 )
);

HW_2DConv_Mmap_3_line_buffer_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 482 ),
    .AddressWidth( 9 ))
line_buffer2_M_0_U(
    .clk( ap_clk ),
    .reset( HW_2DConv_Mmap_3_ap_rst ),
    .address0( line_buffer2_M_0_address0 ),
    .ce0( line_buffer2_M_0_ce0 ),
    .q0( line_buffer2_M_0_q0 ),
    .address1( line_buffer2_M_0_address1 ),
    .ce1( line_buffer2_M_0_ce1 ),
    .we1( line_buffer2_M_0_we1 ),
    .d1( line_buffer2_M_0_d1 )
);

HW_2DConv_Mmap_3_line_buffer_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 482 ),
    .AddressWidth( 9 ))
line_buffer2_M_1_U(
    .clk( ap_clk ),
    .reset( HW_2DConv_Mmap_3_ap_rst ),
    .address0( line_buffer2_M_1_address0 ),
    .ce0( line_buffer2_M_1_ce0 ),
    .q0( line_buffer2_M_1_q0 ),
    .address1( line_buffer2_M_1_address1 ),
    .ce1( line_buffer2_M_1_ce1 ),
    .we1( line_buffer2_M_1_we1 ),
    .d1( line_buffer2_M_1_d1 )
);

HW_2DConv_Mmap_3_urem_4ns_4ns_4_7 #(
    .ID( 0 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
HW_2DConv_Mmap_3_urem_4ns_4ns_4_7_U0(
    .clk( ap_clk ),
    .reset( HW_2DConv_Mmap_3_ap_rst ),
    .din0( grp_fu_707_p0 ),
    .din1( grp_fu_707_p1 ),
    .ce( grp_fu_707_ce ),
    .dout( grp_fu_707_p2 )
);

HW_2DConv_Mmap_3_urem_4ns_4ns_4_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
HW_2DConv_Mmap_3_urem_4ns_4ns_4_7_U1(
    .clk( ap_clk ),
    .reset( HW_2DConv_Mmap_3_ap_rst ),
    .din0( grp_fu_1065_p0 ),
    .din1( grp_fu_1065_p1 ),
    .ce( grp_fu_1065_ce ),
    .dout( grp_fu_1065_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst_n == 1'b0) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_user_axi_in2_ARREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_user_axi_in2_ARREADY
    if (ap_rst_n == 1'b0) begin
        ap_reg_ioackin_user_axi_in2_ARREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))) | ((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))))) begin
            ap_reg_ioackin_user_axi_in2_ARREADY <= ap_const_logic_0;
        end else if ((((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == user_axi_in2_ARREADY) & ~(ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) | ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_logic_1 == user_axi_in2_ARREADY)))) begin
            ap_reg_ioackin_user_axi_in2_ARREADY <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_user_axi_in_ARREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_user_axi_in_ARREADY
    if (ap_rst_n == 1'b0) begin
        ap_reg_ioackin_user_axi_in_ARREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))))) begin
            ap_reg_ioackin_user_axi_in_ARREADY <= ap_const_logic_0;
        end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == user_axi_in_ARREADY) & ~(ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) | ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & (ap_const_logic_1 == user_axi_in_ARREADY) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))))) begin
            ap_reg_ioackin_user_axi_in_ARREADY <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_user_axi_out2_AWREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_user_axi_out2_AWREADY
    if (ap_rst_n == 1'b0) begin
        ap_reg_ioackin_user_axi_out2_AWREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_3090) begin
            if (~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))) begin
                ap_reg_ioackin_user_axi_out2_AWREADY <= ap_const_logic_0;
            end else if (ap_sig_bdd_3091) begin
                ap_reg_ioackin_user_axi_out2_AWREADY <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ioackin_user_axi_out2_WREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_user_axi_out2_WREADY
    if (ap_rst_n == 1'b0) begin
        ap_reg_ioackin_user_axi_out2_WREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_3090) begin
            if (~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))) begin
                ap_reg_ioackin_user_axi_out2_WREADY <= ap_const_logic_0;
            end else if (ap_sig_bdd_3094) begin
                ap_reg_ioackin_user_axi_out2_WREADY <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ioackin_user_axi_out_AWREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_user_axi_out_AWREADY
    if (ap_rst_n == 1'b0) begin
        ap_reg_ioackin_user_axi_out_AWREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_3090) begin
            if (~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))) begin
                ap_reg_ioackin_user_axi_out_AWREADY <= ap_const_logic_0;
            end else if (ap_sig_bdd_3096) begin
                ap_reg_ioackin_user_axi_out_AWREADY <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ioackin_user_axi_out_WREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_user_axi_out_WREADY
    if (ap_rst_n == 1'b0) begin
        ap_reg_ioackin_user_axi_out_WREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_3090) begin
            if (~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))) begin
                ap_reg_ioackin_user_axi_out_WREADY <= ap_const_logic_0;
            end else if (ap_sig_bdd_3098) begin
                ap_reg_ioackin_user_axi_out_WREADY <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == exitcond8_fu_683_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == exitcond8_fu_683_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == exitcond8_fu_683_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & ~(ap_const_lv1_0 == exitcond_fu_1041_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st11_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & (ap_const_lv1_0 == exitcond_fu_1041_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st11_fsm_3 == ap_CS_fsm) | ((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & ~(ap_const_lv1_0 == exitcond_fu_1041_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

/// ap_reg_ppiten_pp1_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

/// ap_reg_ppiten_pp1_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it4
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end
    end
end

/// ap_reg_ppiten_pp1_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it5
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end
    end
end

/// ap_reg_ppiten_pp1_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it6
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end
    end
end

/// ap_reg_ppiten_pp1_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it7
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
            ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
        end else if ((ap_ST_st11_fsm_3 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & ~(ap_const_lv1_0 == exitcond_flatten_fu_2092_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st20_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == exitcond_flatten_fu_2092_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st20_fsm_5 == ap_CS_fsm) | ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & ~(ap_const_lv1_0 == exitcond_flatten_fu_2092_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it10
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it10 <= ap_reg_ppiten_pp2_it9;
        end
    end
end

/// ap_reg_ppiten_pp2_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it11
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it11 <= ap_reg_ppiten_pp2_it10;
        end
    end
end

/// ap_reg_ppiten_pp2_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it12
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it12 <= ap_reg_ppiten_pp2_it11;
        end else if ((ap_ST_st20_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end
    end
end

/// ap_reg_ppiten_pp2_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it3
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it3 <= ap_reg_ppiten_pp2_it2;
        end
    end
end

/// ap_reg_ppiten_pp2_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it4
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it4 <= ap_reg_ppiten_pp2_it3;
        end
    end
end

/// ap_reg_ppiten_pp2_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it5
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it5 <= ap_reg_ppiten_pp2_it4;
        end
    end
end

/// ap_reg_ppiten_pp2_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it6
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it6 <= ap_reg_ppiten_pp2_it5;
        end
    end
end

/// ap_reg_ppiten_pp2_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it7
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it7 <= ap_reg_ppiten_pp2_it6;
        end
    end
end

/// ap_reg_ppiten_pp2_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it8
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it8 <= ap_reg_ppiten_pp2_it7;
        end
    end
end

/// ap_reg_ppiten_pp2_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it9
    if (ap_rst_n == 1'b0) begin
        ap_reg_ppiten_pp2_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
            ap_reg_ppiten_pp2_it9 <= ap_reg_ppiten_pp2_it8;
        end
    end
end

/// pixel_in2_0_data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_pixel_in2_0_data_reg
    if (ap_rst_n == 1'b0) begin
        pixel_in2_0_data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == pixel_in2_0_vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == pixel_in2_0_vld_reg) & (ap_const_logic_1 == pixel_in2_0_ack_out)))) begin
            pixel_in2_0_data_reg <= pixel_in2;
        end
    end
end

/// pixel_in_0_data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_pixel_in_0_data_reg
    if (ap_rst_n == 1'b0) begin
        pixel_in_0_data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == pixel_in_0_vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == pixel_in_0_vld_reg) & (ap_const_logic_1 == pixel_in_0_ack_out)))) begin
            pixel_in_0_data_reg <= pixel_in;
        end
    end
end

/// pixel_out2_0_data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_pixel_out2_0_data_reg
    if (ap_rst_n == 1'b0) begin
        pixel_out2_0_data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == pixel_out2_0_vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == pixel_out2_0_vld_reg) & (ap_const_logic_1 == pixel_out2_0_ack_out)))) begin
            pixel_out2_0_data_reg <= pixel_out2;
        end
    end
end

/// pixel_out_0_data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_pixel_out_0_data_reg
    if (ap_rst_n == 1'b0) begin
        pixel_out_0_data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == pixel_out_0_vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == pixel_out_0_vld_reg) & (ap_const_logic_1 == pixel_out_0_ack_out)))) begin
            pixel_out_0_data_reg <= pixel_out;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == exitcond_flatten_fu_2092_p2))) begin
        c_reg_586 <= c_1_fu_2170_p2;
    end else if ((ap_ST_st20_fsm_5 == ap_CS_fsm)) begin
        c_reg_586 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st11_fsm_3 == ap_CS_fsm)) begin
        indvar1_reg_541 <= ap_const_lv4_0;
    end else if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_reg_3331) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
        indvar1_reg_541 <= indvar_next1_reg_3335;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == exitcond_flatten_fu_2092_p2))) begin
        indvar_flatten_reg_564 <= indvar_flatten_next_fu_2098_p2;
    end else if ((ap_ST_st20_fsm_5 == ap_CS_fsm)) begin
        indvar_flatten_reg_564 <= ap_const_lv18_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond8_reg_3196 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        indvar_reg_518 <= indvar_next_reg_3200;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        indvar_reg_518 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st11_fsm_3 == ap_CS_fsm)) begin
        phi_mul1_reg_553 <= ap_const_lv8_0;
    end else if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & (ap_const_lv1_0 == exitcond_fu_1041_p2))) begin
        phi_mul1_reg_553 <= next_mul1_fu_1059_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == exitcond8_fu_683_p2))) begin
        phi_mul_reg_530 <= next_mul_fu_701_p2;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        phi_mul_reg_530 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == exitcond_flatten_reg_3745))) begin
        r_reg_575 <= r_mid2_reg_3761;
    end else if ((ap_ST_st20_fsm_5 == ap_CS_fsm)) begin
        r_reg_575 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        ap_reg_ppstg_c_mid2_reg_3754_pp2_it1 <= c_mid2_reg_3754;
        ap_reg_ppstg_c_mid2_reg_3754_pp2_it2 <= ap_reg_ppstg_c_mid2_reg_3754_pp2_it1;
        ap_reg_ppstg_c_mid2_reg_3754_pp2_it3 <= ap_reg_ppstg_c_mid2_reg_3754_pp2_it2;
        ap_reg_ppstg_c_mid2_reg_3754_pp2_it4 <= ap_reg_ppstg_c_mid2_reg_3754_pp2_it3;
        ap_reg_ppstg_c_mid2_reg_3754_pp2_it5 <= ap_reg_ppstg_c_mid2_reg_3754_pp2_it4;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 <= exitcond_flatten_reg_3745;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it10 <= ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it9;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it11 <= ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it10;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it2 <= ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it3 <= ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it2;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it4 <= ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it3;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it5 <= ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it4;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6 <= ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it5;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it7 <= ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 <= ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it7;
        ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it9 <= ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8;
        ap_reg_ppstg_icmp_reg_3769_pp2_it1 <= icmp_reg_3769;
        ap_reg_ppstg_icmp_reg_3769_pp2_it2 <= ap_reg_ppstg_icmp_reg_3769_pp2_it1;
        ap_reg_ppstg_icmp_reg_3769_pp2_it3 <= ap_reg_ppstg_icmp_reg_3769_pp2_it2;
        ap_reg_ppstg_icmp_reg_3769_pp2_it4 <= ap_reg_ppstg_icmp_reg_3769_pp2_it3;
        ap_reg_ppstg_icmp_reg_3769_pp2_it5 <= ap_reg_ppstg_icmp_reg_3769_pp2_it4;
        ap_reg_ppstg_icmp_reg_3769_pp2_it6 <= ap_reg_ppstg_icmp_reg_3769_pp2_it5;
        ap_reg_ppstg_icmp_reg_3769_pp2_it7 <= ap_reg_ppstg_icmp_reg_3769_pp2_it6;
        ap_reg_ppstg_line_buffer2_M_0_addr_reg_3830_pp2_it7 <= line_buffer2_M_0_addr_reg_3830;
        ap_reg_ppstg_line_buffer_M_0_addr_reg_3818_pp2_it7 <= line_buffer_M_0_addr_reg_3818;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it1 <= or_cond_20_reg_3791;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it10 <= ap_reg_ppstg_or_cond_20_reg_3791_pp2_it9;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it11 <= ap_reg_ppstg_or_cond_20_reg_3791_pp2_it10;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it2 <= ap_reg_ppstg_or_cond_20_reg_3791_pp2_it1;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it3 <= ap_reg_ppstg_or_cond_20_reg_3791_pp2_it2;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it4 <= ap_reg_ppstg_or_cond_20_reg_3791_pp2_it3;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it5 <= ap_reg_ppstg_or_cond_20_reg_3791_pp2_it4;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it6 <= ap_reg_ppstg_or_cond_20_reg_3791_pp2_it5;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it7 <= ap_reg_ppstg_or_cond_20_reg_3791_pp2_it6;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 <= ap_reg_ppstg_or_cond_20_reg_3791_pp2_it7;
        ap_reg_ppstg_or_cond_20_reg_3791_pp2_it9 <= ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8;
        ap_reg_ppstg_r_mid2_reg_3761_pp2_it1 <= r_mid2_reg_3761;
        ap_reg_ppstg_r_mid2_reg_3761_pp2_it2 <= ap_reg_ppstg_r_mid2_reg_3761_pp2_it1;
        ap_reg_ppstg_r_mid2_reg_3761_pp2_it3 <= ap_reg_ppstg_r_mid2_reg_3761_pp2_it2;
        ap_reg_ppstg_r_mid2_reg_3761_pp2_it4 <= ap_reg_ppstg_r_mid2_reg_3761_pp2_it3;
        ap_reg_ppstg_r_mid2_reg_3761_pp2_it5 <= ap_reg_ppstg_r_mid2_reg_3761_pp2_it4;
        ap_reg_ppstg_user_axi_out2_addr_reg_3841_pp2_it7 <= user_axi_out2_addr_reg_3841;
        ap_reg_ppstg_user_axi_out2_addr_reg_3841_pp2_it8 <= ap_reg_ppstg_user_axi_out2_addr_reg_3841_pp2_it7;
        ap_reg_ppstg_user_axi_out_addr_reg_3836_pp2_it7 <= user_axi_out_addr_reg_3836;
        ap_reg_ppstg_user_axi_out_addr_reg_3836_pp2_it8 <= ap_reg_ppstg_user_axi_out_addr_reg_3836_pp2_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_exitcond8_reg_3196_pp0_it1 <= exitcond8_reg_3196;
        ap_reg_ppstg_exitcond8_reg_3196_pp0_it2 <= ap_reg_ppstg_exitcond8_reg_3196_pp0_it1;
        ap_reg_ppstg_exitcond8_reg_3196_pp0_it3 <= ap_reg_ppstg_exitcond8_reg_3196_pp0_it2;
        ap_reg_ppstg_exitcond8_reg_3196_pp0_it4 <= ap_reg_ppstg_exitcond8_reg_3196_pp0_it3;
        ap_reg_ppstg_exitcond8_reg_3196_pp0_it5 <= ap_reg_ppstg_exitcond8_reg_3196_pp0_it4;
        ap_reg_ppstg_exitcond8_reg_3196_pp0_it6 <= ap_reg_ppstg_exitcond8_reg_3196_pp0_it5;
        ap_reg_ppstg_p_t_reg_3214_pp0_it1 <= p_t_reg_3214;
        ap_reg_ppstg_p_t_reg_3214_pp0_it2 <= ap_reg_ppstg_p_t_reg_3214_pp0_it1;
        ap_reg_ppstg_p_t_reg_3214_pp0_it3 <= ap_reg_ppstg_p_t_reg_3214_pp0_it2;
        ap_reg_ppstg_p_t_reg_3214_pp0_it4 <= ap_reg_ppstg_p_t_reg_3214_pp0_it3;
        ap_reg_ppstg_p_t_reg_3214_pp0_it5 <= ap_reg_ppstg_p_t_reg_3214_pp0_it4;
        ap_reg_ppstg_p_t_reg_3214_pp0_it6 <= ap_reg_ppstg_p_t_reg_3214_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
        ap_reg_ppstg_exitcond_reg_3331_pp1_it1 <= exitcond_reg_3331;
        ap_reg_ppstg_exitcond_reg_3331_pp1_it2 <= ap_reg_ppstg_exitcond_reg_3331_pp1_it1;
        ap_reg_ppstg_exitcond_reg_3331_pp1_it3 <= ap_reg_ppstg_exitcond_reg_3331_pp1_it2;
        ap_reg_ppstg_exitcond_reg_3331_pp1_it4 <= ap_reg_ppstg_exitcond_reg_3331_pp1_it3;
        ap_reg_ppstg_exitcond_reg_3331_pp1_it5 <= ap_reg_ppstg_exitcond_reg_3331_pp1_it4;
        ap_reg_ppstg_exitcond_reg_3331_pp1_it6 <= ap_reg_ppstg_exitcond_reg_3331_pp1_it5;
        ap_reg_ppstg_p_t2_reg_3349_pp1_it1 <= p_t2_reg_3349;
        ap_reg_ppstg_p_t2_reg_3349_pp1_it2 <= ap_reg_ppstg_p_t2_reg_3349_pp1_it1;
        ap_reg_ppstg_p_t2_reg_3349_pp1_it3 <= ap_reg_ppstg_p_t2_reg_3349_pp1_it2;
        ap_reg_ppstg_p_t2_reg_3349_pp1_it4 <= ap_reg_ppstg_p_t2_reg_3349_pp1_it3;
        ap_reg_ppstg_p_t2_reg_3349_pp1_it5 <= ap_reg_ppstg_p_t2_reg_3349_pp1_it4;
        ap_reg_ppstg_p_t2_reg_3349_pp1_it6 <= ap_reg_ppstg_p_t2_reg_3349_pp1_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == exitcond_flatten_fu_2092_p2))) begin
        c_mid2_reg_3754 <= c_mid2_fu_2110_p3;
        icmp_reg_3769 <= icmp_fu_2142_p2;
        or_cond_20_reg_3791 <= or_cond_20_fu_2164_p2;
        r_mid2_reg_3761 <= r_mid2_fu_2124_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        exitcond8_reg_3196 <= exitcond8_fu_683_p2;
        indvar_next_reg_3200 <= indvar_next_fu_689_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        exitcond_flatten_reg_3745 <= exitcond_flatten_fu_2092_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
        exitcond_reg_3331 <= exitcond_fu_1041_p2;
        indvar_next1_reg_3335 <= indvar_next1_fu_1047_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        filter_base2_reg_3190 <= pixel_in25_sum_cast_fu_673_p1;
        filter_base_reg_3184 <= pixel_in3_sum_cast_fu_657_p1;
        tmp_10_cast_reg_3174 <= tmp_10_cast_fu_643_p1;
        tmp_21_cast_reg_3179 <= tmp_21_cast_fu_647_p1;
        tmp_6_cast_reg_3164 <= tmp_6_cast_fu_635_p1;
        tmp_9_cast_reg_3169 <= tmp_9_cast_fu_639_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3331_pp1_it6))) begin
        filter_buffer2_0_0_s_fu_176 <= newSel35_fu_1391_p3;
        filter_buffer2_0_1_s_fu_180 <= newSel33_fu_1375_p3;
        filter_buffer2_0_2_s_fu_184 <= newSel30_fu_1351_p3;
        filter_buffer2_1_0_s_fu_188 <= filter_buffer2_1_0_1_fu_1319_p3;
        filter_buffer2_1_1_s_fu_192 <= newSel26_fu_1303_p3;
        filter_buffer2_1_2_s_fu_196 <= newSel24_fu_1287_p3;
        filter_buffer2_2_0_s_fu_200 <= filter_buffer2_2_0_1_fu_1263_p3;
        filter_buffer2_2_1_s_fu_204 <= newSel21_fu_1255_p3;
        filter_buffer2_2_2_s_fu_208 <= newSel18_fu_1231_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_3196_pp0_it6))) begin
        filter_buffer_0_0_s_reg_506 <= newSel17_fu_1033_p3;
        filter_buffer_0_1_s_reg_494 <= newSel15_fu_1017_p3;
        filter_buffer_0_2_s_reg_482 <= newSel12_fu_993_p3;
        filter_buffer_1_0_s_reg_470 <= filter_buffer_1_0_1_fu_961_p3;
        filter_buffer_1_1_s_reg_458 <= newSel8_fu_945_p3;
        filter_buffer_1_2_s_reg_446 <= newSel6_fu_929_p3;
        filter_buffer_2_0_s_reg_434 <= filter_buffer_2_0_1_fu_905_p3;
        filter_buffer_2_1_s_reg_422 <= newSel3_fu_897_p3;
        filter_buffer_2_2_s_reg_410 <= newSel_fu_873_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == exitcond8_fu_683_p2))) begin
        isIter0_reg_3205 <= isIter0_fu_695_p2;
        p_t_reg_3214 <= {{phi_mul_reg_530[ap_const_lv32_7 : ap_const_lv32_6]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & (ap_const_lv1_0 == exitcond_fu_1041_p2))) begin
        isIter_reg_3340 <= isIter_fu_1053_p2;
        p_t2_reg_3349 <= {{phi_mul1_reg_553[ap_const_lv32_7 : ap_const_lv32_6]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it5))) begin
        line_buffer2_M_0_addr_reg_3830 <= tmp_7_fu_2256_p1;
        line_buffer2_M_1_addr_reg_3824 <= tmp_7_fu_2256_p1;
        line_buffer_M_0_addr_reg_3818 <= tmp_7_fu_2256_p1;
        line_buffer_M_1_addr_reg_3812 <= tmp_7_fu_2256_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st20_fsm_5 == ap_CS_fsm)) begin
        or_cond10_reg_3530 <= or_cond10_fu_1582_p2;
        or_cond11_reg_3545 <= or_cond11_fu_1618_p2;
        or_cond12_reg_3560 <= or_cond12_fu_1654_p2;
        or_cond13_reg_3575 <= or_cond13_fu_1690_p2;
        or_cond14_reg_3590 <= or_cond14_fu_1726_p2;
        or_cond15_reg_3605 <= or_cond15_fu_1762_p2;
        or_cond16_reg_3620 <= or_cond16_fu_1798_p2;
        or_cond17_reg_3635 <= or_cond17_fu_1834_p2;
        or_cond18_reg_3650 <= or_cond18_fu_1870_p2;
        or_cond19_reg_3665 <= or_cond19_fu_1906_p2;
        or_cond20_reg_3680 <= or_cond20_fu_1942_p2;
        or_cond21_reg_3695 <= or_cond21_fu_1978_p2;
        or_cond22_reg_3710 <= or_cond22_fu_2014_p2;
        or_cond23_reg_3725 <= or_cond23_fu_2050_p2;
        or_cond24_reg_3740 <= or_cond24_fu_2086_p2;
        or_cond7_reg_3485 <= or_cond7_fu_1474_p2;
        or_cond8_reg_3500 <= or_cond8_fu_1510_p2;
        or_cond9_reg_3515 <= or_cond9_fu_1546_p2;
        sel_tmp35_reg_3480 <= sel_tmp35_fu_1468_p2;
        sel_tmp37_reg_3495 <= sel_tmp37_fu_1504_p2;
        sel_tmp39_reg_3510 <= sel_tmp39_fu_1540_p2;
        sel_tmp41_reg_3525 <= sel_tmp41_fu_1576_p2;
        sel_tmp43_reg_3540 <= sel_tmp43_fu_1612_p2;
        sel_tmp45_reg_3555 <= sel_tmp45_fu_1648_p2;
        sel_tmp47_reg_3570 <= sel_tmp47_fu_1684_p2;
        sel_tmp49_reg_3585 <= sel_tmp49_fu_1720_p2;
        sel_tmp51_reg_3600 <= sel_tmp51_fu_1756_p2;
        sel_tmp53_reg_3615 <= sel_tmp53_fu_1792_p2;
        sel_tmp55_reg_3630 <= sel_tmp55_fu_1828_p2;
        sel_tmp57_reg_3645 <= sel_tmp57_fu_1864_p2;
        sel_tmp59_reg_3660 <= sel_tmp59_fu_1900_p2;
        sel_tmp61_reg_3675 <= sel_tmp61_fu_1936_p2;
        sel_tmp63_reg_3690 <= sel_tmp63_fu_1972_p2;
        sel_tmp65_reg_3705 <= sel_tmp65_fu_2008_p2;
        sel_tmp67_reg_3720 <= sel_tmp67_fu_2044_p2;
        sel_tmp69_reg_3735 <= sel_tmp69_fu_2080_p2;
        tmp_16_reg_3490 <= tmp_16_fu_1492_p2;
        tmp_23_0_1_reg_3505 <= tmp_23_0_1_fu_1528_p2;
        tmp_23_0_2_reg_3535 <= tmp_23_0_2_fu_1600_p2;
        tmp_23_1_1_reg_3595 <= tmp_23_1_1_fu_1744_p2;
        tmp_23_1_2_reg_3625 <= tmp_23_1_2_fu_1816_p2;
        tmp_23_1_reg_3565 <= tmp_23_1_fu_1672_p2;
        tmp_23_2_1_reg_3685 <= tmp_23_2_1_fu_1960_p2;
        tmp_23_2_2_reg_3715 <= tmp_23_2_2_fu_2032_p2;
        tmp_23_2_reg_3655 <= tmp_23_2_fu_1888_p2;
        tmp_26_0_1_reg_3520 <= tmp_26_0_1_fu_1564_p2;
        tmp_26_0_2_reg_3550 <= tmp_26_0_2_fu_1636_p2;
        tmp_26_1_1_reg_3610 <= tmp_26_1_1_fu_1780_p2;
        tmp_26_1_2_reg_3640 <= tmp_26_1_2_fu_1852_p2;
        tmp_26_1_reg_3580 <= tmp_26_1_fu_1708_p2;
        tmp_26_2_1_reg_3700 <= tmp_26_2_1_fu_1996_p2;
        tmp_26_2_2_reg_3730 <= tmp_26_2_2_fu_2068_p2;
        tmp_26_2_reg_3670 <= tmp_26_2_fu_1924_p2;
        tmp_9_reg_3475 <= tmp_9_fu_1456_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_3196_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))))) begin
        reg_625 <= user_axi_in_RDATA;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))) | ((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3331_pp1_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))))) begin
        reg_630 <= user_axi_in2_RDATA;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        return_value_1_reg_3851 <= line_buffer_M_0_q0;
        return_value_3_reg_3861 <= line_buffer2_M_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_icmp_reg_3769_pp2_it6))) begin
        return_value_2_reg_3856 <= line_buffer2_M_1_q0;
        return_value_reg_3846 <= line_buffer_M_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it8) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it7) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it7))) begin
        store_data2_2_2_2_reg_3871 <= store_data2_2_2_2_fu_3158_p2;
        store_data_2_2_2_reg_3866 <= store_data_2_2_2_fu_3089_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3331_pp1_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
        tmp_17_reg_3358 <= tmp_17_fu_1081_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_3196_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        tmp_3_reg_3223 <= tmp_3_fu_723_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == exitcond_flatten_reg_3745))) begin
        user_axi_in2_addr_reg_3806 <= pixel_in25_sum1_cast_fu_2218_p1;
        user_axi_in_addr_reg_3800 <= pixel_in3_sum1_cast_fu_2203_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it5))) begin
        user_axi_out2_addr_reg_3841 <= pixel_out29_sum_cast_fu_2306_p1;
        user_axi_out_addr_reg_3836 <= pixel_out7_sum_cast_fu_2291_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it8) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it7))) begin
        window_buffer2_M_0_0_2_fu_248 <= window_buffer2_M_0_0_1_fu_2424_p3;
        window_buffer2_M_0_0_fu_252 <= window_buffer2_M_0_1_3_fu_2417_p3;
        window_buffer2_M_0_1_fu_256 <= window_buffer2_M_0_2_fu_2411_p3;
        window_buffer2_M_1_0_2_fu_260 <= window_buffer2_M_1_0_1_fu_2404_p3;
        window_buffer2_M_1_0_fu_264 <= window_buffer2_M_1_1_3_fu_2397_p3;
        window_buffer2_M_1_1_fu_268 <= window_buffer2_M_1_2_fu_2391_p3;
        window_buffer2_M_2_0_2_fu_272 <= window_buffer2_M_2_0_1_fu_2384_p3;
        window_buffer2_M_2_0_fu_276 <= window_buffer2_M_2_1_3_fu_2377_p3;
        window_buffer2_M_2_1_fu_280 <= window_buffer2_M_2_2_fu_2370_p3;
        window_buffer_M_0_0_2_fu_212 <= window_buffer_M_0_0_1_fu_2485_p3;
        window_buffer_M_0_0_fu_216 <= window_buffer_M_0_1_3_fu_2478_p3;
        window_buffer_M_0_1_fu_220 <= window_buffer_M_0_2_fu_2472_p3;
        window_buffer_M_1_0_2_fu_224 <= window_buffer_M_1_0_1_fu_2465_p3;
        window_buffer_M_1_0_fu_228 <= window_buffer_M_1_1_3_fu_2458_p3;
        window_buffer_M_1_1_fu_232 <= window_buffer_M_1_2_fu_2452_p3;
        window_buffer_M_2_0_2_fu_236 <= window_buffer_M_2_0_1_fu_2445_p3;
        window_buffer_M_2_0_fu_240 <= window_buffer_M_2_1_3_fu_2438_p3;
        window_buffer_M_2_1_fu_244 <= window_buffer_M_2_2_fu_2431_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st35_fsm_8 == ap_CS_fsm)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st35_fsm_8 == ap_CS_fsm)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_user_axi_in2_ARREADY assign process. ///
always @ (user_axi_in2_ARREADY or ap_reg_ioackin_user_axi_in2_ARREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_user_axi_in2_ARREADY)) begin
        ap_sig_ioackin_user_axi_in2_ARREADY = user_axi_in2_ARREADY;
    end else begin
        ap_sig_ioackin_user_axi_in2_ARREADY = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_user_axi_in_ARREADY assign process. ///
always @ (user_axi_in_ARREADY or ap_reg_ioackin_user_axi_in_ARREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_user_axi_in_ARREADY)) begin
        ap_sig_ioackin_user_axi_in_ARREADY = user_axi_in_ARREADY;
    end else begin
        ap_sig_ioackin_user_axi_in_ARREADY = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_user_axi_out2_AWREADY assign process. ///
always @ (user_axi_out2_AWREADY or ap_reg_ioackin_user_axi_out2_AWREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_user_axi_out2_AWREADY)) begin
        ap_sig_ioackin_user_axi_out2_AWREADY = user_axi_out2_AWREADY;
    end else begin
        ap_sig_ioackin_user_axi_out2_AWREADY = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_user_axi_out2_WREADY assign process. ///
always @ (user_axi_out2_WREADY or ap_reg_ioackin_user_axi_out2_WREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_user_axi_out2_WREADY)) begin
        ap_sig_ioackin_user_axi_out2_WREADY = user_axi_out2_WREADY;
    end else begin
        ap_sig_ioackin_user_axi_out2_WREADY = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_user_axi_out_AWREADY assign process. ///
always @ (user_axi_out_AWREADY or ap_reg_ioackin_user_axi_out_AWREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_user_axi_out_AWREADY)) begin
        ap_sig_ioackin_user_axi_out_AWREADY = user_axi_out_AWREADY;
    end else begin
        ap_sig_ioackin_user_axi_out_AWREADY = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_user_axi_out_WREADY assign process. ///
always @ (user_axi_out_WREADY or ap_reg_ioackin_user_axi_out_WREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_user_axi_out_WREADY)) begin
        ap_sig_ioackin_user_axi_out_WREADY = user_axi_out_WREADY;
    end else begin
        ap_sig_ioackin_user_axi_out_WREADY = ap_const_logic_1;
    end
end

/// grp_fu_1065_ce assign process. ///
always @ (ap_CS_fsm or exitcond_reg_3331 or isIter_reg_3340 or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp1_it1 or ap_reg_ppstg_exitcond_reg_3331_pp1_it5 or ap_sig_bdd_755 or ap_reg_ppiten_pp1_it6 or exitcond_fu_1041_p2 or ap_reg_ppstg_exitcond_reg_3331_pp1_it1 or ap_reg_ppstg_exitcond_reg_3331_pp1_it2 or ap_reg_ppstg_exitcond_reg_3331_pp1_it3 or ap_reg_ppstg_exitcond_reg_3331_pp1_it4)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & ((ap_const_lv1_0 == exitcond_reg_3331) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3331_pp1_it5) | (ap_const_lv1_0 == exitcond_fu_1041_p2) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3331_pp1_it1) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3331_pp1_it2) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3331_pp1_it3) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3331_pp1_it4)))) begin
        grp_fu_1065_ce = ap_const_logic_1;
    end else begin
        grp_fu_1065_ce = ap_const_logic_0;
    end
end

/// grp_fu_707_ce assign process. ///
always @ (ap_CS_fsm or exitcond8_reg_3196 or isIter0_reg_3205 or ap_sig_ioackin_user_axi_in_ARREADY or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond8_reg_3196_pp0_it5 or ap_sig_bdd_710 or ap_reg_ppiten_pp0_it6 or exitcond8_fu_683_p2 or ap_reg_ppstg_exitcond8_reg_3196_pp0_it1 or ap_reg_ppstg_exitcond8_reg_3196_pp0_it2 or ap_reg_ppstg_exitcond8_reg_3196_pp0_it3 or ap_reg_ppstg_exitcond8_reg_3196_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ((exitcond8_reg_3196 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_3196_pp0_it5) | (ap_const_lv1_0 == exitcond8_fu_683_p2) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_3196_pp0_it1) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_3196_pp0_it2) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_3196_pp0_it3) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_3196_pp0_it4)))) begin
        grp_fu_707_ce = ap_const_logic_1;
    end else begin
        grp_fu_707_ce = ap_const_logic_0;
    end
end

/// indvar1_phi_fu_545_p4 assign process. ///
always @ (ap_CS_fsm or indvar1_reg_541 or exitcond_reg_3331 or ap_reg_ppiten_pp1_it1 or indvar_next1_reg_3335)
begin
    if (((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_reg_3331) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        indvar1_phi_fu_545_p4 = indvar_next1_reg_3335;
    end else begin
        indvar1_phi_fu_545_p4 = indvar1_reg_541;
    end
end

/// indvar_phi_fu_522_p4 assign process. ///
always @ (ap_CS_fsm or indvar_reg_518 or exitcond8_reg_3196 or ap_reg_ppiten_pp0_it1 or indvar_next_reg_3200)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond8_reg_3196 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        indvar_phi_fu_522_p4 = indvar_next_reg_3200;
    end else begin
        indvar_phi_fu_522_p4 = indvar_reg_518;
    end
end

/// line_buffer2_M_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppiten_pp2_it6 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        line_buffer2_M_0_ce0 = ap_const_logic_1;
    end else begin
        line_buffer2_M_0_ce0 = ap_const_logic_0;
    end
end

/// line_buffer2_M_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_reg_ppiten_pp2_it8 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it8) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        line_buffer2_M_0_ce1 = ap_const_logic_1;
    end else begin
        line_buffer2_M_0_ce1 = ap_const_logic_0;
    end
end

/// line_buffer2_M_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_reg_ppiten_pp2_it8 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it7)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it8) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it7))) begin
        line_buffer2_M_0_we1 = ap_const_logic_1;
    end else begin
        line_buffer2_M_0_we1 = ap_const_logic_0;
    end
end

/// line_buffer2_M_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppiten_pp2_it6 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        line_buffer2_M_1_ce0 = ap_const_logic_1;
    end else begin
        line_buffer2_M_1_ce0 = ap_const_logic_0;
    end
end

/// line_buffer2_M_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        line_buffer2_M_1_ce1 = ap_const_logic_1;
    end else begin
        line_buffer2_M_1_ce1 = ap_const_logic_0;
    end
end

/// line_buffer2_M_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        line_buffer2_M_1_we1 = ap_const_logic_1;
    end else begin
        line_buffer2_M_1_we1 = ap_const_logic_0;
    end
end

/// line_buffer_M_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppiten_pp2_it6 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        line_buffer_M_0_ce0 = ap_const_logic_1;
    end else begin
        line_buffer_M_0_ce0 = ap_const_logic_0;
    end
end

/// line_buffer_M_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_reg_ppiten_pp2_it8 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it8) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        line_buffer_M_0_ce1 = ap_const_logic_1;
    end else begin
        line_buffer_M_0_ce1 = ap_const_logic_0;
    end
end

/// line_buffer_M_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_reg_ppiten_pp2_it8 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it7)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it8) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it7))) begin
        line_buffer_M_0_we1 = ap_const_logic_1;
    end else begin
        line_buffer_M_0_we1 = ap_const_logic_0;
    end
end

/// line_buffer_M_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppiten_pp2_it6 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        line_buffer_M_1_ce0 = ap_const_logic_1;
    end else begin
        line_buffer_M_1_ce0 = ap_const_logic_0;
    end
end

/// line_buffer_M_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        line_buffer_M_1_ce1 = ap_const_logic_1;
    end else begin
        line_buffer_M_1_ce1 = ap_const_logic_0;
    end
end

/// line_buffer_M_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        line_buffer_M_1_we1 = ap_const_logic_1;
    end else begin
        line_buffer_M_1_we1 = ap_const_logic_0;
    end
end

/// pixel_in2_0_ack_out assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st35_fsm_8 == ap_CS_fsm)) begin
        pixel_in2_0_ack_out = ap_const_logic_1;
    end else begin
        pixel_in2_0_ack_out = ap_const_logic_0;
    end
end

/// pixel_in_0_ack_out assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st35_fsm_8 == ap_CS_fsm)) begin
        pixel_in_0_ack_out = ap_const_logic_1;
    end else begin
        pixel_in_0_ack_out = ap_const_logic_0;
    end
end

/// pixel_out2_0_ack_out assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st35_fsm_8 == ap_CS_fsm)) begin
        pixel_out2_0_ack_out = ap_const_logic_1;
    end else begin
        pixel_out2_0_ack_out = ap_const_logic_0;
    end
end

/// pixel_out_0_ack_out assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st35_fsm_8 == ap_CS_fsm)) begin
        pixel_out_0_ack_out = ap_const_logic_1;
    end else begin
        pixel_out_0_ack_out = ap_const_logic_0;
    end
end

/// r_phi_fu_579_p4 assign process. ///
always @ (ap_CS_fsm or r_reg_575 or ap_reg_ppiten_pp2_it1 or exitcond_flatten_reg_3745 or r_mid2_reg_3761)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond_flatten_reg_3745))) begin
        r_phi_fu_579_p4 = r_mid2_reg_3761;
    end else begin
        r_phi_fu_579_p4 = r_reg_575;
    end
end

/// user_axi_in2_ARADDR assign process. ///
always @ (filter_base2_reg_3190 or user_axi_in2_addr_reg_3806 or ap_reg_ioackin_user_axi_in2_ARREADY or ap_sig_bdd_1341 or ap_sig_bdd_1328)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_user_axi_in2_ARREADY)) begin
        if (ap_sig_bdd_1328) begin
            user_axi_in2_ARADDR = user_axi_in2_addr_reg_3806;
        end else if (ap_sig_bdd_1341) begin
            user_axi_in2_ARADDR = filter_base2_reg_3190;
        end else begin
            user_axi_in2_ARADDR = 'bx;
        end
    end else begin
        user_axi_in2_ARADDR = 'bx;
    end
end

/// user_axi_in2_ARLEN assign process. ///
always @ (ap_reg_ioackin_user_axi_in2_ARREADY or ap_sig_bdd_1341 or ap_sig_bdd_1328)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_user_axi_in2_ARREADY)) begin
        if (ap_sig_bdd_1328) begin
            user_axi_in2_ARLEN = ap_const_lv32_1;
        end else if (ap_sig_bdd_1341) begin
            user_axi_in2_ARLEN = ap_const_lv32_9;
        end else begin
            user_axi_in2_ARLEN = 'bx;
        end
    end else begin
        user_axi_in2_ARLEN = 'bx;
    end
end

/// user_axi_in2_ARVALID assign process. ///
always @ (ap_CS_fsm or exitcond_reg_3331 or isIter_reg_3340 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_755 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12 or ap_reg_ioackin_user_axi_in2_ARREADY)
begin
    if ((((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_logic_0 == ap_reg_ioackin_user_axi_in2_ARREADY)) | ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_logic_0 == ap_reg_ioackin_user_axi_in2_ARREADY)))) begin
        user_axi_in2_ARVALID = ap_const_logic_1;
    end else begin
        user_axi_in2_ARVALID = ap_const_logic_0;
    end
end

/// user_axi_in2_RREADY assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or exitcond_reg_3331 or isIter_reg_3340 or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp1_it1 or ap_reg_ppstg_exitcond_reg_3331_pp1_it5 or ap_sig_bdd_755 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if ((((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))) | ((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3331_pp1_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))))) begin
        user_axi_in2_RREADY = ap_const_logic_1;
    end else begin
        user_axi_in2_RREADY = ap_const_logic_0;
    end
end

/// user_axi_in_ARADDR assign process. ///
always @ (filter_base_reg_3184 or user_axi_in_addr_reg_3800 or ap_reg_ioackin_user_axi_in_ARREADY or ap_sig_bdd_1328 or ap_sig_bdd_1315)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_user_axi_in_ARREADY)) begin
        if (ap_sig_bdd_1328) begin
            user_axi_in_ARADDR = user_axi_in_addr_reg_3800;
        end else if (ap_sig_bdd_1315) begin
            user_axi_in_ARADDR = filter_base_reg_3184;
        end else begin
            user_axi_in_ARADDR = 'bx;
        end
    end else begin
        user_axi_in_ARADDR = 'bx;
    end
end

/// user_axi_in_ARLEN assign process. ///
always @ (ap_reg_ioackin_user_axi_in_ARREADY or ap_sig_bdd_1328 or ap_sig_bdd_1315)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_user_axi_in_ARREADY)) begin
        if (ap_sig_bdd_1328) begin
            user_axi_in_ARLEN = ap_const_lv32_1;
        end else if (ap_sig_bdd_1315) begin
            user_axi_in_ARLEN = ap_const_lv32_9;
        end else begin
            user_axi_in_ARLEN = 'bx;
        end
    end else begin
        user_axi_in_ARLEN = 'bx;
    end
end

/// user_axi_in_ARVALID assign process. ///
always @ (ap_CS_fsm or exitcond8_reg_3196 or isIter0_reg_3205 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_710 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12 or ap_reg_ioackin_user_axi_in_ARREADY)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & (ap_const_logic_0 == ap_reg_ioackin_user_axi_in_ARREADY)) | ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & (ap_const_logic_0 == ap_reg_ioackin_user_axi_in_ARREADY) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))))) begin
        user_axi_in_ARVALID = ap_const_logic_1;
    end else begin
        user_axi_in_ARVALID = ap_const_logic_0;
    end
end

/// user_axi_in_RREADY assign process. ///
always @ (ap_CS_fsm or exitcond8_reg_3196 or isIter0_reg_3205 or ap_sig_ioackin_user_axi_in_ARREADY or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond8_reg_3196_pp0_it5 or ap_sig_bdd_710 or ap_reg_ppiten_pp0_it6 or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_3196_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12)))))) begin
        user_axi_in_RREADY = ap_const_logic_1;
    end else begin
        user_axi_in_RREADY = ap_const_logic_0;
    end
end

/// user_axi_out2_AWVALID assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it7 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12 or ap_reg_ioackin_user_axi_out2_AWREADY)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_logic_0 == ap_reg_ioackin_user_axi_out2_AWREADY))) begin
        user_axi_out2_AWVALID = ap_const_logic_1;
    end else begin
        user_axi_out2_AWVALID = ap_const_logic_0;
    end
end

/// user_axi_out2_BREADY assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it11 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it11 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        user_axi_out2_BREADY = ap_const_logic_1;
    end else begin
        user_axi_out2_BREADY = ap_const_logic_0;
    end
end

/// user_axi_out2_WVALID assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it7 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12 or ap_reg_ioackin_user_axi_out2_WREADY)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_logic_0 == ap_reg_ioackin_user_axi_out2_WREADY))) begin
        user_axi_out2_WVALID = ap_const_logic_1;
    end else begin
        user_axi_out2_WVALID = ap_const_logic_0;
    end
end

/// user_axi_out_AWVALID assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it7 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12 or ap_reg_ioackin_user_axi_out_AWREADY)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_logic_0 == ap_reg_ioackin_user_axi_out_AWREADY))) begin
        user_axi_out_AWVALID = ap_const_logic_1;
    end else begin
        user_axi_out_AWVALID = ap_const_logic_0;
    end
end

/// user_axi_out_BREADY assign process. ///
always @ (ap_CS_fsm or ap_sig_ioackin_user_axi_in_ARREADY or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it11 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it11 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))))) begin
        user_axi_out_BREADY = ap_const_logic_1;
    end else begin
        user_axi_out_BREADY = ap_const_logic_0;
    end
end

/// user_axi_out_WVALID assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it7 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_reg_ppiten_pp2_it9 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12 or ap_reg_ioackin_user_axi_out_WREADY)
begin
    if (((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_logic_0 == ap_reg_ioackin_user_axi_out_WREADY))) begin
        user_axi_out_WVALID = ap_const_logic_1;
    end else begin
        user_axi_out_WVALID = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond8_reg_3196 or isIter0_reg_3205 or ap_sig_ioackin_user_axi_in_ARREADY or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_710 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp1_it0 or exitcond_reg_3331 or isIter_reg_3340 or ap_sig_ioackin_user_axi_in2_ARREADY or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_755 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp2_it7 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it1 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_sig_ioackin_user_axi_out_AWREADY or ap_sig_ioackin_user_axi_out_WREADY or ap_sig_ioackin_user_axi_out2_AWREADY or ap_sig_ioackin_user_axi_out2_WREADY or ap_reg_ppiten_pp2_it9 or ap_reg_ppiten_pp2_it11 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12 or exitcond8_fu_683_p2 or exitcond_fu_1041_p2 or exitcond_flatten_fu_2092_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == exitcond8_fu_683_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == exitcond8_fu_683_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st11_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st11_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
        end
        ap_ST_pp1_stg0_fsm_4 : 
        begin
            if ((~((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & ~(ap_const_lv1_0 == exitcond_fu_1041_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end else if ((((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(((ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | (ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) & ~(ap_const_lv1_0 == exitcond_fu_1041_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st20_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        end
        ap_ST_st20_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_6;
        end
        ap_ST_pp2_stg0_fsm_6 : 
        begin
            if ((~((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it11)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & ~(ap_const_lv1_0 == exitcond_flatten_fu_2092_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_6;
            end else if ((((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(((((ap_const_logic_0 == ap_sig_ioackin_user_axi_in_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1)) | ((ap_const_logic_0 == ap_sig_ioackin_user_axi_in2_ARREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out_WREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_AWREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_0 == ap_sig_ioackin_user_axi_out2_WREADY))) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9)) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & ~(ap_const_lv1_0 == exitcond_flatten_fu_2092_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_st34_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_6;
            end
        end
        ap_ST_st34_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_8;
        end
        ap_ST_st35_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// HW_2DConv_Mmap_3_ap_rst assign process. ///
always @ (ap_rst_n)
begin
    HW_2DConv_Mmap_3_ap_rst = ~ap_rst_n;
end
assign HW_2DConv_Mmap_3_user_axi4lite_config_s_axi_U_ap_dummy_ce = ap_const_logic_1;
assign HW_2DConv_Mmap_3_user_axi_in2_m_axi_U_ap_dummy_ce = ap_const_logic_1;
assign HW_2DConv_Mmap_3_user_axi_in_m_axi_U_ap_dummy_ce = ap_const_logic_1;
assign HW_2DConv_Mmap_3_user_axi_out2_m_axi_U_ap_dummy_ce = ap_const_logic_1;
assign HW_2DConv_Mmap_3_user_axi_out_m_axi_U_ap_dummy_ce = ap_const_logic_1;
assign addconv_fu_2276_p0 = $signed(tmp29_fu_2266_p2);
assign addconv_fu_2276_p2 = (addconv_fu_2276_p0 + tmp_4_fu_2250_p2);

/// ap_sig_bdd_1315 assign process. ///
always @ (ap_CS_fsm or exitcond8_reg_3196 or isIter0_reg_3205 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_710 or ap_reg_ppiten_pp0_it6)
begin
    ap_sig_bdd_1315 = ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond8_reg_3196 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_3205) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_710 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)));
end

/// ap_sig_bdd_1328 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1 or ap_reg_ppiten_pp2_it2 or ap_sig_bdd_811 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    ap_sig_bdd_1328 = ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))));
end

/// ap_sig_bdd_1341 assign process. ///
always @ (ap_CS_fsm or exitcond_reg_3331 or isIter_reg_3340 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_755 or ap_reg_ppiten_pp1_it6)
begin
    ap_sig_bdd_1341 = ((ap_ST_pp1_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_reg_3331) & ~(ap_const_lv1_0 == isIter_reg_3340) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_755 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)));
end

/// ap_sig_bdd_3090 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8 or ap_reg_ppiten_pp2_it9)
begin
    ap_sig_bdd_3090 = ((ap_ST_pp2_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it9));
end

/// ap_sig_bdd_3091 assign process. ///
always @ (user_axi_out2_AWREADY or ap_reg_ppiten_pp2_it7 or ap_sig_bdd_811 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    ap_sig_bdd_3091 = (~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_logic_1 == user_axi_out2_AWREADY));
end

/// ap_sig_bdd_3094 assign process. ///
always @ (user_axi_out2_WREADY or ap_reg_ppiten_pp2_it7 or ap_sig_bdd_811 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    ap_sig_bdd_3094 = (~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_logic_1 == user_axi_out2_WREADY));
end

/// ap_sig_bdd_3096 assign process. ///
always @ (user_axi_out_AWREADY or ap_reg_ppiten_pp2_it7 or ap_sig_bdd_811 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    ap_sig_bdd_3096 = (~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_logic_1 == user_axi_out_AWREADY));
end

/// ap_sig_bdd_3098 assign process. ///
always @ (user_axi_out_WREADY or ap_reg_ppiten_pp2_it7 or ap_sig_bdd_811 or ap_sig_bdd_857 or ap_reg_ppiten_pp2_it12)
begin
    ap_sig_bdd_3098 = (~(((ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ap_sig_bdd_811) | (ap_sig_bdd_857 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it12))) & (ap_const_logic_1 == user_axi_out_WREADY));
end

/// ap_sig_bdd_710 assign process. ///
always @ (user_axi_in_RVALID or ap_reg_ppstg_exitcond8_reg_3196_pp0_it5)
begin
    ap_sig_bdd_710 = ((user_axi_in_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond8_reg_3196_pp0_it5));
end

/// ap_sig_bdd_755 assign process. ///
always @ (user_axi_in2_RVALID or ap_reg_ppstg_exitcond_reg_3331_pp1_it5)
begin
    ap_sig_bdd_755 = ((user_axi_in2_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3331_pp1_it5));
end

/// ap_sig_bdd_811 assign process. ///
always @ (user_axi_in_RVALID or user_axi_in2_RVALID or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6)
begin
    ap_sig_bdd_811 = (((user_axi_in_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6)) | ((user_axi_in2_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it6)));
end

/// ap_sig_bdd_857 assign process. ///
always @ (user_axi_out_BVALID or user_axi_out2_BVALID or ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it11 or ap_reg_ppstg_or_cond_20_reg_3791_pp2_it11)
begin
    ap_sig_bdd_857 = (((user_axi_out_BVALID == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it11)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_3745_pp2_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_20_reg_3791_pp2_it11) & (user_axi_out2_BVALID == ap_const_logic_0)));
end
assign c_1_fu_2170_p2 = (c_mid2_fu_2110_p3 + ap_const_lv9_1);
assign c_mid2_fu_2110_p3 = ((exitcond1_fu_2104_p2)? ap_const_lv9_0: c_reg_586);
assign col_assign_cast_fu_2263_p1 = $unsigned(ap_reg_ppstg_c_mid2_reg_3754_pp2_it5);
assign exitcond1_fu_2104_p2 = (c_reg_586 == ap_const_lv9_1E2? 1'b1: 1'b0);
assign exitcond8_fu_683_p2 = (indvar_phi_fu_522_p4 == ap_const_lv4_9? 1'b1: 1'b0);
assign exitcond_flatten_fu_2092_p2 = (indvar_flatten_reg_564 == ap_const_lv18_20020? 1'b1: 1'b0);
assign exitcond_fu_1041_p2 = (indvar1_phi_fu_545_p4 == ap_const_lv4_9? 1'b1: 1'b0);
assign filter_buffer2_1_0_1_fu_1319_p3 = ((sel_tmp32_fu_1183_p2)? filter_buffer2_1_0_s_fu_188: sel_tmp33_fu_1311_p3);
assign filter_buffer2_2_0_1_fu_1263_p3 = ((sel_tmp32_fu_1183_p2)? reg_630: filter_buffer2_2_0_s_fu_200);
assign filter_buffer_1_0_1_fu_961_p3 = ((sel_tmp15_fu_825_p2)? filter_buffer_1_0_s_reg_470: sel_tmp16_fu_953_p3);
assign filter_buffer_2_0_1_fu_905_p3 = ((sel_tmp15_fu_825_p2)? reg_625: filter_buffer_2_0_s_reg_434);
assign grp_fu_1065_p0 = indvar1_phi_fu_545_p4;
assign grp_fu_1065_p1 = ap_const_lv4_3;
assign grp_fu_707_p0 = indvar_phi_fu_522_p4;
assign grp_fu_707_p1 = ap_const_lv4_3;
assign icmp1_fu_2158_p2 = (tmp_19_fu_2148_p4 != ap_const_lv8_0? 1'b1: 1'b0);
assign icmp_fu_2142_p2 = (tmp_18_fu_2132_p4 != ap_const_lv8_0? 1'b1: 1'b0);
assign indvar_flatten_next_fu_2098_p2 = (indvar_flatten_reg_564 + ap_const_lv18_1);
assign indvar_next1_fu_1047_p2 = (indvar1_phi_fu_545_p4 + ap_const_lv4_1);
assign indvar_next_fu_689_p2 = (indvar_phi_fu_522_p4 + ap_const_lv4_1);
assign isIter0_fu_695_p2 = (indvar_phi_fu_522_p4 == ap_const_lv4_0? 1'b1: 1'b0);
assign isIter_fu_1053_p2 = (indvar1_phi_fu_545_p4 == ap_const_lv4_0? 1'b1: 1'b0);
assign line_buffer2_M_0_address0 = tmp_7_fu_2256_p1;
assign line_buffer2_M_0_address1 = ap_reg_ppstg_line_buffer2_M_0_addr_reg_3830_pp2_it7;
assign line_buffer2_M_0_d1 = reg_630;
assign line_buffer2_M_1_address0 = tmp_7_fu_2256_p1;
assign line_buffer2_M_1_address1 = line_buffer2_M_1_addr_reg_3824;
assign line_buffer2_M_1_d1 = line_buffer2_M_0_q0;
assign line_buffer_M_0_address0 = tmp_7_fu_2256_p1;
assign line_buffer_M_0_address1 = ap_reg_ppstg_line_buffer_M_0_addr_reg_3818_pp2_it7;
assign line_buffer_M_0_d1 = reg_625;
assign line_buffer_M_1_address0 = tmp_7_fu_2256_p1;
assign line_buffer_M_1_address1 = line_buffer_M_1_addr_reg_3812;
assign line_buffer_M_1_d1 = line_buffer_M_0_q0;
assign newSel10_fu_977_p3 = ((or_cond2_fu_843_p2)? filter_buffer_0_2_s_reg_482: newSel9_fu_969_p3);
assign newSel11_fu_985_p3 = ((or_cond4_fu_855_p2)? filter_buffer_0_2_s_reg_482: newSel10_fu_977_p3);
assign newSel12_fu_993_p3 = ((or_cond6_fu_867_p2)? newSel11_fu_985_p3: filter_buffer_0_2_s_reg_482);
assign newSel13_fu_1001_p3 = ((sel_tmp1_fu_759_p2)? reg_625: filter_buffer_0_1_s_reg_494);
assign newSel14_fu_1009_p3 = ((or_cond2_fu_843_p2)? filter_buffer_0_1_s_reg_494: newSel13_fu_1001_p3);
assign newSel15_fu_1017_p3 = ((or_cond4_fu_855_p2)? filter_buffer_0_1_s_reg_494: newSel14_fu_1009_p3);
assign newSel16_fu_1025_p3 = ((tmp_5_fu_808_p2)? reg_625: filter_buffer_0_0_s_reg_506);
assign newSel17_fu_1033_p3 = ((or_cond_fu_831_p2)? filter_buffer_0_0_s_reg_506: newSel16_fu_1025_p3);
assign newSel18_fu_1231_p3 = ((or_cond31_fu_1225_p2)? filter_buffer2_2_2_s_fu_208: reg_630);
assign newSel19_fu_1239_p3 = ((tmp_14_fu_1166_p2)? filter_buffer2_2_1_s_fu_204: reg_630);
assign newSel1_fu_881_p3 = ((tmp_5_fu_808_p2)? filter_buffer_2_1_s_reg_422: reg_625);
assign newSel20_fu_1247_p3 = ((or_cond25_fu_1189_p2)? filter_buffer2_2_1_s_fu_204: newSel19_fu_1239_p3);
assign newSel21_fu_1255_p3 = ((or_cond29_fu_1213_p2)? newSel20_fu_1247_p3: filter_buffer2_2_1_s_fu_204);
assign newSel22_fu_1271_p3 = ((sel_tmp25_fu_1134_p2)? filter_buffer2_1_2_s_fu_196: reg_630);
assign newSel23_fu_1279_p3 = ((or_cond27_fu_1201_p2)? newSel22_fu_1271_p3: filter_buffer2_1_2_s_fu_196);
assign newSel24_fu_1287_p3 = ((or_cond29_fu_1213_p2)? filter_buffer2_1_2_s_fu_196: newSel23_fu_1279_p3);
assign newSel25_fu_1295_p3 = ((sel_tmp25_fu_1134_p2)? reg_630: filter_buffer2_1_1_s_fu_192);
assign newSel26_fu_1303_p3 = ((or_cond29_fu_1213_p2)? filter_buffer2_1_1_s_fu_192: newSel25_fu_1295_p3);
assign newSel27_fu_1327_p3 = ((sel_tmp22_fu_1117_p2)? filter_buffer2_0_2_s_fu_184: reg_630);
assign newSel28_fu_1335_p3 = ((or_cond27_fu_1201_p2)? filter_buffer2_0_2_s_fu_184: newSel27_fu_1327_p3);
assign newSel29_fu_1343_p3 = ((or_cond29_fu_1213_p2)? filter_buffer2_0_2_s_fu_184: newSel28_fu_1335_p3);
assign newSel2_fu_889_p3 = ((or_cond_fu_831_p2)? filter_buffer_2_1_s_reg_422: newSel1_fu_881_p3);
assign newSel30_fu_1351_p3 = ((or_cond31_fu_1225_p2)? newSel29_fu_1343_p3: filter_buffer2_0_2_s_fu_184);
assign newSel31_fu_1359_p3 = ((sel_tmp22_fu_1117_p2)? reg_630: filter_buffer2_0_1_s_fu_180);
assign newSel32_fu_1367_p3 = ((or_cond27_fu_1201_p2)? filter_buffer2_0_1_s_fu_180: newSel31_fu_1359_p3);
assign newSel33_fu_1375_p3 = ((or_cond29_fu_1213_p2)? filter_buffer2_0_1_s_fu_180: newSel32_fu_1367_p3);
assign newSel34_fu_1383_p3 = ((tmp_14_fu_1166_p2)? reg_630: filter_buffer2_0_0_s_fu_176);
assign newSel35_fu_1391_p3 = ((or_cond25_fu_1189_p2)? filter_buffer2_0_0_s_fu_176: newSel34_fu_1383_p3);
assign newSel36_fu_2594_p3 = ((sel_tmp35_reg_3480)? res_3_fu_2582_p2: ap_const_lv8_0);
assign newSel37_fu_2601_p3 = ((tmp_9_reg_3475)? res_fu_2588_p2: ap_const_lv8_0);
assign newSel38_fu_2608_p3 = ((or_cond7_reg_3485)? newSel36_fu_2594_p3: newSel37_fu_2601_p3);
assign newSel39_fu_2615_p3 = ((sel_tmp37_reg_3495)? res_3_fu_2582_p2: ap_const_lv8_0);
assign newSel3_fu_897_p3 = ((or_cond4_fu_855_p2)? newSel2_fu_889_p3: filter_buffer_2_1_s_reg_422);
assign newSel40_fu_2622_p3 = ((tmp_16_reg_3490)? res_fu_2588_p2: ap_const_lv8_0);
assign newSel41_fu_2629_p3 = ((or_cond8_reg_3500)? newSel39_fu_2615_p3: newSel40_fu_2622_p3);
assign newSel42_fu_2648_p3 = ((sel_tmp39_reg_3510)? res_3_0_1_fu_2636_p2: ap_const_lv8_0);
assign newSel43_fu_2655_p3 = ((tmp_23_0_1_reg_3505)? res_0_1_fu_2642_p2: ap_const_lv8_0);
assign newSel44_fu_2662_p3 = ((or_cond9_reg_3515)? newSel42_fu_2648_p3: newSel43_fu_2655_p3);
assign newSel45_fu_2669_p3 = ((sel_tmp41_reg_3525)? res_3_0_1_fu_2636_p2: ap_const_lv8_0);
assign newSel46_fu_2676_p3 = ((tmp_26_0_1_reg_3520)? res_0_1_fu_2642_p2: ap_const_lv8_0);
assign newSel47_fu_2683_p3 = ((or_cond10_reg_3530)? newSel45_fu_2669_p3: newSel46_fu_2676_p3);
assign newSel48_fu_2702_p3 = ((sel_tmp43_reg_3540)? res_3_0_2_fu_2690_p2: ap_const_lv8_0);
assign newSel49_fu_2709_p3 = ((tmp_23_0_2_reg_3535)? res_0_2_fu_2696_p2: ap_const_lv8_0);
assign newSel4_fu_913_p3 = ((sel_tmp7_fu_776_p2)? filter_buffer_1_2_s_reg_446: reg_625);
assign newSel50_fu_2716_p3 = ((or_cond11_reg_3545)? newSel48_fu_2702_p3: newSel49_fu_2709_p3);
assign newSel51_fu_2723_p3 = ((sel_tmp45_reg_3555)? res_3_0_2_fu_2690_p2: ap_const_lv8_0);
assign newSel52_fu_2730_p3 = ((tmp_26_0_2_reg_3550)? res_0_2_fu_2696_p2: ap_const_lv8_0);
assign newSel53_fu_2737_p3 = ((or_cond12_reg_3560)? newSel51_fu_2723_p3: newSel52_fu_2730_p3);
assign newSel54_fu_2756_p3 = ((sel_tmp47_reg_3570)? res_3_1_fu_2744_p2: ap_const_lv8_0);
assign newSel55_fu_2763_p3 = ((tmp_23_1_reg_3565)? res_1_fu_2750_p2: ap_const_lv8_0);
assign newSel56_fu_2770_p3 = ((or_cond13_reg_3575)? newSel54_fu_2756_p3: newSel55_fu_2763_p3);
assign newSel57_fu_2777_p3 = ((sel_tmp49_reg_3585)? res_3_1_fu_2744_p2: ap_const_lv8_0);
assign newSel58_fu_2784_p3 = ((tmp_26_1_reg_3580)? res_1_fu_2750_p2: ap_const_lv8_0);
assign newSel59_fu_2791_p3 = ((or_cond14_reg_3590)? newSel57_fu_2777_p3: newSel58_fu_2784_p3);
assign newSel5_fu_921_p3 = ((or_cond2_fu_843_p2)? newSel4_fu_913_p3: filter_buffer_1_2_s_reg_446);
assign newSel60_fu_2810_p3 = ((sel_tmp51_reg_3600)? res_3_1_1_fu_2798_p2: ap_const_lv8_0);
assign newSel61_fu_2817_p3 = ((tmp_23_1_1_reg_3595)? res_1_1_fu_2804_p2: ap_const_lv8_0);
assign newSel62_fu_2824_p3 = ((or_cond15_reg_3605)? newSel60_fu_2810_p3: newSel61_fu_2817_p3);
assign newSel63_fu_2831_p3 = ((sel_tmp53_reg_3615)? res_3_1_1_fu_2798_p2: ap_const_lv8_0);
assign newSel64_fu_2838_p3 = ((tmp_26_1_1_reg_3610)? res_1_1_fu_2804_p2: ap_const_lv8_0);
assign newSel65_fu_2845_p3 = ((or_cond16_reg_3620)? newSel63_fu_2831_p3: newSel64_fu_2838_p3);
assign newSel66_fu_2864_p3 = ((sel_tmp55_reg_3630)? res_3_1_2_fu_2852_p2: ap_const_lv8_0);
assign newSel67_fu_2871_p3 = ((tmp_23_1_2_reg_3625)? res_1_2_fu_2858_p2: ap_const_lv8_0);
assign newSel68_fu_2878_p3 = ((or_cond17_reg_3635)? newSel66_fu_2864_p3: newSel67_fu_2871_p3);
assign newSel69_fu_2885_p3 = ((sel_tmp57_reg_3645)? res_3_1_2_fu_2852_p2: ap_const_lv8_0);
assign newSel6_fu_929_p3 = ((or_cond4_fu_855_p2)? filter_buffer_1_2_s_reg_446: newSel5_fu_921_p3);
assign newSel70_fu_2892_p3 = ((tmp_26_1_2_reg_3640)? res_1_2_fu_2858_p2: ap_const_lv8_0);
assign newSel71_fu_2899_p3 = ((or_cond18_reg_3650)? newSel69_fu_2885_p3: newSel70_fu_2892_p3);
assign newSel72_fu_2918_p3 = ((sel_tmp59_reg_3660)? res_3_2_fu_2906_p2: ap_const_lv8_0);
assign newSel73_fu_2925_p3 = ((tmp_23_2_reg_3655)? res_s_fu_2912_p2: ap_const_lv8_0);
assign newSel74_fu_2932_p3 = ((or_cond19_reg_3665)? newSel72_fu_2918_p3: newSel73_fu_2925_p3);
assign newSel75_fu_2939_p3 = ((sel_tmp61_reg_3675)? res_3_2_fu_2906_p2: ap_const_lv8_0);
assign newSel76_fu_2946_p3 = ((tmp_26_2_reg_3670)? res_s_fu_2912_p2: ap_const_lv8_0);
assign newSel77_fu_2953_p3 = ((or_cond20_reg_3680)? newSel75_fu_2939_p3: newSel76_fu_2946_p3);
assign newSel78_fu_2972_p3 = ((sel_tmp63_reg_3690)? res_3_2_1_fu_2960_p2: ap_const_lv8_0);
assign newSel79_fu_2979_p3 = ((tmp_23_2_1_reg_3685)? res_235_1_fu_2966_p2: ap_const_lv8_0);
assign newSel7_fu_937_p3 = ((sel_tmp7_fu_776_p2)? reg_625: filter_buffer_1_1_s_reg_458);
assign newSel80_fu_2986_p3 = ((or_cond21_reg_3695)? newSel78_fu_2972_p3: newSel79_fu_2979_p3);
assign newSel81_fu_2993_p3 = ((sel_tmp65_reg_3705)? res_3_2_1_fu_2960_p2: ap_const_lv8_0);
assign newSel82_fu_3000_p3 = ((tmp_26_2_1_reg_3700)? res_235_1_fu_2966_p2: ap_const_lv8_0);
assign newSel83_fu_3007_p3 = ((or_cond22_reg_3710)? newSel81_fu_2993_p3: newSel82_fu_3000_p3);
assign newSel84_fu_3026_p3 = ((sel_tmp67_reg_3720)? res_3_2_2_fu_3014_p2: ap_const_lv8_0);
assign newSel85_fu_3033_p3 = ((tmp_23_2_2_reg_3715)? res_235_2_fu_3020_p2: ap_const_lv8_0);
assign newSel86_fu_3040_p3 = ((or_cond23_reg_3725)? newSel84_fu_3026_p3: newSel85_fu_3033_p3);
assign newSel87_fu_3095_p3 = ((sel_tmp69_reg_3735)? res_3_2_2_fu_3014_p2: ap_const_lv8_0);
assign newSel88_fu_3102_p3 = ((tmp_26_2_2_reg_3730)? res_235_2_fu_3020_p2: ap_const_lv8_0);
assign newSel89_fu_3109_p3 = ((or_cond24_reg_3740)? newSel87_fu_3095_p3: newSel88_fu_3102_p3);
assign newSel8_fu_945_p3 = ((or_cond4_fu_855_p2)? filter_buffer_1_1_s_reg_458: newSel7_fu_937_p3);
assign newSel9_fu_969_p3 = ((sel_tmp1_fu_759_p2)? filter_buffer_0_2_s_reg_482: reg_625);
assign newSel_fu_873_p3 = ((or_cond6_fu_867_p2)? filter_buffer_2_2_s_reg_410: reg_625);
assign next_mul1_fu_1059_p2 = (phi_mul1_reg_553 + ap_const_lv8_16);
assign next_mul_fu_701_p2 = (phi_mul_reg_530 + ap_const_lv8_16);
assign or_cond10_fu_1582_p2 = (sel_tmp41_fu_1576_p2 | tmp_24_0_1_fu_1552_p2);
assign or_cond11_fu_1618_p2 = (sel_tmp43_fu_1612_p2 | tmp_21_0_2_fu_1588_p2);
assign or_cond12_fu_1654_p2 = (sel_tmp45_fu_1648_p2 | tmp_24_0_2_fu_1624_p2);
assign or_cond13_fu_1690_p2 = (sel_tmp47_fu_1684_p2 | tmp_21_1_fu_1660_p2);
assign or_cond14_fu_1726_p2 = (sel_tmp49_fu_1720_p2 | tmp_24_1_fu_1696_p2);
assign or_cond15_fu_1762_p2 = (sel_tmp51_fu_1756_p2 | tmp_21_1_1_fu_1732_p2);
assign or_cond16_fu_1798_p2 = (sel_tmp53_fu_1792_p2 | tmp_24_1_1_fu_1768_p2);
assign or_cond17_fu_1834_p2 = (sel_tmp55_fu_1828_p2 | tmp_21_1_2_fu_1804_p2);
assign or_cond18_fu_1870_p2 = (sel_tmp57_fu_1864_p2 | tmp_24_1_2_fu_1840_p2);
assign or_cond19_fu_1906_p2 = (sel_tmp59_fu_1900_p2 | tmp_21_2_fu_1876_p2);
assign or_cond1_fu_837_p2 = (tmp_5_fu_808_p2 | sel_tmp12_fu_798_p2);
assign or_cond20_fu_1942_p2 = (sel_tmp61_fu_1936_p2 | tmp_24_2_fu_1912_p2);
assign or_cond21_fu_1978_p2 = (sel_tmp63_fu_1972_p2 | tmp_21_2_1_fu_1948_p2);
assign or_cond22_fu_2014_p2 = (sel_tmp65_fu_2008_p2 | tmp_24_2_1_fu_1984_p2);
assign or_cond23_fu_2050_p2 = (sel_tmp67_fu_2044_p2 | tmp_21_2_2_fu_2020_p2);
assign or_cond24_fu_2086_p2 = (sel_tmp69_fu_2080_p2 | tmp_24_2_2_fu_2056_p2);
assign or_cond25_fu_1189_p2 = (sel_tmp32_fu_1183_p2 | sel_tmp31_fu_1177_p2);
assign or_cond26_fu_1195_p2 = (tmp_14_fu_1166_p2 | sel_tmp29_fu_1156_p2);
assign or_cond27_fu_1201_p2 = (sel_tmp25_fu_1134_p2 | sel_tmp24_fu_1128_p2);
assign or_cond28_fu_1207_p2 = (sel_tmp22_fu_1117_p2 | sel_tmp20_fu_1106_p2);
assign or_cond29_fu_1213_p2 = (or_cond25_fu_1189_p2 | or_cond26_fu_1195_p2);
assign or_cond2_fu_843_p2 = (sel_tmp7_fu_776_p2 | sel_tmp4_fu_770_p2);
assign or_cond30_fu_1219_p2 = (or_cond27_fu_1201_p2 | or_cond28_fu_1207_p2);
assign or_cond31_fu_1225_p2 = (or_cond29_fu_1213_p2 | or_cond30_fu_1219_p2);
assign or_cond3_fu_849_p2 = (sel_tmp1_fu_759_p2 | sel_tmp6_fu_748_p2);
assign or_cond4_fu_855_p2 = (or_cond_fu_831_p2 | or_cond1_fu_837_p2);
assign or_cond5_fu_861_p2 = (or_cond2_fu_843_p2 | or_cond3_fu_849_p2);
assign or_cond6_fu_867_p2 = (or_cond4_fu_855_p2 | or_cond5_fu_861_p2);
assign or_cond7_fu_1474_p2 = (sel_tmp35_fu_1468_p2 | tmp_s_fu_1444_p2);
assign or_cond8_fu_1510_p2 = (sel_tmp37_fu_1504_p2 | tmp_10_fu_1480_p2);
assign or_cond9_fu_1546_p2 = (sel_tmp39_fu_1540_p2 | tmp_21_0_1_fu_1516_p2);
assign or_cond_20_fu_2164_p2 = (icmp_fu_2142_p2 & icmp1_fu_2158_p2);
assign or_cond_fu_831_p2 = (sel_tmp15_fu_825_p2 | sel_tmp14_fu_819_p2);
assign p_shl5_cast_fu_2246_p1 = $unsigned(p_shl5_fu_2239_p3);
assign p_shl5_fu_2239_p3 = {{ap_reg_ppstg_r_mid2_reg_3761_pp2_it5}, {ap_const_lv5_0}};
assign p_shl_cast_fu_2235_p1 = $unsigned(p_shl_fu_2228_p3);
assign p_shl_fu_2228_p3 = {{ap_reg_ppstg_r_mid2_reg_3761_pp2_it5}, {ap_const_lv9_0}};
assign p_sum2_cast_fu_2282_p1 = $signed(addconv_fu_2276_p2);
assign p_sum_cast_cast_fu_2194_p1 = $unsigned(p_sum_fu_2188_p2);
assign p_sum_fu_2188_p2 = (tmp_1_fu_2179_p2 + tmp_7_cast_fu_2185_p1);
assign pixel_in25_sum1_cast_fu_2218_p1 = $signed(pixel_in25_sum1_fu_2213_p2);
assign pixel_in25_sum1_fu_2213_p2 = (tmp_10_cast_reg_3174 + p_sum_cast_cast_fu_2194_p1);
assign pixel_in25_sum_cast_fu_673_p1 = $signed(pixel_in25_sum_fu_667_p2);
assign pixel_in25_sum_fu_667_p0 = $signed(pixel_in2_0_data_reg);
assign pixel_in25_sum_fu_667_p2 = (pixel_in25_sum_fu_667_p0 + ap_const_lv33_20020);
assign pixel_in3_sum1_cast_fu_2203_p1 = $signed(pixel_in3_sum1_fu_2198_p2);
assign pixel_in3_sum1_fu_2198_p2 = (tmp_21_cast_reg_3179 + p_sum_cast_cast_fu_2194_p1);
assign pixel_in3_sum_cast_fu_657_p1 = $signed(pixel_in3_sum_fu_651_p2);
assign pixel_in3_sum_fu_651_p0 = $signed(pixel_in_0_data_reg);
assign pixel_in3_sum_fu_651_p2 = (pixel_in3_sum_fu_651_p0 + ap_const_lv33_20020);
assign pixel_out29_sum_cast_fu_2306_p1 = $signed(pixel_out29_sum_fu_2301_p2);
assign pixel_out29_sum_fu_2301_p1 = p_sum2_cast_fu_2282_p1;
assign pixel_out29_sum_fu_2301_p2 = (tmp_6_cast_reg_3164 + pixel_out29_sum_fu_2301_p1);
assign pixel_out7_sum_cast_fu_2291_p1 = $signed(pixel_out7_sum_fu_2286_p2);
assign pixel_out7_sum_fu_2286_p1 = p_sum2_cast_fu_2282_p1;
assign pixel_out7_sum_fu_2286_p2 = (tmp_9_cast_reg_3169 + pixel_out7_sum_fu_2286_p1);
assign r_mid2_fu_2124_p3 = ((exitcond1_fu_2104_p2)? r_s_fu_2118_p2: r_phi_fu_579_p4);
assign r_s_fu_2118_p2 = (r_phi_fu_579_p4 + ap_const_lv9_1);
assign res_0_1_fu_2642_p2 = (ap_const_lv8_0 - res_3_0_1_fu_2636_p2);
assign res_0_2_fu_2696_p2 = (ap_const_lv8_0 - res_3_0_2_fu_2690_p2);
assign res_1_1_fu_2804_p2 = (ap_const_lv8_0 - res_3_1_1_fu_2798_p2);
assign res_1_2_fu_2858_p2 = (ap_const_lv8_0 - res_3_1_2_fu_2852_p2);
assign res_1_fu_2750_p2 = (ap_const_lv8_0 - res_3_1_fu_2744_p2);
assign res_235_1_fu_2966_p2 = (ap_const_lv8_0 - res_3_2_1_fu_2960_p2);
assign res_235_2_fu_3020_p2 = (ap_const_lv8_0 - res_3_2_2_fu_3014_p2);
assign res_3_0_1_fu_2636_p2 = (window_buffer2_M_0_1_3_fu_2417_p3 + window_buffer_M_0_1_3_fu_2478_p3);
assign res_3_0_2_fu_2690_p2 = (window_buffer2_M_0_2_fu_2411_p3 + window_buffer_M_0_2_fu_2472_p3);
assign res_3_1_1_fu_2798_p2 = (window_buffer2_M_1_1_3_fu_2397_p3 + window_buffer_M_1_1_3_fu_2458_p3);
assign res_3_1_2_fu_2852_p2 = (window_buffer2_M_1_2_fu_2391_p3 + window_buffer_M_1_2_fu_2452_p3);
assign res_3_1_fu_2744_p2 = (window_buffer2_M_1_0_1_fu_2404_p3 + window_buffer_M_1_0_1_fu_2465_p3);
assign res_3_2_1_fu_2960_p2 = (window_buffer2_M_2_1_3_fu_2377_p3 + window_buffer_M_2_1_3_fu_2438_p3);
assign res_3_2_2_fu_3014_p2 = (window_buffer2_M_2_2_fu_2370_p3 + window_buffer_M_2_2_fu_2431_p3);
assign res_3_2_fu_2906_p2 = (window_buffer2_M_2_0_1_fu_2384_p3 + window_buffer_M_2_0_1_fu_2445_p3);
assign res_3_fu_2582_p2 = (window_buffer2_M_0_0_1_fu_2424_p3 + window_buffer_M_0_0_1_fu_2485_p3);
assign res_fu_2588_p2 = (ap_const_lv8_0 - res_3_fu_2582_p2);
assign res_s_fu_2912_p2 = (ap_const_lv8_0 - res_3_2_fu_2906_p2);
assign sel_tmp10_fu_787_p2 = (ap_reg_ppstg_p_t_reg_3214_pp0_it6 != ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp11_fu_792_p2 = (sel_tmp8_fu_782_p2 & sel_tmp10_fu_787_p2);
assign sel_tmp12_fu_798_p2 = (sel_tmp11_fu_792_p2 & sel_tmp9_fu_754_p2);
assign sel_tmp13_fu_814_p2 = (tmp_3_reg_3223 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp14_fu_819_p2 = (sel_tmp2_fu_765_p2 & sel_tmp13_fu_814_p2);
assign sel_tmp15_fu_825_p2 = (sel_tmp11_fu_792_p2 & sel_tmp13_fu_814_p2);
assign sel_tmp16_fu_953_p3 = ((sel_tmp14_fu_819_p2)? reg_625: filter_buffer_1_0_s_reg_470);
assign sel_tmp17_fu_1085_p2 = (ap_reg_ppstg_p_t2_reg_3349_pp1_it6 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp18_fu_1090_p2 = (tmp_17_reg_3358 != ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp19_fu_1095_p2 = (tmp_17_reg_3358 != ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp1_fu_759_p2 = (sel_tmp_fu_727_p2 & sel_tmp9_fu_754_p2);
assign sel_tmp20_fu_1106_p2 = (tmp6_fu_1100_p2 & sel_tmp17_fu_1085_p2);
assign sel_tmp21_fu_1112_p2 = (tmp_17_reg_3358 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp22_fu_1117_p2 = (sel_tmp17_fu_1085_p2 & sel_tmp21_fu_1112_p2);
assign sel_tmp23_fu_1123_p2 = (ap_reg_ppstg_p_t2_reg_3349_pp1_it6 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp24_fu_1128_p2 = (tmp6_fu_1100_p2 & sel_tmp23_fu_1123_p2);
assign sel_tmp25_fu_1134_p2 = (sel_tmp23_fu_1123_p2 & sel_tmp21_fu_1112_p2);
assign sel_tmp26_fu_1140_p2 = (ap_reg_ppstg_p_t2_reg_3349_pp1_it6 != ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp27_fu_1145_p2 = (ap_reg_ppstg_p_t2_reg_3349_pp1_it6 != ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp28_fu_1150_p2 = (sel_tmp26_fu_1140_p2 & sel_tmp27_fu_1145_p2);
assign sel_tmp29_fu_1156_p2 = (sel_tmp28_fu_1150_p2 & sel_tmp21_fu_1112_p2);
assign sel_tmp2_fu_765_p2 = (ap_reg_ppstg_p_t_reg_3214_pp0_it6 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp30_fu_1172_p2 = (tmp_17_reg_3358 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp31_fu_1177_p2 = (sel_tmp23_fu_1123_p2 & sel_tmp30_fu_1172_p2);
assign sel_tmp32_fu_1183_p2 = (sel_tmp28_fu_1150_p2 & sel_tmp30_fu_1172_p2);
assign sel_tmp33_fu_1311_p3 = ((sel_tmp31_fu_1177_p2)? reg_630: filter_buffer2_1_0_s_fu_188);
assign sel_tmp34_fu_1462_p2 = (tmp_s_fu_1444_p2 ^ ap_const_lv1_1);
assign sel_tmp35_fu_1468_p2 = (tmp_6_fu_1450_p2 & sel_tmp34_fu_1462_p2);
assign sel_tmp36_fu_1498_p2 = (tmp_10_fu_1480_p2 ^ ap_const_lv1_1);
assign sel_tmp37_fu_1504_p2 = (tmp_15_fu_1486_p2 & sel_tmp36_fu_1498_p2);
assign sel_tmp38_fu_1534_p2 = (tmp_21_0_1_fu_1516_p2 ^ ap_const_lv1_1);
assign sel_tmp39_fu_1540_p2 = (tmp_22_0_1_fu_1522_p2 & sel_tmp38_fu_1534_p2);
assign sel_tmp3_fu_732_p2 = (tmp_3_reg_3223 != ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp40_fu_1570_p2 = (tmp_24_0_1_fu_1552_p2 ^ ap_const_lv1_1);
assign sel_tmp41_fu_1576_p2 = (tmp_25_0_1_fu_1558_p2 & sel_tmp40_fu_1570_p2);
assign sel_tmp42_fu_1606_p2 = (tmp_21_0_2_fu_1588_p2 ^ ap_const_lv1_1);
assign sel_tmp43_fu_1612_p2 = (tmp_22_0_2_fu_1594_p2 & sel_tmp42_fu_1606_p2);
assign sel_tmp44_fu_1642_p2 = (tmp_24_0_2_fu_1624_p2 ^ ap_const_lv1_1);
assign sel_tmp45_fu_1648_p2 = (tmp_25_0_2_fu_1630_p2 & sel_tmp44_fu_1642_p2);
assign sel_tmp46_fu_1678_p2 = (tmp_21_1_fu_1660_p2 ^ ap_const_lv1_1);
assign sel_tmp47_fu_1684_p2 = (tmp_22_1_fu_1666_p2 & sel_tmp46_fu_1678_p2);
assign sel_tmp48_fu_1714_p2 = (tmp_24_1_fu_1696_p2 ^ ap_const_lv1_1);
assign sel_tmp49_fu_1720_p2 = (tmp_25_1_fu_1702_p2 & sel_tmp48_fu_1714_p2);
assign sel_tmp4_fu_770_p2 = (tmp_fu_742_p2 & sel_tmp2_fu_765_p2);
assign sel_tmp50_fu_1750_p2 = (tmp_21_1_1_fu_1732_p2 ^ ap_const_lv1_1);
assign sel_tmp51_fu_1756_p2 = (tmp_22_1_1_fu_1738_p2 & sel_tmp50_fu_1750_p2);
assign sel_tmp52_fu_1786_p2 = (tmp_24_1_1_fu_1768_p2 ^ ap_const_lv1_1);
assign sel_tmp53_fu_1792_p2 = (tmp_25_1_1_fu_1774_p2 & sel_tmp52_fu_1786_p2);
assign sel_tmp54_fu_1822_p2 = (tmp_21_1_2_fu_1804_p2 ^ ap_const_lv1_1);
assign sel_tmp55_fu_1828_p2 = (tmp_22_1_2_fu_1810_p2 & sel_tmp54_fu_1822_p2);
assign sel_tmp56_fu_1858_p2 = (tmp_24_1_2_fu_1840_p2 ^ ap_const_lv1_1);
assign sel_tmp57_fu_1864_p2 = (tmp_25_1_2_fu_1846_p2 & sel_tmp56_fu_1858_p2);
assign sel_tmp58_fu_1894_p2 = (tmp_21_2_fu_1876_p2 ^ ap_const_lv1_1);
assign sel_tmp59_fu_1900_p2 = (tmp_22_2_fu_1882_p2 & sel_tmp58_fu_1894_p2);
assign sel_tmp5_fu_737_p2 = (tmp_3_reg_3223 != ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp60_fu_1930_p2 = (tmp_24_2_fu_1912_p2 ^ ap_const_lv1_1);
assign sel_tmp61_fu_1936_p2 = (tmp_25_2_fu_1918_p2 & sel_tmp60_fu_1930_p2);
assign sel_tmp62_fu_1966_p2 = (tmp_21_2_1_fu_1948_p2 ^ ap_const_lv1_1);
assign sel_tmp63_fu_1972_p2 = (tmp_22_2_1_fu_1954_p2 & sel_tmp62_fu_1966_p2);
assign sel_tmp64_fu_2002_p2 = (tmp_24_2_1_fu_1984_p2 ^ ap_const_lv1_1);
assign sel_tmp65_fu_2008_p2 = (tmp_25_2_1_fu_1990_p2 & sel_tmp64_fu_2002_p2);
assign sel_tmp66_fu_2038_p2 = (tmp_21_2_2_fu_2020_p2 ^ ap_const_lv1_1);
assign sel_tmp67_fu_2044_p2 = (tmp_22_2_2_fu_2026_p2 & sel_tmp66_fu_2038_p2);
assign sel_tmp68_fu_2074_p2 = (tmp_24_2_2_fu_2056_p2 ^ ap_const_lv1_1);
assign sel_tmp69_fu_2080_p2 = (tmp_25_2_2_fu_2062_p2 & sel_tmp68_fu_2074_p2);
assign sel_tmp6_fu_748_p2 = (tmp_fu_742_p2 & sel_tmp_fu_727_p2);
assign sel_tmp7_fu_776_p2 = (sel_tmp2_fu_765_p2 & sel_tmp9_fu_754_p2);
assign sel_tmp8_fu_782_p2 = (ap_reg_ppstg_p_t_reg_3214_pp0_it6 != ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp9_fu_754_p2 = (tmp_3_reg_3223 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp_fu_727_p2 = (ap_reg_ppstg_p_t_reg_3214_pp0_it6 == ap_const_lv2_0? 1'b1: 1'b0);
assign store_data2_2_2_2_fu_3158_p2 = (tmp28_fu_3152_p2 + tmp24_fu_3128_p2);
assign store_data_2_2_2_fu_3089_p2 = (tmp21_fu_3083_p2 + tmp17_fu_3059_p2);
assign tmp15_fu_3047_p2 = (newSel44_fu_2662_p3 + newSel38_fu_2608_p3);
assign tmp16_fu_3053_p2 = (newSel50_fu_2716_p3 + newSel56_fu_2770_p3);
assign tmp17_fu_3059_p2 = (tmp16_fu_3053_p2 + tmp15_fu_3047_p2);
assign tmp18_fu_3065_p2 = (newSel62_fu_2824_p3 + newSel68_fu_2878_p3);
assign tmp19_fu_3071_p2 = (newSel80_fu_2986_p3 + newSel86_fu_3040_p3);
assign tmp20_fu_3077_p2 = (tmp19_fu_3071_p2 + newSel74_fu_2932_p3);
assign tmp21_fu_3083_p2 = (tmp20_fu_3077_p2 + tmp18_fu_3065_p2);
assign tmp22_fu_3116_p2 = (newSel47_fu_2683_p3 + newSel41_fu_2629_p3);
assign tmp23_fu_3122_p2 = (newSel53_fu_2737_p3 + newSel59_fu_2791_p3);
assign tmp24_fu_3128_p2 = (tmp23_fu_3122_p2 + tmp22_fu_3116_p2);
assign tmp25_fu_3134_p2 = (newSel65_fu_2845_p3 + newSel71_fu_2899_p3);
assign tmp26_fu_3140_p2 = (newSel83_fu_3007_p3 + newSel89_fu_3109_p3);
assign tmp27_fu_3146_p2 = (tmp26_fu_3140_p2 + newSel77_fu_2953_p3);
assign tmp28_fu_3152_p2 = (tmp27_fu_3146_p2 + tmp25_fu_3134_p2);
assign tmp29_fu_2266_p2 = (col_assign_cast_fu_2263_p1 + ap_const_lv11_43E);
assign tmp6_fu_1100_p2 = (sel_tmp18_fu_1090_p2 & sel_tmp19_fu_1095_p2);
assign tmp_10_cast_fu_643_p1 = $signed(pixel_in2_0_data_reg);
assign tmp_10_fu_1480_p2 = (filter_buffer2_0_0_s_fu_176 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_13_fu_1162_p2 = (ap_reg_ppstg_p_t2_reg_3349_pp1_it6 | tmp_17_reg_3358);
assign tmp_14_fu_1166_p2 = (tmp_13_fu_1162_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_15_fu_1486_p2 = (filter_buffer2_0_0_s_fu_176 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_16_fu_1492_p2 = (filter_buffer2_0_0_s_fu_176 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_17_fu_1081_p1 = grp_fu_1065_p2[1:0];
assign tmp_18_fu_2132_p4 = {{r_mid2_fu_2124_p3[ap_const_lv32_8 : ap_const_lv32_1]}};
assign tmp_19_fu_2148_p4 = {{c_mid2_fu_2110_p3[ap_const_lv32_8 : ap_const_lv32_1]}};
assign tmp_1_fu_2179_p0 = tmp_1_fu_2179_p00;
assign tmp_1_fu_2179_p00 = $unsigned(r_mid2_reg_3761);
assign tmp_1_fu_2179_p2 = ($signed({{1'b0}, {tmp_1_fu_2179_p0}}) * $signed('h1E2));
assign tmp_21_0_1_fu_1516_p2 = (filter_buffer_0_1_s_reg_494 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_21_0_2_fu_1588_p2 = (filter_buffer_0_2_s_reg_482 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_21_1_1_fu_1732_p2 = (filter_buffer_1_1_s_reg_458 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_21_1_2_fu_1804_p2 = (filter_buffer_1_2_s_reg_446 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_21_1_fu_1660_p2 = (filter_buffer_1_0_s_reg_470 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_21_2_1_fu_1948_p2 = (filter_buffer_2_1_s_reg_422 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_21_2_2_fu_2020_p2 = (filter_buffer_2_2_s_reg_410 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_21_2_fu_1876_p2 = (filter_buffer_2_0_s_reg_434 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_21_cast_fu_647_p1 = $signed(pixel_in_0_data_reg);
assign tmp_22_0_1_fu_1522_p2 = (filter_buffer_0_1_s_reg_494 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_22_0_2_fu_1594_p2 = (filter_buffer_0_2_s_reg_482 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_22_1_1_fu_1738_p2 = (filter_buffer_1_1_s_reg_458 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_22_1_2_fu_1810_p2 = (filter_buffer_1_2_s_reg_446 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_22_1_fu_1666_p2 = (filter_buffer_1_0_s_reg_470 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_22_2_1_fu_1954_p2 = (filter_buffer_2_1_s_reg_422 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_22_2_2_fu_2026_p2 = (filter_buffer_2_2_s_reg_410 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_22_2_fu_1882_p2 = (filter_buffer_2_0_s_reg_434 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_23_0_1_fu_1528_p2 = (filter_buffer_0_1_s_reg_494 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_23_0_2_fu_1600_p2 = (filter_buffer_0_2_s_reg_482 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_23_1_1_fu_1744_p2 = (filter_buffer_1_1_s_reg_458 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_23_1_2_fu_1816_p2 = (filter_buffer_1_2_s_reg_446 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_23_1_fu_1672_p2 = (filter_buffer_1_0_s_reg_470 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_23_2_1_fu_1960_p2 = (filter_buffer_2_1_s_reg_422 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_23_2_2_fu_2032_p2 = (filter_buffer_2_2_s_reg_410 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_23_2_fu_1888_p2 = (filter_buffer_2_0_s_reg_434 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_24_0_1_fu_1552_p2 = (filter_buffer2_0_1_s_fu_180 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_24_0_2_fu_1624_p2 = (filter_buffer2_0_2_s_fu_184 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_24_1_1_fu_1768_p2 = (filter_buffer2_1_1_s_fu_192 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_24_1_2_fu_1840_p2 = (filter_buffer2_1_2_s_fu_196 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_24_1_fu_1696_p2 = (filter_buffer2_1_0_s_fu_188 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_24_2_1_fu_1984_p2 = (filter_buffer2_2_1_s_fu_204 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_24_2_2_fu_2056_p2 = (filter_buffer2_2_2_s_fu_208 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_24_2_fu_1912_p2 = (filter_buffer2_2_0_s_fu_200 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_25_0_1_fu_1558_p2 = (filter_buffer2_0_1_s_fu_180 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_25_0_2_fu_1630_p2 = (filter_buffer2_0_2_s_fu_184 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_25_1_1_fu_1774_p2 = (filter_buffer2_1_1_s_fu_192 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_25_1_2_fu_1846_p2 = (filter_buffer2_1_2_s_fu_196 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_25_1_fu_1702_p2 = (filter_buffer2_1_0_s_fu_188 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_25_2_1_fu_1990_p2 = (filter_buffer2_2_1_s_fu_204 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_25_2_2_fu_2062_p2 = (filter_buffer2_2_2_s_fu_208 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_25_2_fu_1918_p2 = (filter_buffer2_2_0_s_fu_200 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_26_0_1_fu_1564_p2 = (filter_buffer2_0_1_s_fu_180 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_26_0_2_fu_1636_p2 = (filter_buffer2_0_2_s_fu_184 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_26_1_1_fu_1780_p2 = (filter_buffer2_1_1_s_fu_192 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_26_1_2_fu_1852_p2 = (filter_buffer2_1_2_s_fu_196 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_26_1_fu_1708_p2 = (filter_buffer2_1_0_s_fu_188 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_26_2_1_fu_1996_p2 = (filter_buffer2_2_1_s_fu_204 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_26_2_2_fu_2068_p2 = (filter_buffer2_2_2_s_fu_208 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_26_2_fu_1924_p2 = (filter_buffer2_2_0_s_fu_200 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_2_fu_804_p2 = (ap_reg_ppstg_p_t_reg_3214_pp0_it6 | tmp_3_reg_3223);
assign tmp_3_fu_723_p1 = grp_fu_707_p2[1:0];
assign tmp_4_fu_2250_p2 = (p_shl_cast_fu_2235_p1 - p_shl5_cast_fu_2246_p1);
assign tmp_5_fu_808_p2 = (tmp_2_fu_804_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_6_cast_fu_635_p1 = $signed(pixel_out2_0_data_reg);
assign tmp_6_fu_1450_p2 = (filter_buffer_0_0_s_reg_506 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_7_cast_fu_2185_p1 = $unsigned(c_mid2_reg_3754);
assign tmp_7_fu_2256_p1 = $unsigned(ap_reg_ppstg_c_mid2_reg_3754_pp2_it5);
assign tmp_9_cast_fu_639_p1 = $signed(pixel_out_0_data_reg);
assign tmp_9_fu_1456_p2 = (filter_buffer_0_0_s_reg_506 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_fu_742_p2 = (sel_tmp3_fu_732_p2 & sel_tmp5_fu_737_p2);
assign tmp_s_fu_1444_p2 = (filter_buffer_0_0_s_reg_506 == ap_const_lv8_0? 1'b1: 1'b0);
assign user_axi_in2_ARBURST = ap_const_lv2_0;
assign user_axi_in2_ARCACHE = ap_const_lv4_0;
assign user_axi_in2_ARID = ap_const_lv1_0;
assign user_axi_in2_ARLOCK = ap_const_lv2_0;
assign user_axi_in2_ARPROT = ap_const_lv3_0;
assign user_axi_in2_ARQOS = ap_const_lv4_0;
assign user_axi_in2_ARREGION = ap_const_lv4_0;
assign user_axi_in2_ARSIZE = ap_const_lv3_0;
assign user_axi_in2_ARUSER = ap_const_lv1_0;
assign user_axi_in2_AWADDR = ap_const_lv32_0;
assign user_axi_in2_AWBURST = ap_const_lv2_0;
assign user_axi_in2_AWCACHE = ap_const_lv4_0;
assign user_axi_in2_AWID = ap_const_lv1_0;
assign user_axi_in2_AWLEN = ap_const_lv32_0;
assign user_axi_in2_AWLOCK = ap_const_lv2_0;
assign user_axi_in2_AWPROT = ap_const_lv3_0;
assign user_axi_in2_AWQOS = ap_const_lv4_0;
assign user_axi_in2_AWREGION = ap_const_lv4_0;
assign user_axi_in2_AWSIZE = ap_const_lv3_0;
assign user_axi_in2_AWUSER = ap_const_lv1_0;
assign user_axi_in2_AWVALID = ap_const_logic_0;
assign user_axi_in2_BREADY = ap_const_logic_0;
assign user_axi_in2_WDATA = ap_const_lv8_0;
assign user_axi_in2_WID = ap_const_lv1_0;
assign user_axi_in2_WLAST = ap_const_logic_0;
assign user_axi_in2_WSTRB = ap_const_lv1_0;
assign user_axi_in2_WUSER = ap_const_lv1_0;
assign user_axi_in2_WVALID = ap_const_logic_0;
assign user_axi_in_ARBURST = ap_const_lv2_0;
assign user_axi_in_ARCACHE = ap_const_lv4_0;
assign user_axi_in_ARID = ap_const_lv1_0;
assign user_axi_in_ARLOCK = ap_const_lv2_0;
assign user_axi_in_ARPROT = ap_const_lv3_0;
assign user_axi_in_ARQOS = ap_const_lv4_0;
assign user_axi_in_ARREGION = ap_const_lv4_0;
assign user_axi_in_ARSIZE = ap_const_lv3_0;
assign user_axi_in_ARUSER = ap_const_lv1_0;
assign user_axi_in_AWADDR = ap_const_lv32_0;
assign user_axi_in_AWBURST = ap_const_lv2_0;
assign user_axi_in_AWCACHE = ap_const_lv4_0;
assign user_axi_in_AWID = ap_const_lv1_0;
assign user_axi_in_AWLEN = ap_const_lv32_0;
assign user_axi_in_AWLOCK = ap_const_lv2_0;
assign user_axi_in_AWPROT = ap_const_lv3_0;
assign user_axi_in_AWQOS = ap_const_lv4_0;
assign user_axi_in_AWREGION = ap_const_lv4_0;
assign user_axi_in_AWSIZE = ap_const_lv3_0;
assign user_axi_in_AWUSER = ap_const_lv1_0;
assign user_axi_in_AWVALID = ap_const_logic_0;
assign user_axi_in_BREADY = ap_const_logic_0;
assign user_axi_in_WDATA = ap_const_lv8_0;
assign user_axi_in_WID = ap_const_lv1_0;
assign user_axi_in_WLAST = ap_const_logic_0;
assign user_axi_in_WSTRB = ap_const_lv1_0;
assign user_axi_in_WUSER = ap_const_lv1_0;
assign user_axi_in_WVALID = ap_const_logic_0;
assign user_axi_out2_ARADDR = ap_const_lv32_0;
assign user_axi_out2_ARBURST = ap_const_lv2_0;
assign user_axi_out2_ARCACHE = ap_const_lv4_0;
assign user_axi_out2_ARID = ap_const_lv1_0;
assign user_axi_out2_ARLEN = ap_const_lv32_0;
assign user_axi_out2_ARLOCK = ap_const_lv2_0;
assign user_axi_out2_ARPROT = ap_const_lv3_0;
assign user_axi_out2_ARQOS = ap_const_lv4_0;
assign user_axi_out2_ARREGION = ap_const_lv4_0;
assign user_axi_out2_ARSIZE = ap_const_lv3_0;
assign user_axi_out2_ARUSER = ap_const_lv1_0;
assign user_axi_out2_ARVALID = ap_const_logic_0;
assign user_axi_out2_AWADDR = ap_reg_ppstg_user_axi_out2_addr_reg_3841_pp2_it8;
assign user_axi_out2_AWBURST = ap_const_lv2_0;
assign user_axi_out2_AWCACHE = ap_const_lv4_0;
assign user_axi_out2_AWID = ap_const_lv1_0;
assign user_axi_out2_AWLEN = ap_const_lv32_1;
assign user_axi_out2_AWLOCK = ap_const_lv2_0;
assign user_axi_out2_AWPROT = ap_const_lv3_0;
assign user_axi_out2_AWQOS = ap_const_lv4_0;
assign user_axi_out2_AWREGION = ap_const_lv4_0;
assign user_axi_out2_AWSIZE = ap_const_lv3_0;
assign user_axi_out2_AWUSER = ap_const_lv1_0;
assign user_axi_out2_RREADY = ap_const_logic_0;
assign user_axi_out2_WDATA = store_data2_2_2_2_reg_3871;
assign user_axi_out2_WID = ap_const_lv1_0;
assign user_axi_out2_WLAST = ap_const_logic_0;
assign user_axi_out2_WSTRB = ap_const_lv1_1;
assign user_axi_out2_WUSER = ap_const_lv1_0;
assign user_axi_out_ARADDR = ap_const_lv32_0;
assign user_axi_out_ARBURST = ap_const_lv2_0;
assign user_axi_out_ARCACHE = ap_const_lv4_0;
assign user_axi_out_ARID = ap_const_lv1_0;
assign user_axi_out_ARLEN = ap_const_lv32_0;
assign user_axi_out_ARLOCK = ap_const_lv2_0;
assign user_axi_out_ARPROT = ap_const_lv3_0;
assign user_axi_out_ARQOS = ap_const_lv4_0;
assign user_axi_out_ARREGION = ap_const_lv4_0;
assign user_axi_out_ARSIZE = ap_const_lv3_0;
assign user_axi_out_ARUSER = ap_const_lv1_0;
assign user_axi_out_ARVALID = ap_const_logic_0;
assign user_axi_out_AWADDR = ap_reg_ppstg_user_axi_out_addr_reg_3836_pp2_it8;
assign user_axi_out_AWBURST = ap_const_lv2_0;
assign user_axi_out_AWCACHE = ap_const_lv4_0;
assign user_axi_out_AWID = ap_const_lv1_0;
assign user_axi_out_AWLEN = ap_const_lv32_1;
assign user_axi_out_AWLOCK = ap_const_lv2_0;
assign user_axi_out_AWPROT = ap_const_lv3_0;
assign user_axi_out_AWQOS = ap_const_lv4_0;
assign user_axi_out_AWREGION = ap_const_lv4_0;
assign user_axi_out_AWSIZE = ap_const_lv3_0;
assign user_axi_out_AWUSER = ap_const_lv1_0;
assign user_axi_out_RREADY = ap_const_logic_0;
assign user_axi_out_WDATA = store_data_2_2_2_reg_3866;
assign user_axi_out_WID = ap_const_lv1_0;
assign user_axi_out_WLAST = ap_const_logic_0;
assign user_axi_out_WSTRB = ap_const_lv1_1;
assign user_axi_out_WUSER = ap_const_lv1_0;
assign window_buffer2_M_0_0_1_fu_2424_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer2_M_0_0_fu_252: window_buffer2_M_0_0_2_fu_248);
assign window_buffer2_M_0_1_3_fu_2417_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer2_M_0_1_fu_256: window_buffer2_M_0_0_fu_252);
assign window_buffer2_M_0_2_fu_2411_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? return_value_2_reg_3856: window_buffer2_M_0_1_fu_256);
assign window_buffer2_M_1_0_1_fu_2404_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer2_M_1_0_fu_264: window_buffer2_M_1_0_2_fu_260);
assign window_buffer2_M_1_1_3_fu_2397_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer2_M_1_1_fu_268: window_buffer2_M_1_0_fu_264);
assign window_buffer2_M_1_2_fu_2391_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? return_value_3_reg_3861: window_buffer2_M_1_1_fu_268);
assign window_buffer2_M_2_0_1_fu_2384_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer2_M_2_0_fu_276: window_buffer2_M_2_0_2_fu_272);
assign window_buffer2_M_2_1_3_fu_2377_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer2_M_2_1_fu_280: window_buffer2_M_2_0_fu_276);
assign window_buffer2_M_2_2_fu_2370_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? reg_630: window_buffer2_M_2_1_fu_280);
assign window_buffer_M_0_0_1_fu_2485_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer_M_0_0_fu_216: window_buffer_M_0_0_2_fu_212);
assign window_buffer_M_0_1_3_fu_2478_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer_M_0_1_fu_220: window_buffer_M_0_0_fu_216);
assign window_buffer_M_0_2_fu_2472_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? return_value_reg_3846: window_buffer_M_0_1_fu_220);
assign window_buffer_M_1_0_1_fu_2465_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer_M_1_0_fu_228: window_buffer_M_1_0_2_fu_224);
assign window_buffer_M_1_1_3_fu_2458_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer_M_1_1_fu_232: window_buffer_M_1_0_fu_228);
assign window_buffer_M_1_2_fu_2452_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? return_value_1_reg_3851: window_buffer_M_1_1_fu_232);
assign window_buffer_M_2_0_1_fu_2445_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer_M_2_0_fu_240: window_buffer_M_2_0_2_fu_236);
assign window_buffer_M_2_1_3_fu_2438_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? window_buffer_M_2_1_fu_244: window_buffer_M_2_0_fu_240);
assign window_buffer_M_2_2_fu_2431_p3 = ((ap_reg_ppstg_icmp_reg_3769_pp2_it7)? reg_625: window_buffer_M_2_1_fu_244);
always @ (posedge ap_clk)
begin
    pixel_in_0_vld_reg <= 1'b0;
    pixel_in2_0_vld_reg <= 1'b0;
    pixel_out_0_vld_reg <= 1'b0;
    pixel_out2_0_vld_reg <= 1'b0;
end



endmodule //HW_2DConv_Mmap_3

