Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto a04e791593ee489b866309ee6130a704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SENSOR_DS18B20_tb_behav xil_defaultlib.SENSOR_DS18B20_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture sensor_ds18b20_arch of entity xil_defaultlib.SENSOR_DS18B20 [sensor_ds18b20_default]
Compiling architecture sensor_ds18b20_tb_arch of entity xil_defaultlib.sensor_ds18b20_tb
Built simulation snapshot SENSOR_DS18B20_tb_behav
