/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [4:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[6] | in_data[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_1z | celloutsig_0_18z);
  assign celloutsig_0_35z = ~(in_data[77] | celloutsig_0_19z);
  assign celloutsig_1_1z = ~(in_data[187] | in_data[181]);
  assign celloutsig_1_2z = ~(in_data[105] | celloutsig_1_1z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z | celloutsig_0_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z | celloutsig_1_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_1z | celloutsig_1_6z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_0z);
  assign celloutsig_1_18z = ~(in_data[135] | celloutsig_1_9z);
  assign celloutsig_1_19z = ~(celloutsig_1_12z[4] | celloutsig_1_6z);
  assign celloutsig_0_7z = ~(celloutsig_0_0z | celloutsig_0_4z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z | in_data[8]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_10z = ~(in_data[43] | celloutsig_0_7z);
  assign celloutsig_0_18z = ~(celloutsig_0_10z | celloutsig_0_8z);
  assign celloutsig_0_19z = ~(celloutsig_0_1z | _00_);
  assign celloutsig_0_2z = ~(in_data[36] | in_data[25]);
  reg [5:0] _21_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _21_ <= 6'h00;
    else _21_ <= in_data[90:85];
  assign { _02_[5], _00_, _02_[3], _01_, _02_[1:0] } = _21_;
  always_latch
    if (clkin_data[32]) celloutsig_1_12z = 5'h00;
    else if (clkin_data[96]) celloutsig_1_12z = in_data[159:155];
  assign { _02_[4], _02_[2] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_35z };
endmodule
