{"vcs1":{"timestamp_begin":1741000711.884387726, "rt":4.78, "ut":4.50, "st":0.23}}
{"vcselab":{"timestamp_begin":1741000716.749351005, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1741000716.995882421, "rt":0.30, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741000711.570764721}
{"VCS_COMP_START_TIME": 1741000711.570764721}
{"VCS_COMP_END_TIME": 1741000717.367254146}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 347516}}
{"vcselab": {"peak_mem": 158216}}
