 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: T-2022.03
Date   : Wed Mar 29 22:01:32 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cnt40_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: in_side_reg_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  cnt40_reg[1]/CK (DFFHQX8)                0.00       0.50 r
  cnt40_reg[1]/Q (DFFHQX8)                 0.33       0.83 r
  U1687/Y (INVX6)                          0.18       1.01 f
  U1762/Y (NAND2X4)                        0.21       1.22 r
  U2106/Y (INVX3)                          0.14       1.35 f
  U1671/Y (BUFX8)                          0.41       1.76 f
  U2120/Y (AOI22XL)                        0.54       2.30 r
  U1806/Y (OAI211X1)                       0.38       2.68 f
  U2134/Y (NOR2X1)                         0.74       3.42 r
  U1994/Y (OAI21X2)                        0.26       3.68 f
  U1932/Y (OAI21X2)                        0.37       4.04 r
  U1927/Y (AOI222X1)                       0.45       4.49 f
  U1631/Y (INVX1)                          0.46       4.95 r
  U2002/Y (AOI2BB2X2)                      0.29       5.23 r
  U2823/Y (OAI21XL)                        0.25       5.48 f
  U2001/Y (OAI31X1)                        0.34       5.82 r
  U2326/Y (NOR2BX1)                        0.31       6.13 f
  U2837/Y (NOR3X2)                         0.29       6.42 r
  U1766/Y (CLKINVX1)                       0.18       6.60 f
  U2839/Y (AOI222XL)                       0.63       7.23 r
  U2186/Y (AOI2BB2X1)                      0.30       7.53 r
  U2840/Y (OAI211X4)                       0.35       7.88 f
  U2396/Y (OAI22XL)                        0.35       8.23 r
  in_side_reg_reg[9]/D (DFFQX1)            0.00       8.23 r
  data arrival time                                   8.23

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  in_side_reg_reg[9]/CK (DFFQX1)           0.00       8.40 r
  library setup time                      -0.16       8.24
  data required time                                  8.24
  -----------------------------------------------------------
  data required time                                  8.24
  data arrival time                                  -8.23
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
