

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Wed Jul 19 12:37:24 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.282 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.564 ns|  10.564 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    169|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|    372|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     57|    -|
|Register         |        -|   -|    161|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    161|    598|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_7ns_14_1_1_U41  |mul_8ns_7ns_14_1_1  |        0|   0|  0|  62|    0|
    |mul_8ns_7ns_14_1_1_U43  |mul_8ns_7ns_14_1_1  |        0|   0|  0|  62|    0|
    |mul_8ns_7s_15_1_1_U40   |mul_8ns_7s_15_1_1   |        0|   0|  0|  62|    0|
    |mul_8ns_8ns_15_1_1_U39  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  62|    0|
    |mul_8ns_8s_16_1_1_U42   |mul_8ns_8s_16_1_1   |        0|   0|  0|  62|    0|
    |mul_8ns_8s_16_1_1_U44   |mul_8ns_8s_16_1_1   |        0|   0|  0|  62|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0| 372|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln1171_fu_471_p2    |         +|   0|  0|  15|          15|          15|
    |add_ln712_2_fu_556_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln712_3_fu_565_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln712_4_fu_612_p2   |         +|   0|  0|  15|          15|          15|
    |add_ln712_5_fu_571_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln712_6_fu_577_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln712_7_fu_587_p2   |         +|   0|  0|  14|          14|          14|
    |add_ln712_8_fu_628_p2   |         +|   0|  0|  15|          15|          15|
    |add_ln712_fu_599_p2     |         +|   0|  0|  14|          14|          14|
    |sub_ln1171_1_fu_417_p2  |         -|   0|  0|  14|           1|          14|
    |sub_ln1171_2_fu_427_p2  |         -|   0|  0|  15|          15|          15|
    |sub_ln1171_fu_516_p2    |         -|   0|  0|  14|          14|          14|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 169|         155|         169|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |grp_fu_111_p0            |  13|          3|    8|         24|
    |grp_fu_111_p1            |  13|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         13|   19|         55|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln712_3_reg_707          |  13|   0|   13|          0|
    |add_ln712_5_reg_712          |  13|   0|   13|          0|
    |add_ln712_7_reg_717          |  14|   0|   14|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |lshr_ln717_8_reg_672         |  11|   0|   11|          0|
    |lshr_ln717_s_reg_692         |  11|   0|   11|          0|
    |lshr_ln_reg_667              |   9|   0|    9|          0|
    |p_read111_reg_661            |   8|   0|    8|          0|
    |p_read_10_reg_650            |   8|   0|    8|          0|
    |p_read_12_reg_655            |   8|   0|    8|          0|
    |trunc_ln1171_1_reg_682       |  12|   0|   12|          0|
    |trunc_ln6_reg_677            |  12|   0|   12|          0|
    |trunc_ln717_1_reg_687        |  13|   0|   13|          0|
    |trunc_ln717_2_reg_702        |  13|   0|   13|          0|
    |trunc_ln717_3_reg_697        |  12|   0|   12|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 161|   0|  161|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|p_read       |   in|    8|     ap_none|                                                                      p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                     p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                     p_read2|        scalar|
|p_read3      |   in|    8|     ap_none|                                                                     p_read3|        scalar|
|p_read4      |   in|    8|     ap_none|                                                                     p_read4|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

