In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMAArch64Disassembler.a_clang_-O0:

AArch64Disassembler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>:
       0:	sub	sp, sp, #0x80
       4:	stp	x29, x30, [sp, #112]
       8:	add	x29, sp, #0x70
       c:	sub	x8, x29, #0x18
      10:	stur	x3, [x29, #-24]
      14:	stur	x4, [x29, #-16]
      18:	stur	x0, [x29, #-32]
      1c:	stur	x1, [x29, #-40]
      20:	stur	x2, [x29, #-48]
      24:	str	x5, [sp, #56]
      28:	str	x6, [sp, #48]
      2c:	ldur	x9, [x29, #-32]
      30:	ldr	x10, [sp, #48]
      34:	str	x10, [x9, #32]
      38:	ldur	x10, [x29, #-48]
      3c:	str	xzr, [x10]
      40:	mov	x0, x8
      44:	str	x9, [sp, #32]
      48:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
      4c:	cmp	x0, #0x4
      50:	b.cs	5c <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x5c>  // b.hs, b.nlast
      54:	stur	wzr, [x29, #-4]
      58:	b	108 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x108>
      5c:	ldur	x8, [x29, #-48]
      60:	mov	x9, #0x4                   	// #4
      64:	str	x9, [x8]
      68:	sub	x8, x29, #0x18
      6c:	mov	x0, x8
      70:	mov	x1, #0x3                   	// #3
      74:	str	x8, [sp, #24]
      78:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
      7c:	ldrb	w10, [x0]
      80:	ldr	x0, [sp, #24]
      84:	mov	x1, #0x2                   	// #2
      88:	str	w10, [sp, #20]
      8c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
      90:	ldrb	w10, [x0]
      94:	lsl	w10, w10, #16
      98:	ldr	w11, [sp, #20]
      9c:	orr	w10, w10, w11, lsl #24
      a0:	ldr	x0, [sp, #24]
      a4:	mov	x1, #0x1                   	// #1
      a8:	str	w10, [sp, #16]
      ac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
      b0:	ldrb	w10, [x0]
      b4:	ldr	w11, [sp, #16]
      b8:	orr	w10, w11, w10, lsl #8
      bc:	ldr	x0, [sp, #24]
      c0:	mov	x8, xzr
      c4:	mov	x1, x8
      c8:	str	w10, [sp, #12]
      cc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
      d0:	ldrb	w10, [x0]
      d4:	ldr	w11, [sp, #12]
      d8:	orr	w10, w11, w10
      dc:	str	w10, [sp, #44]
      e0:	ldur	x1, [x29, #-40]
      e4:	ldr	w2, [sp, #44]
      e8:	ldr	x3, [sp, #56]
      ec:	ldr	x8, [sp, #32]
      f0:	ldr	x5, [x8, #16]
      f4:	adrp	x0, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
      f8:	add	x0, x0, #0x0
      fc:	mov	x4, x8
     100:	bl	118 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE>
     104:	stur	w0, [x29, #-4]
     108:	ldur	w0, [x29, #-4]
     10c:	ldp	x29, x30, [sp, #112]
     110:	add	sp, sp, #0x80
     114:	ret

0000000000000118 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE>:
     118:	stp	x29, x30, [sp, #-32]!
     11c:	str	x28, [sp, #16]
     120:	mov	x29, sp
     124:	sub	sp, sp, #0x280
     128:	sub	x8, x29, #0xb0
     12c:	mov	w9, #0x3                   	// #3
     130:	adrp	x10, 0 <_ZN4llvm9DebugFlagE>
     134:	ldr	x10, [x10]
     138:	adrp	x11, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     13c:	add	x11, x11, #0x0
     140:	adrp	x12, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     144:	add	x12, x12, #0x0
     148:	adrp	x13, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     14c:	add	x13, x13, #0x0
     150:	adrp	x14, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     154:	add	x14, x14, #0x0
     158:	adrp	x15, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     15c:	add	x15, x15, #0x0
     160:	adrp	x16, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     164:	add	x16, x16, #0x0
     168:	adrp	x17, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     16c:	add	x17, x17, #0x0
     170:	str	x0, [x8, #160]
     174:	str	x1, [x8, #152]
     178:	str	w2, [x8, #148]
     17c:	str	x3, [x8, #136]
     180:	str	x4, [x8, #128]
     184:	str	x5, [x8, #120]
     188:	ldr	x0, [x8, #120]
     18c:	str	x8, [sp, #272]
     190:	str	w9, [sp, #268]
     194:	str	x10, [sp, #256]
     198:	str	x11, [sp, #248]
     19c:	str	x12, [sp, #240]
     1a0:	str	x13, [sp, #232]
     1a4:	str	x14, [sp, #224]
     1a8:	str	x15, [sp, #216]
     1ac:	str	x16, [sp, #208]
     1b0:	str	x17, [sp, #200]
     1b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     1b8:	ldr	x8, [sp, #272]
     1bc:	str	x0, [x8, #112]
     1c0:	ldr	x10, [x8, #160]
     1c4:	str	x10, [x8, #104]
     1c8:	str	wzr, [x8, #100]
     1cc:	ldr	w9, [sp, #268]
     1d0:	str	w9, [x8, #96]
     1d4:	ldr	x8, [sp, #272]
     1d8:	ldr	x9, [x8, #104]
     1dc:	ldr	x10, [x8, #160]
     1e0:	subs	x9, x9, x10
     1e4:	str	x9, [x8, #88]
     1e8:	ldr	x9, [x8, #104]
     1ec:	ldrb	w11, [x9]
     1f0:	subs	w11, w11, #0x1
     1f4:	mov	w9, w11
     1f8:	ubfx	x9, x9, #0, #32
     1fc:	cmp	x9, #0x7
     200:	str	x9, [sp, #192]
     204:	b.hi	220 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x108>  // b.pmore
     208:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     20c:	add	x8, x8, #0x0
     210:	ldr	x11, [sp, #192]
     214:	ldrsw	x10, [x8, x11, lsl #2]
     218:	add	x9, x8, x10
     21c:	br	x9
     220:	bl	0 <_ZN4llvm4errsEv>
     224:	ldr	x8, [sp, #272]
     228:	ldr	x1, [x8, #88]
     22c:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     230:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     234:	add	x1, x1, #0x0
     238:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     23c:	ldr	x8, [sp, #272]
     240:	str	wzr, [x8, #172]
     244:	b	e20 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xd08>
     248:	ldr	x8, [sp, #272]
     24c:	ldr	x9, [x8, #104]
     250:	add	x10, x9, #0x1
     254:	str	x10, [x8, #104]
     258:	ldrb	w11, [x9, #1]
     25c:	str	w11, [x8, #84]
     260:	ldr	x9, [x8, #104]
     264:	add	x10, x9, #0x1
     268:	str	x10, [x8, #104]
     26c:	ldrb	w11, [x9, #1]
     270:	str	w11, [x8, #80]
     274:	ldr	x9, [x8, #104]
     278:	add	x9, x9, #0x1
     27c:	str	x9, [x8, #104]
     280:	ldr	w0, [x8, #148]
     284:	ldr	w1, [x8, #84]
     288:	ldr	w2, [x8, #80]
     28c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
     290:	ldr	x8, [sp, #272]
     294:	str	w0, [x8, #100]
     298:	ldr	x8, [sp, #256]
     29c:	ldrb	w9, [x8]
     2a0:	tbnz	w9, #0, 2a8 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x190>
     2a4:	b	310 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x1f8>
     2a8:	ldr	x0, [sp, #248]
     2ac:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     2b0:	tbnz	w0, #0, 2b8 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x1a0>
     2b4:	b	310 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x1f8>
     2b8:	bl	0 <_ZN4llvm4dbgsEv>
     2bc:	ldr	x8, [sp, #272]
     2c0:	ldr	x1, [x8, #88]
     2c4:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     2c8:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     2cc:	add	x1, x1, #0x0
     2d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     2d4:	ldr	x8, [sp, #272]
     2d8:	ldr	w1, [x8, #84]
     2dc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     2e0:	ldr	x1, [sp, #216]
     2e4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     2e8:	ldr	x8, [sp, #272]
     2ec:	ldr	w1, [x8, #80]
     2f0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     2f4:	ldr	x1, [sp, #224]
     2f8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     2fc:	ldr	x8, [sp, #272]
     300:	ldr	w1, [x8, #100]
     304:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     308:	ldr	x1, [sp, #232]
     30c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     310:	b	e1c <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xd04>
     314:	ldr	x8, [sp, #272]
     318:	ldr	x9, [x8, #104]
     31c:	add	x9, x9, #0x1
     320:	str	x9, [x8, #104]
     324:	mov	x0, x9
     328:	sub	x1, x29, #0x64
     32c:	mov	x9, xzr
     330:	mov	x2, x9
     334:	mov	x3, x9
     338:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     33c:	ldr	x8, [sp, #272]
     340:	str	w0, [x8, #72]
     344:	ldr	w10, [x8, #76]
     348:	mov	w9, w10
     34c:	ldr	x11, [x8, #104]
     350:	add	x9, x11, x9
     354:	str	x9, [x8, #104]
     358:	ldr	x9, [x8, #104]
     35c:	add	x11, x9, #0x1
     360:	str	x11, [x8, #104]
     364:	ldrb	w10, [x9]
     368:	str	w10, [x8, #68]
     36c:	ldr	x9, [x8, #104]
     370:	add	x11, x9, #0x1
     374:	str	x11, [x8, #104]
     378:	ldrb	w10, [x9]
     37c:	ldr	w12, [x8, #68]
     380:	orr	w10, w12, w10, lsl #8
     384:	str	w10, [x8, #68]
     388:	ldr	x9, [x8, #104]
     38c:	add	x11, x9, #0x1
     390:	str	x11, [x8, #104]
     394:	ldrb	w10, [x9]
     398:	ldr	w12, [x8, #68]
     39c:	orr	w10, w12, w10, lsl #16
     3a0:	str	w10, [x8, #68]
     3a4:	ldr	w10, [x8, #72]
     3a8:	ldr	w12, [x8, #100]
     3ac:	cmp	w10, w12
     3b0:	b.eq	3cc <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x2b4>  // b.none
     3b4:	ldr	x8, [sp, #272]
     3b8:	ldr	w9, [x8, #68]
     3bc:	mov	w10, w9
     3c0:	ldr	x11, [x8, #104]
     3c4:	add	x10, x11, x10
     3c8:	str	x10, [x8, #104]
     3cc:	ldr	x8, [sp, #256]
     3d0:	ldrb	w9, [x8]
     3d4:	tbnz	w9, #0, 3dc <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x2c4>
     3d8:	b	49c <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x384>
     3dc:	ldr	x0, [sp, #248]
     3e0:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     3e4:	tbnz	w0, #0, 3ec <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x2d4>
     3e8:	b	49c <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x384>
     3ec:	bl	0 <_ZN4llvm4dbgsEv>
     3f0:	ldr	x8, [sp, #272]
     3f4:	ldr	x1, [x8, #88]
     3f8:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     3fc:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     400:	add	x1, x1, #0x0
     404:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     408:	ldr	x8, [sp, #272]
     40c:	ldr	w1, [x8, #72]
     410:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     414:	ldr	x1, [sp, #216]
     418:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     41c:	ldr	x8, [sp, #272]
     420:	ldr	w1, [x8, #68]
     424:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     428:	ldr	x1, [sp, #224]
     42c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     430:	ldr	x8, [sp, #272]
     434:	ldr	w9, [x8, #72]
     438:	ldr	w10, [x8, #100]
     43c:	cmp	w9, w10
     440:	str	x0, [sp, #184]
     444:	b.eq	458 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x340>  // b.none
     448:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     44c:	add	x8, x8, #0x0
     450:	str	x8, [sp, #176]
     454:	b	464 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x34c>
     458:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     45c:	add	x8, x8, #0x0
     460:	str	x8, [sp, #176]
     464:	ldr	x8, [sp, #176]
     468:	ldr	x0, [sp, #184]
     46c:	mov	x1, x8
     470:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     474:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     478:	add	x1, x1, #0x0
     47c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     480:	ldr	x8, [sp, #272]
     484:	ldr	x9, [x8, #104]
     488:	ldr	x10, [x8, #160]
     48c:	subs	x1, x9, x10
     490:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     494:	ldr	x1, [sp, #232]
     498:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     49c:	b	e1c <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xd04>
     4a0:	ldr	x8, [sp, #272]
     4a4:	ldr	x9, [x8, #104]
     4a8:	add	x10, x9, #0x1
     4ac:	str	x10, [x8, #104]
     4b0:	ldrb	w11, [x9, #1]
     4b4:	str	w11, [x8, #64]
     4b8:	ldr	x9, [x8, #104]
     4bc:	add	x10, x9, #0x1
     4c0:	str	x10, [x8, #104]
     4c4:	ldrb	w11, [x9, #1]
     4c8:	sub	x1, x29, #0x74
     4cc:	str	w11, [x8, #60]
     4d0:	ldr	w0, [x8, #148]
     4d4:	ldr	w11, [x8, #64]
     4d8:	ldr	w2, [x8, #60]
     4dc:	str	x1, [sp, #168]
     4e0:	mov	w1, w11
     4e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
     4e8:	ldr	x8, [sp, #272]
     4ec:	str	w0, [x8, #56]
     4f0:	ldr	x9, [x8, #104]
     4f4:	add	x9, x9, #0x1
     4f8:	str	x9, [x8, #104]
     4fc:	mov	x0, x9
     500:	ldr	x1, [sp, #168]
     504:	mov	x9, xzr
     508:	mov	x3, x9
     50c:	mov	x2, x3
     510:	mov	x3, x9
     514:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     518:	ldr	x8, [sp, #272]
     51c:	str	w0, [x8, #52]
     520:	ldr	w11, [x8, #60]
     524:	mov	w9, w11
     528:	ldr	x10, [x8, #104]
     52c:	add	x9, x10, x9
     530:	str	x9, [x8, #104]
     534:	ldr	x9, [x8, #104]
     538:	add	x10, x9, #0x1
     53c:	str	x10, [x8, #104]
     540:	ldrb	w11, [x9]
     544:	str	w11, [x8, #48]
     548:	ldr	x9, [x8, #104]
     54c:	add	x10, x9, #0x1
     550:	str	x10, [x8, #104]
     554:	ldrb	w11, [x9]
     558:	ldr	w12, [x8, #48]
     55c:	orr	w11, w12, w11, lsl #8
     560:	str	w11, [x8, #48]
     564:	ldr	x9, [x8, #104]
     568:	add	x10, x9, #0x1
     56c:	str	x10, [x8, #104]
     570:	ldrb	w11, [x9]
     574:	ldr	w12, [x8, #48]
     578:	orr	w11, w12, w11, lsl #16
     57c:	str	w11, [x8, #48]
     580:	ldr	w11, [x8, #52]
     584:	ldr	w12, [x8, #56]
     588:	cmp	w11, w12
     58c:	b.eq	5a8 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x490>  // b.none
     590:	ldr	x8, [sp, #272]
     594:	ldr	w9, [x8, #48]
     598:	mov	w10, w9
     59c:	ldr	x11, [x8, #104]
     5a0:	add	x10, x11, x10
     5a4:	str	x10, [x8, #104]
     5a8:	ldr	x8, [sp, #256]
     5ac:	ldrb	w9, [x8]
     5b0:	tbnz	w9, #0, 5b8 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x4a0>
     5b4:	b	6a0 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x588>
     5b8:	ldr	x0, [sp, #248]
     5bc:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     5c0:	tbnz	w0, #0, 5c8 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x4b0>
     5c4:	b	6a0 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x588>
     5c8:	bl	0 <_ZN4llvm4dbgsEv>
     5cc:	ldr	x8, [sp, #272]
     5d0:	ldr	x1, [x8, #88]
     5d4:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     5d8:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     5dc:	add	x1, x1, #0x0
     5e0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     5e4:	ldr	x8, [sp, #272]
     5e8:	ldr	w1, [x8, #64]
     5ec:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     5f0:	ldr	x1, [sp, #216]
     5f4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     5f8:	ldr	x8, [sp, #272]
     5fc:	ldr	w1, [x8, #60]
     600:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     604:	ldr	x1, [sp, #216]
     608:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     60c:	ldr	x8, [sp, #272]
     610:	ldr	w1, [x8, #52]
     614:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     618:	ldr	x1, [sp, #216]
     61c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     620:	ldr	x8, [sp, #272]
     624:	ldr	w1, [x8, #48]
     628:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     62c:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     630:	add	x1, x1, #0x0
     634:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     638:	ldr	x8, [sp, #272]
     63c:	ldr	w1, [x8, #56]
     640:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     644:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     648:	add	x1, x1, #0x0
     64c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     650:	ldr	x8, [sp, #272]
     654:	ldr	w1, [x8, #52]
     658:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     65c:	ldr	x1, [sp, #240]
     660:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     664:	ldr	x8, [sp, #272]
     668:	ldr	w9, [x8, #52]
     66c:	ldr	w10, [x8, #56]
     670:	cmp	w9, w10
     674:	str	x0, [sp, #160]
     678:	b.ne	688 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x570>  // b.any
     67c:	ldr	x8, [sp, #200]
     680:	str	x8, [sp, #152]
     684:	b	690 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x578>
     688:	ldr	x8, [sp, #208]
     68c:	str	x8, [sp, #152]
     690:	ldr	x8, [sp, #152]
     694:	ldr	x0, [sp, #160]
     698:	mov	x1, x8
     69c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     6a0:	b	e1c <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xd04>
     6a4:	ldr	x8, [sp, #272]
     6a8:	ldr	x9, [x8, #104]
     6ac:	add	x9, x9, #0x1
     6b0:	str	x9, [x8, #104]
     6b4:	mov	x0, x9
     6b8:	sub	x1, x29, #0x84
     6bc:	mov	x9, xzr
     6c0:	mov	x2, x9
     6c4:	mov	x3, x9
     6c8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     6cc:	ldr	x8, [sp, #272]
     6d0:	str	w0, [x8, #40]
     6d4:	ldr	w10, [x8, #44]
     6d8:	mov	w9, w10
     6dc:	ldr	x11, [x8, #104]
     6e0:	add	x9, x11, x9
     6e4:	str	x9, [x8, #104]
     6e8:	ldr	x9, [x8, #104]
     6ec:	add	x11, x9, #0x1
     6f0:	str	x11, [x8, #104]
     6f4:	ldrb	w10, [x9]
     6f8:	str	w10, [x8, #36]
     6fc:	ldr	x9, [x8, #104]
     700:	add	x11, x9, #0x1
     704:	str	x11, [x8, #104]
     708:	ldrb	w10, [x9]
     70c:	ldr	w12, [x8, #36]
     710:	orr	w10, w12, w10, lsl #8
     714:	str	w10, [x8, #36]
     718:	ldr	x9, [x8, #104]
     71c:	add	x11, x9, #0x1
     720:	str	x11, [x8, #104]
     724:	ldrb	w10, [x9]
     728:	ldr	w12, [x8, #36]
     72c:	orr	w10, w12, w10, lsl #16
     730:	str	w10, [x8, #36]
     734:	ldr	w0, [x8, #40]
     738:	ldr	x1, [x8, #112]
     73c:	bl	ff4 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE>
     740:	and	w10, w0, #0x1
     744:	sturb	w10, [x29, #-141]
     748:	tbnz	w0, #0, 764 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x64c>
     74c:	ldr	x8, [sp, #272]
     750:	ldr	w9, [x8, #36]
     754:	mov	w10, w9
     758:	ldr	x11, [x8, #104]
     75c:	add	x10, x11, x10
     760:	str	x10, [x8, #104]
     764:	ldr	x8, [sp, #256]
     768:	ldrb	w9, [x8]
     76c:	tbnz	w9, #0, 774 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x65c>
     770:	b	7e8 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x6d0>
     774:	ldr	x0, [sp, #248]
     778:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     77c:	tbnz	w0, #0, 784 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x66c>
     780:	b	7e8 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x6d0>
     784:	bl	0 <_ZN4llvm4dbgsEv>
     788:	ldr	x8, [sp, #272]
     78c:	ldr	x1, [x8, #88]
     790:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     794:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     798:	add	x1, x1, #0x0
     79c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     7a0:	ldr	x8, [sp, #272]
     7a4:	ldr	w1, [x8, #40]
     7a8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     7ac:	ldr	x1, [sp, #224]
     7b0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     7b4:	ldurb	w9, [x29, #-141]
     7b8:	str	x0, [sp, #144]
     7bc:	tbnz	w9, #0, 7c4 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x6ac>
     7c0:	b	7d0 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x6b8>
     7c4:	ldr	x8, [sp, #200]
     7c8:	str	x8, [sp, #136]
     7cc:	b	7d8 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x6c0>
     7d0:	ldr	x8, [sp, #208]
     7d4:	str	x8, [sp, #136]
     7d8:	ldr	x8, [sp, #136]
     7dc:	ldr	x0, [sp, #144]
     7e0:	mov	x1, x8
     7e4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     7e8:	b	e1c <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xd04>
     7ec:	ldr	x8, [sp, #272]
     7f0:	ldr	x9, [x8, #104]
     7f4:	add	x9, x9, #0x1
     7f8:	str	x9, [x8, #104]
     7fc:	mov	x0, x9
     800:	sub	x9, x29, #0x94
     804:	mov	x1, x9
     808:	mov	x10, xzr
     80c:	mov	x2, x10
     810:	str	x2, [sp, #128]
     814:	mov	x3, x10
     818:	str	x9, [sp, #120]
     81c:	str	x10, [sp, #112]
     820:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     824:	ldr	x8, [sp, #272]
     828:	str	w0, [x8, #24]
     82c:	ldr	w11, [x8, #28]
     830:	mov	w9, w11
     834:	ldr	x10, [x8, #104]
     838:	add	x9, x10, x9
     83c:	str	x9, [x8, #104]
     840:	ldr	x0, [x8, #104]
     844:	ldr	x1, [sp, #120]
     848:	ldr	x2, [sp, #128]
     84c:	ldr	x3, [sp, #112]
     850:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     854:	ldr	x8, [sp, #272]
     858:	str	w0, [x8, #20]
     85c:	ldr	w11, [x8, #28]
     860:	mov	w9, w11
     864:	ldr	x10, [x8, #104]
     868:	add	x9, x10, x9
     86c:	str	x9, [x8, #104]
     870:	ldr	x0, [x8, #152]
     874:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     878:	ldr	x8, [sp, #272]
     87c:	ldr	x0, [x8, #152]
     880:	ldr	w1, [x8, #24]
     884:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     888:	ldr	x8, [sp, #272]
     88c:	ldr	w0, [x8, #96]
     890:	ldr	w1, [x8, #20]
     894:	ldr	w2, [x8, #148]
     898:	ldr	x3, [x8, #152]
     89c:	ldr	x4, [x8, #136]
     8a0:	ldr	x5, [x8, #128]
     8a4:	sub	x6, x29, #0x9d
     8a8:	bl	148c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb>
     8ac:	ldr	x8, [sp, #272]
     8b0:	str	w0, [x8, #96]
     8b4:	ldurb	w11, [x29, #-157]
     8b8:	tbnz	w11, #0, 8c0 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x7a8>
     8bc:	b	8c4 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x7ac>
     8c0:	b	8e4 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x7cc>
     8c4:	adrp	x0, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     8c8:	add	x0, x0, #0x0
     8cc:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     8d0:	add	x1, x1, #0x0
     8d4:	mov	w2, #0x64d6                	// #25814
     8d8:	adrp	x3, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     8dc:	add	x3, x3, #0x0
     8e0:	bl	0 <__assert_fail>
     8e4:	ldr	x8, [sp, #256]
     8e8:	ldrb	w9, [x8]
     8ec:	tbnz	w9, #0, 8f4 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x7dc>
     8f0:	b	990 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x878>
     8f4:	ldr	x0, [sp, #248]
     8f8:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     8fc:	tbnz	w0, #0, 904 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x7ec>
     900:	b	990 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x878>
     904:	bl	0 <_ZN4llvm4dbgsEv>
     908:	ldr	x8, [sp, #272]
     90c:	ldr	x1, [x8, #88]
     910:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     914:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     918:	add	x1, x1, #0x0
     91c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     920:	ldr	x8, [sp, #272]
     924:	ldr	w1, [x8, #24]
     928:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     92c:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     930:	add	x1, x1, #0x0
     934:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     938:	ldr	x8, [sp, #272]
     93c:	ldr	w1, [x8, #20]
     940:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     944:	ldr	x1, [sp, #240]
     948:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     94c:	ldr	x8, [sp, #272]
     950:	ldr	w9, [x8, #96]
     954:	str	x0, [sp, #104]
     958:	cbz	w9, 96c <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x854>
     95c:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     960:	add	x8, x8, #0x0
     964:	str	x8, [sp, #96]
     968:	b	978 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x860>
     96c:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     970:	add	x8, x8, #0x0
     974:	str	x8, [sp, #96]
     978:	ldr	x8, [sp, #96]
     97c:	ldr	x0, [sp, #104]
     980:	mov	x1, x8
     984:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     988:	ldr	x1, [sp, #232]
     98c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     990:	ldr	x8, [sp, #272]
     994:	ldr	w9, [x8, #96]
     998:	str	w9, [x8, #172]
     99c:	b	e20 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xd08>
     9a0:	ldr	x8, [sp, #272]
     9a4:	ldr	x9, [x8, #104]
     9a8:	add	x9, x9, #0x1
     9ac:	str	x9, [x8, #104]
     9b0:	mov	x0, x9
     9b4:	sub	x9, x29, #0xa4
     9b8:	mov	x1, x9
     9bc:	mov	x10, xzr
     9c0:	mov	x2, x10
     9c4:	str	x2, [sp, #88]
     9c8:	mov	x3, x10
     9cc:	str	x9, [sp, #80]
     9d0:	str	x10, [sp, #72]
     9d4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     9d8:	ldr	x8, [sp, #272]
     9dc:	str	w0, [x8, #8]
     9e0:	ldr	w11, [x8, #12]
     9e4:	mov	w9, w11
     9e8:	ldr	x10, [x8, #104]
     9ec:	add	x9, x10, x9
     9f0:	str	x9, [x8, #104]
     9f4:	ldr	x0, [x8, #104]
     9f8:	ldr	x1, [sp, #80]
     9fc:	ldr	x2, [sp, #88]
     a00:	ldr	x3, [sp, #72]
     a04:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     a08:	ldr	x8, [sp, #272]
     a0c:	str	w0, [x8, #4]
     a10:	ldr	w11, [x8, #12]
     a14:	mov	w9, w11
     a18:	ldr	x10, [x8, #104]
     a1c:	add	x9, x10, x9
     a20:	str	x9, [x8, #104]
     a24:	ldr	x9, [x8, #104]
     a28:	add	x10, x9, #0x1
     a2c:	str	x10, [x8, #104]
     a30:	ldrb	w11, [x9]
     a34:	str	w11, [x8]
     a38:	ldr	x9, [x8, #104]
     a3c:	add	x10, x9, #0x1
     a40:	str	x10, [x8, #104]
     a44:	ldrb	w11, [x9]
     a48:	ldr	w12, [x8]
     a4c:	orr	w11, w12, w11, lsl #8
     a50:	str	w11, [x8]
     a54:	ldr	x9, [x8, #104]
     a58:	add	x10, x9, #0x1
     a5c:	str	x10, [x8, #104]
     a60:	ldrb	w11, [x9]
     a64:	ldr	w12, [x8]
     a68:	orr	w11, w12, w11, lsl #16
     a6c:	str	w11, [x8]
     a70:	add	x9, sp, #0x130
     a74:	mov	x0, x9
     a78:	str	x9, [sp, #64]
     a7c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     a80:	ldr	x8, [sp, #272]
     a84:	ldr	w1, [x8, #8]
     a88:	ldr	x0, [sp, #64]
     a8c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     a90:	ldr	x8, [sp, #272]
     a94:	ldr	w0, [x8, #96]
     a98:	ldr	w1, [x8, #4]
     a9c:	ldr	w2, [x8, #148]
     aa0:	ldr	x4, [x8, #136]
     aa4:	ldr	x5, [x8, #128]
     aa8:	ldr	x3, [sp, #64]
     aac:	add	x6, sp, #0x12f
     ab0:	bl	148c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb>
     ab4:	ldr	x8, [sp, #272]
     ab8:	str	w0, [x8, #96]
     abc:	ldr	x8, [sp, #256]
     ac0:	ldrb	w9, [x8]
     ac4:	tbnz	w9, #0, acc <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x9b4>
     ac8:	b	b24 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xa0c>
     acc:	ldr	x0, [sp, #248]
     ad0:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     ad4:	tbnz	w0, #0, adc <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0x9c4>
     ad8:	b	b24 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xa0c>
     adc:	bl	0 <_ZN4llvm4dbgsEv>
     ae0:	ldr	x8, [sp, #272]
     ae4:	ldr	x1, [x8, #88]
     ae8:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     aec:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     af0:	add	x1, x1, #0x0
     af4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     af8:	ldr	x8, [sp, #272]
     afc:	ldr	w1, [x8, #8]
     b00:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     b04:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     b08:	add	x1, x1, #0x0
     b0c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     b10:	ldr	x8, [sp, #272]
     b14:	ldr	w1, [x8, #4]
     b18:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     b1c:	ldr	x1, [sp, #240]
     b20:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     b24:	ldrb	w8, [sp, #303]
     b28:	tbnz	w8, #0, b30 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xa18>
     b2c:	b	bc0 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xaa8>
     b30:	ldr	x8, [sp, #256]
     b34:	ldrb	w9, [x8]
     b38:	tbnz	w9, #0, b40 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xa28>
     b3c:	b	b98 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xa80>
     b40:	ldr	x0, [sp, #248]
     b44:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     b48:	tbnz	w0, #0, b50 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xa38>
     b4c:	b	b98 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xa80>
     b50:	bl	0 <_ZN4llvm4dbgsEv>
     b54:	ldr	x8, [sp, #272]
     b58:	ldr	w9, [x8, #96]
     b5c:	str	x0, [sp, #56]
     b60:	cbz	w9, b74 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xa5c>
     b64:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     b68:	add	x8, x8, #0x0
     b6c:	str	x8, [sp, #48]
     b70:	b	b80 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xa68>
     b74:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     b78:	add	x8, x8, #0x0
     b7c:	str	x8, [sp, #48]
     b80:	ldr	x8, [sp, #48]
     b84:	ldr	x0, [sp, #56]
     b88:	mov	x1, x8
     b8c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     b90:	ldr	x1, [sp, #232]
     b94:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     b98:	ldr	x8, [sp, #272]
     b9c:	ldr	x0, [x8, #152]
     ba0:	add	x1, sp, #0x130
     ba4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     ba8:	ldr	x8, [sp, #272]
     bac:	ldr	w9, [x8, #96]
     bb0:	str	w9, [x8, #172]
     bb4:	mov	w9, #0x1                   	// #1
     bb8:	str	w9, [sp, #296]
     bbc:	b	c68 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xb50>
     bc0:	ldr	x8, [sp, #272]
     bc4:	ldr	w9, [x8, #96]
     bc8:	cbnz	w9, bd0 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xab8>
     bcc:	b	bf0 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xad8>
     bd0:	adrp	x0, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     bd4:	add	x0, x0, #0x0
     bd8:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     bdc:	add	x1, x1, #0x0
     be0:	mov	w2, #0x64f7                	// #25847
     be4:	adrp	x3, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     be8:	add	x3, x3, #0x0
     bec:	bl	0 <__assert_fail>
     bf0:	ldr	x8, [sp, #272]
     bf4:	ldr	w9, [x8]
     bf8:	mov	w10, w9
     bfc:	ldr	x11, [x8, #104]
     c00:	add	x10, x11, x10
     c04:	str	x10, [x8, #104]
     c08:	ldr	x8, [sp, #256]
     c0c:	ldrb	w9, [x8]
     c10:	tbnz	w9, #0, c18 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xb00>
     c14:	b	c54 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xb3c>
     c18:	ldr	x0, [sp, #248]
     c1c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     c20:	tbnz	w0, #0, c28 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xb10>
     c24:	b	c54 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xb3c>
     c28:	bl	0 <_ZN4llvm4dbgsEv>
     c2c:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     c30:	add	x1, x1, #0x0
     c34:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     c38:	ldr	x8, [sp, #272]
     c3c:	ldr	x9, [x8, #104]
     c40:	ldr	x10, [x8, #160]
     c44:	subs	x1, x9, x10
     c48:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     c4c:	ldr	x1, [sp, #232]
     c50:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     c54:	mov	w8, #0x3                   	// #3
     c58:	ldr	x9, [sp, #272]
     c5c:	str	w8, [x9, #96]
     c60:	mov	w8, #0x4                   	// #4
     c64:	str	w8, [sp, #296]
     c68:	add	x0, sp, #0x130
     c6c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     c70:	ldr	w8, [sp, #296]
     c74:	cmp	w8, #0x1
     c78:	b.eq	e20 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xd08>  // b.none
     c7c:	b	c80 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xb68>
     c80:	b	e1c <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xd04>
     c84:	ldr	x8, [sp, #272]
     c88:	ldr	x9, [x8, #104]
     c8c:	add	x9, x9, #0x1
     c90:	str	x9, [x8, #104]
     c94:	mov	x0, x9
     c98:	add	x9, sp, #0x124
     c9c:	mov	x1, x9
     ca0:	mov	x10, xzr
     ca4:	mov	x2, x10
     ca8:	str	x2, [sp, #40]
     cac:	mov	x3, x10
     cb0:	str	x9, [sp, #32]
     cb4:	str	x10, [sp, #24]
     cb8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     cbc:	str	w0, [sp, #288]
     cc0:	ldr	w11, [sp, #292]
     cc4:	mov	w8, w11
     cc8:	ldr	x9, [sp, #272]
     ccc:	ldr	x10, [x9, #104]
     cd0:	add	x8, x10, x8
     cd4:	str	x8, [x9, #104]
     cd8:	ldr	x0, [x9, #104]
     cdc:	ldr	x1, [sp, #32]
     ce0:	ldr	x2, [sp, #40]
     ce4:	ldr	x3, [sp, #24]
     ce8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     cec:	str	w0, [sp, #284]
     cf0:	ldr	w11, [sp, #292]
     cf4:	mov	w8, w11
     cf8:	ldr	x9, [sp, #272]
     cfc:	ldr	x10, [x9, #104]
     d00:	add	x8, x10, x8
     d04:	str	x8, [x9, #104]
     d08:	ldr	w11, [x9, #148]
     d0c:	ldr	w12, [sp, #288]
     d10:	and	w11, w11, w12
     d14:	mov	w12, #0x1                   	// #1
     d18:	str	w12, [sp, #20]
     d1c:	cbnz	w11, d3c <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xc24>
     d20:	ldr	x8, [sp, #272]
     d24:	ldr	w9, [x8, #148]
     d28:	mvn	w9, w9
     d2c:	ldr	w10, [sp, #284]
     d30:	tst	w9, w10
     d34:	cset	w9, ne  // ne = any
     d38:	str	w9, [sp, #20]
     d3c:	ldr	w8, [sp, #20]
     d40:	and	w8, w8, #0x1
     d44:	strb	w8, [sp, #283]
     d48:	ldrb	w8, [sp, #283]
     d4c:	tbnz	w8, #0, d54 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xc3c>
     d50:	b	d60 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xc48>
     d54:	mov	w8, #0x1                   	// #1
     d58:	ldr	x9, [sp, #272]
     d5c:	str	w8, [x9, #96]
     d60:	ldr	x8, [sp, #256]
     d64:	ldrb	w9, [x8]
     d68:	tbnz	w9, #0, d70 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xc58>
     d6c:	b	dd0 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xcb8>
     d70:	ldr	x0, [sp, #248]
     d74:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     d78:	tbnz	w0, #0, d80 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xc68>
     d7c:	b	dd0 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xcb8>
     d80:	bl	0 <_ZN4llvm4dbgsEv>
     d84:	ldr	x8, [sp, #272]
     d88:	ldr	x1, [x8, #88]
     d8c:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     d90:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     d94:	add	x1, x1, #0x0
     d98:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     d9c:	ldrb	w9, [sp, #283]
     da0:	str	x0, [sp, #8]
     da4:	tbnz	w9, #0, dac <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xc94>
     da8:	b	db8 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xca0>
     dac:	ldr	x8, [sp, #208]
     db0:	str	x8, [sp]
     db4:	b	dc0 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xca8>
     db8:	ldr	x8, [sp, #200]
     dbc:	str	x8, [sp]
     dc0:	ldr	x8, [sp]
     dc4:	ldr	x0, [sp, #8]
     dc8:	mov	x1, x8
     dcc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     dd0:	b	e1c <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xd04>
     dd4:	ldr	x8, [sp, #256]
     dd8:	ldrb	w9, [x8]
     ddc:	tbnz	w9, #0, de4 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xccc>
     de0:	b	e10 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xcf8>
     de4:	ldr	x0, [sp, #248]
     de8:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
     dec:	tbnz	w0, #0, df4 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xcdc>
     df0:	b	e10 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xcf8>
     df4:	bl	0 <_ZN4llvm4dbgsEv>
     df8:	ldr	x8, [sp, #272]
     dfc:	ldr	x1, [x8, #88]
     e00:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
     e04:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     e08:	add	x1, x1, #0x0
     e0c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     e10:	ldr	x8, [sp, #272]
     e14:	str	wzr, [x8, #172]
     e18:	b	e20 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xd08>
     e1c:	b	1d4 <_ZN4llvmL17decodeInstructionIjEENS_14MCDisassembler12DecodeStatusEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE+0xbc>
     e20:	ldr	x8, [sp, #272]
     e24:	ldr	w0, [x8, #172]
     e28:	add	sp, sp, #0x280
     e2c:	ldr	x28, [sp, #16]
     e30:	ldp	x29, x30, [sp], #32
     e34:	ret

0000000000000e38 <LLVMInitializeAArch64Disassembler>:
     e38:	sub	sp, sp, #0x20
     e3c:	stp	x29, x30, [sp, #16]
     e40:	add	x29, sp, #0x10
     e44:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     e48:	add	x8, x8, #0x0
     e4c:	adrp	x9, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     e50:	add	x9, x9, #0x0
     e54:	str	x8, [sp, #8]
     e58:	str	x9, [sp]
     e5c:	bl	0 <_ZN4llvm21getTheAArch64leTargetEv>
     e60:	ldr	x1, [sp, #8]
     e64:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     e68:	bl	0 <_ZN4llvm21getTheAArch64beTargetEv>
     e6c:	ldr	x1, [sp, #8]
     e70:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     e74:	bl	0 <_ZN4llvm21getTheAArch64leTargetEv>
     e78:	ldr	x1, [sp]
     e7c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     e80:	bl	0 <_ZN4llvm21getTheAArch64beTargetEv>
     e84:	ldr	x1, [sp]
     e88:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     e8c:	bl	0 <_ZN4llvm22getTheAArch64_32TargetEv>
     e90:	ldr	x1, [sp, #8]
     e94:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     e98:	bl	0 <_ZN4llvm22getTheAArch64_32TargetEv>
     e9c:	ldr	x1, [sp]
     ea0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     ea4:	bl	0 <_ZN4llvm17getTheARM64TargetEv>
     ea8:	ldr	x1, [sp, #8]
     eac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     eb0:	bl	0 <_ZN4llvm17getTheARM64TargetEv>
     eb4:	ldr	x1, [sp]
     eb8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     ebc:	bl	0 <_ZN4llvm20getTheARM64_32TargetEv>
     ec0:	ldr	x1, [sp, #8]
     ec4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     ec8:	bl	0 <_ZN4llvm20getTheARM64_32TargetEv>
     ecc:	ldr	x1, [sp]
     ed0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     ed4:	ldp	x29, x30, [sp, #16]
     ed8:	add	sp, sp, #0x20
     edc:	ret

0000000000000ee0 <_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE>:
     ee0:	sub	sp, sp, #0x30
     ee4:	stp	x29, x30, [sp, #32]
     ee8:	add	x29, sp, #0x20
     eec:	mov	x8, #0x28                  	// #40
     ef0:	stur	x0, [x29, #-8]
     ef4:	str	x1, [sp, #16]
     ef8:	str	x2, [sp, #8]
     efc:	mov	x0, x8
     f00:	bl	0 <_Znwm>
     f04:	ldr	x1, [sp, #16]
     f08:	ldr	x2, [sp, #8]
     f0c:	str	x0, [sp]
     f10:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     f14:	ldr	x0, [sp]
     f18:	ldp	x29, x30, [sp, #32]
     f1c:	add	sp, sp, #0x30
     f20:	ret

0000000000000f24 <_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE>:
     f24:	sub	sp, sp, #0x70
     f28:	stp	x29, x30, [sp, #96]
     f2c:	add	x29, sp, #0x60
     f30:	mov	x8, #0x30                  	// #48
     f34:	add	x9, sp, #0x28
     f38:	stur	x0, [x29, #-8]
     f3c:	stur	x1, [x29, #-16]
     f40:	stur	x2, [x29, #-24]
     f44:	stur	x3, [x29, #-32]
     f48:	stur	x4, [x29, #-40]
     f4c:	str	x5, [sp, #48]
     f50:	mov	x0, x8
     f54:	str	x9, [sp, #32]
     f58:	bl	0 <_Znwm>
     f5c:	ldur	x1, [x29, #-40]
     f60:	ldr	x8, [sp, #48]
     f64:	str	x0, [sp, #24]
     f68:	mov	x0, x8
     f6c:	str	x1, [sp, #16]
     f70:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     f74:	ldr	x8, [sp, #32]
     f78:	str	x0, [sp, #8]
     f7c:	mov	x0, x8
     f80:	ldr	x1, [sp, #8]
     f84:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     f88:	ldur	x3, [x29, #-16]
     f8c:	ldur	x4, [x29, #-24]
     f90:	ldur	x5, [x29, #-32]
     f94:	ldr	x0, [sp, #24]
     f98:	ldr	x1, [sp, #16]
     f9c:	ldr	x2, [sp, #32]
     fa0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     fa4:	ldr	x0, [sp, #32]
     fa8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
     fac:	ldr	x0, [sp, #24]
     fb0:	ldp	x29, x30, [sp, #96]
     fb4:	add	sp, sp, #0x70
     fb8:	ret

0000000000000fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>:
     fbc:	sub	sp, sp, #0x20
     fc0:	stp	x29, x30, [sp, #16]
     fc4:	add	x29, sp, #0x10
     fc8:	stur	w0, [x29, #-4]
     fcc:	str	w1, [sp, #8]
     fd0:	str	w2, [sp, #4]
     fd4:	ldur	w0, [x29, #-4]
     fd8:	ldr	w1, [sp, #8]
     fdc:	ldr	w2, [sp, #4]
     fe0:	ldrb	w3, [sp, #3]
     fe4:	bl	264e4 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE>
     fe8:	ldp	x29, x30, [sp, #16]
     fec:	add	sp, sp, #0x20
     ff0:	ret

0000000000000ff4 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE>:
     ff4:	sub	sp, sp, #0x40
     ff8:	stp	x29, x30, [sp, #48]
     ffc:	add	x29, sp, #0x30
    1000:	stur	w0, [x29, #-8]
    1004:	stur	x1, [x29, #-16]
    1008:	ldur	w8, [x29, #-8]
    100c:	subs	w8, w8, #0x0
    1010:	mov	w9, w8
    1014:	ubfx	x9, x9, #0, #32
    1018:	cmp	x9, #0x21
    101c:	str	x9, [sp, #24]
    1020:	b.hi	103c <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x48>  // b.pmore
    1024:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1028:	add	x8, x8, #0x0
    102c:	ldr	x11, [sp, #24]
    1030:	ldrsw	x10, [x8, x11, lsl #2]
    1034:	add	x9, x8, x10
    1038:	br	x9
    103c:	adrp	x0, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1040:	add	x0, x0, #0x0
    1044:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1048:	add	x1, x1, #0x0
    104c:	mov	w2, #0x5058                	// #20568
    1050:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    1054:	ldur	x0, [x29, #-16]
    1058:	mov	w1, #0x61                  	// #97
    105c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1060:	and	w8, w0, #0x1
    1064:	sturb	w8, [x29, #-1]
    1068:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    106c:	ldur	x0, [x29, #-16]
    1070:	mov	w1, #0x62                  	// #98
    1074:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1078:	and	w8, w0, #0x1
    107c:	sturb	w8, [x29, #-1]
    1080:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1084:	ldur	x0, [x29, #-16]
    1088:	mov	w1, #0x63                  	// #99
    108c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1090:	and	w8, w0, #0x1
    1094:	sturb	w8, [x29, #-1]
    1098:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    109c:	ldur	x0, [x29, #-16]
    10a0:	mov	w1, #0x64                  	// #100
    10a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    10a8:	and	w8, w0, #0x1
    10ac:	sturb	w8, [x29, #-1]
    10b0:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    10b4:	ldur	x0, [x29, #-16]
    10b8:	mov	w1, #0x66                  	// #102
    10bc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    10c0:	and	w8, w0, #0x1
    10c4:	sturb	w8, [x29, #-1]
    10c8:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    10cc:	ldur	x0, [x29, #-16]
    10d0:	mov	w1, #0x65                  	// #101
    10d4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    10d8:	and	w8, w0, #0x1
    10dc:	sturb	w8, [x29, #-1]
    10e0:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    10e4:	ldur	x0, [x29, #-16]
    10e8:	mov	w1, #0x2c                  	// #44
    10ec:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    10f0:	and	w8, w0, #0x1
    10f4:	sturb	w8, [x29, #-1]
    10f8:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    10fc:	ldur	x0, [x29, #-16]
    1100:	mov	w1, #0x2b                  	// #43
    1104:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1108:	and	w8, w0, #0x1
    110c:	sturb	w8, [x29, #-1]
    1110:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1114:	ldur	x0, [x29, #-16]
    1118:	mov	w1, #0x2f                  	// #47
    111c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1120:	and	w8, w0, #0x1
    1124:	sturb	w8, [x29, #-1]
    1128:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    112c:	ldur	x0, [x29, #-16]
    1130:	mov	w1, #0x30                  	// #48
    1134:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1138:	and	w8, w0, #0x1
    113c:	sturb	w8, [x29, #-1]
    1140:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1144:	ldur	x0, [x29, #-16]
    1148:	mov	w1, #0x30                  	// #48
    114c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1150:	mov	w8, #0x0                   	// #0
    1154:	str	w8, [sp, #20]
    1158:	tbnz	w0, #0, 1160 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x16c>
    115c:	b	1170 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x17c>
    1160:	ldur	x0, [x29, #-16]
    1164:	mov	w1, #0x23                  	// #35
    1168:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    116c:	str	w0, [sp, #20]
    1170:	ldr	w8, [sp, #20]
    1174:	and	w8, w8, #0x1
    1178:	sturb	w8, [x29, #-1]
    117c:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1180:	ldur	x0, [x29, #-16]
    1184:	mov	w1, #0x21                  	// #33
    1188:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    118c:	and	w8, w0, #0x1
    1190:	sturb	w8, [x29, #-1]
    1194:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1198:	ldur	x0, [x29, #-16]
    119c:	mov	w1, #0x30                  	// #48
    11a0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    11a4:	mov	w8, #0x0                   	// #0
    11a8:	str	w8, [sp, #16]
    11ac:	tbnz	w0, #0, 11b4 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x1c0>
    11b0:	b	11c4 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x1d0>
    11b4:	ldur	x0, [x29, #-16]
    11b8:	mov	w1, #0x1f                  	// #31
    11bc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    11c0:	str	w0, [sp, #16]
    11c4:	ldr	w8, [sp, #16]
    11c8:	and	w8, w8, #0x1
    11cc:	sturb	w8, [x29, #-1]
    11d0:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    11d4:	ldur	x0, [x29, #-16]
    11d8:	mov	w8, wzr
    11dc:	mov	w1, w8
    11e0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    11e4:	and	w8, w0, #0x1
    11e8:	sturb	w8, [x29, #-1]
    11ec:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    11f0:	ldur	x0, [x29, #-16]
    11f4:	mov	w1, #0x5d                  	// #93
    11f8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    11fc:	and	w8, w0, #0x1
    1200:	sturb	w8, [x29, #-1]
    1204:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1208:	ldur	x0, [x29, #-16]
    120c:	mov	w1, #0x30                  	// #48
    1210:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1214:	mov	w8, #0x0                   	// #0
    1218:	str	w8, [sp, #12]
    121c:	tbnz	w0, #0, 1224 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x230>
    1220:	b	1234 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x240>
    1224:	ldur	x0, [x29, #-16]
    1228:	mov	w1, #0x40                  	// #64
    122c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1230:	str	w0, [sp, #12]
    1234:	ldr	w8, [sp, #12]
    1238:	and	w8, w8, #0x1
    123c:	sturb	w8, [x29, #-1]
    1240:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1244:	ldur	x0, [x29, #-16]
    1248:	mov	w1, #0x16                  	// #22
    124c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1250:	mov	w8, #0x0                   	// #0
    1254:	str	w8, [sp, #8]
    1258:	tbnz	w0, #0, 1260 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x26c>
    125c:	b	128c <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x298>
    1260:	ldur	x0, [x29, #-16]
    1264:	mov	w1, #0x30                  	// #48
    1268:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    126c:	mov	w8, #0x0                   	// #0
    1270:	str	w8, [sp, #8]
    1274:	tbnz	w0, #0, 127c <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x288>
    1278:	b	128c <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x298>
    127c:	ldur	x0, [x29, #-16]
    1280:	mov	w1, #0x23                  	// #35
    1284:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1288:	str	w0, [sp, #8]
    128c:	ldr	w8, [sp, #8]
    1290:	and	w8, w8, #0x1
    1294:	sturb	w8, [x29, #-1]
    1298:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    129c:	ldur	x0, [x29, #-16]
    12a0:	mov	w1, #0x5e                  	// #94
    12a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    12a8:	and	w8, w0, #0x1
    12ac:	sturb	w8, [x29, #-1]
    12b0:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    12b4:	ldur	x0, [x29, #-16]
    12b8:	mov	w1, #0x1b                  	// #27
    12bc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    12c0:	and	w8, w0, #0x1
    12c4:	sturb	w8, [x29, #-1]
    12c8:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    12cc:	ldur	x0, [x29, #-16]
    12d0:	mov	w1, #0x16                  	// #22
    12d4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    12d8:	mov	w8, #0x0                   	// #0
    12dc:	str	w8, [sp, #4]
    12e0:	tbnz	w0, #0, 12e8 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x2f4>
    12e4:	b	12f8 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x304>
    12e8:	ldur	x0, [x29, #-16]
    12ec:	mov	w1, #0x30                  	// #48
    12f0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    12f4:	str	w0, [sp, #4]
    12f8:	ldr	w8, [sp, #4]
    12fc:	and	w8, w8, #0x1
    1300:	sturb	w8, [x29, #-1]
    1304:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1308:	ldur	x0, [x29, #-16]
    130c:	mov	w1, #0x6d                  	// #109
    1310:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1314:	and	w8, w0, #0x1
    1318:	sturb	w8, [x29, #-1]
    131c:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1320:	ldur	x0, [x29, #-16]
    1324:	mov	w1, #0x1e                  	// #30
    1328:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    132c:	and	w8, w0, #0x1
    1330:	sturb	w8, [x29, #-1]
    1334:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1338:	ldur	x0, [x29, #-16]
    133c:	mov	w1, #0x6e                  	// #110
    1340:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1344:	and	w8, w0, #0x1
    1348:	sturb	w8, [x29, #-1]
    134c:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1350:	ldur	x0, [x29, #-16]
    1354:	mov	w1, #0x3                   	// #3
    1358:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    135c:	and	w8, w0, #0x1
    1360:	sturb	w8, [x29, #-1]
    1364:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1368:	ldur	x0, [x29, #-16]
    136c:	mov	w1, #0x5a                  	// #90
    1370:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1374:	and	w8, w0, #0x1
    1378:	sturb	w8, [x29, #-1]
    137c:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1380:	ldur	x0, [x29, #-16]
    1384:	mov	w1, #0x33                  	// #51
    1388:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    138c:	and	w8, w0, #0x1
    1390:	sturb	w8, [x29, #-1]
    1394:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1398:	ldur	x0, [x29, #-16]
    139c:	mov	w1, #0x3f                  	// #63
    13a0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    13a4:	and	w8, w0, #0x1
    13a8:	sturb	w8, [x29, #-1]
    13ac:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    13b0:	ldur	x0, [x29, #-16]
    13b4:	mov	w1, #0xb                   	// #11
    13b8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    13bc:	and	w8, w0, #0x1
    13c0:	sturb	w8, [x29, #-1]
    13c4:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    13c8:	ldur	x0, [x29, #-16]
    13cc:	mov	w1, #0x3e                  	// #62
    13d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    13d4:	and	w8, w0, #0x1
    13d8:	sturb	w8, [x29, #-1]
    13dc:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    13e0:	ldur	x0, [x29, #-16]
    13e4:	mov	w1, #0x20                  	// #32
    13e8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    13ec:	and	w8, w0, #0x1
    13f0:	sturb	w8, [x29, #-1]
    13f4:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    13f8:	ldur	x0, [x29, #-16]
    13fc:	mov	w1, #0x2a                  	// #42
    1400:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1404:	mov	w8, #0x0                   	// #0
    1408:	str	w8, [sp]
    140c:	tbnz	w0, #0, 1414 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x420>
    1410:	b	1424 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x430>
    1414:	ldur	x0, [x29, #-16]
    1418:	mov	w1, #0x20                  	// #32
    141c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1420:	str	w0, [sp]
    1424:	ldr	w8, [sp]
    1428:	and	w8, w8, #0x1
    142c:	sturb	w8, [x29, #-1]
    1430:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1434:	ldur	x0, [x29, #-16]
    1438:	mov	w1, #0x23                  	// #35
    143c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1440:	and	w8, w0, #0x1
    1444:	sturb	w8, [x29, #-1]
    1448:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    144c:	ldur	x0, [x29, #-16]
    1450:	mov	w1, #0x5c                  	// #92
    1454:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1458:	and	w8, w0, #0x1
    145c:	sturb	w8, [x29, #-1]
    1460:	b	1478 <_ZN4llvmL21checkDecoderPredicateEjRKNS_13FeatureBitsetE+0x484>
    1464:	ldur	x0, [x29, #-16]
    1468:	mov	w1, #0x40                  	// #64
    146c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1470:	and	w8, w0, #0x1
    1474:	sturb	w8, [x29, #-1]
    1478:	ldurb	w8, [x29, #-1]
    147c:	and	w0, w8, #0x1
    1480:	ldp	x29, x30, [sp, #48]
    1484:	add	sp, sp, #0x40
    1488:	ret

000000000000148c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb>:
    148c:	stp	x29, x30, [sp, #-32]!
    1490:	str	x28, [sp, #16]
    1494:	mov	x29, sp
    1498:	sub	sp, sp, #0x3, lsl #12
    149c:	sub	sp, sp, #0x260
    14a0:	mov	w8, #0x1                   	// #1
    14a4:	stur	w0, [x29, #-8]
    14a8:	stur	w1, [x29, #-12]
    14ac:	stur	w2, [x29, #-16]
    14b0:	stur	x3, [x29, #-24]
    14b4:	stur	x4, [x29, #-32]
    14b8:	stur	x5, [x29, #-40]
    14bc:	stur	x6, [x29, #-48]
    14c0:	ldur	x9, [x29, #-48]
    14c4:	strb	w8, [x9]
    14c8:	ldur	w8, [x29, #-12]
    14cc:	subs	w8, w8, #0x0
    14d0:	mov	w9, w8
    14d4:	ubfx	x9, x9, #0, #32
    14d8:	cmp	x9, #0x225
    14dc:	str	x9, [sp, #9136]
    14e0:	b.hi	14fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x70>  // b.pmore
    14e4:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    14e8:	add	x8, x8, #0x0
    14ec:	ldr	x11, [sp, #9136]
    14f0:	ldrsw	x10, [x8, x11, lsl #2]
    14f4:	add	x9, x8, x10
    14f8:	br	x9
    14fc:	adrp	x0, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1500:	add	x0, x0, #0x0
    1504:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1508:	add	x1, x1, #0x0
    150c:	mov	w2, #0x50a6                	// #20646
    1510:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    1514:	ldur	w0, [x29, #-16]
    1518:	mov	w8, wzr
    151c:	mov	w1, w8
    1520:	mov	w2, #0x10                  	// #16
    1524:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1528:	stur	w0, [x29, #-52]
    152c:	ldur	x0, [x29, #-24]
    1530:	ldur	w8, [x29, #-52]
    1534:	mov	w3, w8
    1538:	str	x0, [sp, #9128]
    153c:	mov	x0, x3
    1540:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    1544:	sub	x9, x29, #0x48
    1548:	stur	x0, [x29, #-72]
    154c:	stur	x1, [x29, #-64]
    1550:	ldr	x0, [sp, #9128]
    1554:	mov	x1, x9
    1558:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    155c:	ldur	w8, [x29, #-8]
    1560:	stur	w8, [x29, #-4]
    1564:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1568:	ldur	w0, [x29, #-16]
    156c:	mov	w8, wzr
    1570:	mov	w1, w8
    1574:	mov	w2, #0x5                   	// #5
    1578:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    157c:	stur	w0, [x29, #-52]
    1580:	ldur	x0, [x29, #-24]
    1584:	ldur	w1, [x29, #-52]
    1588:	ldur	x2, [x29, #-32]
    158c:	ldur	x3, [x29, #-40]
    1590:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1594:	sub	x9, x29, #0x8
    1598:	str	w0, [sp, #9124]
    159c:	mov	x0, x9
    15a0:	ldr	w1, [sp, #9124]
    15a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    15a8:	tbnz	w0, #0, 15b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x128>
    15ac:	stur	wzr, [x29, #-4]
    15b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    15b4:	ldur	w0, [x29, #-16]
    15b8:	mov	w1, #0xa                   	// #10
    15bc:	mov	w2, #0x3                   	// #3
    15c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    15c4:	stur	w0, [x29, #-52]
    15c8:	ldur	x0, [x29, #-24]
    15cc:	ldur	w1, [x29, #-52]
    15d0:	ldur	x2, [x29, #-32]
    15d4:	ldur	x3, [x29, #-40]
    15d8:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    15dc:	sub	x8, x29, #0x8
    15e0:	str	w0, [sp, #9120]
    15e4:	mov	x0, x8
    15e8:	ldr	w1, [sp, #9120]
    15ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    15f0:	tbnz	w0, #0, 15fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x170>
    15f4:	stur	wzr, [x29, #-4]
    15f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    15fc:	ldur	w0, [x29, #-16]
    1600:	mov	w8, wzr
    1604:	mov	w1, w8
    1608:	mov	w2, #0x5                   	// #5
    160c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1610:	stur	w0, [x29, #-52]
    1614:	ldur	x0, [x29, #-24]
    1618:	ldur	w1, [x29, #-52]
    161c:	ldur	x2, [x29, #-32]
    1620:	ldur	x3, [x29, #-40]
    1624:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1628:	sub	x9, x29, #0x8
    162c:	str	w0, [sp, #9116]
    1630:	mov	x0, x9
    1634:	ldr	w1, [sp, #9116]
    1638:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    163c:	tbnz	w0, #0, 1648 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bc>
    1640:	stur	wzr, [x29, #-4]
    1644:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1648:	ldur	w0, [x29, #-16]
    164c:	mov	w8, #0x5                   	// #5
    1650:	mov	w1, w8
    1654:	mov	w2, w8
    1658:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    165c:	stur	w0, [x29, #-52]
    1660:	ldur	x0, [x29, #-24]
    1664:	ldur	w1, [x29, #-52]
    1668:	ldur	x2, [x29, #-32]
    166c:	ldur	x3, [x29, #-40]
    1670:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1674:	sub	x9, x29, #0x8
    1678:	str	w0, [sp, #9112]
    167c:	mov	x0, x9
    1680:	ldr	w1, [sp, #9112]
    1684:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1688:	tbnz	w0, #0, 1694 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x208>
    168c:	stur	wzr, [x29, #-4]
    1690:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1694:	ldur	w8, [x29, #-8]
    1698:	stur	w8, [x29, #-4]
    169c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    16a0:	ldur	w0, [x29, #-16]
    16a4:	mov	w8, wzr
    16a8:	mov	w1, w8
    16ac:	mov	w2, #0x5                   	// #5
    16b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    16b4:	stur	w0, [x29, #-52]
    16b8:	ldur	x0, [x29, #-24]
    16bc:	ldur	w1, [x29, #-52]
    16c0:	ldur	x2, [x29, #-32]
    16c4:	ldur	x3, [x29, #-40]
    16c8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
    16cc:	sub	x9, x29, #0x8
    16d0:	str	w0, [sp, #9108]
    16d4:	mov	x0, x9
    16d8:	ldr	w1, [sp, #9108]
    16dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    16e0:	tbnz	w0, #0, 16ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x260>
    16e4:	stur	wzr, [x29, #-4]
    16e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    16ec:	ldur	w0, [x29, #-16]
    16f0:	mov	w1, #0xa                   	// #10
    16f4:	mov	w2, #0x3                   	// #3
    16f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    16fc:	stur	w0, [x29, #-52]
    1700:	ldur	x0, [x29, #-24]
    1704:	ldur	w1, [x29, #-52]
    1708:	ldur	x2, [x29, #-32]
    170c:	ldur	x3, [x29, #-40]
    1710:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    1714:	sub	x8, x29, #0x8
    1718:	str	w0, [sp, #9104]
    171c:	mov	x0, x8
    1720:	ldr	w1, [sp, #9104]
    1724:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1728:	tbnz	w0, #0, 1734 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2a8>
    172c:	stur	wzr, [x29, #-4]
    1730:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1734:	ldur	w0, [x29, #-16]
    1738:	mov	w8, #0x5                   	// #5
    173c:	mov	w1, w8
    1740:	mov	w2, w8
    1744:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1748:	stur	w0, [x29, #-52]
    174c:	ldur	x0, [x29, #-24]
    1750:	ldur	w1, [x29, #-52]
    1754:	ldur	x2, [x29, #-32]
    1758:	ldur	x3, [x29, #-40]
    175c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1760:	sub	x9, x29, #0x8
    1764:	str	w0, [sp, #9100]
    1768:	mov	x0, x9
    176c:	ldr	w1, [sp, #9100]
    1770:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1774:	tbnz	w0, #0, 1780 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2f4>
    1778:	stur	wzr, [x29, #-4]
    177c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1780:	ldur	w8, [x29, #-8]
    1784:	stur	w8, [x29, #-4]
    1788:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    178c:	ldur	w0, [x29, #-16]
    1790:	mov	w8, wzr
    1794:	mov	w1, w8
    1798:	mov	w2, #0x5                   	// #5
    179c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    17a0:	stur	w0, [x29, #-52]
    17a4:	ldur	x0, [x29, #-24]
    17a8:	ldur	w1, [x29, #-52]
    17ac:	ldur	x2, [x29, #-32]
    17b0:	ldur	x3, [x29, #-40]
    17b4:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
    17b8:	sub	x9, x29, #0x8
    17bc:	str	w0, [sp, #9096]
    17c0:	mov	x0, x9
    17c4:	ldr	w1, [sp, #9096]
    17c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    17cc:	tbnz	w0, #0, 17d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x34c>
    17d0:	stur	wzr, [x29, #-4]
    17d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    17d8:	ldur	w0, [x29, #-16]
    17dc:	mov	w1, #0xa                   	// #10
    17e0:	mov	w2, #0x3                   	// #3
    17e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    17e8:	stur	w0, [x29, #-52]
    17ec:	ldur	x0, [x29, #-24]
    17f0:	ldur	w1, [x29, #-52]
    17f4:	ldur	x2, [x29, #-32]
    17f8:	ldur	x3, [x29, #-40]
    17fc:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    1800:	sub	x8, x29, #0x8
    1804:	str	w0, [sp, #9092]
    1808:	mov	x0, x8
    180c:	ldr	w1, [sp, #9092]
    1810:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1814:	tbnz	w0, #0, 1820 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x394>
    1818:	stur	wzr, [x29, #-4]
    181c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1820:	ldur	w0, [x29, #-16]
    1824:	mov	w8, #0x5                   	// #5
    1828:	mov	w1, w8
    182c:	mov	w2, w8
    1830:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1834:	stur	w0, [x29, #-52]
    1838:	ldur	x0, [x29, #-24]
    183c:	ldur	w1, [x29, #-52]
    1840:	ldur	x2, [x29, #-32]
    1844:	ldur	x3, [x29, #-40]
    1848:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    184c:	sub	x9, x29, #0x8
    1850:	str	w0, [sp, #9088]
    1854:	mov	x0, x9
    1858:	ldr	w1, [sp, #9088]
    185c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1860:	tbnz	w0, #0, 186c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3e0>
    1864:	stur	wzr, [x29, #-4]
    1868:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    186c:	ldur	w8, [x29, #-8]
    1870:	stur	w8, [x29, #-4]
    1874:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1878:	ldur	w0, [x29, #-16]
    187c:	mov	w8, wzr
    1880:	mov	w1, w8
    1884:	mov	w2, #0x5                   	// #5
    1888:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    188c:	stur	w0, [x29, #-52]
    1890:	ldur	x0, [x29, #-24]
    1894:	ldur	w1, [x29, #-52]
    1898:	ldur	x2, [x29, #-32]
    189c:	ldur	x3, [x29, #-40]
    18a0:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
    18a4:	sub	x9, x29, #0x8
    18a8:	str	w0, [sp, #9084]
    18ac:	mov	x0, x9
    18b0:	ldr	w1, [sp, #9084]
    18b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    18b8:	tbnz	w0, #0, 18c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x438>
    18bc:	stur	wzr, [x29, #-4]
    18c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    18c4:	ldur	w0, [x29, #-16]
    18c8:	mov	w1, #0xa                   	// #10
    18cc:	mov	w2, #0x3                   	// #3
    18d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    18d4:	stur	w0, [x29, #-52]
    18d8:	ldur	x0, [x29, #-24]
    18dc:	ldur	w1, [x29, #-52]
    18e0:	ldur	x2, [x29, #-32]
    18e4:	ldur	x3, [x29, #-40]
    18e8:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    18ec:	sub	x8, x29, #0x8
    18f0:	str	w0, [sp, #9080]
    18f4:	mov	x0, x8
    18f8:	ldr	w1, [sp, #9080]
    18fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1900:	tbnz	w0, #0, 190c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x480>
    1904:	stur	wzr, [x29, #-4]
    1908:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    190c:	ldur	w0, [x29, #-16]
    1910:	mov	w8, #0x5                   	// #5
    1914:	mov	w1, w8
    1918:	mov	w2, w8
    191c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1920:	stur	w0, [x29, #-52]
    1924:	ldur	x0, [x29, #-24]
    1928:	ldur	w1, [x29, #-52]
    192c:	ldur	x2, [x29, #-32]
    1930:	ldur	x3, [x29, #-40]
    1934:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1938:	sub	x9, x29, #0x8
    193c:	str	w0, [sp, #9076]
    1940:	mov	x0, x9
    1944:	ldr	w1, [sp, #9076]
    1948:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    194c:	tbnz	w0, #0, 1958 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4cc>
    1950:	stur	wzr, [x29, #-4]
    1954:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1958:	ldur	w8, [x29, #-8]
    195c:	stur	w8, [x29, #-4]
    1960:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1964:	ldur	w0, [x29, #-16]
    1968:	mov	w8, wzr
    196c:	mov	w1, w8
    1970:	mov	w2, #0x5                   	// #5
    1974:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1978:	stur	w0, [x29, #-52]
    197c:	ldur	x0, [x29, #-24]
    1980:	ldur	w1, [x29, #-52]
    1984:	ldur	x2, [x29, #-32]
    1988:	ldur	x3, [x29, #-40]
    198c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1990:	sub	x9, x29, #0x8
    1994:	str	w0, [sp, #9072]
    1998:	mov	x0, x9
    199c:	ldr	w1, [sp, #9072]
    19a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    19a4:	tbnz	w0, #0, 19b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x524>
    19a8:	stur	wzr, [x29, #-4]
    19ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    19b0:	ldur	w0, [x29, #-16]
    19b4:	mov	w1, #0xa                   	// #10
    19b8:	mov	w2, #0x3                   	// #3
    19bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    19c0:	stur	w0, [x29, #-52]
    19c4:	ldur	x0, [x29, #-24]
    19c8:	ldur	w1, [x29, #-52]
    19cc:	ldur	x2, [x29, #-32]
    19d0:	ldur	x3, [x29, #-40]
    19d4:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    19d8:	sub	x8, x29, #0x8
    19dc:	str	w0, [sp, #9068]
    19e0:	mov	x0, x8
    19e4:	ldr	w1, [sp, #9068]
    19e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    19ec:	tbnz	w0, #0, 19f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x56c>
    19f0:	stur	wzr, [x29, #-4]
    19f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    19f8:	ldur	w0, [x29, #-16]
    19fc:	mov	w8, #0x5                   	// #5
    1a00:	mov	w1, w8
    1a04:	mov	w2, w8
    1a08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1a0c:	stur	w0, [x29, #-52]
    1a10:	ldur	x0, [x29, #-24]
    1a14:	ldur	w1, [x29, #-52]
    1a18:	ldur	x2, [x29, #-32]
    1a1c:	ldur	x3, [x29, #-40]
    1a20:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1a24:	sub	x9, x29, #0x8
    1a28:	str	w0, [sp, #9064]
    1a2c:	mov	x0, x9
    1a30:	ldr	w1, [sp, #9064]
    1a34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1a38:	tbnz	w0, #0, 1a44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5b8>
    1a3c:	stur	wzr, [x29, #-4]
    1a40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1a44:	ldur	w8, [x29, #-8]
    1a48:	stur	w8, [x29, #-4]
    1a4c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1a50:	ldur	w0, [x29, #-16]
    1a54:	mov	w8, wzr
    1a58:	mov	w1, w8
    1a5c:	mov	w2, #0x5                   	// #5
    1a60:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1a64:	stur	w0, [x29, #-52]
    1a68:	ldur	x0, [x29, #-24]
    1a6c:	ldur	w1, [x29, #-52]
    1a70:	ldur	x2, [x29, #-32]
    1a74:	ldur	x3, [x29, #-40]
    1a78:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1a7c:	sub	x9, x29, #0x8
    1a80:	str	w0, [sp, #9060]
    1a84:	mov	x0, x9
    1a88:	ldr	w1, [sp, #9060]
    1a8c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1a90:	tbnz	w0, #0, 1a9c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x610>
    1a94:	stur	wzr, [x29, #-4]
    1a98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1a9c:	ldur	w0, [x29, #-16]
    1aa0:	mov	w8, wzr
    1aa4:	mov	w1, w8
    1aa8:	mov	w2, #0x5                   	// #5
    1aac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1ab0:	stur	w0, [x29, #-52]
    1ab4:	ldur	x0, [x29, #-24]
    1ab8:	ldur	w1, [x29, #-52]
    1abc:	ldur	x2, [x29, #-32]
    1ac0:	ldur	x3, [x29, #-40]
    1ac4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1ac8:	sub	x9, x29, #0x8
    1acc:	str	w0, [sp, #9056]
    1ad0:	mov	x0, x9
    1ad4:	ldr	w1, [sp, #9056]
    1ad8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1adc:	tbnz	w0, #0, 1ae8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x65c>
    1ae0:	stur	wzr, [x29, #-4]
    1ae4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1ae8:	ldur	w0, [x29, #-16]
    1aec:	mov	w1, #0xa                   	// #10
    1af0:	mov	w2, #0x3                   	// #3
    1af4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1af8:	stur	w0, [x29, #-52]
    1afc:	ldur	x0, [x29, #-24]
    1b00:	ldur	w1, [x29, #-52]
    1b04:	ldur	x2, [x29, #-32]
    1b08:	ldur	x3, [x29, #-40]
    1b0c:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    1b10:	sub	x8, x29, #0x8
    1b14:	str	w0, [sp, #9052]
    1b18:	mov	x0, x8
    1b1c:	ldr	w1, [sp, #9052]
    1b20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1b24:	tbnz	w0, #0, 1b30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6a4>
    1b28:	stur	wzr, [x29, #-4]
    1b2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1b30:	ldur	w0, [x29, #-16]
    1b34:	mov	w8, #0x5                   	// #5
    1b38:	mov	w1, w8
    1b3c:	mov	w2, w8
    1b40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1b44:	stur	w0, [x29, #-52]
    1b48:	ldur	x0, [x29, #-24]
    1b4c:	ldur	w1, [x29, #-52]
    1b50:	ldur	x2, [x29, #-32]
    1b54:	ldur	x3, [x29, #-40]
    1b58:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1b5c:	sub	x9, x29, #0x8
    1b60:	str	w0, [sp, #9048]
    1b64:	mov	x0, x9
    1b68:	ldr	w1, [sp, #9048]
    1b6c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1b70:	tbnz	w0, #0, 1b7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6f0>
    1b74:	stur	wzr, [x29, #-4]
    1b78:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1b7c:	ldur	w8, [x29, #-8]
    1b80:	stur	w8, [x29, #-4]
    1b84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1b88:	ldur	w0, [x29, #-16]
    1b8c:	mov	w8, wzr
    1b90:	mov	w1, w8
    1b94:	mov	w2, #0x5                   	// #5
    1b98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1b9c:	stur	w0, [x29, #-52]
    1ba0:	ldur	x0, [x29, #-24]
    1ba4:	ldur	w1, [x29, #-52]
    1ba8:	ldur	x2, [x29, #-32]
    1bac:	ldur	x3, [x29, #-40]
    1bb0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1bb4:	sub	x9, x29, #0x8
    1bb8:	str	w0, [sp, #9044]
    1bbc:	mov	x0, x9
    1bc0:	ldr	w1, [sp, #9044]
    1bc4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1bc8:	tbnz	w0, #0, 1bd4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x748>
    1bcc:	stur	wzr, [x29, #-4]
    1bd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1bd4:	ldur	w0, [x29, #-16]
    1bd8:	mov	w1, #0xa                   	// #10
    1bdc:	mov	w2, #0x3                   	// #3
    1be0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1be4:	stur	w0, [x29, #-52]
    1be8:	ldur	x0, [x29, #-24]
    1bec:	ldur	w1, [x29, #-52]
    1bf0:	ldur	x2, [x29, #-32]
    1bf4:	ldur	x3, [x29, #-40]
    1bf8:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    1bfc:	sub	x8, x29, #0x8
    1c00:	str	w0, [sp, #9040]
    1c04:	mov	x0, x8
    1c08:	ldr	w1, [sp, #9040]
    1c0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1c10:	tbnz	w0, #0, 1c1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x790>
    1c14:	stur	wzr, [x29, #-4]
    1c18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1c1c:	ldur	w0, [x29, #-16]
    1c20:	mov	w8, wzr
    1c24:	mov	w1, w8
    1c28:	mov	w2, #0x5                   	// #5
    1c2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1c30:	stur	w0, [x29, #-52]
    1c34:	ldur	x0, [x29, #-24]
    1c38:	ldur	w1, [x29, #-52]
    1c3c:	ldur	x2, [x29, #-32]
    1c40:	ldur	x3, [x29, #-40]
    1c44:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1c48:	sub	x9, x29, #0x8
    1c4c:	str	w0, [sp, #9036]
    1c50:	mov	x0, x9
    1c54:	ldr	w1, [sp, #9036]
    1c58:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1c5c:	tbnz	w0, #0, 1c68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7dc>
    1c60:	stur	wzr, [x29, #-4]
    1c64:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1c68:	ldur	w0, [x29, #-16]
    1c6c:	mov	w8, #0x5                   	// #5
    1c70:	mov	w1, w8
    1c74:	mov	w2, w8
    1c78:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1c7c:	stur	w0, [x29, #-52]
    1c80:	ldur	x0, [x29, #-24]
    1c84:	ldur	w1, [x29, #-52]
    1c88:	ldur	x2, [x29, #-32]
    1c8c:	ldur	x3, [x29, #-40]
    1c90:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1c94:	sub	x9, x29, #0x8
    1c98:	str	w0, [sp, #9032]
    1c9c:	mov	x0, x9
    1ca0:	ldr	w1, [sp, #9032]
    1ca4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1ca8:	tbnz	w0, #0, 1cb4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x828>
    1cac:	stur	wzr, [x29, #-4]
    1cb0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1cb4:	ldur	w0, [x29, #-16]
    1cb8:	mov	w1, #0x10                  	// #16
    1cbc:	mov	w2, #0x5                   	// #5
    1cc0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1cc4:	stur	w0, [x29, #-52]
    1cc8:	ldur	x0, [x29, #-24]
    1ccc:	ldur	w1, [x29, #-52]
    1cd0:	ldur	x2, [x29, #-32]
    1cd4:	ldur	x3, [x29, #-40]
    1cd8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1cdc:	sub	x8, x29, #0x8
    1ce0:	str	w0, [sp, #9028]
    1ce4:	mov	x0, x8
    1ce8:	ldr	w1, [sp, #9028]
    1cec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1cf0:	tbnz	w0, #0, 1cfc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x870>
    1cf4:	stur	wzr, [x29, #-4]
    1cf8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1cfc:	ldur	w8, [x29, #-8]
    1d00:	stur	w8, [x29, #-4]
    1d04:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1d08:	ldur	w0, [x29, #-16]
    1d0c:	mov	w8, wzr
    1d10:	mov	w1, w8
    1d14:	mov	w2, #0x5                   	// #5
    1d18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1d1c:	stur	w0, [x29, #-52]
    1d20:	ldur	x0, [x29, #-24]
    1d24:	ldur	w1, [x29, #-52]
    1d28:	ldur	x2, [x29, #-32]
    1d2c:	ldur	x3, [x29, #-40]
    1d30:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1d34:	sub	x9, x29, #0x8
    1d38:	str	w0, [sp, #9024]
    1d3c:	mov	x0, x9
    1d40:	ldr	w1, [sp, #9024]
    1d44:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1d48:	tbnz	w0, #0, 1d54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8c8>
    1d4c:	stur	wzr, [x29, #-4]
    1d50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1d54:	ldur	w0, [x29, #-16]
    1d58:	mov	w1, #0xa                   	// #10
    1d5c:	mov	w2, #0x3                   	// #3
    1d60:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1d64:	stur	w0, [x29, #-52]
    1d68:	ldur	x0, [x29, #-24]
    1d6c:	ldur	w1, [x29, #-52]
    1d70:	ldur	x2, [x29, #-32]
    1d74:	ldur	x3, [x29, #-40]
    1d78:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    1d7c:	sub	x8, x29, #0x8
    1d80:	str	w0, [sp, #9020]
    1d84:	mov	x0, x8
    1d88:	ldr	w1, [sp, #9020]
    1d8c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1d90:	tbnz	w0, #0, 1d9c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x910>
    1d94:	stur	wzr, [x29, #-4]
    1d98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1d9c:	ldur	w0, [x29, #-16]
    1da0:	mov	w8, wzr
    1da4:	mov	w1, w8
    1da8:	mov	w2, #0x5                   	// #5
    1dac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1db0:	stur	w0, [x29, #-52]
    1db4:	ldur	x0, [x29, #-24]
    1db8:	ldur	w1, [x29, #-52]
    1dbc:	ldur	x2, [x29, #-32]
    1dc0:	ldur	x3, [x29, #-40]
    1dc4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1dc8:	sub	x9, x29, #0x8
    1dcc:	str	w0, [sp, #9016]
    1dd0:	mov	x0, x9
    1dd4:	ldr	w1, [sp, #9016]
    1dd8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1ddc:	tbnz	w0, #0, 1de8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x95c>
    1de0:	stur	wzr, [x29, #-4]
    1de4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1de8:	ldur	w0, [x29, #-16]
    1dec:	mov	w1, #0x5                   	// #5
    1df0:	mov	w2, #0x3                   	// #3
    1df4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1df8:	stur	w0, [x29, #-52]
    1dfc:	ldur	x0, [x29, #-24]
    1e00:	ldur	w1, [x29, #-52]
    1e04:	ldur	x2, [x29, #-32]
    1e08:	ldur	x3, [x29, #-40]
    1e0c:	bl	26950 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv>
    1e10:	sub	x8, x29, #0x8
    1e14:	str	w0, [sp, #9012]
    1e18:	mov	x0, x8
    1e1c:	ldr	w1, [sp, #9012]
    1e20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1e24:	tbnz	w0, #0, 1e30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9a4>
    1e28:	stur	wzr, [x29, #-4]
    1e2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1e30:	ldur	w8, [x29, #-8]
    1e34:	stur	w8, [x29, #-4]
    1e38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1e3c:	ldur	w0, [x29, #-16]
    1e40:	mov	w8, wzr
    1e44:	mov	w1, w8
    1e48:	mov	w2, #0x5                   	// #5
    1e4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1e50:	stur	w0, [x29, #-52]
    1e54:	ldur	x0, [x29, #-24]
    1e58:	ldur	w1, [x29, #-52]
    1e5c:	ldur	x2, [x29, #-32]
    1e60:	ldur	x3, [x29, #-40]
    1e64:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1e68:	sub	x9, x29, #0x8
    1e6c:	str	w0, [sp, #9008]
    1e70:	mov	x0, x9
    1e74:	ldr	w1, [sp, #9008]
    1e78:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1e7c:	tbnz	w0, #0, 1e88 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9fc>
    1e80:	stur	wzr, [x29, #-4]
    1e84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1e88:	ldur	w0, [x29, #-16]
    1e8c:	mov	w1, #0xa                   	// #10
    1e90:	mov	w2, #0x3                   	// #3
    1e94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1e98:	stur	w0, [x29, #-52]
    1e9c:	ldur	x0, [x29, #-24]
    1ea0:	ldur	w1, [x29, #-52]
    1ea4:	ldur	x2, [x29, #-32]
    1ea8:	ldur	x3, [x29, #-40]
    1eac:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    1eb0:	sub	x8, x29, #0x8
    1eb4:	str	w0, [sp, #9004]
    1eb8:	mov	x0, x8
    1ebc:	ldr	w1, [sp, #9004]
    1ec0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1ec4:	tbnz	w0, #0, 1ed0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa44>
    1ec8:	stur	wzr, [x29, #-4]
    1ecc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1ed0:	ldur	w0, [x29, #-16]
    1ed4:	mov	w8, wzr
    1ed8:	mov	w1, w8
    1edc:	mov	w2, #0x5                   	// #5
    1ee0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1ee4:	stur	w0, [x29, #-52]
    1ee8:	ldur	x0, [x29, #-24]
    1eec:	ldur	w1, [x29, #-52]
    1ef0:	ldur	x2, [x29, #-32]
    1ef4:	ldur	x3, [x29, #-40]
    1ef8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1efc:	sub	x9, x29, #0x8
    1f00:	str	w0, [sp, #9000]
    1f04:	mov	x0, x9
    1f08:	ldr	w1, [sp, #9000]
    1f0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1f10:	tbnz	w0, #0, 1f1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa90>
    1f14:	stur	wzr, [x29, #-4]
    1f18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1f1c:	ldur	w0, [x29, #-16]
    1f20:	mov	w1, #0x5                   	// #5
    1f24:	mov	w2, #0x4                   	// #4
    1f28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1f2c:	stur	w0, [x29, #-52]
    1f30:	ldur	x0, [x29, #-24]
    1f34:	ldur	w1, [x29, #-52]
    1f38:	ldur	x2, [x29, #-32]
    1f3c:	ldur	x3, [x29, #-40]
    1f40:	bl	2698c <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv>
    1f44:	sub	x8, x29, #0x8
    1f48:	str	w0, [sp, #8996]
    1f4c:	mov	x0, x8
    1f50:	ldr	w1, [sp, #8996]
    1f54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1f58:	tbnz	w0, #0, 1f64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xad8>
    1f5c:	stur	wzr, [x29, #-4]
    1f60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1f64:	ldur	w8, [x29, #-8]
    1f68:	stur	w8, [x29, #-4]
    1f6c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1f70:	ldur	w0, [x29, #-16]
    1f74:	mov	w8, wzr
    1f78:	mov	w1, w8
    1f7c:	mov	w2, #0x5                   	// #5
    1f80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1f84:	stur	w0, [x29, #-52]
    1f88:	ldur	x0, [x29, #-24]
    1f8c:	ldur	w1, [x29, #-52]
    1f90:	ldur	x2, [x29, #-32]
    1f94:	ldur	x3, [x29, #-40]
    1f98:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    1f9c:	sub	x9, x29, #0x8
    1fa0:	str	w0, [sp, #8992]
    1fa4:	mov	x0, x9
    1fa8:	ldr	w1, [sp, #8992]
    1fac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1fb0:	tbnz	w0, #0, 1fbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb30>
    1fb4:	stur	wzr, [x29, #-4]
    1fb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    1fbc:	ldur	w0, [x29, #-16]
    1fc0:	mov	w1, #0xa                   	// #10
    1fc4:	mov	w2, #0x3                   	// #3
    1fc8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    1fcc:	stur	w0, [x29, #-52]
    1fd0:	ldur	x0, [x29, #-24]
    1fd4:	ldur	w1, [x29, #-52]
    1fd8:	ldur	x2, [x29, #-32]
    1fdc:	ldur	x3, [x29, #-40]
    1fe0:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    1fe4:	sub	x8, x29, #0x8
    1fe8:	str	w0, [sp, #8988]
    1fec:	mov	x0, x8
    1ff0:	ldr	w1, [sp, #8988]
    1ff4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1ff8:	tbnz	w0, #0, 2004 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb78>
    1ffc:	stur	wzr, [x29, #-4]
    2000:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2004:	ldur	w0, [x29, #-16]
    2008:	mov	w8, wzr
    200c:	mov	w1, w8
    2010:	mov	w2, #0x5                   	// #5
    2014:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2018:	stur	w0, [x29, #-52]
    201c:	ldur	x0, [x29, #-24]
    2020:	ldur	w1, [x29, #-52]
    2024:	ldur	x2, [x29, #-32]
    2028:	ldur	x3, [x29, #-40]
    202c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2030:	sub	x9, x29, #0x8
    2034:	str	w0, [sp, #8984]
    2038:	mov	x0, x9
    203c:	ldr	w1, [sp, #8984]
    2040:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2044:	tbnz	w0, #0, 2050 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbc4>
    2048:	stur	wzr, [x29, #-4]
    204c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2050:	ldur	w0, [x29, #-16]
    2054:	mov	w8, #0x5                   	// #5
    2058:	mov	w1, w8
    205c:	mov	w2, w8
    2060:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2064:	stur	w0, [x29, #-52]
    2068:	ldur	x0, [x29, #-24]
    206c:	ldur	w1, [x29, #-52]
    2070:	ldur	x2, [x29, #-32]
    2074:	ldur	x3, [x29, #-40]
    2078:	bl	269c8 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv>
    207c:	sub	x9, x29, #0x8
    2080:	str	w0, [sp, #8980]
    2084:	mov	x0, x9
    2088:	ldr	w1, [sp, #8980]
    208c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2090:	tbnz	w0, #0, 209c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc10>
    2094:	stur	wzr, [x29, #-4]
    2098:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    209c:	ldur	w8, [x29, #-8]
    20a0:	stur	w8, [x29, #-4]
    20a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    20a8:	ldur	w0, [x29, #-16]
    20ac:	mov	w8, wzr
    20b0:	mov	w1, w8
    20b4:	mov	w2, #0x5                   	// #5
    20b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    20bc:	stur	w0, [x29, #-52]
    20c0:	ldur	x0, [x29, #-24]
    20c4:	ldur	w1, [x29, #-52]
    20c8:	ldur	x2, [x29, #-32]
    20cc:	ldur	x3, [x29, #-40]
    20d0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    20d4:	sub	x9, x29, #0x8
    20d8:	str	w0, [sp, #8976]
    20dc:	mov	x0, x9
    20e0:	ldr	w1, [sp, #8976]
    20e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    20e8:	tbnz	w0, #0, 20f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc68>
    20ec:	stur	wzr, [x29, #-4]
    20f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    20f4:	ldur	w0, [x29, #-16]
    20f8:	mov	w1, #0xa                   	// #10
    20fc:	mov	w2, #0x3                   	// #3
    2100:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2104:	stur	w0, [x29, #-52]
    2108:	ldur	x0, [x29, #-24]
    210c:	ldur	w1, [x29, #-52]
    2110:	ldur	x2, [x29, #-32]
    2114:	ldur	x3, [x29, #-40]
    2118:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    211c:	sub	x8, x29, #0x8
    2120:	str	w0, [sp, #8972]
    2124:	mov	x0, x8
    2128:	ldr	w1, [sp, #8972]
    212c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2130:	tbnz	w0, #0, 213c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xcb0>
    2134:	stur	wzr, [x29, #-4]
    2138:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    213c:	ldur	w0, [x29, #-16]
    2140:	mov	w8, wzr
    2144:	mov	w1, w8
    2148:	mov	w2, #0x5                   	// #5
    214c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2150:	stur	w0, [x29, #-52]
    2154:	ldur	x0, [x29, #-24]
    2158:	ldur	w1, [x29, #-52]
    215c:	ldur	x2, [x29, #-32]
    2160:	ldur	x3, [x29, #-40]
    2164:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2168:	sub	x9, x29, #0x8
    216c:	str	w0, [sp, #8968]
    2170:	mov	x0, x9
    2174:	ldr	w1, [sp, #8968]
    2178:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    217c:	tbnz	w0, #0, 2188 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xcfc>
    2180:	stur	wzr, [x29, #-4]
    2184:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2188:	ldur	w0, [x29, #-16]
    218c:	mov	w1, #0x5                   	// #5
    2190:	mov	w2, #0x3                   	// #3
    2194:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2198:	stur	w0, [x29, #-52]
    219c:	ldur	x0, [x29, #-24]
    21a0:	ldur	w1, [x29, #-52]
    21a4:	ldur	x2, [x29, #-32]
    21a8:	ldur	x3, [x29, #-40]
    21ac:	bl	26a04 <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv>
    21b0:	sub	x8, x29, #0x8
    21b4:	str	w0, [sp, #8964]
    21b8:	mov	x0, x8
    21bc:	ldr	w1, [sp, #8964]
    21c0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    21c4:	tbnz	w0, #0, 21d0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd44>
    21c8:	stur	wzr, [x29, #-4]
    21cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    21d0:	ldur	w8, [x29, #-8]
    21d4:	stur	w8, [x29, #-4]
    21d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    21dc:	ldur	w0, [x29, #-16]
    21e0:	mov	w8, wzr
    21e4:	mov	w1, w8
    21e8:	mov	w2, #0x5                   	// #5
    21ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    21f0:	stur	w0, [x29, #-52]
    21f4:	ldur	x0, [x29, #-24]
    21f8:	ldur	w1, [x29, #-52]
    21fc:	ldur	x2, [x29, #-32]
    2200:	ldur	x3, [x29, #-40]
    2204:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2208:	sub	x9, x29, #0x8
    220c:	str	w0, [sp, #8960]
    2210:	mov	x0, x9
    2214:	ldr	w1, [sp, #8960]
    2218:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    221c:	tbnz	w0, #0, 2228 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd9c>
    2220:	stur	wzr, [x29, #-4]
    2224:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2228:	ldur	w0, [x29, #-16]
    222c:	mov	w1, #0xa                   	// #10
    2230:	mov	w2, #0x3                   	// #3
    2234:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2238:	stur	w0, [x29, #-52]
    223c:	ldur	x0, [x29, #-24]
    2240:	ldur	w1, [x29, #-52]
    2244:	ldur	x2, [x29, #-32]
    2248:	ldur	x3, [x29, #-40]
    224c:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    2250:	sub	x8, x29, #0x8
    2254:	str	w0, [sp, #8956]
    2258:	mov	x0, x8
    225c:	ldr	w1, [sp, #8956]
    2260:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2264:	tbnz	w0, #0, 2270 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xde4>
    2268:	stur	wzr, [x29, #-4]
    226c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2270:	ldur	w0, [x29, #-16]
    2274:	mov	w8, wzr
    2278:	mov	w1, w8
    227c:	mov	w2, #0x5                   	// #5
    2280:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2284:	stur	w0, [x29, #-52]
    2288:	ldur	x0, [x29, #-24]
    228c:	ldur	w1, [x29, #-52]
    2290:	ldur	x2, [x29, #-32]
    2294:	ldur	x3, [x29, #-40]
    2298:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    229c:	sub	x9, x29, #0x8
    22a0:	str	w0, [sp, #8952]
    22a4:	mov	x0, x9
    22a8:	ldr	w1, [sp, #8952]
    22ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    22b0:	tbnz	w0, #0, 22bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe30>
    22b4:	stur	wzr, [x29, #-4]
    22b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    22bc:	ldur	w0, [x29, #-16]
    22c0:	mov	w1, #0x5                   	// #5
    22c4:	mov	w2, #0x4                   	// #4
    22c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    22cc:	stur	w0, [x29, #-52]
    22d0:	ldur	x0, [x29, #-24]
    22d4:	ldur	w1, [x29, #-52]
    22d8:	ldur	x2, [x29, #-32]
    22dc:	ldur	x3, [x29, #-40]
    22e0:	bl	26a40 <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv>
    22e4:	sub	x8, x29, #0x8
    22e8:	str	w0, [sp, #8948]
    22ec:	mov	x0, x8
    22f0:	ldr	w1, [sp, #8948]
    22f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    22f8:	tbnz	w0, #0, 2304 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe78>
    22fc:	stur	wzr, [x29, #-4]
    2300:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2304:	ldur	w8, [x29, #-8]
    2308:	stur	w8, [x29, #-4]
    230c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2310:	ldur	w0, [x29, #-16]
    2314:	mov	w8, wzr
    2318:	mov	w1, w8
    231c:	mov	w2, #0x5                   	// #5
    2320:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2324:	stur	w0, [x29, #-52]
    2328:	ldur	x0, [x29, #-24]
    232c:	ldur	w1, [x29, #-52]
    2330:	ldur	x2, [x29, #-32]
    2334:	ldur	x3, [x29, #-40]
    2338:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    233c:	sub	x9, x29, #0x8
    2340:	str	w0, [sp, #8944]
    2344:	mov	x0, x9
    2348:	ldr	w1, [sp, #8944]
    234c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2350:	tbnz	w0, #0, 235c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xed0>
    2354:	stur	wzr, [x29, #-4]
    2358:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    235c:	ldur	w0, [x29, #-16]
    2360:	mov	w1, #0xa                   	// #10
    2364:	mov	w2, #0x3                   	// #3
    2368:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    236c:	stur	w0, [x29, #-52]
    2370:	ldur	x0, [x29, #-24]
    2374:	ldur	w1, [x29, #-52]
    2378:	ldur	x2, [x29, #-32]
    237c:	ldur	x3, [x29, #-40]
    2380:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    2384:	sub	x8, x29, #0x8
    2388:	str	w0, [sp, #8940]
    238c:	mov	x0, x8
    2390:	ldr	w1, [sp, #8940]
    2394:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2398:	tbnz	w0, #0, 23a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf18>
    239c:	stur	wzr, [x29, #-4]
    23a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    23a4:	ldur	w0, [x29, #-16]
    23a8:	mov	w8, wzr
    23ac:	mov	w1, w8
    23b0:	mov	w2, #0x5                   	// #5
    23b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    23b8:	stur	w0, [x29, #-52]
    23bc:	ldur	x0, [x29, #-24]
    23c0:	ldur	w1, [x29, #-52]
    23c4:	ldur	x2, [x29, #-32]
    23c8:	ldur	x3, [x29, #-40]
    23cc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    23d0:	sub	x9, x29, #0x8
    23d4:	str	w0, [sp, #8936]
    23d8:	mov	x0, x9
    23dc:	ldr	w1, [sp, #8936]
    23e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    23e4:	tbnz	w0, #0, 23f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf64>
    23e8:	stur	wzr, [x29, #-4]
    23ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    23f0:	ldur	w0, [x29, #-16]
    23f4:	mov	w8, #0x5                   	// #5
    23f8:	mov	w1, w8
    23fc:	mov	w2, w8
    2400:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2404:	stur	w0, [x29, #-52]
    2408:	ldur	x0, [x29, #-24]
    240c:	ldur	w1, [x29, #-52]
    2410:	ldur	x2, [x29, #-32]
    2414:	ldur	x3, [x29, #-40]
    2418:	bl	26a7c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv>
    241c:	sub	x9, x29, #0x8
    2420:	str	w0, [sp, #8932]
    2424:	mov	x0, x9
    2428:	ldr	w1, [sp, #8932]
    242c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2430:	tbnz	w0, #0, 243c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfb0>
    2434:	stur	wzr, [x29, #-4]
    2438:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    243c:	ldur	w8, [x29, #-8]
    2440:	stur	w8, [x29, #-4]
    2444:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2448:	ldur	w0, [x29, #-16]
    244c:	mov	w8, wzr
    2450:	mov	w1, w8
    2454:	mov	w2, #0x5                   	// #5
    2458:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    245c:	stur	w0, [x29, #-52]
    2460:	ldur	x0, [x29, #-24]
    2464:	ldur	w1, [x29, #-52]
    2468:	ldur	x2, [x29, #-32]
    246c:	ldur	x3, [x29, #-40]
    2470:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2474:	sub	x9, x29, #0x8
    2478:	str	w0, [sp, #8928]
    247c:	mov	x0, x9
    2480:	ldr	w1, [sp, #8928]
    2484:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2488:	tbnz	w0, #0, 2494 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1008>
    248c:	stur	wzr, [x29, #-4]
    2490:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2494:	ldur	w0, [x29, #-16]
    2498:	mov	w1, #0xa                   	// #10
    249c:	mov	w2, #0x3                   	// #3
    24a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    24a4:	stur	w0, [x29, #-52]
    24a8:	ldur	x0, [x29, #-24]
    24ac:	ldur	w1, [x29, #-52]
    24b0:	ldur	x2, [x29, #-32]
    24b4:	ldur	x3, [x29, #-40]
    24b8:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    24bc:	sub	x8, x29, #0x8
    24c0:	str	w0, [sp, #8924]
    24c4:	mov	x0, x8
    24c8:	ldr	w1, [sp, #8924]
    24cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    24d0:	tbnz	w0, #0, 24dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1050>
    24d4:	stur	wzr, [x29, #-4]
    24d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    24dc:	ldur	w0, [x29, #-16]
    24e0:	mov	w8, wzr
    24e4:	mov	w1, w8
    24e8:	mov	w2, #0x5                   	// #5
    24ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    24f0:	stur	w0, [x29, #-52]
    24f4:	ldur	x0, [x29, #-24]
    24f8:	ldur	w1, [x29, #-52]
    24fc:	ldur	x2, [x29, #-32]
    2500:	ldur	x3, [x29, #-40]
    2504:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2508:	sub	x9, x29, #0x8
    250c:	str	w0, [sp, #8920]
    2510:	mov	x0, x9
    2514:	ldr	w1, [sp, #8920]
    2518:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    251c:	tbnz	w0, #0, 2528 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x109c>
    2520:	stur	wzr, [x29, #-4]
    2524:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2528:	ldur	w0, [x29, #-16]
    252c:	mov	w1, #0x10                  	// #16
    2530:	mov	w2, #0x5                   	// #5
    2534:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2538:	stur	w0, [x29, #-52]
    253c:	ldur	x0, [x29, #-24]
    2540:	ldur	w1, [x29, #-52]
    2544:	ldur	x2, [x29, #-32]
    2548:	ldur	x3, [x29, #-40]
    254c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2550:	sub	x8, x29, #0x8
    2554:	str	w0, [sp, #8916]
    2558:	mov	x0, x8
    255c:	ldr	w1, [sp, #8916]
    2560:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2564:	tbnz	w0, #0, 2570 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10e4>
    2568:	stur	wzr, [x29, #-4]
    256c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2570:	ldur	w0, [x29, #-16]
    2574:	mov	w8, #0x5                   	// #5
    2578:	mov	w1, w8
    257c:	mov	w2, w8
    2580:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2584:	stur	w0, [x29, #-52]
    2588:	ldur	x0, [x29, #-24]
    258c:	ldur	w1, [x29, #-52]
    2590:	ldur	x2, [x29, #-32]
    2594:	ldur	x3, [x29, #-40]
    2598:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    259c:	sub	x9, x29, #0x8
    25a0:	str	w0, [sp, #8912]
    25a4:	mov	x0, x9
    25a8:	ldr	w1, [sp, #8912]
    25ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    25b0:	tbnz	w0, #0, 25bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1130>
    25b4:	stur	wzr, [x29, #-4]
    25b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    25bc:	ldur	w8, [x29, #-8]
    25c0:	stur	w8, [x29, #-4]
    25c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    25c8:	ldur	w0, [x29, #-16]
    25cc:	mov	w8, wzr
    25d0:	mov	w1, w8
    25d4:	mov	w2, #0x5                   	// #5
    25d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    25dc:	stur	w0, [x29, #-52]
    25e0:	ldur	x0, [x29, #-24]
    25e4:	ldur	w1, [x29, #-52]
    25e8:	ldur	x2, [x29, #-32]
    25ec:	ldur	x3, [x29, #-40]
    25f0:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
    25f4:	sub	x9, x29, #0x8
    25f8:	str	w0, [sp, #8908]
    25fc:	mov	x0, x9
    2600:	ldr	w1, [sp, #8908]
    2604:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2608:	tbnz	w0, #0, 2614 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1188>
    260c:	stur	wzr, [x29, #-4]
    2610:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2614:	ldur	w0, [x29, #-16]
    2618:	mov	w1, #0xa                   	// #10
    261c:	mov	w2, #0x3                   	// #3
    2620:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2624:	stur	w0, [x29, #-52]
    2628:	ldur	x0, [x29, #-24]
    262c:	ldur	w1, [x29, #-52]
    2630:	ldur	x2, [x29, #-32]
    2634:	ldur	x3, [x29, #-40]
    2638:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    263c:	sub	x8, x29, #0x8
    2640:	str	w0, [sp, #8904]
    2644:	mov	x0, x8
    2648:	ldr	w1, [sp, #8904]
    264c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2650:	tbnz	w0, #0, 265c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11d0>
    2654:	stur	wzr, [x29, #-4]
    2658:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    265c:	ldur	w0, [x29, #-16]
    2660:	mov	w8, #0x5                   	// #5
    2664:	mov	w1, w8
    2668:	mov	w2, w8
    266c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2670:	stur	w0, [x29, #-52]
    2674:	ldur	x0, [x29, #-24]
    2678:	ldur	w1, [x29, #-52]
    267c:	ldur	x2, [x29, #-32]
    2680:	ldur	x3, [x29, #-40]
    2684:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2688:	sub	x9, x29, #0x8
    268c:	str	w0, [sp, #8900]
    2690:	mov	x0, x9
    2694:	ldr	w1, [sp, #8900]
    2698:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    269c:	tbnz	w0, #0, 26a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x121c>
    26a0:	stur	wzr, [x29, #-4]
    26a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    26a8:	ldur	w8, [x29, #-8]
    26ac:	stur	w8, [x29, #-4]
    26b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    26b4:	ldur	w0, [x29, #-16]
    26b8:	mov	w8, wzr
    26bc:	mov	w1, w8
    26c0:	mov	w2, #0x5                   	// #5
    26c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    26c8:	stur	w0, [x29, #-52]
    26cc:	ldur	x0, [x29, #-24]
    26d0:	ldur	w1, [x29, #-52]
    26d4:	ldur	x2, [x29, #-32]
    26d8:	ldur	x3, [x29, #-40]
    26dc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    26e0:	sub	x9, x29, #0x8
    26e4:	str	w0, [sp, #8896]
    26e8:	mov	x0, x9
    26ec:	ldr	w1, [sp, #8896]
    26f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    26f4:	tbnz	w0, #0, 2700 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1274>
    26f8:	stur	wzr, [x29, #-4]
    26fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2700:	ldur	w0, [x29, #-16]
    2704:	mov	w1, #0xa                   	// #10
    2708:	mov	w2, #0x3                   	// #3
    270c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2710:	stur	w0, [x29, #-52]
    2714:	ldur	x0, [x29, #-24]
    2718:	ldur	w1, [x29, #-52]
    271c:	ldur	x2, [x29, #-32]
    2720:	ldur	x3, [x29, #-40]
    2724:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    2728:	sub	x8, x29, #0x8
    272c:	str	w0, [sp, #8892]
    2730:	mov	x0, x8
    2734:	ldr	w1, [sp, #8892]
    2738:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    273c:	tbnz	w0, #0, 2748 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12bc>
    2740:	stur	wzr, [x29, #-4]
    2744:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2748:	ldur	w0, [x29, #-16]
    274c:	mov	w8, wzr
    2750:	mov	w1, w8
    2754:	mov	w2, #0x5                   	// #5
    2758:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    275c:	stur	w0, [x29, #-52]
    2760:	ldur	x0, [x29, #-24]
    2764:	ldur	w1, [x29, #-52]
    2768:	ldur	x2, [x29, #-32]
    276c:	ldur	x3, [x29, #-40]
    2770:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2774:	sub	x9, x29, #0x8
    2778:	str	w0, [sp, #8888]
    277c:	mov	x0, x9
    2780:	ldr	w1, [sp, #8888]
    2784:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2788:	tbnz	w0, #0, 2794 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1308>
    278c:	stur	wzr, [x29, #-4]
    2790:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2794:	stur	wzr, [x29, #-52]
    2798:	ldur	w0, [x29, #-16]
    279c:	mov	w8, #0x5                   	// #5
    27a0:	mov	w1, w8
    27a4:	mov	w2, w8
    27a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    27ac:	ldur	w8, [x29, #-52]
    27b0:	orr	w8, w8, w0
    27b4:	stur	w8, [x29, #-52]
    27b8:	ldur	w0, [x29, #-16]
    27bc:	mov	w1, #0x16                  	// #22
    27c0:	mov	w2, #0x1                   	// #1
    27c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    27c8:	ldur	w8, [x29, #-52]
    27cc:	orr	w8, w8, w0, lsl #5
    27d0:	stur	w8, [x29, #-52]
    27d4:	ldur	x0, [x29, #-24]
    27d8:	ldur	w1, [x29, #-52]
    27dc:	ldur	x2, [x29, #-32]
    27e0:	ldur	x3, [x29, #-40]
    27e4:	bl	26b44 <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv>
    27e8:	sub	x9, x29, #0x8
    27ec:	str	w0, [sp, #8884]
    27f0:	mov	x0, x9
    27f4:	ldr	w1, [sp, #8884]
    27f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    27fc:	tbnz	w0, #0, 2808 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x137c>
    2800:	stur	wzr, [x29, #-4]
    2804:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2808:	ldur	w8, [x29, #-8]
    280c:	stur	w8, [x29, #-4]
    2810:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2814:	ldur	w0, [x29, #-16]
    2818:	mov	w8, wzr
    281c:	mov	w1, w8
    2820:	mov	w2, #0x5                   	// #5
    2824:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2828:	stur	w0, [x29, #-52]
    282c:	ldur	x0, [x29, #-24]
    2830:	ldur	w1, [x29, #-52]
    2834:	ldur	x2, [x29, #-32]
    2838:	ldur	x3, [x29, #-40]
    283c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2840:	sub	x9, x29, #0x8
    2844:	str	w0, [sp, #8880]
    2848:	mov	x0, x9
    284c:	ldr	w1, [sp, #8880]
    2850:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2854:	tbnz	w0, #0, 2860 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13d4>
    2858:	stur	wzr, [x29, #-4]
    285c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2860:	ldur	w0, [x29, #-16]
    2864:	mov	w1, #0xa                   	// #10
    2868:	mov	w2, #0x3                   	// #3
    286c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2870:	stur	w0, [x29, #-52]
    2874:	ldur	x0, [x29, #-24]
    2878:	ldur	w1, [x29, #-52]
    287c:	ldur	x2, [x29, #-32]
    2880:	ldur	x3, [x29, #-40]
    2884:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    2888:	sub	x8, x29, #0x8
    288c:	str	w0, [sp, #8876]
    2890:	mov	x0, x8
    2894:	ldr	w1, [sp, #8876]
    2898:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    289c:	tbnz	w0, #0, 28a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x141c>
    28a0:	stur	wzr, [x29, #-4]
    28a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    28a8:	ldur	w0, [x29, #-16]
    28ac:	mov	w8, wzr
    28b0:	mov	w1, w8
    28b4:	mov	w2, #0x5                   	// #5
    28b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    28bc:	stur	w0, [x29, #-52]
    28c0:	ldur	x0, [x29, #-24]
    28c4:	ldur	w1, [x29, #-52]
    28c8:	ldur	x2, [x29, #-32]
    28cc:	ldur	x3, [x29, #-40]
    28d0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    28d4:	sub	x9, x29, #0x8
    28d8:	str	w0, [sp, #8872]
    28dc:	mov	x0, x9
    28e0:	ldr	w1, [sp, #8872]
    28e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    28e8:	tbnz	w0, #0, 28f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1468>
    28ec:	stur	wzr, [x29, #-4]
    28f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    28f4:	stur	wzr, [x29, #-52]
    28f8:	ldur	w0, [x29, #-16]
    28fc:	mov	w8, #0x5                   	// #5
    2900:	mov	w1, w8
    2904:	mov	w2, w8
    2908:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    290c:	ldur	w8, [x29, #-52]
    2910:	orr	w8, w8, w0
    2914:	stur	w8, [x29, #-52]
    2918:	ldur	w0, [x29, #-16]
    291c:	mov	w1, #0x16                  	// #22
    2920:	mov	w2, #0x1                   	// #1
    2924:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2928:	ldur	w8, [x29, #-52]
    292c:	orr	w8, w8, w0, lsl #5
    2930:	stur	w8, [x29, #-52]
    2934:	ldur	x0, [x29, #-24]
    2938:	ldur	w1, [x29, #-52]
    293c:	ldur	x2, [x29, #-32]
    2940:	ldur	x3, [x29, #-40]
    2944:	bl	26b80 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv>
    2948:	sub	x9, x29, #0x8
    294c:	str	w0, [sp, #8868]
    2950:	mov	x0, x9
    2954:	ldr	w1, [sp, #8868]
    2958:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    295c:	tbnz	w0, #0, 2968 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14dc>
    2960:	stur	wzr, [x29, #-4]
    2964:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2968:	ldur	w8, [x29, #-8]
    296c:	stur	w8, [x29, #-4]
    2970:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2974:	ldur	x0, [x29, #-24]
    2978:	ldur	w1, [x29, #-16]
    297c:	ldur	x2, [x29, #-32]
    2980:	ldur	x3, [x29, #-40]
    2984:	bl	26bbc <_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv>
    2988:	sub	x8, x29, #0x8
    298c:	str	w0, [sp, #8864]
    2990:	mov	x0, x8
    2994:	ldr	w1, [sp, #8864]
    2998:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    299c:	tbnz	w0, #0, 29a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x151c>
    29a0:	stur	wzr, [x29, #-4]
    29a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    29a8:	ldur	w8, [x29, #-8]
    29ac:	stur	w8, [x29, #-4]
    29b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    29b4:	ldur	w0, [x29, #-16]
    29b8:	mov	w8, wzr
    29bc:	mov	w1, w8
    29c0:	mov	w2, #0x5                   	// #5
    29c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    29c8:	stur	w0, [x29, #-52]
    29cc:	ldur	x0, [x29, #-24]
    29d0:	ldur	w1, [x29, #-52]
    29d4:	ldur	x2, [x29, #-32]
    29d8:	ldur	x3, [x29, #-40]
    29dc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    29e0:	sub	x9, x29, #0x8
    29e4:	str	w0, [sp, #8860]
    29e8:	mov	x0, x9
    29ec:	ldr	w1, [sp, #8860]
    29f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    29f4:	tbnz	w0, #0, 2a00 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1574>
    29f8:	stur	wzr, [x29, #-4]
    29fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2a00:	ldur	w0, [x29, #-16]
    2a04:	mov	w1, #0x10                  	// #16
    2a08:	mov	w2, #0x4                   	// #4
    2a0c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2a10:	stur	w0, [x29, #-52]
    2a14:	ldur	x0, [x29, #-24]
    2a18:	ldur	w1, [x29, #-52]
    2a1c:	ldur	x2, [x29, #-32]
    2a20:	ldur	x3, [x29, #-40]
    2a24:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    2a28:	sub	x8, x29, #0x8
    2a2c:	str	w0, [sp, #8856]
    2a30:	mov	x0, x8
    2a34:	ldr	w1, [sp, #8856]
    2a38:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2a3c:	tbnz	w0, #0, 2a48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15bc>
    2a40:	stur	wzr, [x29, #-4]
    2a44:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2a48:	ldur	w0, [x29, #-16]
    2a4c:	mov	w1, #0x5                   	// #5
    2a50:	mov	w2, #0x9                   	// #9
    2a54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2a58:	stur	w0, [x29, #-52]
    2a5c:	ldur	x0, [x29, #-24]
    2a60:	ldur	w1, [x29, #-52]
    2a64:	ldur	x2, [x29, #-32]
    2a68:	ldur	x3, [x29, #-40]
    2a6c:	bl	26d48 <_ZL16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    2a70:	sub	x8, x29, #0x8
    2a74:	str	w0, [sp, #8852]
    2a78:	mov	x0, x8
    2a7c:	ldr	w1, [sp, #8852]
    2a80:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2a84:	tbnz	w0, #0, 2a90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1604>
    2a88:	stur	wzr, [x29, #-4]
    2a8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2a90:	ldur	w8, [x29, #-8]
    2a94:	stur	w8, [x29, #-4]
    2a98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2a9c:	ldur	w0, [x29, #-16]
    2aa0:	mov	w8, wzr
    2aa4:	mov	w1, w8
    2aa8:	mov	w2, #0x5                   	// #5
    2aac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2ab0:	stur	w0, [x29, #-52]
    2ab4:	ldur	x0, [x29, #-24]
    2ab8:	ldur	w1, [x29, #-52]
    2abc:	ldur	x2, [x29, #-32]
    2ac0:	ldur	x3, [x29, #-40]
    2ac4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2ac8:	sub	x9, x29, #0x8
    2acc:	str	w0, [sp, #8848]
    2ad0:	mov	x0, x9
    2ad4:	ldr	w1, [sp, #8848]
    2ad8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2adc:	tbnz	w0, #0, 2ae8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x165c>
    2ae0:	stur	wzr, [x29, #-4]
    2ae4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2ae8:	ldur	w0, [x29, #-16]
    2aec:	mov	w1, #0x10                  	// #16
    2af0:	mov	w2, #0x4                   	// #4
    2af4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2af8:	stur	w0, [x29, #-52]
    2afc:	ldur	x0, [x29, #-24]
    2b00:	ldur	w1, [x29, #-52]
    2b04:	ldur	x2, [x29, #-32]
    2b08:	ldur	x3, [x29, #-40]
    2b0c:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    2b10:	sub	x8, x29, #0x8
    2b14:	str	w0, [sp, #8844]
    2b18:	mov	x0, x8
    2b1c:	ldr	w1, [sp, #8844]
    2b20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2b24:	tbnz	w0, #0, 2b30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16a4>
    2b28:	stur	wzr, [x29, #-4]
    2b2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2b30:	ldur	w0, [x29, #-16]
    2b34:	mov	w1, #0x5                   	// #5
    2b38:	mov	w2, #0x9                   	// #9
    2b3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2b40:	stur	w0, [x29, #-52]
    2b44:	ldur	x0, [x29, #-24]
    2b48:	ldur	w1, [x29, #-52]
    2b4c:	ldur	x2, [x29, #-32]
    2b50:	ldur	x3, [x29, #-40]
    2b54:	bl	26e10 <_ZL16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    2b58:	sub	x8, x29, #0x8
    2b5c:	str	w0, [sp, #8840]
    2b60:	mov	x0, x8
    2b64:	ldr	w1, [sp, #8840]
    2b68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2b6c:	tbnz	w0, #0, 2b78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16ec>
    2b70:	stur	wzr, [x29, #-4]
    2b74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2b78:	ldur	w8, [x29, #-8]
    2b7c:	stur	w8, [x29, #-4]
    2b80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2b84:	ldur	w0, [x29, #-16]
    2b88:	mov	w8, wzr
    2b8c:	mov	w1, w8
    2b90:	mov	w2, #0x5                   	// #5
    2b94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2b98:	stur	w0, [x29, #-52]
    2b9c:	ldur	x0, [x29, #-24]
    2ba0:	ldur	w1, [x29, #-52]
    2ba4:	ldur	x2, [x29, #-32]
    2ba8:	ldur	x3, [x29, #-40]
    2bac:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2bb0:	sub	x9, x29, #0x8
    2bb4:	str	w0, [sp, #8836]
    2bb8:	mov	x0, x9
    2bbc:	ldr	w1, [sp, #8836]
    2bc0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2bc4:	tbnz	w0, #0, 2bd0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1744>
    2bc8:	stur	wzr, [x29, #-4]
    2bcc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2bd0:	ldur	w0, [x29, #-16]
    2bd4:	mov	w8, wzr
    2bd8:	mov	w1, w8
    2bdc:	mov	w2, #0x5                   	// #5
    2be0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2be4:	stur	w0, [x29, #-52]
    2be8:	ldur	x0, [x29, #-24]
    2bec:	ldur	w1, [x29, #-52]
    2bf0:	ldur	x2, [x29, #-32]
    2bf4:	ldur	x3, [x29, #-40]
    2bf8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2bfc:	sub	x9, x29, #0x8
    2c00:	str	w0, [sp, #8832]
    2c04:	mov	x0, x9
    2c08:	ldr	w1, [sp, #8832]
    2c0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2c10:	tbnz	w0, #0, 2c1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1790>
    2c14:	stur	wzr, [x29, #-4]
    2c18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2c1c:	ldur	w0, [x29, #-16]
    2c20:	mov	w1, #0x10                  	// #16
    2c24:	mov	w2, #0x4                   	// #4
    2c28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2c2c:	stur	w0, [x29, #-52]
    2c30:	ldur	x0, [x29, #-24]
    2c34:	ldur	w1, [x29, #-52]
    2c38:	ldur	x2, [x29, #-32]
    2c3c:	ldur	x3, [x29, #-40]
    2c40:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    2c44:	sub	x8, x29, #0x8
    2c48:	str	w0, [sp, #8828]
    2c4c:	mov	x0, x8
    2c50:	ldr	w1, [sp, #8828]
    2c54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2c58:	tbnz	w0, #0, 2c64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17d8>
    2c5c:	stur	wzr, [x29, #-4]
    2c60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2c64:	ldur	w0, [x29, #-16]
    2c68:	mov	w1, #0x5                   	// #5
    2c6c:	mov	w2, #0x9                   	// #9
    2c70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2c74:	stur	w0, [x29, #-52]
    2c78:	ldur	x0, [x29, #-24]
    2c7c:	ldur	w1, [x29, #-52]
    2c80:	ldur	x2, [x29, #-32]
    2c84:	ldur	x3, [x29, #-40]
    2c88:	bl	26d48 <_ZL16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    2c8c:	sub	x8, x29, #0x8
    2c90:	str	w0, [sp, #8824]
    2c94:	mov	x0, x8
    2c98:	ldr	w1, [sp, #8824]
    2c9c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2ca0:	tbnz	w0, #0, 2cac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1820>
    2ca4:	stur	wzr, [x29, #-4]
    2ca8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2cac:	ldur	w8, [x29, #-8]
    2cb0:	stur	w8, [x29, #-4]
    2cb4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2cb8:	ldur	w0, [x29, #-16]
    2cbc:	mov	w8, wzr
    2cc0:	mov	w1, w8
    2cc4:	mov	w2, #0x5                   	// #5
    2cc8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2ccc:	stur	w0, [x29, #-52]
    2cd0:	ldur	x0, [x29, #-24]
    2cd4:	ldur	w1, [x29, #-52]
    2cd8:	ldur	x2, [x29, #-32]
    2cdc:	ldur	x3, [x29, #-40]
    2ce0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2ce4:	sub	x9, x29, #0x8
    2ce8:	str	w0, [sp, #8820]
    2cec:	mov	x0, x9
    2cf0:	ldr	w1, [sp, #8820]
    2cf4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2cf8:	tbnz	w0, #0, 2d04 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1878>
    2cfc:	stur	wzr, [x29, #-4]
    2d00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2d04:	ldur	w0, [x29, #-16]
    2d08:	mov	w8, wzr
    2d0c:	mov	w1, w8
    2d10:	mov	w2, #0x5                   	// #5
    2d14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2d18:	stur	w0, [x29, #-52]
    2d1c:	ldur	x0, [x29, #-24]
    2d20:	ldur	w1, [x29, #-52]
    2d24:	ldur	x2, [x29, #-32]
    2d28:	ldur	x3, [x29, #-40]
    2d2c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2d30:	sub	x9, x29, #0x8
    2d34:	str	w0, [sp, #8816]
    2d38:	mov	x0, x9
    2d3c:	ldr	w1, [sp, #8816]
    2d40:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2d44:	tbnz	w0, #0, 2d50 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18c4>
    2d48:	stur	wzr, [x29, #-4]
    2d4c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2d50:	ldur	w0, [x29, #-16]
    2d54:	mov	w1, #0x10                  	// #16
    2d58:	mov	w2, #0x4                   	// #4
    2d5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2d60:	stur	w0, [x29, #-52]
    2d64:	ldur	x0, [x29, #-24]
    2d68:	ldur	w1, [x29, #-52]
    2d6c:	ldur	x2, [x29, #-32]
    2d70:	ldur	x3, [x29, #-40]
    2d74:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    2d78:	sub	x8, x29, #0x8
    2d7c:	str	w0, [sp, #8812]
    2d80:	mov	x0, x8
    2d84:	ldr	w1, [sp, #8812]
    2d88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2d8c:	tbnz	w0, #0, 2d98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x190c>
    2d90:	stur	wzr, [x29, #-4]
    2d94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2d98:	ldur	w0, [x29, #-16]
    2d9c:	mov	w1, #0x5                   	// #5
    2da0:	mov	w2, #0x9                   	// #9
    2da4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2da8:	stur	w0, [x29, #-52]
    2dac:	ldur	x0, [x29, #-24]
    2db0:	ldur	w1, [x29, #-52]
    2db4:	ldur	x2, [x29, #-32]
    2db8:	ldur	x3, [x29, #-40]
    2dbc:	bl	26e10 <_ZL16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    2dc0:	sub	x8, x29, #0x8
    2dc4:	str	w0, [sp, #8808]
    2dc8:	mov	x0, x8
    2dcc:	ldr	w1, [sp, #8808]
    2dd0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2dd4:	tbnz	w0, #0, 2de0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1954>
    2dd8:	stur	wzr, [x29, #-4]
    2ddc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2de0:	ldur	w8, [x29, #-8]
    2de4:	stur	w8, [x29, #-4]
    2de8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2dec:	ldur	w0, [x29, #-16]
    2df0:	mov	w8, wzr
    2df4:	mov	w1, w8
    2df8:	mov	w2, #0x5                   	// #5
    2dfc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2e00:	stur	w0, [x29, #-52]
    2e04:	ldur	x0, [x29, #-24]
    2e08:	ldur	w1, [x29, #-52]
    2e0c:	ldur	x2, [x29, #-32]
    2e10:	ldur	x3, [x29, #-40]
    2e14:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2e18:	sub	x9, x29, #0x8
    2e1c:	str	w0, [sp, #8804]
    2e20:	mov	x0, x9
    2e24:	ldr	w1, [sp, #8804]
    2e28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2e2c:	tbnz	w0, #0, 2e38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19ac>
    2e30:	stur	wzr, [x29, #-4]
    2e34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2e38:	ldur	w0, [x29, #-16]
    2e3c:	mov	w8, wzr
    2e40:	mov	w1, w8
    2e44:	mov	w2, #0x5                   	// #5
    2e48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2e4c:	stur	w0, [x29, #-52]
    2e50:	ldur	x0, [x29, #-24]
    2e54:	ldur	w1, [x29, #-52]
    2e58:	ldur	x2, [x29, #-32]
    2e5c:	ldur	x3, [x29, #-40]
    2e60:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2e64:	sub	x9, x29, #0x8
    2e68:	str	w0, [sp, #8800]
    2e6c:	mov	x0, x9
    2e70:	ldr	w1, [sp, #8800]
    2e74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2e78:	tbnz	w0, #0, 2e84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19f8>
    2e7c:	stur	wzr, [x29, #-4]
    2e80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2e84:	ldur	w0, [x29, #-16]
    2e88:	mov	w1, #0x10                  	// #16
    2e8c:	mov	w2, #0x4                   	// #4
    2e90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2e94:	stur	w0, [x29, #-52]
    2e98:	ldur	x0, [x29, #-24]
    2e9c:	ldur	w1, [x29, #-52]
    2ea0:	ldur	x2, [x29, #-32]
    2ea4:	ldur	x3, [x29, #-40]
    2ea8:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    2eac:	sub	x8, x29, #0x8
    2eb0:	str	w0, [sp, #8796]
    2eb4:	mov	x0, x8
    2eb8:	ldr	w1, [sp, #8796]
    2ebc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2ec0:	tbnz	w0, #0, 2ecc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a40>
    2ec4:	stur	wzr, [x29, #-4]
    2ec8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2ecc:	ldur	w0, [x29, #-16]
    2ed0:	mov	w1, #0x5                   	// #5
    2ed4:	mov	w2, #0x8                   	// #8
    2ed8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2edc:	stur	w0, [x29, #-52]
    2ee0:	ldur	x0, [x29, #-24]
    2ee4:	ldur	w8, [x29, #-52]
    2ee8:	mov	w3, w8
    2eec:	str	x0, [sp, #8784]
    2ef0:	mov	x0, x3
    2ef4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    2ef8:	sub	x9, x29, #0x58
    2efc:	stur	x0, [x29, #-88]
    2f00:	stur	x1, [x29, #-80]
    2f04:	ldr	x0, [sp, #8784]
    2f08:	mov	x1, x9
    2f0c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    2f10:	ldur	w8, [x29, #-8]
    2f14:	stur	w8, [x29, #-4]
    2f18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2f1c:	ldur	w0, [x29, #-16]
    2f20:	mov	w8, wzr
    2f24:	mov	w1, w8
    2f28:	mov	w2, #0x5                   	// #5
    2f2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2f30:	stur	w0, [x29, #-52]
    2f34:	ldur	x0, [x29, #-24]
    2f38:	ldur	w1, [x29, #-52]
    2f3c:	ldur	x2, [x29, #-32]
    2f40:	ldur	x3, [x29, #-40]
    2f44:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    2f48:	sub	x9, x29, #0x8
    2f4c:	str	w0, [sp, #8780]
    2f50:	mov	x0, x9
    2f54:	ldr	w1, [sp, #8780]
    2f58:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2f5c:	tbnz	w0, #0, 2f68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1adc>
    2f60:	stur	wzr, [x29, #-4]
    2f64:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2f68:	ldur	w0, [x29, #-16]
    2f6c:	mov	w1, #0x10                  	// #16
    2f70:	mov	w2, #0x4                   	// #4
    2f74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2f78:	stur	w0, [x29, #-52]
    2f7c:	ldur	x0, [x29, #-24]
    2f80:	ldur	w1, [x29, #-52]
    2f84:	ldur	x2, [x29, #-32]
    2f88:	ldur	x3, [x29, #-40]
    2f8c:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    2f90:	sub	x8, x29, #0x8
    2f94:	str	w0, [sp, #8776]
    2f98:	mov	x0, x8
    2f9c:	ldr	w1, [sp, #8776]
    2fa0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2fa4:	tbnz	w0, #0, 2fb0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b24>
    2fa8:	stur	wzr, [x29, #-4]
    2fac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2fb0:	ldur	w0, [x29, #-16]
    2fb4:	mov	w1, #0x5                   	// #5
    2fb8:	mov	w2, #0x9                   	// #9
    2fbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    2fc0:	stur	w0, [x29, #-52]
    2fc4:	ldur	x0, [x29, #-24]
    2fc8:	ldur	w1, [x29, #-52]
    2fcc:	ldur	x2, [x29, #-32]
    2fd0:	ldur	x3, [x29, #-40]
    2fd4:	bl	26ed0 <_ZL16DecodeImm8OptLslILi32EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    2fd8:	sub	x8, x29, #0x8
    2fdc:	str	w0, [sp, #8772]
    2fe0:	mov	x0, x8
    2fe4:	ldr	w1, [sp, #8772]
    2fe8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2fec:	tbnz	w0, #0, 2ff8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b6c>
    2ff0:	stur	wzr, [x29, #-4]
    2ff4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    2ff8:	ldur	w8, [x29, #-8]
    2ffc:	stur	w8, [x29, #-4]
    3000:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3004:	ldur	w0, [x29, #-16]
    3008:	mov	w8, wzr
    300c:	mov	w1, w8
    3010:	mov	w2, #0x5                   	// #5
    3014:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3018:	stur	w0, [x29, #-52]
    301c:	ldur	x0, [x29, #-24]
    3020:	ldur	w1, [x29, #-52]
    3024:	ldur	x2, [x29, #-32]
    3028:	ldur	x3, [x29, #-40]
    302c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3030:	sub	x9, x29, #0x8
    3034:	str	w0, [sp, #8768]
    3038:	mov	x0, x9
    303c:	ldr	w1, [sp, #8768]
    3040:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3044:	tbnz	w0, #0, 3050 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bc4>
    3048:	stur	wzr, [x29, #-4]
    304c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3050:	ldur	w0, [x29, #-16]
    3054:	mov	w1, #0x10                  	// #16
    3058:	mov	w2, #0x4                   	// #4
    305c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3060:	stur	w0, [x29, #-52]
    3064:	ldur	x0, [x29, #-24]
    3068:	ldur	w1, [x29, #-52]
    306c:	ldur	x2, [x29, #-32]
    3070:	ldur	x3, [x29, #-40]
    3074:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    3078:	sub	x8, x29, #0x8
    307c:	str	w0, [sp, #8764]
    3080:	mov	x0, x8
    3084:	ldr	w1, [sp, #8764]
    3088:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    308c:	tbnz	w0, #0, 3098 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c0c>
    3090:	stur	wzr, [x29, #-4]
    3094:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3098:	ldur	w0, [x29, #-16]
    309c:	mov	w1, #0x5                   	// #5
    30a0:	mov	w2, #0x9                   	// #9
    30a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    30a8:	stur	w0, [x29, #-52]
    30ac:	ldur	x0, [x29, #-24]
    30b0:	ldur	w1, [x29, #-52]
    30b4:	ldur	x2, [x29, #-32]
    30b8:	ldur	x3, [x29, #-40]
    30bc:	bl	26f90 <_ZL16DecodeImm8OptLslILi64EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    30c0:	sub	x8, x29, #0x8
    30c4:	str	w0, [sp, #8760]
    30c8:	mov	x0, x8
    30cc:	ldr	w1, [sp, #8760]
    30d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    30d4:	tbnz	w0, #0, 30e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c54>
    30d8:	stur	wzr, [x29, #-4]
    30dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    30e0:	ldur	w8, [x29, #-8]
    30e4:	stur	w8, [x29, #-4]
    30e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    30ec:	ldur	w0, [x29, #-16]
    30f0:	mov	w8, wzr
    30f4:	mov	w1, w8
    30f8:	mov	w2, #0x5                   	// #5
    30fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3100:	stur	w0, [x29, #-52]
    3104:	ldur	x0, [x29, #-24]
    3108:	ldur	w1, [x29, #-52]
    310c:	ldur	x2, [x29, #-32]
    3110:	ldur	x3, [x29, #-40]
    3114:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3118:	sub	x9, x29, #0x8
    311c:	str	w0, [sp, #8756]
    3120:	mov	x0, x9
    3124:	ldr	w1, [sp, #8756]
    3128:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    312c:	tbnz	w0, #0, 3138 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cac>
    3130:	stur	wzr, [x29, #-4]
    3134:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3138:	ldur	w0, [x29, #-16]
    313c:	mov	w8, wzr
    3140:	mov	w1, w8
    3144:	mov	w2, #0x5                   	// #5
    3148:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    314c:	stur	w0, [x29, #-52]
    3150:	ldur	x0, [x29, #-24]
    3154:	ldur	w1, [x29, #-52]
    3158:	ldur	x2, [x29, #-32]
    315c:	ldur	x3, [x29, #-40]
    3160:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3164:	sub	x9, x29, #0x8
    3168:	str	w0, [sp, #8752]
    316c:	mov	x0, x9
    3170:	ldr	w1, [sp, #8752]
    3174:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3178:	tbnz	w0, #0, 3184 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cf8>
    317c:	stur	wzr, [x29, #-4]
    3180:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3184:	ldur	w0, [x29, #-16]
    3188:	mov	w1, #0x10                  	// #16
    318c:	mov	w2, #0x4                   	// #4
    3190:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3194:	stur	w0, [x29, #-52]
    3198:	ldur	x0, [x29, #-24]
    319c:	ldur	w1, [x29, #-52]
    31a0:	ldur	x2, [x29, #-32]
    31a4:	ldur	x3, [x29, #-40]
    31a8:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    31ac:	sub	x8, x29, #0x8
    31b0:	str	w0, [sp, #8748]
    31b4:	mov	x0, x8
    31b8:	ldr	w1, [sp, #8748]
    31bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    31c0:	tbnz	w0, #0, 31cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d40>
    31c4:	stur	wzr, [x29, #-4]
    31c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    31cc:	ldur	w0, [x29, #-16]
    31d0:	mov	w1, #0x5                   	// #5
    31d4:	mov	w2, #0x9                   	// #9
    31d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    31dc:	stur	w0, [x29, #-52]
    31e0:	ldur	x0, [x29, #-24]
    31e4:	ldur	w1, [x29, #-52]
    31e8:	ldur	x2, [x29, #-32]
    31ec:	ldur	x3, [x29, #-40]
    31f0:	bl	26ed0 <_ZL16DecodeImm8OptLslILi32EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    31f4:	sub	x8, x29, #0x8
    31f8:	str	w0, [sp, #8744]
    31fc:	mov	x0, x8
    3200:	ldr	w1, [sp, #8744]
    3204:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3208:	tbnz	w0, #0, 3214 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d88>
    320c:	stur	wzr, [x29, #-4]
    3210:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3214:	ldur	w8, [x29, #-8]
    3218:	stur	w8, [x29, #-4]
    321c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3220:	ldur	w0, [x29, #-16]
    3224:	mov	w8, wzr
    3228:	mov	w1, w8
    322c:	mov	w2, #0x5                   	// #5
    3230:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3234:	stur	w0, [x29, #-52]
    3238:	ldur	x0, [x29, #-24]
    323c:	ldur	w1, [x29, #-52]
    3240:	ldur	x2, [x29, #-32]
    3244:	ldur	x3, [x29, #-40]
    3248:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    324c:	sub	x9, x29, #0x8
    3250:	str	w0, [sp, #8740]
    3254:	mov	x0, x9
    3258:	ldr	w1, [sp, #8740]
    325c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3260:	tbnz	w0, #0, 326c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1de0>
    3264:	stur	wzr, [x29, #-4]
    3268:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    326c:	ldur	w0, [x29, #-16]
    3270:	mov	w8, wzr
    3274:	mov	w1, w8
    3278:	mov	w2, #0x5                   	// #5
    327c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3280:	stur	w0, [x29, #-52]
    3284:	ldur	x0, [x29, #-24]
    3288:	ldur	w1, [x29, #-52]
    328c:	ldur	x2, [x29, #-32]
    3290:	ldur	x3, [x29, #-40]
    3294:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3298:	sub	x9, x29, #0x8
    329c:	str	w0, [sp, #8736]
    32a0:	mov	x0, x9
    32a4:	ldr	w1, [sp, #8736]
    32a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    32ac:	tbnz	w0, #0, 32b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e2c>
    32b0:	stur	wzr, [x29, #-4]
    32b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    32b8:	ldur	w0, [x29, #-16]
    32bc:	mov	w1, #0x10                  	// #16
    32c0:	mov	w2, #0x4                   	// #4
    32c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    32c8:	stur	w0, [x29, #-52]
    32cc:	ldur	x0, [x29, #-24]
    32d0:	ldur	w1, [x29, #-52]
    32d4:	ldur	x2, [x29, #-32]
    32d8:	ldur	x3, [x29, #-40]
    32dc:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    32e0:	sub	x8, x29, #0x8
    32e4:	str	w0, [sp, #8732]
    32e8:	mov	x0, x8
    32ec:	ldr	w1, [sp, #8732]
    32f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    32f4:	tbnz	w0, #0, 3300 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e74>
    32f8:	stur	wzr, [x29, #-4]
    32fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3300:	ldur	w0, [x29, #-16]
    3304:	mov	w1, #0x5                   	// #5
    3308:	mov	w2, #0x9                   	// #9
    330c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3310:	stur	w0, [x29, #-52]
    3314:	ldur	x0, [x29, #-24]
    3318:	ldur	w1, [x29, #-52]
    331c:	ldur	x2, [x29, #-32]
    3320:	ldur	x3, [x29, #-40]
    3324:	bl	26f90 <_ZL16DecodeImm8OptLslILi64EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    3328:	sub	x8, x29, #0x8
    332c:	str	w0, [sp, #8728]
    3330:	mov	x0, x8
    3334:	ldr	w1, [sp, #8728]
    3338:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    333c:	tbnz	w0, #0, 3348 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ebc>
    3340:	stur	wzr, [x29, #-4]
    3344:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3348:	ldur	w8, [x29, #-8]
    334c:	stur	w8, [x29, #-4]
    3350:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3354:	ldur	w0, [x29, #-16]
    3358:	mov	w8, wzr
    335c:	mov	w1, w8
    3360:	mov	w2, #0x5                   	// #5
    3364:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3368:	stur	w0, [x29, #-52]
    336c:	ldur	x0, [x29, #-24]
    3370:	ldur	w1, [x29, #-52]
    3374:	ldur	x2, [x29, #-32]
    3378:	ldur	x3, [x29, #-40]
    337c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3380:	sub	x9, x29, #0x8
    3384:	str	w0, [sp, #8724]
    3388:	mov	x0, x9
    338c:	ldr	w1, [sp, #8724]
    3390:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3394:	tbnz	w0, #0, 33a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f14>
    3398:	stur	wzr, [x29, #-4]
    339c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    33a0:	ldur	w0, [x29, #-16]
    33a4:	mov	w8, #0x5                   	// #5
    33a8:	mov	w1, w8
    33ac:	mov	w2, w8
    33b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    33b4:	stur	w0, [x29, #-52]
    33b8:	ldur	x0, [x29, #-24]
    33bc:	ldur	w1, [x29, #-52]
    33c0:	ldur	x2, [x29, #-32]
    33c4:	ldur	x3, [x29, #-40]
    33c8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    33cc:	sub	x9, x29, #0x8
    33d0:	str	w0, [sp, #8720]
    33d4:	mov	x0, x9
    33d8:	ldr	w1, [sp, #8720]
    33dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    33e0:	tbnz	w0, #0, 33ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f60>
    33e4:	stur	wzr, [x29, #-4]
    33e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    33ec:	ldur	w0, [x29, #-16]
    33f0:	mov	w1, #0x10                  	// #16
    33f4:	mov	w2, #0x5                   	// #5
    33f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    33fc:	stur	w0, [x29, #-52]
    3400:	ldur	x0, [x29, #-24]
    3404:	ldur	w1, [x29, #-52]
    3408:	ldur	x2, [x29, #-32]
    340c:	ldur	x3, [x29, #-40]
    3410:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3414:	sub	x8, x29, #0x8
    3418:	str	w0, [sp, #8716]
    341c:	mov	x0, x8
    3420:	ldr	w1, [sp, #8716]
    3424:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3428:	tbnz	w0, #0, 3434 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fa8>
    342c:	stur	wzr, [x29, #-4]
    3430:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3434:	ldur	w8, [x29, #-8]
    3438:	stur	w8, [x29, #-4]
    343c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3440:	ldur	w0, [x29, #-16]
    3444:	mov	w8, wzr
    3448:	mov	w1, w8
    344c:	mov	w2, #0x5                   	// #5
    3450:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3454:	stur	w0, [x29, #-52]
    3458:	ldur	x0, [x29, #-24]
    345c:	ldur	w1, [x29, #-52]
    3460:	ldur	x2, [x29, #-32]
    3464:	ldur	x3, [x29, #-40]
    3468:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    346c:	sub	x9, x29, #0x8
    3470:	str	w0, [sp, #8712]
    3474:	mov	x0, x9
    3478:	ldr	w1, [sp, #8712]
    347c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3480:	tbnz	w0, #0, 348c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2000>
    3484:	stur	wzr, [x29, #-4]
    3488:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    348c:	ldur	w0, [x29, #-16]
    3490:	mov	w8, wzr
    3494:	mov	w1, w8
    3498:	mov	w2, #0x5                   	// #5
    349c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    34a0:	stur	w0, [x29, #-52]
    34a4:	ldur	x0, [x29, #-24]
    34a8:	ldur	w1, [x29, #-52]
    34ac:	ldur	x2, [x29, #-32]
    34b0:	ldur	x3, [x29, #-40]
    34b4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    34b8:	sub	x9, x29, #0x8
    34bc:	str	w0, [sp, #8708]
    34c0:	mov	x0, x9
    34c4:	ldr	w1, [sp, #8708]
    34c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    34cc:	tbnz	w0, #0, 34d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x204c>
    34d0:	stur	wzr, [x29, #-4]
    34d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    34d8:	ldur	w0, [x29, #-16]
    34dc:	mov	w8, #0x5                   	// #5
    34e0:	mov	w1, w8
    34e4:	mov	w2, w8
    34e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    34ec:	stur	w0, [x29, #-52]
    34f0:	ldur	x0, [x29, #-24]
    34f4:	ldur	w1, [x29, #-52]
    34f8:	ldur	x2, [x29, #-32]
    34fc:	ldur	x3, [x29, #-40]
    3500:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3504:	sub	x9, x29, #0x8
    3508:	str	w0, [sp, #8704]
    350c:	mov	x0, x9
    3510:	ldr	w1, [sp, #8704]
    3514:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3518:	tbnz	w0, #0, 3524 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2098>
    351c:	stur	wzr, [x29, #-4]
    3520:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3524:	stur	wzr, [x29, #-52]
    3528:	ldur	w0, [x29, #-16]
    352c:	mov	w1, #0xa                   	// #10
    3530:	mov	w2, #0x3                   	// #3
    3534:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3538:	ldur	w8, [x29, #-52]
    353c:	orr	w8, w8, w0
    3540:	stur	w8, [x29, #-52]
    3544:	ldur	w0, [x29, #-16]
    3548:	mov	w1, #0x10                  	// #16
    354c:	mov	w2, #0x5                   	// #5
    3550:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3554:	ldur	w8, [x29, #-52]
    3558:	orr	w8, w8, w0, lsl #3
    355c:	stur	w8, [x29, #-52]
    3560:	ldur	x0, [x29, #-24]
    3564:	ldur	w8, [x29, #-52]
    3568:	mov	w3, w8
    356c:	str	x0, [sp, #8696]
    3570:	mov	x0, x3
    3574:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3578:	sub	x9, x29, #0x68
    357c:	stur	x0, [x29, #-104]
    3580:	stur	x1, [x29, #-96]
    3584:	ldr	x0, [sp, #8696]
    3588:	mov	x1, x9
    358c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3590:	ldur	w8, [x29, #-8]
    3594:	stur	w8, [x29, #-4]
    3598:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    359c:	ldur	w0, [x29, #-16]
    35a0:	mov	w8, wzr
    35a4:	mov	w1, w8
    35a8:	mov	w2, #0x5                   	// #5
    35ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    35b0:	stur	w0, [x29, #-52]
    35b4:	ldur	x0, [x29, #-24]
    35b8:	ldur	w1, [x29, #-52]
    35bc:	ldur	x2, [x29, #-32]
    35c0:	ldur	x3, [x29, #-40]
    35c4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    35c8:	sub	x9, x29, #0x8
    35cc:	str	w0, [sp, #8692]
    35d0:	mov	x0, x9
    35d4:	ldr	w1, [sp, #8692]
    35d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    35dc:	tbnz	w0, #0, 35e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x215c>
    35e0:	stur	wzr, [x29, #-4]
    35e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    35e8:	ldur	w0, [x29, #-16]
    35ec:	mov	w8, #0x5                   	// #5
    35f0:	mov	w1, w8
    35f4:	mov	w2, w8
    35f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    35fc:	stur	w0, [x29, #-52]
    3600:	ldur	x0, [x29, #-24]
    3604:	ldur	w1, [x29, #-52]
    3608:	ldur	x2, [x29, #-32]
    360c:	ldur	x3, [x29, #-40]
    3610:	bl	27050 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv>
    3614:	sub	x9, x29, #0x8
    3618:	str	w0, [sp, #8688]
    361c:	mov	x0, x9
    3620:	ldr	w1, [sp, #8688]
    3624:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3628:	tbnz	w0, #0, 3634 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21a8>
    362c:	stur	wzr, [x29, #-4]
    3630:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3634:	stur	wzr, [x29, #-52]
    3638:	ldur	w0, [x29, #-16]
    363c:	mov	w1, #0xa                   	// #10
    3640:	mov	w2, #0x3                   	// #3
    3644:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3648:	ldur	w8, [x29, #-52]
    364c:	orr	w8, w8, w0
    3650:	stur	w8, [x29, #-52]
    3654:	ldur	w0, [x29, #-16]
    3658:	mov	w1, #0x10                  	// #16
    365c:	mov	w2, #0x5                   	// #5
    3660:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3664:	ldur	w8, [x29, #-52]
    3668:	orr	w8, w8, w0, lsl #3
    366c:	stur	w8, [x29, #-52]
    3670:	ldur	x0, [x29, #-24]
    3674:	ldur	w8, [x29, #-52]
    3678:	mov	w3, w8
    367c:	str	x0, [sp, #8680]
    3680:	mov	x0, x3
    3684:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3688:	sub	x9, x29, #0x78
    368c:	stur	x0, [x29, #-120]
    3690:	stur	x1, [x29, #-112]
    3694:	ldr	x0, [sp, #8680]
    3698:	mov	x1, x9
    369c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    36a0:	ldur	w8, [x29, #-8]
    36a4:	stur	w8, [x29, #-4]
    36a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    36ac:	ldur	w0, [x29, #-16]
    36b0:	mov	w8, wzr
    36b4:	mov	w1, w8
    36b8:	mov	w2, #0x5                   	// #5
    36bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    36c0:	stur	w0, [x29, #-52]
    36c4:	ldur	x0, [x29, #-24]
    36c8:	ldur	w1, [x29, #-52]
    36cc:	ldur	x2, [x29, #-32]
    36d0:	ldur	x3, [x29, #-40]
    36d4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    36d8:	sub	x9, x29, #0x8
    36dc:	str	w0, [sp, #8676]
    36e0:	mov	x0, x9
    36e4:	ldr	w1, [sp, #8676]
    36e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    36ec:	tbnz	w0, #0, 36f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x226c>
    36f0:	stur	wzr, [x29, #-4]
    36f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    36f8:	ldur	w0, [x29, #-16]
    36fc:	mov	w8, #0x5                   	// #5
    3700:	mov	w1, w8
    3704:	mov	w2, w8
    3708:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    370c:	stur	w0, [x29, #-52]
    3710:	ldur	x0, [x29, #-24]
    3714:	ldur	w1, [x29, #-52]
    3718:	ldur	x2, [x29, #-32]
    371c:	ldur	x3, [x29, #-40]
    3720:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3724:	sub	x9, x29, #0x8
    3728:	str	w0, [sp, #8672]
    372c:	mov	x0, x9
    3730:	ldr	w1, [sp, #8672]
    3734:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3738:	tbnz	w0, #0, 3744 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22b8>
    373c:	stur	wzr, [x29, #-4]
    3740:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3744:	ldur	w0, [x29, #-16]
    3748:	mov	w1, #0x16                  	// #22
    374c:	mov	w2, #0x2                   	// #2
    3750:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3754:	stur	w0, [x29, #-52]
    3758:	ldur	x0, [x29, #-24]
    375c:	ldur	w8, [x29, #-52]
    3760:	mov	w3, w8
    3764:	str	x0, [sp, #8664]
    3768:	mov	x0, x3
    376c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3770:	sub	x9, x29, #0x88
    3774:	stur	x0, [x29, #-136]
    3778:	stur	x1, [x29, #-128]
    377c:	ldr	x0, [sp, #8664]
    3780:	mov	x1, x9
    3784:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3788:	ldur	w8, [x29, #-8]
    378c:	stur	w8, [x29, #-4]
    3790:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3794:	ldur	w0, [x29, #-16]
    3798:	mov	w8, wzr
    379c:	mov	w1, w8
    37a0:	mov	w2, #0x5                   	// #5
    37a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    37a8:	stur	w0, [x29, #-52]
    37ac:	ldur	x0, [x29, #-24]
    37b0:	ldur	w1, [x29, #-52]
    37b4:	ldur	x2, [x29, #-32]
    37b8:	ldur	x3, [x29, #-40]
    37bc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    37c0:	sub	x9, x29, #0x8
    37c4:	str	w0, [sp, #8660]
    37c8:	mov	x0, x9
    37cc:	ldr	w1, [sp, #8660]
    37d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    37d4:	tbnz	w0, #0, 37e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2354>
    37d8:	stur	wzr, [x29, #-4]
    37dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    37e0:	ldur	w0, [x29, #-16]
    37e4:	mov	w8, #0x5                   	// #5
    37e8:	mov	w1, w8
    37ec:	mov	w2, w8
    37f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    37f4:	stur	w0, [x29, #-52]
    37f8:	ldur	x0, [x29, #-24]
    37fc:	ldur	w1, [x29, #-52]
    3800:	ldur	x2, [x29, #-32]
    3804:	ldur	x3, [x29, #-40]
    3808:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    380c:	sub	x9, x29, #0x8
    3810:	str	w0, [sp, #8656]
    3814:	mov	x0, x9
    3818:	ldr	w1, [sp, #8656]
    381c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3820:	tbnz	w0, #0, 382c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23a0>
    3824:	stur	wzr, [x29, #-4]
    3828:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    382c:	stur	wzr, [x29, #-52]
    3830:	ldur	w0, [x29, #-16]
    3834:	mov	w1, #0x14                  	// #20
    3838:	mov	w2, #0x1                   	// #1
    383c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3840:	ldur	w8, [x29, #-52]
    3844:	orr	w8, w8, w0
    3848:	stur	w8, [x29, #-52]
    384c:	ldur	w0, [x29, #-16]
    3850:	mov	w1, #0x16                  	// #22
    3854:	mov	w2, #0x2                   	// #2
    3858:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    385c:	ldur	w8, [x29, #-52]
    3860:	orr	w8, w8, w0, lsl #1
    3864:	stur	w8, [x29, #-52]
    3868:	ldur	x0, [x29, #-24]
    386c:	ldur	w8, [x29, #-52]
    3870:	mov	w3, w8
    3874:	str	x0, [sp, #8648]
    3878:	mov	x0, x3
    387c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3880:	sub	x9, x29, #0x98
    3884:	stur	x0, [x29, #-152]
    3888:	stur	x1, [x29, #-144]
    388c:	ldr	x0, [sp, #8648]
    3890:	mov	x1, x9
    3894:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3898:	ldur	w8, [x29, #-8]
    389c:	stur	w8, [x29, #-4]
    38a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    38a4:	ldur	w0, [x29, #-16]
    38a8:	mov	w8, wzr
    38ac:	mov	w1, w8
    38b0:	mov	w2, #0x5                   	// #5
    38b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    38b8:	stur	w0, [x29, #-52]
    38bc:	ldur	x0, [x29, #-24]
    38c0:	ldur	w1, [x29, #-52]
    38c4:	ldur	x2, [x29, #-32]
    38c8:	ldur	x3, [x29, #-40]
    38cc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    38d0:	sub	x9, x29, #0x8
    38d4:	str	w0, [sp, #8644]
    38d8:	mov	x0, x9
    38dc:	ldr	w1, [sp, #8644]
    38e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    38e4:	tbnz	w0, #0, 38f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2464>
    38e8:	stur	wzr, [x29, #-4]
    38ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    38f0:	ldur	w0, [x29, #-16]
    38f4:	mov	w8, #0x5                   	// #5
    38f8:	mov	w1, w8
    38fc:	mov	w2, w8
    3900:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3904:	stur	w0, [x29, #-52]
    3908:	ldur	x0, [x29, #-24]
    390c:	ldur	w1, [x29, #-52]
    3910:	ldur	x2, [x29, #-32]
    3914:	ldur	x3, [x29, #-40]
    3918:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    391c:	sub	x9, x29, #0x8
    3920:	str	w0, [sp, #8640]
    3924:	mov	x0, x9
    3928:	ldr	w1, [sp, #8640]
    392c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3930:	tbnz	w0, #0, 393c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24b0>
    3934:	stur	wzr, [x29, #-4]
    3938:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    393c:	stur	wzr, [x29, #-52]
    3940:	ldur	w0, [x29, #-16]
    3944:	mov	w1, #0x13                  	// #19
    3948:	mov	w8, #0x2                   	// #2
    394c:	mov	w2, w8
    3950:	str	w8, [sp, #8636]
    3954:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3958:	ldur	w8, [x29, #-52]
    395c:	orr	w8, w8, w0
    3960:	stur	w8, [x29, #-52]
    3964:	ldur	w0, [x29, #-16]
    3968:	mov	w1, #0x16                  	// #22
    396c:	ldr	w2, [sp, #8636]
    3970:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3974:	ldur	w8, [x29, #-52]
    3978:	orr	w8, w8, w0, lsl #2
    397c:	stur	w8, [x29, #-52]
    3980:	ldur	x0, [x29, #-24]
    3984:	ldur	w8, [x29, #-52]
    3988:	mov	w3, w8
    398c:	str	x0, [sp, #8624]
    3990:	mov	x0, x3
    3994:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3998:	sub	x9, x29, #0xa8
    399c:	stur	x0, [x29, #-168]
    39a0:	stur	x1, [x29, #-160]
    39a4:	ldr	x0, [sp, #8624]
    39a8:	mov	x1, x9
    39ac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    39b0:	ldur	w8, [x29, #-8]
    39b4:	stur	w8, [x29, #-4]
    39b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    39bc:	ldur	w0, [x29, #-16]
    39c0:	mov	w8, wzr
    39c4:	mov	w1, w8
    39c8:	mov	w2, #0x5                   	// #5
    39cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    39d0:	stur	w0, [x29, #-52]
    39d4:	ldur	x0, [x29, #-24]
    39d8:	ldur	w1, [x29, #-52]
    39dc:	ldur	x2, [x29, #-32]
    39e0:	ldur	x3, [x29, #-40]
    39e4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    39e8:	sub	x9, x29, #0x8
    39ec:	str	w0, [sp, #8620]
    39f0:	mov	x0, x9
    39f4:	ldr	w1, [sp, #8620]
    39f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    39fc:	tbnz	w0, #0, 3a08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x257c>
    3a00:	stur	wzr, [x29, #-4]
    3a04:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3a08:	ldur	w0, [x29, #-16]
    3a0c:	mov	w8, #0x5                   	// #5
    3a10:	mov	w1, w8
    3a14:	mov	w2, w8
    3a18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3a1c:	stur	w0, [x29, #-52]
    3a20:	ldur	x0, [x29, #-24]
    3a24:	ldur	w1, [x29, #-52]
    3a28:	ldur	x2, [x29, #-32]
    3a2c:	ldur	x3, [x29, #-40]
    3a30:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3a34:	sub	x9, x29, #0x8
    3a38:	str	w0, [sp, #8616]
    3a3c:	mov	x0, x9
    3a40:	ldr	w1, [sp, #8616]
    3a44:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3a48:	tbnz	w0, #0, 3a54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25c8>
    3a4c:	stur	wzr, [x29, #-4]
    3a50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3a54:	stur	wzr, [x29, #-52]
    3a58:	ldur	w0, [x29, #-16]
    3a5c:	mov	w1, #0x12                  	// #18
    3a60:	mov	w2, #0x3                   	// #3
    3a64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3a68:	ldur	w8, [x29, #-52]
    3a6c:	orr	w8, w8, w0
    3a70:	stur	w8, [x29, #-52]
    3a74:	ldur	w0, [x29, #-16]
    3a78:	mov	w1, #0x16                  	// #22
    3a7c:	mov	w2, #0x2                   	// #2
    3a80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3a84:	ldur	w8, [x29, #-52]
    3a88:	orr	w8, w8, w0, lsl #3
    3a8c:	stur	w8, [x29, #-52]
    3a90:	ldur	x0, [x29, #-24]
    3a94:	ldur	w8, [x29, #-52]
    3a98:	mov	w3, w8
    3a9c:	str	x0, [sp, #8608]
    3aa0:	mov	x0, x3
    3aa4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3aa8:	sub	x9, x29, #0xb8
    3aac:	stur	x0, [x29, #-184]
    3ab0:	stur	x1, [x29, #-176]
    3ab4:	ldr	x0, [sp, #8608]
    3ab8:	mov	x1, x9
    3abc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3ac0:	ldur	w8, [x29, #-8]
    3ac4:	stur	w8, [x29, #-4]
    3ac8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3acc:	ldur	w0, [x29, #-16]
    3ad0:	mov	w8, wzr
    3ad4:	mov	w1, w8
    3ad8:	mov	w2, #0x5                   	// #5
    3adc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3ae0:	stur	w0, [x29, #-52]
    3ae4:	ldur	x0, [x29, #-24]
    3ae8:	ldur	w1, [x29, #-52]
    3aec:	ldur	x2, [x29, #-32]
    3af0:	ldur	x3, [x29, #-40]
    3af4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3af8:	sub	x9, x29, #0x8
    3afc:	str	w0, [sp, #8604]
    3b00:	mov	x0, x9
    3b04:	ldr	w1, [sp, #8604]
    3b08:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3b0c:	tbnz	w0, #0, 3b18 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x268c>
    3b10:	stur	wzr, [x29, #-4]
    3b14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3b18:	ldur	w0, [x29, #-16]
    3b1c:	mov	w8, #0x5                   	// #5
    3b20:	mov	w1, w8
    3b24:	mov	w2, w8
    3b28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3b2c:	stur	w0, [x29, #-52]
    3b30:	ldur	x0, [x29, #-24]
    3b34:	ldur	w1, [x29, #-52]
    3b38:	ldur	x2, [x29, #-32]
    3b3c:	ldur	x3, [x29, #-40]
    3b40:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3b44:	sub	x9, x29, #0x8
    3b48:	str	w0, [sp, #8600]
    3b4c:	mov	x0, x9
    3b50:	ldr	w1, [sp, #8600]
    3b54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3b58:	tbnz	w0, #0, 3b64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x26d8>
    3b5c:	stur	wzr, [x29, #-4]
    3b60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3b64:	stur	wzr, [x29, #-52]
    3b68:	ldur	w0, [x29, #-16]
    3b6c:	mov	w1, #0x11                  	// #17
    3b70:	mov	w2, #0x4                   	// #4
    3b74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3b78:	ldur	w8, [x29, #-52]
    3b7c:	orr	w8, w8, w0
    3b80:	stur	w8, [x29, #-52]
    3b84:	ldur	w0, [x29, #-16]
    3b88:	mov	w1, #0x16                  	// #22
    3b8c:	mov	w2, #0x2                   	// #2
    3b90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3b94:	ldur	w8, [x29, #-52]
    3b98:	orr	w8, w8, w0, lsl #4
    3b9c:	stur	w8, [x29, #-52]
    3ba0:	ldur	x0, [x29, #-24]
    3ba4:	ldur	w8, [x29, #-52]
    3ba8:	mov	w3, w8
    3bac:	str	x0, [sp, #8592]
    3bb0:	mov	x0, x3
    3bb4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3bb8:	sub	x9, x29, #0xc8
    3bbc:	stur	x0, [x29, #-200]
    3bc0:	stur	x1, [x29, #-192]
    3bc4:	ldr	x0, [sp, #8592]
    3bc8:	mov	x1, x9
    3bcc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    3bd0:	ldur	w8, [x29, #-8]
    3bd4:	stur	w8, [x29, #-4]
    3bd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3bdc:	ldur	w0, [x29, #-16]
    3be0:	mov	w8, wzr
    3be4:	mov	w1, w8
    3be8:	mov	w2, #0x5                   	// #5
    3bec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3bf0:	stur	w0, [x29, #-52]
    3bf4:	ldur	x0, [x29, #-24]
    3bf8:	ldur	w1, [x29, #-52]
    3bfc:	ldur	x2, [x29, #-32]
    3c00:	ldur	x3, [x29, #-40]
    3c04:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3c08:	sub	x9, x29, #0x8
    3c0c:	str	w0, [sp, #8588]
    3c10:	mov	x0, x9
    3c14:	ldr	w1, [sp, #8588]
    3c18:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3c1c:	tbnz	w0, #0, 3c28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x279c>
    3c20:	stur	wzr, [x29, #-4]
    3c24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3c28:	ldur	w0, [x29, #-16]
    3c2c:	mov	w8, #0x5                   	// #5
    3c30:	mov	w1, w8
    3c34:	mov	w2, w8
    3c38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3c3c:	stur	w0, [x29, #-52]
    3c40:	ldur	x0, [x29, #-24]
    3c44:	ldur	w1, [x29, #-52]
    3c48:	ldur	x2, [x29, #-32]
    3c4c:	ldur	x3, [x29, #-40]
    3c50:	bl	27050 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv>
    3c54:	sub	x9, x29, #0x8
    3c58:	str	w0, [sp, #8584]
    3c5c:	mov	x0, x9
    3c60:	ldr	w1, [sp, #8584]
    3c64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3c68:	tbnz	w0, #0, 3c74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x27e8>
    3c6c:	stur	wzr, [x29, #-4]
    3c70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3c74:	ldur	w0, [x29, #-16]
    3c78:	mov	w1, #0x10                  	// #16
    3c7c:	mov	w2, #0x5                   	// #5
    3c80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3c84:	stur	w0, [x29, #-52]
    3c88:	ldur	x0, [x29, #-24]
    3c8c:	ldur	w1, [x29, #-52]
    3c90:	ldur	x2, [x29, #-32]
    3c94:	ldur	x3, [x29, #-40]
    3c98:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3c9c:	sub	x8, x29, #0x8
    3ca0:	str	w0, [sp, #8580]
    3ca4:	mov	x0, x8
    3ca8:	ldr	w1, [sp, #8580]
    3cac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3cb0:	tbnz	w0, #0, 3cbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2830>
    3cb4:	stur	wzr, [x29, #-4]
    3cb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3cbc:	ldur	w8, [x29, #-8]
    3cc0:	stur	w8, [x29, #-4]
    3cc4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3cc8:	ldur	w0, [x29, #-16]
    3ccc:	mov	w8, wzr
    3cd0:	mov	w1, w8
    3cd4:	mov	w2, #0x5                   	// #5
    3cd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3cdc:	stur	w0, [x29, #-52]
    3ce0:	ldur	x0, [x29, #-24]
    3ce4:	ldur	w1, [x29, #-52]
    3ce8:	ldur	x2, [x29, #-32]
    3cec:	ldur	x3, [x29, #-40]
    3cf0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3cf4:	sub	x9, x29, #0x8
    3cf8:	str	w0, [sp, #8576]
    3cfc:	mov	x0, x9
    3d00:	ldr	w1, [sp, #8576]
    3d04:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3d08:	tbnz	w0, #0, 3d14 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2888>
    3d0c:	stur	wzr, [x29, #-4]
    3d10:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3d14:	ldur	w0, [x29, #-16]
    3d18:	mov	w8, wzr
    3d1c:	mov	w1, w8
    3d20:	mov	w2, #0x5                   	// #5
    3d24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3d28:	stur	w0, [x29, #-52]
    3d2c:	ldur	x0, [x29, #-24]
    3d30:	ldur	w1, [x29, #-52]
    3d34:	ldur	x2, [x29, #-32]
    3d38:	ldur	x3, [x29, #-40]
    3d3c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3d40:	sub	x9, x29, #0x8
    3d44:	str	w0, [sp, #8572]
    3d48:	mov	x0, x9
    3d4c:	ldr	w1, [sp, #8572]
    3d50:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3d54:	tbnz	w0, #0, 3d60 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x28d4>
    3d58:	stur	wzr, [x29, #-4]
    3d5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3d60:	ldur	w0, [x29, #-16]
    3d64:	mov	w8, #0x5                   	// #5
    3d68:	mov	w1, w8
    3d6c:	mov	w2, w8
    3d70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3d74:	stur	w0, [x29, #-52]
    3d78:	ldur	x0, [x29, #-24]
    3d7c:	ldur	w1, [x29, #-52]
    3d80:	ldur	x2, [x29, #-32]
    3d84:	ldur	x3, [x29, #-40]
    3d88:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3d8c:	sub	x9, x29, #0x8
    3d90:	str	w0, [sp, #8568]
    3d94:	mov	x0, x9
    3d98:	ldr	w1, [sp, #8568]
    3d9c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3da0:	tbnz	w0, #0, 3dac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2920>
    3da4:	stur	wzr, [x29, #-4]
    3da8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3dac:	ldur	w0, [x29, #-16]
    3db0:	mov	w1, #0x10                  	// #16
    3db4:	mov	w2, #0x5                   	// #5
    3db8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3dbc:	stur	w0, [x29, #-52]
    3dc0:	ldur	x0, [x29, #-24]
    3dc4:	ldur	w1, [x29, #-52]
    3dc8:	ldur	x2, [x29, #-32]
    3dcc:	ldur	x3, [x29, #-40]
    3dd0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3dd4:	sub	x8, x29, #0x8
    3dd8:	str	w0, [sp, #8564]
    3ddc:	mov	x0, x8
    3de0:	ldr	w1, [sp, #8564]
    3de4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3de8:	tbnz	w0, #0, 3df4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2968>
    3dec:	stur	wzr, [x29, #-4]
    3df0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3df4:	ldur	w8, [x29, #-8]
    3df8:	stur	w8, [x29, #-4]
    3dfc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3e00:	ldur	w0, [x29, #-16]
    3e04:	mov	w8, wzr
    3e08:	mov	w1, w8
    3e0c:	mov	w2, #0x5                   	// #5
    3e10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3e14:	stur	w0, [x29, #-52]
    3e18:	ldur	x0, [x29, #-24]
    3e1c:	ldur	w1, [x29, #-52]
    3e20:	ldur	x2, [x29, #-32]
    3e24:	ldur	x3, [x29, #-40]
    3e28:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3e2c:	sub	x9, x29, #0x8
    3e30:	str	w0, [sp, #8560]
    3e34:	mov	x0, x9
    3e38:	ldr	w1, [sp, #8560]
    3e3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3e40:	tbnz	w0, #0, 3e4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x29c0>
    3e44:	stur	wzr, [x29, #-4]
    3e48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3e4c:	ldur	w0, [x29, #-16]
    3e50:	mov	w8, wzr
    3e54:	mov	w1, w8
    3e58:	mov	w2, #0x5                   	// #5
    3e5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3e60:	stur	w0, [x29, #-52]
    3e64:	ldur	x0, [x29, #-24]
    3e68:	ldur	w1, [x29, #-52]
    3e6c:	ldur	x2, [x29, #-32]
    3e70:	ldur	x3, [x29, #-40]
    3e74:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3e78:	sub	x9, x29, #0x8
    3e7c:	str	w0, [sp, #8556]
    3e80:	mov	x0, x9
    3e84:	ldr	w1, [sp, #8556]
    3e88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3e8c:	tbnz	w0, #0, 3e98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2a0c>
    3e90:	stur	wzr, [x29, #-4]
    3e94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3e98:	ldur	w0, [x29, #-16]
    3e9c:	mov	w8, #0x5                   	// #5
    3ea0:	mov	w1, w8
    3ea4:	mov	w2, w8
    3ea8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3eac:	stur	w0, [x29, #-52]
    3eb0:	ldur	x0, [x29, #-24]
    3eb4:	ldur	w1, [x29, #-52]
    3eb8:	ldur	x2, [x29, #-32]
    3ebc:	ldur	x3, [x29, #-40]
    3ec0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3ec4:	sub	x9, x29, #0x8
    3ec8:	str	w0, [sp, #8552]
    3ecc:	mov	x0, x9
    3ed0:	ldr	w1, [sp, #8552]
    3ed4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3ed8:	tbnz	w0, #0, 3ee4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2a58>
    3edc:	stur	wzr, [x29, #-4]
    3ee0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3ee4:	ldur	w0, [x29, #-16]
    3ee8:	mov	w1, #0x10                  	// #16
    3eec:	mov	w2, #0x3                   	// #3
    3ef0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3ef4:	stur	w0, [x29, #-52]
    3ef8:	ldur	x0, [x29, #-24]
    3efc:	ldur	w1, [x29, #-52]
    3f00:	ldur	x2, [x29, #-32]
    3f04:	ldur	x3, [x29, #-40]
    3f08:	bl	26950 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv>
    3f0c:	sub	x8, x29, #0x8
    3f10:	str	w0, [sp, #8548]
    3f14:	mov	x0, x8
    3f18:	ldr	w1, [sp, #8548]
    3f1c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3f20:	tbnz	w0, #0, 3f2c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2aa0>
    3f24:	stur	wzr, [x29, #-4]
    3f28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3f2c:	ldur	w8, [x29, #-8]
    3f30:	stur	w8, [x29, #-4]
    3f34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3f38:	ldur	w0, [x29, #-16]
    3f3c:	mov	w8, wzr
    3f40:	mov	w1, w8
    3f44:	mov	w2, #0x5                   	// #5
    3f48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3f4c:	stur	w0, [x29, #-52]
    3f50:	ldur	x0, [x29, #-24]
    3f54:	ldur	w1, [x29, #-52]
    3f58:	ldur	x2, [x29, #-32]
    3f5c:	ldur	x3, [x29, #-40]
    3f60:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3f64:	sub	x9, x29, #0x8
    3f68:	str	w0, [sp, #8544]
    3f6c:	mov	x0, x9
    3f70:	ldr	w1, [sp, #8544]
    3f74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3f78:	tbnz	w0, #0, 3f84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2af8>
    3f7c:	stur	wzr, [x29, #-4]
    3f80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3f84:	ldur	w0, [x29, #-16]
    3f88:	mov	w8, wzr
    3f8c:	mov	w1, w8
    3f90:	mov	w2, #0x5                   	// #5
    3f94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3f98:	stur	w0, [x29, #-52]
    3f9c:	ldur	x0, [x29, #-24]
    3fa0:	ldur	w1, [x29, #-52]
    3fa4:	ldur	x2, [x29, #-32]
    3fa8:	ldur	x3, [x29, #-40]
    3fac:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3fb0:	sub	x9, x29, #0x8
    3fb4:	str	w0, [sp, #8540]
    3fb8:	mov	x0, x9
    3fbc:	ldr	w1, [sp, #8540]
    3fc0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3fc4:	tbnz	w0, #0, 3fd0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2b44>
    3fc8:	stur	wzr, [x29, #-4]
    3fcc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    3fd0:	ldur	w0, [x29, #-16]
    3fd4:	mov	w8, #0x5                   	// #5
    3fd8:	mov	w1, w8
    3fdc:	mov	w2, w8
    3fe0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    3fe4:	stur	w0, [x29, #-52]
    3fe8:	ldur	x0, [x29, #-24]
    3fec:	ldur	w1, [x29, #-52]
    3ff0:	ldur	x2, [x29, #-32]
    3ff4:	ldur	x3, [x29, #-40]
    3ff8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    3ffc:	sub	x9, x29, #0x8
    4000:	str	w0, [sp, #8536]
    4004:	mov	x0, x9
    4008:	ldr	w1, [sp, #8536]
    400c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4010:	tbnz	w0, #0, 401c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2b90>
    4014:	stur	wzr, [x29, #-4]
    4018:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    401c:	ldur	w0, [x29, #-16]
    4020:	mov	w1, #0x10                  	// #16
    4024:	mov	w2, #0x4                   	// #4
    4028:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    402c:	stur	w0, [x29, #-52]
    4030:	ldur	x0, [x29, #-24]
    4034:	ldur	w1, [x29, #-52]
    4038:	ldur	x2, [x29, #-32]
    403c:	ldur	x3, [x29, #-40]
    4040:	bl	2698c <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv>
    4044:	sub	x8, x29, #0x8
    4048:	str	w0, [sp, #8532]
    404c:	mov	x0, x8
    4050:	ldr	w1, [sp, #8532]
    4054:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4058:	tbnz	w0, #0, 4064 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2bd8>
    405c:	stur	wzr, [x29, #-4]
    4060:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4064:	ldur	w8, [x29, #-8]
    4068:	stur	w8, [x29, #-4]
    406c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4070:	ldur	w0, [x29, #-16]
    4074:	mov	w8, wzr
    4078:	mov	w1, w8
    407c:	mov	w2, #0x5                   	// #5
    4080:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4084:	stur	w0, [x29, #-52]
    4088:	ldur	x0, [x29, #-24]
    408c:	ldur	w1, [x29, #-52]
    4090:	ldur	x2, [x29, #-32]
    4094:	ldur	x3, [x29, #-40]
    4098:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    409c:	sub	x9, x29, #0x8
    40a0:	str	w0, [sp, #8528]
    40a4:	mov	x0, x9
    40a8:	ldr	w1, [sp, #8528]
    40ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    40b0:	tbnz	w0, #0, 40bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2c30>
    40b4:	stur	wzr, [x29, #-4]
    40b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    40bc:	ldur	w0, [x29, #-16]
    40c0:	mov	w8, wzr
    40c4:	mov	w1, w8
    40c8:	mov	w2, #0x5                   	// #5
    40cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    40d0:	stur	w0, [x29, #-52]
    40d4:	ldur	x0, [x29, #-24]
    40d8:	ldur	w1, [x29, #-52]
    40dc:	ldur	x2, [x29, #-32]
    40e0:	ldur	x3, [x29, #-40]
    40e4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    40e8:	sub	x9, x29, #0x8
    40ec:	str	w0, [sp, #8524]
    40f0:	mov	x0, x9
    40f4:	ldr	w1, [sp, #8524]
    40f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    40fc:	tbnz	w0, #0, 4108 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2c7c>
    4100:	stur	wzr, [x29, #-4]
    4104:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4108:	ldur	w0, [x29, #-16]
    410c:	mov	w8, #0x5                   	// #5
    4110:	mov	w1, w8
    4114:	mov	w2, w8
    4118:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    411c:	stur	w0, [x29, #-52]
    4120:	ldur	x0, [x29, #-24]
    4124:	ldur	w1, [x29, #-52]
    4128:	ldur	x2, [x29, #-32]
    412c:	ldur	x3, [x29, #-40]
    4130:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4134:	sub	x9, x29, #0x8
    4138:	str	w0, [sp, #8520]
    413c:	mov	x0, x9
    4140:	ldr	w1, [sp, #8520]
    4144:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4148:	tbnz	w0, #0, 4154 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2cc8>
    414c:	stur	wzr, [x29, #-4]
    4150:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4154:	ldur	w0, [x29, #-16]
    4158:	mov	w1, #0x10                  	// #16
    415c:	mov	w2, #0x5                   	// #5
    4160:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4164:	stur	w0, [x29, #-52]
    4168:	ldur	x0, [x29, #-24]
    416c:	ldur	w1, [x29, #-52]
    4170:	ldur	x2, [x29, #-32]
    4174:	ldur	x3, [x29, #-40]
    4178:	bl	269c8 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv>
    417c:	sub	x8, x29, #0x8
    4180:	str	w0, [sp, #8516]
    4184:	mov	x0, x8
    4188:	ldr	w1, [sp, #8516]
    418c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4190:	tbnz	w0, #0, 419c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2d10>
    4194:	stur	wzr, [x29, #-4]
    4198:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    419c:	ldur	w8, [x29, #-8]
    41a0:	stur	w8, [x29, #-4]
    41a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    41a8:	ldur	w0, [x29, #-16]
    41ac:	mov	w8, wzr
    41b0:	mov	w1, w8
    41b4:	mov	w2, #0x5                   	// #5
    41b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    41bc:	stur	w0, [x29, #-52]
    41c0:	ldur	x0, [x29, #-24]
    41c4:	ldur	w1, [x29, #-52]
    41c8:	ldur	x2, [x29, #-32]
    41cc:	ldur	x3, [x29, #-40]
    41d0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    41d4:	sub	x9, x29, #0x8
    41d8:	str	w0, [sp, #8512]
    41dc:	mov	x0, x9
    41e0:	ldr	w1, [sp, #8512]
    41e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    41e8:	tbnz	w0, #0, 41f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2d68>
    41ec:	stur	wzr, [x29, #-4]
    41f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    41f4:	ldur	w0, [x29, #-16]
    41f8:	mov	w8, wzr
    41fc:	mov	w1, w8
    4200:	mov	w2, #0x5                   	// #5
    4204:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4208:	stur	w0, [x29, #-52]
    420c:	ldur	x0, [x29, #-24]
    4210:	ldur	w1, [x29, #-52]
    4214:	ldur	x2, [x29, #-32]
    4218:	ldur	x3, [x29, #-40]
    421c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4220:	sub	x9, x29, #0x8
    4224:	str	w0, [sp, #8508]
    4228:	mov	x0, x9
    422c:	ldr	w1, [sp, #8508]
    4230:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4234:	tbnz	w0, #0, 4240 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2db4>
    4238:	stur	wzr, [x29, #-4]
    423c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4240:	ldur	w0, [x29, #-16]
    4244:	mov	w8, #0x5                   	// #5
    4248:	mov	w1, w8
    424c:	mov	w2, w8
    4250:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4254:	stur	w0, [x29, #-52]
    4258:	ldur	x0, [x29, #-24]
    425c:	ldur	w1, [x29, #-52]
    4260:	ldur	x2, [x29, #-32]
    4264:	ldur	x3, [x29, #-40]
    4268:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    426c:	sub	x9, x29, #0x8
    4270:	str	w0, [sp, #8504]
    4274:	mov	x0, x9
    4278:	ldr	w1, [sp, #8504]
    427c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4280:	tbnz	w0, #0, 428c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2e00>
    4284:	stur	wzr, [x29, #-4]
    4288:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    428c:	stur	wzr, [x29, #-52]
    4290:	ldur	w0, [x29, #-16]
    4294:	mov	w1, #0x10                  	// #16
    4298:	mov	w2, #0x5                   	// #5
    429c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    42a0:	ldur	w8, [x29, #-52]
    42a4:	orr	w8, w8, w0
    42a8:	stur	w8, [x29, #-52]
    42ac:	ldur	w0, [x29, #-16]
    42b0:	mov	w1, #0x16                  	// #22
    42b4:	mov	w2, #0x1                   	// #1
    42b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    42bc:	ldur	w8, [x29, #-52]
    42c0:	orr	w8, w8, w0, lsl #5
    42c4:	stur	w8, [x29, #-52]
    42c8:	ldur	x0, [x29, #-24]
    42cc:	ldur	w1, [x29, #-52]
    42d0:	ldur	x2, [x29, #-32]
    42d4:	ldur	x3, [x29, #-40]
    42d8:	bl	26b44 <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv>
    42dc:	sub	x9, x29, #0x8
    42e0:	str	w0, [sp, #8500]
    42e4:	mov	x0, x9
    42e8:	ldr	w1, [sp, #8500]
    42ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    42f0:	tbnz	w0, #0, 42fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2e70>
    42f4:	stur	wzr, [x29, #-4]
    42f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    42fc:	ldur	w8, [x29, #-8]
    4300:	stur	w8, [x29, #-4]
    4304:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4308:	ldur	w0, [x29, #-16]
    430c:	mov	w8, wzr
    4310:	mov	w1, w8
    4314:	mov	w2, #0x5                   	// #5
    4318:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    431c:	stur	w0, [x29, #-52]
    4320:	ldur	x0, [x29, #-24]
    4324:	ldur	w1, [x29, #-52]
    4328:	ldur	x2, [x29, #-32]
    432c:	ldur	x3, [x29, #-40]
    4330:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4334:	sub	x9, x29, #0x8
    4338:	str	w0, [sp, #8496]
    433c:	mov	x0, x9
    4340:	ldr	w1, [sp, #8496]
    4344:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4348:	tbnz	w0, #0, 4354 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2ec8>
    434c:	stur	wzr, [x29, #-4]
    4350:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4354:	ldur	w0, [x29, #-16]
    4358:	mov	w8, wzr
    435c:	mov	w1, w8
    4360:	mov	w2, #0x5                   	// #5
    4364:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4368:	stur	w0, [x29, #-52]
    436c:	ldur	x0, [x29, #-24]
    4370:	ldur	w1, [x29, #-52]
    4374:	ldur	x2, [x29, #-32]
    4378:	ldur	x3, [x29, #-40]
    437c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4380:	sub	x9, x29, #0x8
    4384:	str	w0, [sp, #8492]
    4388:	mov	x0, x9
    438c:	ldr	w1, [sp, #8492]
    4390:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4394:	tbnz	w0, #0, 43a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2f14>
    4398:	stur	wzr, [x29, #-4]
    439c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    43a0:	ldur	w0, [x29, #-16]
    43a4:	mov	w1, #0x10                  	// #16
    43a8:	mov	w2, #0x5                   	// #5
    43ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    43b0:	stur	w0, [x29, #-52]
    43b4:	ldur	x0, [x29, #-24]
    43b8:	ldur	w1, [x29, #-52]
    43bc:	ldur	x2, [x29, #-32]
    43c0:	ldur	x3, [x29, #-40]
    43c4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    43c8:	sub	x8, x29, #0x8
    43cc:	str	w0, [sp, #8488]
    43d0:	mov	x0, x8
    43d4:	ldr	w1, [sp, #8488]
    43d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    43dc:	tbnz	w0, #0, 43e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2f5c>
    43e0:	stur	wzr, [x29, #-4]
    43e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    43e8:	ldur	w0, [x29, #-16]
    43ec:	mov	w8, #0x5                   	// #5
    43f0:	mov	w1, w8
    43f4:	mov	w2, w8
    43f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    43fc:	stur	w0, [x29, #-52]
    4400:	ldur	x0, [x29, #-24]
    4404:	ldur	w1, [x29, #-52]
    4408:	ldur	x2, [x29, #-32]
    440c:	ldur	x3, [x29, #-40]
    4410:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4414:	sub	x9, x29, #0x8
    4418:	str	w0, [sp, #8484]
    441c:	mov	x0, x9
    4420:	ldr	w1, [sp, #8484]
    4424:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4428:	tbnz	w0, #0, 4434 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2fa8>
    442c:	stur	wzr, [x29, #-4]
    4430:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4434:	ldur	w8, [x29, #-8]
    4438:	stur	w8, [x29, #-4]
    443c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4440:	ldur	w0, [x29, #-16]
    4444:	mov	w8, wzr
    4448:	mov	w1, w8
    444c:	mov	w2, #0x5                   	// #5
    4450:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4454:	stur	w0, [x29, #-52]
    4458:	ldur	x0, [x29, #-24]
    445c:	ldur	w1, [x29, #-52]
    4460:	ldur	x2, [x29, #-32]
    4464:	ldur	x3, [x29, #-40]
    4468:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    446c:	sub	x9, x29, #0x8
    4470:	str	w0, [sp, #8480]
    4474:	mov	x0, x9
    4478:	ldr	w1, [sp, #8480]
    447c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4480:	tbnz	w0, #0, 448c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3000>
    4484:	stur	wzr, [x29, #-4]
    4488:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    448c:	ldur	w0, [x29, #-16]
    4490:	mov	w8, #0x5                   	// #5
    4494:	mov	w1, w8
    4498:	mov	w2, w8
    449c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    44a0:	stur	w0, [x29, #-52]
    44a4:	ldur	x0, [x29, #-24]
    44a8:	ldur	w1, [x29, #-52]
    44ac:	ldur	x2, [x29, #-32]
    44b0:	ldur	x3, [x29, #-40]
    44b4:	bl	270dc <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv>
    44b8:	sub	x9, x29, #0x8
    44bc:	str	w0, [sp, #8476]
    44c0:	mov	x0, x9
    44c4:	ldr	w1, [sp, #8476]
    44c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    44cc:	tbnz	w0, #0, 44d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x304c>
    44d0:	stur	wzr, [x29, #-4]
    44d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    44d8:	ldur	w8, [x29, #-8]
    44dc:	stur	w8, [x29, #-4]
    44e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    44e4:	ldur	w0, [x29, #-16]
    44e8:	mov	w8, wzr
    44ec:	mov	w1, w8
    44f0:	mov	w2, #0x5                   	// #5
    44f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    44f8:	stur	w0, [x29, #-52]
    44fc:	ldur	x0, [x29, #-24]
    4500:	ldur	w1, [x29, #-52]
    4504:	ldur	x2, [x29, #-32]
    4508:	ldur	x3, [x29, #-40]
    450c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4510:	sub	x9, x29, #0x8
    4514:	str	w0, [sp, #8472]
    4518:	mov	x0, x9
    451c:	ldr	w1, [sp, #8472]
    4520:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4524:	tbnz	w0, #0, 4530 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x30a4>
    4528:	stur	wzr, [x29, #-4]
    452c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4530:	ldur	w0, [x29, #-16]
    4534:	mov	w8, wzr
    4538:	mov	w1, w8
    453c:	mov	w2, #0x5                   	// #5
    4540:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4544:	stur	w0, [x29, #-52]
    4548:	ldur	x0, [x29, #-24]
    454c:	ldur	w1, [x29, #-52]
    4550:	ldur	x2, [x29, #-32]
    4554:	ldur	x3, [x29, #-40]
    4558:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    455c:	sub	x9, x29, #0x8
    4560:	str	w0, [sp, #8468]
    4564:	mov	x0, x9
    4568:	ldr	w1, [sp, #8468]
    456c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4570:	tbnz	w0, #0, 457c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x30f0>
    4574:	stur	wzr, [x29, #-4]
    4578:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    457c:	ldur	w0, [x29, #-16]
    4580:	mov	w8, #0x5                   	// #5
    4584:	mov	w1, w8
    4588:	mov	w2, w8
    458c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4590:	stur	w0, [x29, #-52]
    4594:	ldur	x0, [x29, #-24]
    4598:	ldur	w1, [x29, #-52]
    459c:	ldur	x2, [x29, #-32]
    45a0:	ldur	x3, [x29, #-40]
    45a4:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    45a8:	sub	x9, x29, #0x8
    45ac:	str	w0, [sp, #8464]
    45b0:	mov	x0, x9
    45b4:	ldr	w1, [sp, #8464]
    45b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    45bc:	tbnz	w0, #0, 45c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x313c>
    45c0:	stur	wzr, [x29, #-4]
    45c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    45c8:	ldur	w8, [x29, #-8]
    45cc:	stur	w8, [x29, #-4]
    45d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    45d4:	ldur	w0, [x29, #-16]
    45d8:	mov	w8, wzr
    45dc:	mov	w1, w8
    45e0:	mov	w2, #0x5                   	// #5
    45e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    45e8:	stur	w0, [x29, #-52]
    45ec:	ldur	x0, [x29, #-24]
    45f0:	ldur	w1, [x29, #-52]
    45f4:	ldur	x2, [x29, #-32]
    45f8:	ldur	x3, [x29, #-40]
    45fc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4600:	sub	x9, x29, #0x8
    4604:	str	w0, [sp, #8460]
    4608:	mov	x0, x9
    460c:	ldr	w1, [sp, #8460]
    4610:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4614:	tbnz	w0, #0, 4620 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3194>
    4618:	stur	wzr, [x29, #-4]
    461c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4620:	ldur	w0, [x29, #-16]
    4624:	mov	w8, wzr
    4628:	mov	w1, w8
    462c:	mov	w2, #0x5                   	// #5
    4630:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4634:	stur	w0, [x29, #-52]
    4638:	ldur	x0, [x29, #-24]
    463c:	ldur	w1, [x29, #-52]
    4640:	ldur	x2, [x29, #-32]
    4644:	ldur	x3, [x29, #-40]
    4648:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    464c:	sub	x9, x29, #0x8
    4650:	str	w0, [sp, #8456]
    4654:	mov	x0, x9
    4658:	ldr	w1, [sp, #8456]
    465c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4660:	tbnz	w0, #0, 466c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x31e0>
    4664:	stur	wzr, [x29, #-4]
    4668:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    466c:	ldur	w0, [x29, #-16]
    4670:	mov	w8, #0x5                   	// #5
    4674:	mov	w1, w8
    4678:	mov	w2, w8
    467c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4680:	stur	w0, [x29, #-52]
    4684:	ldur	x0, [x29, #-24]
    4688:	ldur	w1, [x29, #-52]
    468c:	ldur	x2, [x29, #-32]
    4690:	ldur	x3, [x29, #-40]
    4694:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
    4698:	sub	x9, x29, #0x8
    469c:	str	w0, [sp, #8452]
    46a0:	mov	x0, x9
    46a4:	ldr	w1, [sp, #8452]
    46a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    46ac:	tbnz	w0, #0, 46b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x322c>
    46b0:	stur	wzr, [x29, #-4]
    46b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    46b8:	ldur	w8, [x29, #-8]
    46bc:	stur	w8, [x29, #-4]
    46c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    46c4:	ldur	w0, [x29, #-16]
    46c8:	mov	w8, wzr
    46cc:	mov	w1, w8
    46d0:	mov	w2, #0x5                   	// #5
    46d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    46d8:	stur	w0, [x29, #-52]
    46dc:	ldur	x0, [x29, #-24]
    46e0:	ldur	w1, [x29, #-52]
    46e4:	ldur	x2, [x29, #-32]
    46e8:	ldur	x3, [x29, #-40]
    46ec:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    46f0:	sub	x9, x29, #0x8
    46f4:	str	w0, [sp, #8448]
    46f8:	mov	x0, x9
    46fc:	ldr	w1, [sp, #8448]
    4700:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4704:	tbnz	w0, #0, 4710 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3284>
    4708:	stur	wzr, [x29, #-4]
    470c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4710:	ldur	w0, [x29, #-16]
    4714:	mov	w8, #0x5                   	// #5
    4718:	mov	w1, w8
    471c:	mov	w2, w8
    4720:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4724:	stur	w0, [x29, #-52]
    4728:	ldur	x0, [x29, #-24]
    472c:	ldur	w1, [x29, #-52]
    4730:	ldur	x2, [x29, #-32]
    4734:	ldur	x3, [x29, #-40]
    4738:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    473c:	sub	x9, x29, #0x8
    4740:	str	w0, [sp, #8444]
    4744:	mov	x0, x9
    4748:	ldr	w1, [sp, #8444]
    474c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4750:	tbnz	w0, #0, 475c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x32d0>
    4754:	stur	wzr, [x29, #-4]
    4758:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    475c:	ldur	w8, [x29, #-8]
    4760:	stur	w8, [x29, #-4]
    4764:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4768:	ldur	w0, [x29, #-16]
    476c:	mov	w8, wzr
    4770:	mov	w1, w8
    4774:	mov	w2, #0x5                   	// #5
    4778:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    477c:	stur	w0, [x29, #-52]
    4780:	ldur	x0, [x29, #-24]
    4784:	ldur	w1, [x29, #-52]
    4788:	ldur	x2, [x29, #-32]
    478c:	ldur	x3, [x29, #-40]
    4790:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4794:	sub	x9, x29, #0x8
    4798:	str	w0, [sp, #8440]
    479c:	mov	x0, x9
    47a0:	ldr	w1, [sp, #8440]
    47a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    47a8:	tbnz	w0, #0, 47b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3328>
    47ac:	stur	wzr, [x29, #-4]
    47b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    47b4:	ldur	w0, [x29, #-16]
    47b8:	mov	w8, wzr
    47bc:	mov	w1, w8
    47c0:	mov	w2, #0x5                   	// #5
    47c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    47c8:	stur	w0, [x29, #-52]
    47cc:	ldur	x0, [x29, #-24]
    47d0:	ldur	w1, [x29, #-52]
    47d4:	ldur	x2, [x29, #-32]
    47d8:	ldur	x3, [x29, #-40]
    47dc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    47e0:	sub	x9, x29, #0x8
    47e4:	str	w0, [sp, #8436]
    47e8:	mov	x0, x9
    47ec:	ldr	w1, [sp, #8436]
    47f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    47f4:	tbnz	w0, #0, 4800 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3374>
    47f8:	stur	wzr, [x29, #-4]
    47fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4800:	ldur	w0, [x29, #-16]
    4804:	mov	w8, #0x5                   	// #5
    4808:	mov	w1, w8
    480c:	mov	w2, w8
    4810:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4814:	stur	w0, [x29, #-52]
    4818:	ldur	x0, [x29, #-24]
    481c:	ldur	w1, [x29, #-52]
    4820:	ldur	x2, [x29, #-32]
    4824:	ldur	x3, [x29, #-40]
    4828:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
    482c:	sub	x9, x29, #0x8
    4830:	str	w0, [sp, #8432]
    4834:	mov	x0, x9
    4838:	ldr	w1, [sp, #8432]
    483c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4840:	tbnz	w0, #0, 484c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x33c0>
    4844:	stur	wzr, [x29, #-4]
    4848:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    484c:	ldur	w8, [x29, #-8]
    4850:	stur	w8, [x29, #-4]
    4854:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4858:	ldur	w0, [x29, #-16]
    485c:	mov	w8, wzr
    4860:	mov	w1, w8
    4864:	mov	w2, #0x5                   	// #5
    4868:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    486c:	stur	w0, [x29, #-52]
    4870:	ldur	x0, [x29, #-24]
    4874:	ldur	w1, [x29, #-52]
    4878:	ldur	x2, [x29, #-32]
    487c:	ldur	x3, [x29, #-40]
    4880:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4884:	sub	x9, x29, #0x8
    4888:	str	w0, [sp, #8428]
    488c:	mov	x0, x9
    4890:	ldr	w1, [sp, #8428]
    4894:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4898:	tbnz	w0, #0, 48a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3418>
    489c:	stur	wzr, [x29, #-4]
    48a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    48a4:	ldur	w0, [x29, #-16]
    48a8:	mov	w8, wzr
    48ac:	mov	w1, w8
    48b0:	mov	w2, #0x5                   	// #5
    48b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    48b8:	stur	w0, [x29, #-52]
    48bc:	ldur	x0, [x29, #-24]
    48c0:	ldur	w1, [x29, #-52]
    48c4:	ldur	x2, [x29, #-32]
    48c8:	ldur	x3, [x29, #-40]
    48cc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    48d0:	sub	x9, x29, #0x8
    48d4:	str	w0, [sp, #8424]
    48d8:	mov	x0, x9
    48dc:	ldr	w1, [sp, #8424]
    48e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    48e4:	tbnz	w0, #0, 48f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3464>
    48e8:	stur	wzr, [x29, #-4]
    48ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    48f0:	ldur	w0, [x29, #-16]
    48f4:	mov	w8, #0x5                   	// #5
    48f8:	mov	w1, w8
    48fc:	mov	w2, w8
    4900:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4904:	stur	w0, [x29, #-52]
    4908:	ldur	x0, [x29, #-24]
    490c:	ldur	w1, [x29, #-52]
    4910:	ldur	x2, [x29, #-32]
    4914:	ldur	x3, [x29, #-40]
    4918:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
    491c:	sub	x9, x29, #0x8
    4920:	str	w0, [sp, #8420]
    4924:	mov	x0, x9
    4928:	ldr	w1, [sp, #8420]
    492c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4930:	tbnz	w0, #0, 493c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x34b0>
    4934:	stur	wzr, [x29, #-4]
    4938:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    493c:	ldur	w8, [x29, #-8]
    4940:	stur	w8, [x29, #-4]
    4944:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4948:	ldur	w0, [x29, #-16]
    494c:	mov	w8, wzr
    4950:	mov	w1, w8
    4954:	mov	w2, #0x5                   	// #5
    4958:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    495c:	stur	w0, [x29, #-52]
    4960:	ldur	x0, [x29, #-24]
    4964:	ldur	w1, [x29, #-52]
    4968:	ldur	x2, [x29, #-32]
    496c:	ldur	x3, [x29, #-40]
    4970:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4974:	sub	x9, x29, #0x8
    4978:	str	w0, [sp, #8416]
    497c:	mov	x0, x9
    4980:	ldr	w1, [sp, #8416]
    4984:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4988:	tbnz	w0, #0, 4994 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3508>
    498c:	stur	wzr, [x29, #-4]
    4990:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4994:	ldur	w0, [x29, #-16]
    4998:	mov	w8, #0x5                   	// #5
    499c:	mov	w1, w8
    49a0:	mov	w2, w8
    49a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    49a8:	stur	w0, [x29, #-52]
    49ac:	ldur	x0, [x29, #-24]
    49b0:	ldur	w1, [x29, #-52]
    49b4:	ldur	x2, [x29, #-32]
    49b8:	ldur	x3, [x29, #-40]
    49bc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    49c0:	sub	x9, x29, #0x8
    49c4:	str	w0, [sp, #8412]
    49c8:	mov	x0, x9
    49cc:	ldr	w1, [sp, #8412]
    49d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    49d4:	tbnz	w0, #0, 49e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3554>
    49d8:	stur	wzr, [x29, #-4]
    49dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    49e0:	ldur	w8, [x29, #-8]
    49e4:	stur	w8, [x29, #-4]
    49e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    49ec:	ldur	w0, [x29, #-16]
    49f0:	mov	w8, wzr
    49f4:	mov	w1, w8
    49f8:	mov	w2, #0x5                   	// #5
    49fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4a00:	stur	w0, [x29, #-52]
    4a04:	ldur	x0, [x29, #-24]
    4a08:	ldur	w1, [x29, #-52]
    4a0c:	ldur	x2, [x29, #-32]
    4a10:	ldur	x3, [x29, #-40]
    4a14:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4a18:	sub	x9, x29, #0x8
    4a1c:	str	w0, [sp, #8408]
    4a20:	mov	x0, x9
    4a24:	ldr	w1, [sp, #8408]
    4a28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4a2c:	tbnz	w0, #0, 4a38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x35ac>
    4a30:	stur	wzr, [x29, #-4]
    4a34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4a38:	ldur	w0, [x29, #-16]
    4a3c:	mov	w8, wzr
    4a40:	mov	w1, w8
    4a44:	mov	w2, #0x5                   	// #5
    4a48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4a4c:	stur	w0, [x29, #-52]
    4a50:	ldur	x0, [x29, #-24]
    4a54:	ldur	w1, [x29, #-52]
    4a58:	ldur	x2, [x29, #-32]
    4a5c:	ldur	x3, [x29, #-40]
    4a60:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4a64:	sub	x9, x29, #0x8
    4a68:	str	w0, [sp, #8404]
    4a6c:	mov	x0, x9
    4a70:	ldr	w1, [sp, #8404]
    4a74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4a78:	tbnz	w0, #0, 4a84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x35f8>
    4a7c:	stur	wzr, [x29, #-4]
    4a80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4a84:	ldur	w0, [x29, #-16]
    4a88:	mov	w8, #0x5                   	// #5
    4a8c:	mov	w1, w8
    4a90:	mov	w2, w8
    4a94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4a98:	stur	w0, [x29, #-52]
    4a9c:	ldur	x0, [x29, #-24]
    4aa0:	ldur	w1, [x29, #-52]
    4aa4:	ldur	x2, [x29, #-32]
    4aa8:	ldur	x3, [x29, #-40]
    4aac:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    4ab0:	sub	x9, x29, #0x8
    4ab4:	str	w0, [sp, #8400]
    4ab8:	mov	x0, x9
    4abc:	ldr	w1, [sp, #8400]
    4ac0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4ac4:	tbnz	w0, #0, 4ad0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3644>
    4ac8:	stur	wzr, [x29, #-4]
    4acc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4ad0:	ldur	w8, [x29, #-8]
    4ad4:	stur	w8, [x29, #-4]
    4ad8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4adc:	ldur	w0, [x29, #-16]
    4ae0:	mov	w8, wzr
    4ae4:	mov	w1, w8
    4ae8:	mov	w2, #0x5                   	// #5
    4aec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4af0:	stur	w0, [x29, #-52]
    4af4:	ldur	x0, [x29, #-24]
    4af8:	ldur	w1, [x29, #-52]
    4afc:	ldur	x2, [x29, #-32]
    4b00:	ldur	x3, [x29, #-40]
    4b04:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4b08:	sub	x9, x29, #0x8
    4b0c:	str	w0, [sp, #8396]
    4b10:	mov	x0, x9
    4b14:	ldr	w1, [sp, #8396]
    4b18:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4b1c:	tbnz	w0, #0, 4b28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x369c>
    4b20:	stur	wzr, [x29, #-4]
    4b24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4b28:	ldur	w0, [x29, #-16]
    4b2c:	mov	w8, wzr
    4b30:	mov	w1, w8
    4b34:	mov	w2, #0x5                   	// #5
    4b38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4b3c:	stur	w0, [x29, #-52]
    4b40:	ldur	x0, [x29, #-24]
    4b44:	ldur	w1, [x29, #-52]
    4b48:	ldur	x2, [x29, #-32]
    4b4c:	ldur	x3, [x29, #-40]
    4b50:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4b54:	sub	x9, x29, #0x8
    4b58:	str	w0, [sp, #8392]
    4b5c:	mov	x0, x9
    4b60:	ldr	w1, [sp, #8392]
    4b64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4b68:	tbnz	w0, #0, 4b74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x36e8>
    4b6c:	stur	wzr, [x29, #-4]
    4b70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4b74:	ldur	w0, [x29, #-16]
    4b78:	mov	w8, #0x5                   	// #5
    4b7c:	mov	w1, w8
    4b80:	mov	w2, w8
    4b84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4b88:	stur	w0, [x29, #-52]
    4b8c:	ldur	x0, [x29, #-24]
    4b90:	ldur	w1, [x29, #-52]
    4b94:	ldur	x2, [x29, #-32]
    4b98:	ldur	x3, [x29, #-40]
    4b9c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
    4ba0:	sub	x9, x29, #0x8
    4ba4:	str	w0, [sp, #8388]
    4ba8:	mov	x0, x9
    4bac:	ldr	w1, [sp, #8388]
    4bb0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4bb4:	tbnz	w0, #0, 4bc0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3734>
    4bb8:	stur	wzr, [x29, #-4]
    4bbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4bc0:	ldur	w8, [x29, #-8]
    4bc4:	stur	w8, [x29, #-4]
    4bc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4bcc:	ldur	w0, [x29, #-16]
    4bd0:	mov	w8, wzr
    4bd4:	mov	w1, w8
    4bd8:	mov	w2, #0x5                   	// #5
    4bdc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4be0:	stur	w0, [x29, #-52]
    4be4:	ldur	x0, [x29, #-24]
    4be8:	ldur	w1, [x29, #-52]
    4bec:	ldur	x2, [x29, #-32]
    4bf0:	ldur	x3, [x29, #-40]
    4bf4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4bf8:	sub	x9, x29, #0x8
    4bfc:	str	w0, [sp, #8384]
    4c00:	mov	x0, x9
    4c04:	ldr	w1, [sp, #8384]
    4c08:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4c0c:	tbnz	w0, #0, 4c18 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x378c>
    4c10:	stur	wzr, [x29, #-4]
    4c14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4c18:	ldur	w0, [x29, #-16]
    4c1c:	mov	w8, #0x5                   	// #5
    4c20:	mov	w1, w8
    4c24:	mov	w2, w8
    4c28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4c2c:	stur	w0, [x29, #-52]
    4c30:	ldur	x0, [x29, #-24]
    4c34:	ldur	w8, [x29, #-52]
    4c38:	mov	w1, w8
    4c3c:	ldur	x2, [x29, #-32]
    4c40:	ldur	x3, [x29, #-40]
    4c44:	bl	27334 <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    4c48:	sub	x9, x29, #0x8
    4c4c:	str	w0, [sp, #8380]
    4c50:	mov	x0, x9
    4c54:	ldr	w1, [sp, #8380]
    4c58:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4c5c:	tbnz	w0, #0, 4c68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x37dc>
    4c60:	stur	wzr, [x29, #-4]
    4c64:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4c68:	ldur	w0, [x29, #-16]
    4c6c:	mov	w1, #0x10                  	// #16
    4c70:	mov	w2, #0x5                   	// #5
    4c74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4c78:	stur	w0, [x29, #-52]
    4c7c:	ldur	x0, [x29, #-24]
    4c80:	ldur	w8, [x29, #-52]
    4c84:	mov	w1, w8
    4c88:	ldur	x2, [x29, #-32]
    4c8c:	ldur	x3, [x29, #-40]
    4c90:	bl	27334 <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    4c94:	sub	x9, x29, #0x8
    4c98:	str	w0, [sp, #8376]
    4c9c:	mov	x0, x9
    4ca0:	ldr	w1, [sp, #8376]
    4ca4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4ca8:	tbnz	w0, #0, 4cb4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3828>
    4cac:	stur	wzr, [x29, #-4]
    4cb0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4cb4:	ldur	w8, [x29, #-8]
    4cb8:	stur	w8, [x29, #-4]
    4cbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4cc0:	ldur	w0, [x29, #-16]
    4cc4:	mov	w8, wzr
    4cc8:	mov	w1, w8
    4ccc:	mov	w2, #0x5                   	// #5
    4cd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4cd4:	stur	w0, [x29, #-52]
    4cd8:	ldur	x0, [x29, #-24]
    4cdc:	ldur	w1, [x29, #-52]
    4ce0:	ldur	x2, [x29, #-32]
    4ce4:	ldur	x3, [x29, #-40]
    4ce8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4cec:	sub	x9, x29, #0x8
    4cf0:	str	w0, [sp, #8372]
    4cf4:	mov	x0, x9
    4cf8:	ldr	w1, [sp, #8372]
    4cfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4d00:	tbnz	w0, #0, 4d0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3880>
    4d04:	stur	wzr, [x29, #-4]
    4d08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4d0c:	ldur	w0, [x29, #-16]
    4d10:	mov	w8, #0x5                   	// #5
    4d14:	mov	w1, w8
    4d18:	mov	w2, w8
    4d1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4d20:	stur	w0, [x29, #-52]
    4d24:	ldur	x0, [x29, #-24]
    4d28:	ldur	w1, [x29, #-52]
    4d2c:	ldur	x2, [x29, #-32]
    4d30:	ldur	x3, [x29, #-40]
    4d34:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    4d38:	sub	x9, x29, #0x8
    4d3c:	str	w0, [sp, #8368]
    4d40:	mov	x0, x9
    4d44:	ldr	w1, [sp, #8368]
    4d48:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4d4c:	tbnz	w0, #0, 4d58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x38cc>
    4d50:	stur	wzr, [x29, #-4]
    4d54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4d58:	ldur	w0, [x29, #-16]
    4d5c:	mov	w1, #0x10                  	// #16
    4d60:	mov	w2, #0x5                   	// #5
    4d64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4d68:	stur	w0, [x29, #-52]
    4d6c:	ldur	x0, [x29, #-24]
    4d70:	ldur	w8, [x29, #-52]
    4d74:	mov	w1, w8
    4d78:	ldur	x2, [x29, #-32]
    4d7c:	ldur	x3, [x29, #-40]
    4d80:	bl	27334 <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    4d84:	sub	x9, x29, #0x8
    4d88:	str	w0, [sp, #8364]
    4d8c:	mov	x0, x9
    4d90:	ldr	w1, [sp, #8364]
    4d94:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4d98:	tbnz	w0, #0, 4da4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3918>
    4d9c:	stur	wzr, [x29, #-4]
    4da0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4da4:	ldur	w8, [x29, #-8]
    4da8:	stur	w8, [x29, #-4]
    4dac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4db0:	ldur	w0, [x29, #-16]
    4db4:	mov	w8, wzr
    4db8:	mov	w1, w8
    4dbc:	mov	w2, #0x5                   	// #5
    4dc0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4dc4:	stur	w0, [x29, #-52]
    4dc8:	ldur	x0, [x29, #-24]
    4dcc:	ldur	w1, [x29, #-52]
    4dd0:	ldur	x2, [x29, #-32]
    4dd4:	ldur	x3, [x29, #-40]
    4dd8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4ddc:	sub	x9, x29, #0x8
    4de0:	str	w0, [sp, #8360]
    4de4:	mov	x0, x9
    4de8:	ldr	w1, [sp, #8360]
    4dec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4df0:	tbnz	w0, #0, 4dfc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3970>
    4df4:	stur	wzr, [x29, #-4]
    4df8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4dfc:	ldur	w0, [x29, #-16]
    4e00:	mov	w8, #0x5                   	// #5
    4e04:	mov	w1, w8
    4e08:	mov	w2, w8
    4e0c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4e10:	stur	w0, [x29, #-52]
    4e14:	ldur	x0, [x29, #-24]
    4e18:	ldur	w8, [x29, #-52]
    4e1c:	mov	w1, w8
    4e20:	ldur	x2, [x29, #-32]
    4e24:	ldur	x3, [x29, #-40]
    4e28:	bl	27334 <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    4e2c:	sub	x9, x29, #0x8
    4e30:	str	w0, [sp, #8356]
    4e34:	mov	x0, x9
    4e38:	ldr	w1, [sp, #8356]
    4e3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4e40:	tbnz	w0, #0, 4e4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x39c0>
    4e44:	stur	wzr, [x29, #-4]
    4e48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4e4c:	ldur	w0, [x29, #-16]
    4e50:	mov	w1, #0x10                  	// #16
    4e54:	mov	w2, #0x5                   	// #5
    4e58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4e5c:	stur	w0, [x29, #-52]
    4e60:	ldur	x0, [x29, #-24]
    4e64:	ldur	w1, [x29, #-52]
    4e68:	ldur	x2, [x29, #-32]
    4e6c:	ldur	x3, [x29, #-40]
    4e70:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    4e74:	sub	x8, x29, #0x8
    4e78:	str	w0, [sp, #8352]
    4e7c:	mov	x0, x8
    4e80:	ldr	w1, [sp, #8352]
    4e84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4e88:	tbnz	w0, #0, 4e94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3a08>
    4e8c:	stur	wzr, [x29, #-4]
    4e90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4e94:	ldur	w8, [x29, #-8]
    4e98:	stur	w8, [x29, #-4]
    4e9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4ea0:	ldur	w0, [x29, #-16]
    4ea4:	mov	w8, wzr
    4ea8:	mov	w1, w8
    4eac:	mov	w2, #0x5                   	// #5
    4eb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4eb4:	stur	w0, [x29, #-52]
    4eb8:	ldur	x0, [x29, #-24]
    4ebc:	ldur	w1, [x29, #-52]
    4ec0:	ldur	x2, [x29, #-32]
    4ec4:	ldur	x3, [x29, #-40]
    4ec8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    4ecc:	sub	x9, x29, #0x8
    4ed0:	str	w0, [sp, #8348]
    4ed4:	mov	x0, x9
    4ed8:	ldr	w1, [sp, #8348]
    4edc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4ee0:	tbnz	w0, #0, 4eec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3a60>
    4ee4:	stur	wzr, [x29, #-4]
    4ee8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4eec:	ldur	w0, [x29, #-16]
    4ef0:	mov	w8, #0x5                   	// #5
    4ef4:	mov	w1, w8
    4ef8:	mov	w2, w8
    4efc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4f00:	stur	w0, [x29, #-52]
    4f04:	ldur	x0, [x29, #-24]
    4f08:	ldur	w1, [x29, #-52]
    4f0c:	ldur	x2, [x29, #-32]
    4f10:	ldur	x3, [x29, #-40]
    4f14:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    4f18:	sub	x9, x29, #0x8
    4f1c:	str	w0, [sp, #8344]
    4f20:	mov	x0, x9
    4f24:	ldr	w1, [sp, #8344]
    4f28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4f2c:	tbnz	w0, #0, 4f38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3aac>
    4f30:	stur	wzr, [x29, #-4]
    4f34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4f38:	ldur	w0, [x29, #-16]
    4f3c:	mov	w1, #0x10                  	// #16
    4f40:	mov	w2, #0x5                   	// #5
    4f44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4f48:	stur	w0, [x29, #-52]
    4f4c:	ldur	x0, [x29, #-24]
    4f50:	ldur	w1, [x29, #-52]
    4f54:	ldur	x2, [x29, #-32]
    4f58:	ldur	x3, [x29, #-40]
    4f5c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    4f60:	sub	x8, x29, #0x8
    4f64:	str	w0, [sp, #8340]
    4f68:	mov	x0, x8
    4f6c:	ldr	w1, [sp, #8340]
    4f70:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4f74:	tbnz	w0, #0, 4f80 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3af4>
    4f78:	stur	wzr, [x29, #-4]
    4f7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4f80:	ldur	w8, [x29, #-8]
    4f84:	stur	w8, [x29, #-4]
    4f88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4f8c:	ldur	w0, [x29, #-16]
    4f90:	mov	w8, wzr
    4f94:	mov	w1, w8
    4f98:	mov	w2, #0x5                   	// #5
    4f9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4fa0:	stur	w0, [x29, #-52]
    4fa4:	ldur	x0, [x29, #-24]
    4fa8:	ldur	w1, [x29, #-52]
    4fac:	ldur	x2, [x29, #-32]
    4fb0:	ldur	x3, [x29, #-40]
    4fb4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    4fb8:	sub	x9, x29, #0x8
    4fbc:	str	w0, [sp, #8336]
    4fc0:	mov	x0, x9
    4fc4:	ldr	w1, [sp, #8336]
    4fc8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4fcc:	tbnz	w0, #0, 4fd8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3b4c>
    4fd0:	stur	wzr, [x29, #-4]
    4fd4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    4fd8:	ldur	w0, [x29, #-16]
    4fdc:	mov	w1, #0x10                  	// #16
    4fe0:	mov	w2, #0x5                   	// #5
    4fe4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    4fe8:	stur	w0, [x29, #-52]
    4fec:	ldur	x0, [x29, #-24]
    4ff0:	ldur	w1, [x29, #-52]
    4ff4:	ldur	x2, [x29, #-32]
    4ff8:	ldur	x3, [x29, #-40]
    4ffc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    5000:	sub	x8, x29, #0x8
    5004:	str	w0, [sp, #8332]
    5008:	mov	x0, x8
    500c:	ldr	w1, [sp, #8332]
    5010:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5014:	tbnz	w0, #0, 5020 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3b94>
    5018:	stur	wzr, [x29, #-4]
    501c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5020:	ldur	w0, [x29, #-16]
    5024:	mov	w1, #0x5                   	// #5
    5028:	mov	w2, #0x6                   	// #6
    502c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5030:	stur	w0, [x29, #-52]
    5034:	ldur	x0, [x29, #-24]
    5038:	ldur	w8, [x29, #-52]
    503c:	mov	w1, w8
    5040:	ldur	x2, [x29, #-32]
    5044:	ldur	x3, [x29, #-40]
    5048:	bl	273c0 <_ZL10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    504c:	sub	x9, x29, #0x8
    5050:	str	w0, [sp, #8328]
    5054:	mov	x0, x9
    5058:	ldr	w1, [sp, #8328]
    505c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5060:	tbnz	w0, #0, 506c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3be0>
    5064:	stur	wzr, [x29, #-4]
    5068:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    506c:	ldur	w8, [x29, #-8]
    5070:	stur	w8, [x29, #-4]
    5074:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5078:	ldur	w0, [x29, #-16]
    507c:	mov	w8, wzr
    5080:	mov	w1, w8
    5084:	mov	w2, #0x5                   	// #5
    5088:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    508c:	stur	w0, [x29, #-52]
    5090:	ldur	x0, [x29, #-24]
    5094:	ldur	w1, [x29, #-52]
    5098:	ldur	x2, [x29, #-32]
    509c:	ldur	x3, [x29, #-40]
    50a0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    50a4:	sub	x9, x29, #0x8
    50a8:	str	w0, [sp, #8324]
    50ac:	mov	x0, x9
    50b0:	ldr	w1, [sp, #8324]
    50b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    50b8:	tbnz	w0, #0, 50c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3c38>
    50bc:	stur	wzr, [x29, #-4]
    50c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    50c4:	ldur	w0, [x29, #-16]
    50c8:	mov	w1, #0x5                   	// #5
    50cc:	mov	w2, #0x6                   	// #6
    50d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    50d4:	stur	w0, [x29, #-52]
    50d8:	ldur	x0, [x29, #-24]
    50dc:	ldur	w8, [x29, #-52]
    50e0:	mov	w1, w8
    50e4:	ldur	x2, [x29, #-32]
    50e8:	ldur	x3, [x29, #-40]
    50ec:	bl	273c0 <_ZL10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    50f0:	sub	x9, x29, #0x8
    50f4:	str	w0, [sp, #8320]
    50f8:	mov	x0, x9
    50fc:	ldr	w1, [sp, #8320]
    5100:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5104:	tbnz	w0, #0, 5110 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3c84>
    5108:	stur	wzr, [x29, #-4]
    510c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5110:	ldur	w8, [x29, #-8]
    5114:	stur	w8, [x29, #-4]
    5118:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    511c:	ldur	w0, [x29, #-16]
    5120:	mov	w8, wzr
    5124:	mov	w1, w8
    5128:	mov	w2, #0x5                   	// #5
    512c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5130:	stur	w0, [x29, #-52]
    5134:	ldur	x0, [x29, #-24]
    5138:	ldur	w1, [x29, #-52]
    513c:	ldur	x2, [x29, #-32]
    5140:	ldur	x3, [x29, #-40]
    5144:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5148:	sub	x9, x29, #0x8
    514c:	str	w0, [sp, #8316]
    5150:	mov	x0, x9
    5154:	ldr	w1, [sp, #8316]
    5158:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    515c:	tbnz	w0, #0, 5168 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3cdc>
    5160:	stur	wzr, [x29, #-4]
    5164:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5168:	ldur	w0, [x29, #-16]
    516c:	mov	w8, #0x5                   	// #5
    5170:	mov	w1, w8
    5174:	mov	w2, w8
    5178:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    517c:	stur	w0, [x29, #-52]
    5180:	ldur	x0, [x29, #-24]
    5184:	ldur	w1, [x29, #-52]
    5188:	ldur	x2, [x29, #-32]
    518c:	ldur	x3, [x29, #-40]
    5190:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    5194:	sub	x9, x29, #0x8
    5198:	str	w0, [sp, #8312]
    519c:	mov	x0, x9
    51a0:	ldr	w1, [sp, #8312]
    51a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    51a8:	tbnz	w0, #0, 51b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3d28>
    51ac:	stur	wzr, [x29, #-4]
    51b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    51b4:	ldur	w0, [x29, #-16]
    51b8:	mov	w1, #0x10                  	// #16
    51bc:	mov	w2, #0x5                   	// #5
    51c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    51c4:	stur	w0, [x29, #-52]
    51c8:	ldur	x0, [x29, #-24]
    51cc:	ldur	w8, [x29, #-52]
    51d0:	mov	w1, w8
    51d4:	ldur	x2, [x29, #-32]
    51d8:	ldur	x3, [x29, #-40]
    51dc:	bl	27334 <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    51e0:	sub	x9, x29, #0x8
    51e4:	str	w0, [sp, #8308]
    51e8:	mov	x0, x9
    51ec:	ldr	w1, [sp, #8308]
    51f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    51f4:	tbnz	w0, #0, 5200 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3d74>
    51f8:	stur	wzr, [x29, #-4]
    51fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5200:	ldur	w8, [x29, #-8]
    5204:	stur	w8, [x29, #-4]
    5208:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    520c:	ldur	w0, [x29, #-16]
    5210:	mov	w8, wzr
    5214:	mov	w1, w8
    5218:	mov	w2, #0x5                   	// #5
    521c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5220:	stur	w0, [x29, #-52]
    5224:	ldur	x0, [x29, #-24]
    5228:	ldur	w1, [x29, #-52]
    522c:	ldur	x2, [x29, #-32]
    5230:	ldur	x3, [x29, #-40]
    5234:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5238:	sub	x9, x29, #0x8
    523c:	str	w0, [sp, #8304]
    5240:	mov	x0, x9
    5244:	ldr	w1, [sp, #8304]
    5248:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    524c:	tbnz	w0, #0, 5258 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3dcc>
    5250:	stur	wzr, [x29, #-4]
    5254:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5258:	ldur	w0, [x29, #-16]
    525c:	mov	w8, #0x5                   	// #5
    5260:	mov	w1, w8
    5264:	mov	w2, w8
    5268:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    526c:	stur	w0, [x29, #-52]
    5270:	ldur	x0, [x29, #-24]
    5274:	ldur	w8, [x29, #-52]
    5278:	mov	w1, w8
    527c:	ldur	x2, [x29, #-32]
    5280:	ldur	x3, [x29, #-40]
    5284:	bl	27334 <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    5288:	sub	x9, x29, #0x8
    528c:	str	w0, [sp, #8300]
    5290:	mov	x0, x9
    5294:	ldr	w1, [sp, #8300]
    5298:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    529c:	tbnz	w0, #0, 52a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3e1c>
    52a0:	stur	wzr, [x29, #-4]
    52a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    52a8:	ldur	w0, [x29, #-16]
    52ac:	mov	w1, #0x10                  	// #16
    52b0:	mov	w2, #0x5                   	// #5
    52b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    52b8:	stur	w0, [x29, #-52]
    52bc:	ldur	x0, [x29, #-24]
    52c0:	ldur	w1, [x29, #-52]
    52c4:	ldur	x2, [x29, #-32]
    52c8:	ldur	x3, [x29, #-40]
    52cc:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    52d0:	sub	x8, x29, #0x8
    52d4:	str	w0, [sp, #8296]
    52d8:	mov	x0, x8
    52dc:	ldr	w1, [sp, #8296]
    52e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    52e4:	tbnz	w0, #0, 52f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3e64>
    52e8:	stur	wzr, [x29, #-4]
    52ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    52f0:	ldur	w8, [x29, #-8]
    52f4:	stur	w8, [x29, #-4]
    52f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    52fc:	ldur	w0, [x29, #-16]
    5300:	mov	w8, wzr
    5304:	mov	w1, w8
    5308:	mov	w2, #0x5                   	// #5
    530c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5310:	stur	w0, [x29, #-52]
    5314:	ldur	x0, [x29, #-24]
    5318:	ldur	w1, [x29, #-52]
    531c:	ldur	x2, [x29, #-32]
    5320:	ldur	x3, [x29, #-40]
    5324:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5328:	sub	x9, x29, #0x8
    532c:	str	w0, [sp, #8292]
    5330:	mov	x0, x9
    5334:	ldr	w1, [sp, #8292]
    5338:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    533c:	tbnz	w0, #0, 5348 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3ebc>
    5340:	stur	wzr, [x29, #-4]
    5344:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5348:	ldur	w0, [x29, #-16]
    534c:	mov	w8, #0x5                   	// #5
    5350:	mov	w1, w8
    5354:	mov	w2, w8
    5358:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    535c:	stur	w0, [x29, #-52]
    5360:	ldur	x0, [x29, #-24]
    5364:	ldur	w1, [x29, #-52]
    5368:	ldur	x2, [x29, #-32]
    536c:	ldur	x3, [x29, #-40]
    5370:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    5374:	sub	x9, x29, #0x8
    5378:	str	w0, [sp, #8288]
    537c:	mov	x0, x9
    5380:	ldr	w1, [sp, #8288]
    5384:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5388:	tbnz	w0, #0, 5394 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3f08>
    538c:	stur	wzr, [x29, #-4]
    5390:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5394:	ldur	w0, [x29, #-16]
    5398:	mov	w1, #0x10                  	// #16
    539c:	mov	w2, #0x5                   	// #5
    53a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    53a4:	stur	w0, [x29, #-52]
    53a8:	ldur	x0, [x29, #-24]
    53ac:	ldur	w1, [x29, #-52]
    53b0:	ldur	x2, [x29, #-32]
    53b4:	ldur	x3, [x29, #-40]
    53b8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    53bc:	sub	x8, x29, #0x8
    53c0:	str	w0, [sp, #8284]
    53c4:	mov	x0, x8
    53c8:	ldr	w1, [sp, #8284]
    53cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    53d0:	tbnz	w0, #0, 53dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3f50>
    53d4:	stur	wzr, [x29, #-4]
    53d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    53dc:	ldur	w8, [x29, #-8]
    53e0:	stur	w8, [x29, #-4]
    53e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    53e8:	ldur	w0, [x29, #-16]
    53ec:	mov	w8, wzr
    53f0:	mov	w1, w8
    53f4:	mov	w2, #0x4                   	// #4
    53f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    53fc:	stur	w0, [x29, #-52]
    5400:	ldur	x0, [x29, #-24]
    5404:	ldur	w1, [x29, #-52]
    5408:	ldur	x2, [x29, #-32]
    540c:	ldur	x3, [x29, #-40]
    5410:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    5414:	sub	x9, x29, #0x8
    5418:	str	w0, [sp, #8280]
    541c:	mov	x0, x9
    5420:	ldr	w1, [sp, #8280]
    5424:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5428:	tbnz	w0, #0, 5434 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3fa8>
    542c:	stur	wzr, [x29, #-4]
    5430:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5434:	ldur	w0, [x29, #-16]
    5438:	mov	w1, #0x5                   	// #5
    543c:	mov	w2, #0x4                   	// #4
    5440:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5444:	stur	w0, [x29, #-52]
    5448:	ldur	x0, [x29, #-24]
    544c:	ldur	w1, [x29, #-52]
    5450:	ldur	x2, [x29, #-32]
    5454:	ldur	x3, [x29, #-40]
    5458:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    545c:	sub	x8, x29, #0x8
    5460:	str	w0, [sp, #8276]
    5464:	mov	x0, x8
    5468:	ldr	w1, [sp, #8276]
    546c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5470:	tbnz	w0, #0, 547c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x3ff0>
    5474:	stur	wzr, [x29, #-4]
    5478:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    547c:	ldur	w0, [x29, #-16]
    5480:	mov	w1, #0x10                  	// #16
    5484:	mov	w2, #0x4                   	// #4
    5488:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    548c:	stur	w0, [x29, #-52]
    5490:	ldur	x0, [x29, #-24]
    5494:	ldur	w1, [x29, #-52]
    5498:	ldur	x2, [x29, #-32]
    549c:	ldur	x3, [x29, #-40]
    54a0:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    54a4:	sub	x8, x29, #0x8
    54a8:	str	w0, [sp, #8272]
    54ac:	mov	x0, x8
    54b0:	ldr	w1, [sp, #8272]
    54b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    54b8:	tbnz	w0, #0, 54c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4038>
    54bc:	stur	wzr, [x29, #-4]
    54c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    54c4:	ldur	w8, [x29, #-8]
    54c8:	stur	w8, [x29, #-4]
    54cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    54d0:	ldur	w0, [x29, #-16]
    54d4:	mov	w8, wzr
    54d8:	mov	w1, w8
    54dc:	mov	w2, #0x4                   	// #4
    54e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    54e4:	stur	w0, [x29, #-52]
    54e8:	ldur	x0, [x29, #-24]
    54ec:	ldur	w1, [x29, #-52]
    54f0:	ldur	x2, [x29, #-32]
    54f4:	ldur	x3, [x29, #-40]
    54f8:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    54fc:	sub	x9, x29, #0x8
    5500:	str	w0, [sp, #8268]
    5504:	mov	x0, x9
    5508:	ldr	w1, [sp, #8268]
    550c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5510:	tbnz	w0, #0, 551c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4090>
    5514:	stur	wzr, [x29, #-4]
    5518:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    551c:	ldur	w0, [x29, #-16]
    5520:	mov	w1, #0x5                   	// #5
    5524:	mov	w2, #0x4                   	// #4
    5528:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    552c:	stur	w0, [x29, #-52]
    5530:	ldur	x0, [x29, #-24]
    5534:	ldur	w1, [x29, #-52]
    5538:	ldur	x2, [x29, #-32]
    553c:	ldur	x3, [x29, #-40]
    5540:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    5544:	sub	x8, x29, #0x8
    5548:	str	w0, [sp, #8264]
    554c:	mov	x0, x8
    5550:	ldr	w1, [sp, #8264]
    5554:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5558:	tbnz	w0, #0, 5564 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x40d8>
    555c:	stur	wzr, [x29, #-4]
    5560:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5564:	ldur	w8, [x29, #-8]
    5568:	stur	w8, [x29, #-4]
    556c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5570:	ldur	w0, [x29, #-16]
    5574:	mov	w8, wzr
    5578:	mov	w1, w8
    557c:	mov	w2, #0x5                   	// #5
    5580:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5584:	stur	w0, [x29, #-52]
    5588:	ldur	x0, [x29, #-24]
    558c:	ldur	w1, [x29, #-52]
    5590:	ldur	x2, [x29, #-32]
    5594:	ldur	x3, [x29, #-40]
    5598:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    559c:	sub	x9, x29, #0x8
    55a0:	str	w0, [sp, #8260]
    55a4:	mov	x0, x9
    55a8:	ldr	w1, [sp, #8260]
    55ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    55b0:	tbnz	w0, #0, 55bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4130>
    55b4:	stur	wzr, [x29, #-4]
    55b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    55bc:	ldur	w0, [x29, #-16]
    55c0:	mov	w8, #0x5                   	// #5
    55c4:	mov	w1, w8
    55c8:	mov	w2, w8
    55cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    55d0:	stur	w0, [x29, #-52]
    55d4:	ldur	x0, [x29, #-24]
    55d8:	ldur	w1, [x29, #-52]
    55dc:	ldur	x2, [x29, #-32]
    55e0:	ldur	x3, [x29, #-40]
    55e4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    55e8:	sub	x9, x29, #0x8
    55ec:	str	w0, [sp, #8256]
    55f0:	mov	x0, x9
    55f4:	ldr	w1, [sp, #8256]
    55f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    55fc:	tbnz	w0, #0, 5608 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x417c>
    5600:	stur	wzr, [x29, #-4]
    5604:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5608:	ldur	w0, [x29, #-16]
    560c:	mov	w1, #0x10                  	// #16
    5610:	mov	w2, #0x3                   	// #3
    5614:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5618:	stur	w0, [x29, #-52]
    561c:	ldur	x0, [x29, #-24]
    5620:	ldur	w1, [x29, #-52]
    5624:	ldur	x2, [x29, #-32]
    5628:	ldur	x3, [x29, #-40]
    562c:	bl	26950 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv>
    5630:	sub	x8, x29, #0x8
    5634:	str	w0, [sp, #8252]
    5638:	mov	x0, x8
    563c:	ldr	w1, [sp, #8252]
    5640:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5644:	tbnz	w0, #0, 5650 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x41c4>
    5648:	stur	wzr, [x29, #-4]
    564c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5650:	ldur	w8, [x29, #-8]
    5654:	stur	w8, [x29, #-4]
    5658:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    565c:	ldur	w0, [x29, #-16]
    5660:	mov	w8, wzr
    5664:	mov	w1, w8
    5668:	mov	w2, #0x5                   	// #5
    566c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5670:	stur	w0, [x29, #-52]
    5674:	ldur	x0, [x29, #-24]
    5678:	ldur	w1, [x29, #-52]
    567c:	ldur	x2, [x29, #-32]
    5680:	ldur	x3, [x29, #-40]
    5684:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5688:	sub	x9, x29, #0x8
    568c:	str	w0, [sp, #8248]
    5690:	mov	x0, x9
    5694:	ldr	w1, [sp, #8248]
    5698:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    569c:	tbnz	w0, #0, 56a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x421c>
    56a0:	stur	wzr, [x29, #-4]
    56a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    56a8:	ldur	w0, [x29, #-16]
    56ac:	mov	w8, #0x5                   	// #5
    56b0:	mov	w1, w8
    56b4:	mov	w2, w8
    56b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    56bc:	stur	w0, [x29, #-52]
    56c0:	ldur	x0, [x29, #-24]
    56c4:	ldur	w1, [x29, #-52]
    56c8:	ldur	x2, [x29, #-32]
    56cc:	ldur	x3, [x29, #-40]
    56d0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    56d4:	sub	x9, x29, #0x8
    56d8:	str	w0, [sp, #8244]
    56dc:	mov	x0, x9
    56e0:	ldr	w1, [sp, #8244]
    56e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    56e8:	tbnz	w0, #0, 56f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4268>
    56ec:	stur	wzr, [x29, #-4]
    56f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    56f4:	ldur	w0, [x29, #-16]
    56f8:	mov	w1, #0x10                  	// #16
    56fc:	mov	w2, #0x4                   	// #4
    5700:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5704:	stur	w0, [x29, #-52]
    5708:	ldur	x0, [x29, #-24]
    570c:	ldur	w1, [x29, #-52]
    5710:	ldur	x2, [x29, #-32]
    5714:	ldur	x3, [x29, #-40]
    5718:	bl	2698c <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv>
    571c:	sub	x8, x29, #0x8
    5720:	str	w0, [sp, #8240]
    5724:	mov	x0, x8
    5728:	ldr	w1, [sp, #8240]
    572c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5730:	tbnz	w0, #0, 573c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x42b0>
    5734:	stur	wzr, [x29, #-4]
    5738:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    573c:	ldur	w8, [x29, #-8]
    5740:	stur	w8, [x29, #-4]
    5744:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5748:	ldur	w0, [x29, #-16]
    574c:	mov	w8, wzr
    5750:	mov	w1, w8
    5754:	mov	w2, #0x5                   	// #5
    5758:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    575c:	stur	w0, [x29, #-52]
    5760:	ldur	x0, [x29, #-24]
    5764:	ldur	w1, [x29, #-52]
    5768:	ldur	x2, [x29, #-32]
    576c:	ldur	x3, [x29, #-40]
    5770:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5774:	sub	x9, x29, #0x8
    5778:	str	w0, [sp, #8236]
    577c:	mov	x0, x9
    5780:	ldr	w1, [sp, #8236]
    5784:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5788:	tbnz	w0, #0, 5794 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4308>
    578c:	stur	wzr, [x29, #-4]
    5790:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5794:	ldur	w0, [x29, #-16]
    5798:	mov	w8, #0x5                   	// #5
    579c:	mov	w1, w8
    57a0:	mov	w2, w8
    57a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    57a8:	stur	w0, [x29, #-52]
    57ac:	ldur	x0, [x29, #-24]
    57b0:	ldur	w1, [x29, #-52]
    57b4:	ldur	x2, [x29, #-32]
    57b8:	ldur	x3, [x29, #-40]
    57bc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    57c0:	sub	x9, x29, #0x8
    57c4:	str	w0, [sp, #8232]
    57c8:	mov	x0, x9
    57cc:	ldr	w1, [sp, #8232]
    57d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    57d4:	tbnz	w0, #0, 57e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4354>
    57d8:	stur	wzr, [x29, #-4]
    57dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    57e0:	ldur	w0, [x29, #-16]
    57e4:	mov	w1, #0x10                  	// #16
    57e8:	mov	w2, #0x5                   	// #5
    57ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    57f0:	stur	w0, [x29, #-52]
    57f4:	ldur	x0, [x29, #-24]
    57f8:	ldur	w1, [x29, #-52]
    57fc:	ldur	x2, [x29, #-32]
    5800:	ldur	x3, [x29, #-40]
    5804:	bl	269c8 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv>
    5808:	sub	x8, x29, #0x8
    580c:	str	w0, [sp, #8228]
    5810:	mov	x0, x8
    5814:	ldr	w1, [sp, #8228]
    5818:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    581c:	tbnz	w0, #0, 5828 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x439c>
    5820:	stur	wzr, [x29, #-4]
    5824:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5828:	ldur	w8, [x29, #-8]
    582c:	stur	w8, [x29, #-4]
    5830:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5834:	ldur	w0, [x29, #-16]
    5838:	mov	w8, wzr
    583c:	mov	w1, w8
    5840:	mov	w2, #0x5                   	// #5
    5844:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5848:	stur	w0, [x29, #-52]
    584c:	ldur	x0, [x29, #-24]
    5850:	ldur	w1, [x29, #-52]
    5854:	ldur	x2, [x29, #-32]
    5858:	ldur	x3, [x29, #-40]
    585c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5860:	sub	x9, x29, #0x8
    5864:	str	w0, [sp, #8224]
    5868:	mov	x0, x9
    586c:	ldr	w1, [sp, #8224]
    5870:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5874:	tbnz	w0, #0, 5880 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x43f4>
    5878:	stur	wzr, [x29, #-4]
    587c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5880:	ldur	w0, [x29, #-16]
    5884:	mov	w8, #0x5                   	// #5
    5888:	mov	w1, w8
    588c:	mov	w2, w8
    5890:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5894:	stur	w0, [x29, #-52]
    5898:	ldur	x0, [x29, #-24]
    589c:	ldur	w1, [x29, #-52]
    58a0:	ldur	x2, [x29, #-32]
    58a4:	ldur	x3, [x29, #-40]
    58a8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    58ac:	sub	x9, x29, #0x8
    58b0:	str	w0, [sp, #8220]
    58b4:	mov	x0, x9
    58b8:	ldr	w1, [sp, #8220]
    58bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    58c0:	tbnz	w0, #0, 58cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4440>
    58c4:	stur	wzr, [x29, #-4]
    58c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    58cc:	ldur	w0, [x29, #-16]
    58d0:	mov	w1, #0x10                  	// #16
    58d4:	mov	w2, #0x3                   	// #3
    58d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    58dc:	stur	w0, [x29, #-52]
    58e0:	ldur	x0, [x29, #-24]
    58e4:	ldur	w1, [x29, #-52]
    58e8:	ldur	x2, [x29, #-32]
    58ec:	ldur	x3, [x29, #-40]
    58f0:	bl	26a04 <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv>
    58f4:	sub	x8, x29, #0x8
    58f8:	str	w0, [sp, #8216]
    58fc:	mov	x0, x8
    5900:	ldr	w1, [sp, #8216]
    5904:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5908:	tbnz	w0, #0, 5914 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4488>
    590c:	stur	wzr, [x29, #-4]
    5910:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5914:	ldur	w8, [x29, #-8]
    5918:	stur	w8, [x29, #-4]
    591c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5920:	ldur	w0, [x29, #-16]
    5924:	mov	w8, wzr
    5928:	mov	w1, w8
    592c:	mov	w2, #0x5                   	// #5
    5930:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5934:	stur	w0, [x29, #-52]
    5938:	ldur	x0, [x29, #-24]
    593c:	ldur	w1, [x29, #-52]
    5940:	ldur	x2, [x29, #-32]
    5944:	ldur	x3, [x29, #-40]
    5948:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    594c:	sub	x9, x29, #0x8
    5950:	str	w0, [sp, #8212]
    5954:	mov	x0, x9
    5958:	ldr	w1, [sp, #8212]
    595c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5960:	tbnz	w0, #0, 596c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x44e0>
    5964:	stur	wzr, [x29, #-4]
    5968:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    596c:	ldur	w0, [x29, #-16]
    5970:	mov	w8, #0x5                   	// #5
    5974:	mov	w1, w8
    5978:	mov	w2, w8
    597c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5980:	stur	w0, [x29, #-52]
    5984:	ldur	x0, [x29, #-24]
    5988:	ldur	w1, [x29, #-52]
    598c:	ldur	x2, [x29, #-32]
    5990:	ldur	x3, [x29, #-40]
    5994:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5998:	sub	x9, x29, #0x8
    599c:	str	w0, [sp, #8208]
    59a0:	mov	x0, x9
    59a4:	ldr	w1, [sp, #8208]
    59a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    59ac:	tbnz	w0, #0, 59b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x452c>
    59b0:	stur	wzr, [x29, #-4]
    59b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    59b8:	ldur	w0, [x29, #-16]
    59bc:	mov	w1, #0x10                  	// #16
    59c0:	mov	w2, #0x4                   	// #4
    59c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    59c8:	stur	w0, [x29, #-52]
    59cc:	ldur	x0, [x29, #-24]
    59d0:	ldur	w1, [x29, #-52]
    59d4:	ldur	x2, [x29, #-32]
    59d8:	ldur	x3, [x29, #-40]
    59dc:	bl	26a40 <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv>
    59e0:	sub	x8, x29, #0x8
    59e4:	str	w0, [sp, #8204]
    59e8:	mov	x0, x8
    59ec:	ldr	w1, [sp, #8204]
    59f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    59f4:	tbnz	w0, #0, 5a00 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4574>
    59f8:	stur	wzr, [x29, #-4]
    59fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5a00:	ldur	w8, [x29, #-8]
    5a04:	stur	w8, [x29, #-4]
    5a08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5a0c:	ldur	w0, [x29, #-16]
    5a10:	mov	w8, wzr
    5a14:	mov	w1, w8
    5a18:	mov	w2, #0x5                   	// #5
    5a1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5a20:	stur	w0, [x29, #-52]
    5a24:	ldur	x0, [x29, #-24]
    5a28:	ldur	w1, [x29, #-52]
    5a2c:	ldur	x2, [x29, #-32]
    5a30:	ldur	x3, [x29, #-40]
    5a34:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5a38:	sub	x9, x29, #0x8
    5a3c:	str	w0, [sp, #8200]
    5a40:	mov	x0, x9
    5a44:	ldr	w1, [sp, #8200]
    5a48:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5a4c:	tbnz	w0, #0, 5a58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x45cc>
    5a50:	stur	wzr, [x29, #-4]
    5a54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5a58:	ldur	w0, [x29, #-16]
    5a5c:	mov	w8, #0x5                   	// #5
    5a60:	mov	w1, w8
    5a64:	mov	w2, w8
    5a68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5a6c:	stur	w0, [x29, #-52]
    5a70:	ldur	x0, [x29, #-24]
    5a74:	ldur	w1, [x29, #-52]
    5a78:	ldur	x2, [x29, #-32]
    5a7c:	ldur	x3, [x29, #-40]
    5a80:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5a84:	sub	x9, x29, #0x8
    5a88:	str	w0, [sp, #8196]
    5a8c:	mov	x0, x9
    5a90:	ldr	w1, [sp, #8196]
    5a94:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5a98:	tbnz	w0, #0, 5aa4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4618>
    5a9c:	stur	wzr, [x29, #-4]
    5aa0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5aa4:	ldur	w0, [x29, #-16]
    5aa8:	mov	w1, #0x10                  	// #16
    5aac:	mov	w2, #0x5                   	// #5
    5ab0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5ab4:	stur	w0, [x29, #-52]
    5ab8:	ldur	x0, [x29, #-24]
    5abc:	ldur	w1, [x29, #-52]
    5ac0:	ldur	x2, [x29, #-32]
    5ac4:	ldur	x3, [x29, #-40]
    5ac8:	bl	26a7c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv>
    5acc:	sub	x8, x29, #0x8
    5ad0:	str	w0, [sp, #8192]
    5ad4:	mov	x0, x8
    5ad8:	ldr	w1, [sp, #8192]
    5adc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5ae0:	tbnz	w0, #0, 5aec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4660>
    5ae4:	stur	wzr, [x29, #-4]
    5ae8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5aec:	ldur	w8, [x29, #-8]
    5af0:	stur	w8, [x29, #-4]
    5af4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5af8:	ldur	w0, [x29, #-16]
    5afc:	mov	w8, wzr
    5b00:	mov	w1, w8
    5b04:	mov	w2, #0x5                   	// #5
    5b08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5b0c:	stur	w0, [x29, #-52]
    5b10:	ldur	x0, [x29, #-24]
    5b14:	ldur	w1, [x29, #-52]
    5b18:	ldur	x2, [x29, #-32]
    5b1c:	ldur	x3, [x29, #-40]
    5b20:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5b24:	sub	x9, x29, #0x8
    5b28:	str	w0, [sp, #8188]
    5b2c:	mov	x0, x9
    5b30:	ldr	w1, [sp, #8188]
    5b34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5b38:	tbnz	w0, #0, 5b44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x46b8>
    5b3c:	stur	wzr, [x29, #-4]
    5b40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5b44:	ldur	w0, [x29, #-16]
    5b48:	mov	w8, #0x5                   	// #5
    5b4c:	mov	w1, w8
    5b50:	mov	w2, w8
    5b54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5b58:	stur	w0, [x29, #-52]
    5b5c:	ldur	x0, [x29, #-24]
    5b60:	ldur	w1, [x29, #-52]
    5b64:	ldur	x2, [x29, #-32]
    5b68:	ldur	x3, [x29, #-40]
    5b6c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5b70:	sub	x9, x29, #0x8
    5b74:	str	w0, [sp, #8184]
    5b78:	mov	x0, x9
    5b7c:	ldr	w1, [sp, #8184]
    5b80:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5b84:	tbnz	w0, #0, 5b90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4704>
    5b88:	stur	wzr, [x29, #-4]
    5b8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5b90:	stur	wzr, [x29, #-52]
    5b94:	ldur	w0, [x29, #-16]
    5b98:	mov	w1, #0x10                  	// #16
    5b9c:	mov	w2, #0x5                   	// #5
    5ba0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5ba4:	ldur	w8, [x29, #-52]
    5ba8:	orr	w8, w8, w0
    5bac:	stur	w8, [x29, #-52]
    5bb0:	ldur	w0, [x29, #-16]
    5bb4:	mov	w1, #0x16                  	// #22
    5bb8:	mov	w2, #0x1                   	// #1
    5bbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5bc0:	ldur	w8, [x29, #-52]
    5bc4:	orr	w8, w8, w0, lsl #5
    5bc8:	stur	w8, [x29, #-52]
    5bcc:	ldur	x0, [x29, #-24]
    5bd0:	ldur	w1, [x29, #-52]
    5bd4:	ldur	x2, [x29, #-32]
    5bd8:	ldur	x3, [x29, #-40]
    5bdc:	bl	26b44 <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv>
    5be0:	sub	x9, x29, #0x8
    5be4:	str	w0, [sp, #8180]
    5be8:	mov	x0, x9
    5bec:	ldr	w1, [sp, #8180]
    5bf0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5bf4:	tbnz	w0, #0, 5c00 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4774>
    5bf8:	stur	wzr, [x29, #-4]
    5bfc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5c00:	ldur	w8, [x29, #-8]
    5c04:	stur	w8, [x29, #-4]
    5c08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5c0c:	ldur	w0, [x29, #-16]
    5c10:	mov	w8, wzr
    5c14:	mov	w1, w8
    5c18:	mov	w2, #0x5                   	// #5
    5c1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5c20:	stur	w0, [x29, #-52]
    5c24:	ldur	x0, [x29, #-24]
    5c28:	ldur	w1, [x29, #-52]
    5c2c:	ldur	x2, [x29, #-32]
    5c30:	ldur	x3, [x29, #-40]
    5c34:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5c38:	sub	x9, x29, #0x8
    5c3c:	str	w0, [sp, #8176]
    5c40:	mov	x0, x9
    5c44:	ldr	w1, [sp, #8176]
    5c48:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5c4c:	tbnz	w0, #0, 5c58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x47cc>
    5c50:	stur	wzr, [x29, #-4]
    5c54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5c58:	ldur	w0, [x29, #-16]
    5c5c:	mov	w8, #0x5                   	// #5
    5c60:	mov	w1, w8
    5c64:	mov	w2, w8
    5c68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5c6c:	stur	w0, [x29, #-52]
    5c70:	ldur	x0, [x29, #-24]
    5c74:	ldur	w1, [x29, #-52]
    5c78:	ldur	x2, [x29, #-32]
    5c7c:	ldur	x3, [x29, #-40]
    5c80:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5c84:	sub	x9, x29, #0x8
    5c88:	str	w0, [sp, #8172]
    5c8c:	mov	x0, x9
    5c90:	ldr	w1, [sp, #8172]
    5c94:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5c98:	tbnz	w0, #0, 5ca4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4818>
    5c9c:	stur	wzr, [x29, #-4]
    5ca0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5ca4:	stur	wzr, [x29, #-52]
    5ca8:	ldur	w0, [x29, #-16]
    5cac:	mov	w1, #0x10                  	// #16
    5cb0:	mov	w2, #0x5                   	// #5
    5cb4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5cb8:	ldur	w8, [x29, #-52]
    5cbc:	orr	w8, w8, w0
    5cc0:	stur	w8, [x29, #-52]
    5cc4:	ldur	w0, [x29, #-16]
    5cc8:	mov	w1, #0x16                  	// #22
    5ccc:	mov	w2, #0x1                   	// #1
    5cd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5cd4:	ldur	w8, [x29, #-52]
    5cd8:	orr	w8, w8, w0, lsl #5
    5cdc:	stur	w8, [x29, #-52]
    5ce0:	ldur	x0, [x29, #-24]
    5ce4:	ldur	w1, [x29, #-52]
    5ce8:	ldur	x2, [x29, #-32]
    5cec:	ldur	x3, [x29, #-40]
    5cf0:	bl	26b80 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv>
    5cf4:	sub	x9, x29, #0x8
    5cf8:	str	w0, [sp, #8168]
    5cfc:	mov	x0, x9
    5d00:	ldr	w1, [sp, #8168]
    5d04:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5d08:	tbnz	w0, #0, 5d14 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4888>
    5d0c:	stur	wzr, [x29, #-4]
    5d10:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5d14:	ldur	w8, [x29, #-8]
    5d18:	stur	w8, [x29, #-4]
    5d1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5d20:	ldur	w0, [x29, #-16]
    5d24:	mov	w8, wzr
    5d28:	mov	w1, w8
    5d2c:	mov	w2, #0x5                   	// #5
    5d30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5d34:	stur	w0, [x29, #-52]
    5d38:	ldur	x0, [x29, #-24]
    5d3c:	ldur	w1, [x29, #-52]
    5d40:	ldur	x2, [x29, #-32]
    5d44:	ldur	x3, [x29, #-40]
    5d48:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5d4c:	sub	x9, x29, #0x8
    5d50:	str	w0, [sp, #8164]
    5d54:	mov	x0, x9
    5d58:	ldr	w1, [sp, #8164]
    5d5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5d60:	tbnz	w0, #0, 5d6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x48e0>
    5d64:	stur	wzr, [x29, #-4]
    5d68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5d6c:	ldur	w0, [x29, #-16]
    5d70:	mov	w8, wzr
    5d74:	mov	w1, w8
    5d78:	mov	w2, #0x5                   	// #5
    5d7c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5d80:	stur	w0, [x29, #-52]
    5d84:	ldur	x0, [x29, #-24]
    5d88:	ldur	w1, [x29, #-52]
    5d8c:	ldur	x2, [x29, #-32]
    5d90:	ldur	x3, [x29, #-40]
    5d94:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5d98:	sub	x9, x29, #0x8
    5d9c:	str	w0, [sp, #8160]
    5da0:	mov	x0, x9
    5da4:	ldr	w1, [sp, #8160]
    5da8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5dac:	tbnz	w0, #0, 5db8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x492c>
    5db0:	stur	wzr, [x29, #-4]
    5db4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5db8:	ldur	w0, [x29, #-16]
    5dbc:	mov	w1, #0xa                   	// #10
    5dc0:	mov	w2, #0x3                   	// #3
    5dc4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5dc8:	stur	w0, [x29, #-52]
    5dcc:	ldur	x0, [x29, #-24]
    5dd0:	ldur	w1, [x29, #-52]
    5dd4:	ldur	x2, [x29, #-32]
    5dd8:	ldur	x3, [x29, #-40]
    5ddc:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    5de0:	sub	x8, x29, #0x8
    5de4:	str	w0, [sp, #8156]
    5de8:	mov	x0, x8
    5dec:	ldr	w1, [sp, #8156]
    5df0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5df4:	tbnz	w0, #0, 5e00 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4974>
    5df8:	stur	wzr, [x29, #-4]
    5dfc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5e00:	ldur	w0, [x29, #-16]
    5e04:	mov	w8, #0x5                   	// #5
    5e08:	mov	w1, w8
    5e0c:	mov	w2, w8
    5e10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5e14:	stur	w0, [x29, #-52]
    5e18:	ldur	x0, [x29, #-24]
    5e1c:	ldur	w1, [x29, #-52]
    5e20:	ldur	x2, [x29, #-32]
    5e24:	ldur	x3, [x29, #-40]
    5e28:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
    5e2c:	sub	x9, x29, #0x8
    5e30:	str	w0, [sp, #8152]
    5e34:	mov	x0, x9
    5e38:	ldr	w1, [sp, #8152]
    5e3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5e40:	tbnz	w0, #0, 5e4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x49c0>
    5e44:	stur	wzr, [x29, #-4]
    5e48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5e4c:	ldur	w8, [x29, #-8]
    5e50:	stur	w8, [x29, #-4]
    5e54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5e58:	ldur	w0, [x29, #-16]
    5e5c:	mov	w8, wzr
    5e60:	mov	w1, w8
    5e64:	mov	w2, #0x5                   	// #5
    5e68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5e6c:	stur	w0, [x29, #-52]
    5e70:	ldur	x0, [x29, #-24]
    5e74:	ldur	w1, [x29, #-52]
    5e78:	ldur	x2, [x29, #-32]
    5e7c:	ldur	x3, [x29, #-40]
    5e80:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5e84:	sub	x9, x29, #0x8
    5e88:	str	w0, [sp, #8148]
    5e8c:	mov	x0, x9
    5e90:	ldr	w1, [sp, #8148]
    5e94:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5e98:	tbnz	w0, #0, 5ea4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4a18>
    5e9c:	stur	wzr, [x29, #-4]
    5ea0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5ea4:	ldur	w0, [x29, #-16]
    5ea8:	mov	w8, wzr
    5eac:	mov	w1, w8
    5eb0:	mov	w2, #0x5                   	// #5
    5eb4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5eb8:	stur	w0, [x29, #-52]
    5ebc:	ldur	x0, [x29, #-24]
    5ec0:	ldur	w1, [x29, #-52]
    5ec4:	ldur	x2, [x29, #-32]
    5ec8:	ldur	x3, [x29, #-40]
    5ecc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    5ed0:	sub	x9, x29, #0x8
    5ed4:	str	w0, [sp, #8144]
    5ed8:	mov	x0, x9
    5edc:	ldr	w1, [sp, #8144]
    5ee0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5ee4:	tbnz	w0, #0, 5ef0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4a64>
    5ee8:	stur	wzr, [x29, #-4]
    5eec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5ef0:	ldur	w0, [x29, #-16]
    5ef4:	mov	w1, #0xa                   	// #10
    5ef8:	mov	w2, #0x3                   	// #3
    5efc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5f00:	stur	w0, [x29, #-52]
    5f04:	ldur	x0, [x29, #-24]
    5f08:	ldur	w1, [x29, #-52]
    5f0c:	ldur	x2, [x29, #-32]
    5f10:	ldur	x3, [x29, #-40]
    5f14:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    5f18:	sub	x8, x29, #0x8
    5f1c:	str	w0, [sp, #8140]
    5f20:	mov	x0, x8
    5f24:	ldr	w1, [sp, #8140]
    5f28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5f2c:	tbnz	w0, #0, 5f38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4aac>
    5f30:	stur	wzr, [x29, #-4]
    5f34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5f38:	ldur	w0, [x29, #-16]
    5f3c:	mov	w8, #0x5                   	// #5
    5f40:	mov	w1, w8
    5f44:	mov	w2, w8
    5f48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5f4c:	stur	w0, [x29, #-52]
    5f50:	ldur	x0, [x29, #-24]
    5f54:	ldur	w1, [x29, #-52]
    5f58:	ldur	x2, [x29, #-32]
    5f5c:	ldur	x3, [x29, #-40]
    5f60:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
    5f64:	sub	x9, x29, #0x8
    5f68:	str	w0, [sp, #8136]
    5f6c:	mov	x0, x9
    5f70:	ldr	w1, [sp, #8136]
    5f74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5f78:	tbnz	w0, #0, 5f84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4af8>
    5f7c:	stur	wzr, [x29, #-4]
    5f80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5f84:	ldur	w8, [x29, #-8]
    5f88:	stur	w8, [x29, #-4]
    5f8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5f90:	ldur	w0, [x29, #-16]
    5f94:	mov	w8, wzr
    5f98:	mov	w1, w8
    5f9c:	mov	w2, #0x5                   	// #5
    5fa0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5fa4:	stur	w0, [x29, #-52]
    5fa8:	ldur	x0, [x29, #-24]
    5fac:	ldur	w1, [x29, #-52]
    5fb0:	ldur	x2, [x29, #-32]
    5fb4:	ldur	x3, [x29, #-40]
    5fb8:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    5fbc:	sub	x9, x29, #0x8
    5fc0:	str	w0, [sp, #8132]
    5fc4:	mov	x0, x9
    5fc8:	ldr	w1, [sp, #8132]
    5fcc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5fd0:	tbnz	w0, #0, 5fdc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4b50>
    5fd4:	stur	wzr, [x29, #-4]
    5fd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    5fdc:	ldur	w0, [x29, #-16]
    5fe0:	mov	w1, #0xa                   	// #10
    5fe4:	mov	w2, #0x3                   	// #3
    5fe8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    5fec:	stur	w0, [x29, #-52]
    5ff0:	ldur	x0, [x29, #-24]
    5ff4:	ldur	w1, [x29, #-52]
    5ff8:	ldur	x2, [x29, #-32]
    5ffc:	ldur	x3, [x29, #-40]
    6000:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6004:	sub	x8, x29, #0x8
    6008:	str	w0, [sp, #8128]
    600c:	mov	x0, x8
    6010:	ldr	w1, [sp, #8128]
    6014:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6018:	tbnz	w0, #0, 6024 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4b98>
    601c:	stur	wzr, [x29, #-4]
    6020:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6024:	ldur	w0, [x29, #-16]
    6028:	mov	w8, #0x5                   	// #5
    602c:	mov	w1, w8
    6030:	mov	w2, w8
    6034:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6038:	stur	w0, [x29, #-52]
    603c:	ldur	x0, [x29, #-24]
    6040:	ldur	w1, [x29, #-52]
    6044:	ldur	x2, [x29, #-32]
    6048:	ldur	x3, [x29, #-40]
    604c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    6050:	sub	x9, x29, #0x8
    6054:	str	w0, [sp, #8124]
    6058:	mov	x0, x9
    605c:	ldr	w1, [sp, #8124]
    6060:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6064:	tbnz	w0, #0, 6070 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4be4>
    6068:	stur	wzr, [x29, #-4]
    606c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6070:	ldur	w8, [x29, #-8]
    6074:	stur	w8, [x29, #-4]
    6078:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    607c:	ldur	w0, [x29, #-16]
    6080:	mov	w8, wzr
    6084:	mov	w1, w8
    6088:	mov	w2, #0x5                   	// #5
    608c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6090:	stur	w0, [x29, #-52]
    6094:	ldur	x0, [x29, #-24]
    6098:	ldur	w1, [x29, #-52]
    609c:	ldur	x2, [x29, #-32]
    60a0:	ldur	x3, [x29, #-40]
    60a4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    60a8:	sub	x9, x29, #0x8
    60ac:	str	w0, [sp, #8120]
    60b0:	mov	x0, x9
    60b4:	ldr	w1, [sp, #8120]
    60b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    60bc:	tbnz	w0, #0, 60c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4c3c>
    60c0:	stur	wzr, [x29, #-4]
    60c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    60c8:	ldur	w0, [x29, #-16]
    60cc:	mov	w8, wzr
    60d0:	mov	w1, w8
    60d4:	mov	w2, #0x5                   	// #5
    60d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    60dc:	stur	w0, [x29, #-52]
    60e0:	ldur	x0, [x29, #-24]
    60e4:	ldur	w1, [x29, #-52]
    60e8:	ldur	x2, [x29, #-32]
    60ec:	ldur	x3, [x29, #-40]
    60f0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    60f4:	sub	x9, x29, #0x8
    60f8:	str	w0, [sp, #8116]
    60fc:	mov	x0, x9
    6100:	ldr	w1, [sp, #8116]
    6104:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6108:	tbnz	w0, #0, 6114 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4c88>
    610c:	stur	wzr, [x29, #-4]
    6110:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6114:	ldur	w0, [x29, #-16]
    6118:	mov	w1, #0xa                   	// #10
    611c:	mov	w2, #0x3                   	// #3
    6120:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6124:	stur	w0, [x29, #-52]
    6128:	ldur	x0, [x29, #-24]
    612c:	ldur	w1, [x29, #-52]
    6130:	ldur	x2, [x29, #-32]
    6134:	ldur	x3, [x29, #-40]
    6138:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    613c:	sub	x8, x29, #0x8
    6140:	str	w0, [sp, #8112]
    6144:	mov	x0, x8
    6148:	ldr	w1, [sp, #8112]
    614c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6150:	tbnz	w0, #0, 615c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4cd0>
    6154:	stur	wzr, [x29, #-4]
    6158:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    615c:	ldur	w0, [x29, #-16]
    6160:	mov	w8, #0x5                   	// #5
    6164:	mov	w1, w8
    6168:	mov	w2, w8
    616c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6170:	stur	w0, [x29, #-52]
    6174:	ldur	x0, [x29, #-24]
    6178:	ldur	w1, [x29, #-52]
    617c:	ldur	x2, [x29, #-32]
    6180:	ldur	x3, [x29, #-40]
    6184:	bl	270dc <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv>
    6188:	sub	x9, x29, #0x8
    618c:	str	w0, [sp, #8108]
    6190:	mov	x0, x9
    6194:	ldr	w1, [sp, #8108]
    6198:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    619c:	tbnz	w0, #0, 61a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4d1c>
    61a0:	stur	wzr, [x29, #-4]
    61a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    61a8:	ldur	w8, [x29, #-8]
    61ac:	stur	w8, [x29, #-4]
    61b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    61b4:	ldur	w0, [x29, #-16]
    61b8:	mov	w8, wzr
    61bc:	mov	w1, w8
    61c0:	mov	w2, #0x5                   	// #5
    61c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    61c8:	stur	w0, [x29, #-52]
    61cc:	ldur	x0, [x29, #-24]
    61d0:	ldur	w1, [x29, #-52]
    61d4:	ldur	x2, [x29, #-32]
    61d8:	ldur	x3, [x29, #-40]
    61dc:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
    61e0:	sub	x9, x29, #0x8
    61e4:	str	w0, [sp, #8104]
    61e8:	mov	x0, x9
    61ec:	ldr	w1, [sp, #8104]
    61f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    61f4:	tbnz	w0, #0, 6200 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4d74>
    61f8:	stur	wzr, [x29, #-4]
    61fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6200:	ldur	w0, [x29, #-16]
    6204:	mov	w1, #0xa                   	// #10
    6208:	mov	w2, #0x3                   	// #3
    620c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6210:	stur	w0, [x29, #-52]
    6214:	ldur	x0, [x29, #-24]
    6218:	ldur	w1, [x29, #-52]
    621c:	ldur	x2, [x29, #-32]
    6220:	ldur	x3, [x29, #-40]
    6224:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6228:	sub	x8, x29, #0x8
    622c:	str	w0, [sp, #8100]
    6230:	mov	x0, x8
    6234:	ldr	w1, [sp, #8100]
    6238:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    623c:	tbnz	w0, #0, 6248 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4dbc>
    6240:	stur	wzr, [x29, #-4]
    6244:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6248:	ldur	w0, [x29, #-16]
    624c:	mov	w8, wzr
    6250:	mov	w1, w8
    6254:	mov	w2, #0x5                   	// #5
    6258:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    625c:	stur	w0, [x29, #-52]
    6260:	ldur	x0, [x29, #-24]
    6264:	ldur	w1, [x29, #-52]
    6268:	ldur	x2, [x29, #-32]
    626c:	ldur	x3, [x29, #-40]
    6270:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
    6274:	sub	x9, x29, #0x8
    6278:	str	w0, [sp, #8096]
    627c:	mov	x0, x9
    6280:	ldr	w1, [sp, #8096]
    6284:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6288:	tbnz	w0, #0, 6294 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4e08>
    628c:	stur	wzr, [x29, #-4]
    6290:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6294:	ldur	w0, [x29, #-16]
    6298:	mov	w8, #0x5                   	// #5
    629c:	mov	w1, w8
    62a0:	mov	w2, w8
    62a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    62a8:	stur	w0, [x29, #-52]
    62ac:	ldur	x0, [x29, #-24]
    62b0:	ldur	w1, [x29, #-52]
    62b4:	ldur	x2, [x29, #-32]
    62b8:	ldur	x3, [x29, #-40]
    62bc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    62c0:	sub	x9, x29, #0x8
    62c4:	str	w0, [sp, #8092]
    62c8:	mov	x0, x9
    62cc:	ldr	w1, [sp, #8092]
    62d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    62d4:	tbnz	w0, #0, 62e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4e54>
    62d8:	stur	wzr, [x29, #-4]
    62dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    62e0:	ldur	w8, [x29, #-8]
    62e4:	stur	w8, [x29, #-4]
    62e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    62ec:	ldur	w0, [x29, #-16]
    62f0:	mov	w8, wzr
    62f4:	mov	w1, w8
    62f8:	mov	w2, #0x5                   	// #5
    62fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6300:	stur	w0, [x29, #-52]
    6304:	ldur	x0, [x29, #-24]
    6308:	ldur	w1, [x29, #-52]
    630c:	ldur	x2, [x29, #-32]
    6310:	ldur	x3, [x29, #-40]
    6314:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
    6318:	sub	x9, x29, #0x8
    631c:	str	w0, [sp, #8088]
    6320:	mov	x0, x9
    6324:	ldr	w1, [sp, #8088]
    6328:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    632c:	tbnz	w0, #0, 6338 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4eac>
    6330:	stur	wzr, [x29, #-4]
    6334:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6338:	ldur	w0, [x29, #-16]
    633c:	mov	w1, #0xa                   	// #10
    6340:	mov	w2, #0x3                   	// #3
    6344:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6348:	stur	w0, [x29, #-52]
    634c:	ldur	x0, [x29, #-24]
    6350:	ldur	w1, [x29, #-52]
    6354:	ldur	x2, [x29, #-32]
    6358:	ldur	x3, [x29, #-40]
    635c:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6360:	sub	x8, x29, #0x8
    6364:	str	w0, [sp, #8084]
    6368:	mov	x0, x8
    636c:	ldr	w1, [sp, #8084]
    6370:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6374:	tbnz	w0, #0, 6380 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4ef4>
    6378:	stur	wzr, [x29, #-4]
    637c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6380:	ldur	w0, [x29, #-16]
    6384:	mov	w8, wzr
    6388:	mov	w1, w8
    638c:	mov	w2, #0x5                   	// #5
    6390:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6394:	stur	w0, [x29, #-52]
    6398:	ldur	x0, [x29, #-24]
    639c:	ldur	w1, [x29, #-52]
    63a0:	ldur	x2, [x29, #-32]
    63a4:	ldur	x3, [x29, #-40]
    63a8:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
    63ac:	sub	x9, x29, #0x8
    63b0:	str	w0, [sp, #8080]
    63b4:	mov	x0, x9
    63b8:	ldr	w1, [sp, #8080]
    63bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    63c0:	tbnz	w0, #0, 63cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4f40>
    63c4:	stur	wzr, [x29, #-4]
    63c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    63cc:	ldur	w0, [x29, #-16]
    63d0:	mov	w8, #0x5                   	// #5
    63d4:	mov	w1, w8
    63d8:	mov	w2, w8
    63dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    63e0:	stur	w0, [x29, #-52]
    63e4:	ldur	x0, [x29, #-24]
    63e8:	ldur	w1, [x29, #-52]
    63ec:	ldur	x2, [x29, #-32]
    63f0:	ldur	x3, [x29, #-40]
    63f4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    63f8:	sub	x9, x29, #0x8
    63fc:	str	w0, [sp, #8076]
    6400:	mov	x0, x9
    6404:	ldr	w1, [sp, #8076]
    6408:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    640c:	tbnz	w0, #0, 6418 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4f8c>
    6410:	stur	wzr, [x29, #-4]
    6414:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6418:	ldur	w8, [x29, #-8]
    641c:	stur	w8, [x29, #-4]
    6420:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6424:	ldur	w0, [x29, #-16]
    6428:	mov	w8, wzr
    642c:	mov	w1, w8
    6430:	mov	w2, #0x5                   	// #5
    6434:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6438:	stur	w0, [x29, #-52]
    643c:	ldur	x0, [x29, #-24]
    6440:	ldur	w1, [x29, #-52]
    6444:	ldur	x2, [x29, #-32]
    6448:	ldur	x3, [x29, #-40]
    644c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    6450:	sub	x9, x29, #0x8
    6454:	str	w0, [sp, #8072]
    6458:	mov	x0, x9
    645c:	ldr	w1, [sp, #8072]
    6460:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6464:	tbnz	w0, #0, 6470 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4fe4>
    6468:	stur	wzr, [x29, #-4]
    646c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6470:	ldur	w0, [x29, #-16]
    6474:	mov	w1, #0xa                   	// #10
    6478:	mov	w2, #0x3                   	// #3
    647c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6480:	stur	w0, [x29, #-52]
    6484:	ldur	x0, [x29, #-24]
    6488:	ldur	w1, [x29, #-52]
    648c:	ldur	x2, [x29, #-32]
    6490:	ldur	x3, [x29, #-40]
    6494:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6498:	sub	x8, x29, #0x8
    649c:	str	w0, [sp, #8068]
    64a0:	mov	x0, x8
    64a4:	ldr	w1, [sp, #8068]
    64a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    64ac:	tbnz	w0, #0, 64b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x502c>
    64b0:	stur	wzr, [x29, #-4]
    64b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    64b8:	ldur	w0, [x29, #-16]
    64bc:	mov	w8, #0x5                   	// #5
    64c0:	mov	w1, w8
    64c4:	mov	w2, w8
    64c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    64cc:	stur	w0, [x29, #-52]
    64d0:	ldur	x0, [x29, #-24]
    64d4:	ldur	w1, [x29, #-52]
    64d8:	ldur	x2, [x29, #-32]
    64dc:	ldur	x3, [x29, #-40]
    64e0:	bl	27050 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv>
    64e4:	sub	x9, x29, #0x8
    64e8:	str	w0, [sp, #8064]
    64ec:	mov	x0, x9
    64f0:	ldr	w1, [sp, #8064]
    64f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    64f8:	tbnz	w0, #0, 6504 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5078>
    64fc:	stur	wzr, [x29, #-4]
    6500:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6504:	ldur	w8, [x29, #-8]
    6508:	stur	w8, [x29, #-4]
    650c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6510:	ldur	w0, [x29, #-16]
    6514:	mov	w8, wzr
    6518:	mov	w1, w8
    651c:	mov	w2, #0x5                   	// #5
    6520:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6524:	stur	w0, [x29, #-52]
    6528:	ldur	x0, [x29, #-24]
    652c:	ldur	w1, [x29, #-52]
    6530:	ldur	x2, [x29, #-32]
    6534:	ldur	x3, [x29, #-40]
    6538:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    653c:	sub	x9, x29, #0x8
    6540:	str	w0, [sp, #8060]
    6544:	mov	x0, x9
    6548:	ldr	w1, [sp, #8060]
    654c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6550:	tbnz	w0, #0, 655c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x50d0>
    6554:	stur	wzr, [x29, #-4]
    6558:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    655c:	ldur	w0, [x29, #-16]
    6560:	mov	w1, #0xa                   	// #10
    6564:	mov	w2, #0x3                   	// #3
    6568:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    656c:	stur	w0, [x29, #-52]
    6570:	ldur	x0, [x29, #-24]
    6574:	ldur	w1, [x29, #-52]
    6578:	ldur	x2, [x29, #-32]
    657c:	ldur	x3, [x29, #-40]
    6580:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6584:	sub	x8, x29, #0x8
    6588:	str	w0, [sp, #8056]
    658c:	mov	x0, x8
    6590:	ldr	w1, [sp, #8056]
    6594:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6598:	tbnz	w0, #0, 65a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5118>
    659c:	stur	wzr, [x29, #-4]
    65a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    65a4:	ldur	w0, [x29, #-16]
    65a8:	mov	w8, wzr
    65ac:	mov	w1, w8
    65b0:	mov	w2, #0x5                   	// #5
    65b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    65b8:	stur	w0, [x29, #-52]
    65bc:	ldur	x0, [x29, #-24]
    65c0:	ldur	w1, [x29, #-52]
    65c4:	ldur	x2, [x29, #-32]
    65c8:	ldur	x3, [x29, #-40]
    65cc:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    65d0:	sub	x9, x29, #0x8
    65d4:	str	w0, [sp, #8052]
    65d8:	mov	x0, x9
    65dc:	ldr	w1, [sp, #8052]
    65e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    65e4:	tbnz	w0, #0, 65f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5164>
    65e8:	stur	wzr, [x29, #-4]
    65ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    65f0:	ldur	w0, [x29, #-16]
    65f4:	mov	w8, #0x5                   	// #5
    65f8:	mov	w1, w8
    65fc:	mov	w2, w8
    6600:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6604:	stur	w0, [x29, #-52]
    6608:	ldur	x0, [x29, #-24]
    660c:	ldur	w1, [x29, #-52]
    6610:	ldur	x2, [x29, #-32]
    6614:	ldur	x3, [x29, #-40]
    6618:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    661c:	sub	x9, x29, #0x8
    6620:	str	w0, [sp, #8048]
    6624:	mov	x0, x9
    6628:	ldr	w1, [sp, #8048]
    662c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6630:	tbnz	w0, #0, 663c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x51b0>
    6634:	stur	wzr, [x29, #-4]
    6638:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    663c:	ldur	w8, [x29, #-8]
    6640:	stur	w8, [x29, #-4]
    6644:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6648:	ldur	w0, [x29, #-16]
    664c:	mov	w8, wzr
    6650:	mov	w1, w8
    6654:	mov	w2, #0x5                   	// #5
    6658:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    665c:	stur	w0, [x29, #-52]
    6660:	ldur	x0, [x29, #-24]
    6664:	ldur	w1, [x29, #-52]
    6668:	ldur	x2, [x29, #-32]
    666c:	ldur	x3, [x29, #-40]
    6670:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    6674:	sub	x9, x29, #0x8
    6678:	str	w0, [sp, #8044]
    667c:	mov	x0, x9
    6680:	ldr	w1, [sp, #8044]
    6684:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6688:	tbnz	w0, #0, 6694 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5208>
    668c:	stur	wzr, [x29, #-4]
    6690:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6694:	ldur	w0, [x29, #-16]
    6698:	mov	w8, wzr
    669c:	mov	w1, w8
    66a0:	mov	w2, #0x5                   	// #5
    66a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    66a8:	stur	w0, [x29, #-52]
    66ac:	ldur	x0, [x29, #-24]
    66b0:	ldur	w1, [x29, #-52]
    66b4:	ldur	x2, [x29, #-32]
    66b8:	ldur	x3, [x29, #-40]
    66bc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    66c0:	sub	x9, x29, #0x8
    66c4:	str	w0, [sp, #8040]
    66c8:	mov	x0, x9
    66cc:	ldr	w1, [sp, #8040]
    66d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    66d4:	tbnz	w0, #0, 66e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5254>
    66d8:	stur	wzr, [x29, #-4]
    66dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    66e0:	ldur	w0, [x29, #-16]
    66e4:	mov	w1, #0xa                   	// #10
    66e8:	mov	w2, #0x3                   	// #3
    66ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    66f0:	stur	w0, [x29, #-52]
    66f4:	ldur	x0, [x29, #-24]
    66f8:	ldur	w1, [x29, #-52]
    66fc:	ldur	x2, [x29, #-32]
    6700:	ldur	x3, [x29, #-40]
    6704:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6708:	sub	x8, x29, #0x8
    670c:	str	w0, [sp, #8036]
    6710:	mov	x0, x8
    6714:	ldr	w1, [sp, #8036]
    6718:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    671c:	tbnz	w0, #0, 6728 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x529c>
    6720:	stur	wzr, [x29, #-4]
    6724:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6728:	ldur	w0, [x29, #-16]
    672c:	mov	w8, #0x5                   	// #5
    6730:	mov	w1, w8
    6734:	mov	w2, w8
    6738:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    673c:	stur	w0, [x29, #-52]
    6740:	ldur	x0, [x29, #-24]
    6744:	ldur	w1, [x29, #-52]
    6748:	ldur	x2, [x29, #-32]
    674c:	ldur	x3, [x29, #-40]
    6750:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
    6754:	sub	x9, x29, #0x8
    6758:	str	w0, [sp, #8032]
    675c:	mov	x0, x9
    6760:	ldr	w1, [sp, #8032]
    6764:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6768:	tbnz	w0, #0, 6774 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x52e8>
    676c:	stur	wzr, [x29, #-4]
    6770:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6774:	ldur	w8, [x29, #-8]
    6778:	stur	w8, [x29, #-4]
    677c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6780:	ldur	w0, [x29, #-16]
    6784:	mov	w8, wzr
    6788:	mov	w1, w8
    678c:	mov	w2, #0x5                   	// #5
    6790:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6794:	stur	w0, [x29, #-52]
    6798:	ldur	x0, [x29, #-24]
    679c:	ldur	w1, [x29, #-52]
    67a0:	ldur	x2, [x29, #-32]
    67a4:	ldur	x3, [x29, #-40]
    67a8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    67ac:	sub	x9, x29, #0x8
    67b0:	str	w0, [sp, #8028]
    67b4:	mov	x0, x9
    67b8:	ldr	w1, [sp, #8028]
    67bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    67c0:	tbnz	w0, #0, 67cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5340>
    67c4:	stur	wzr, [x29, #-4]
    67c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    67cc:	ldur	w0, [x29, #-16]
    67d0:	mov	w8, wzr
    67d4:	mov	w1, w8
    67d8:	mov	w2, #0x5                   	// #5
    67dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    67e0:	stur	w0, [x29, #-52]
    67e4:	ldur	x0, [x29, #-24]
    67e8:	ldur	w1, [x29, #-52]
    67ec:	ldur	x2, [x29, #-32]
    67f0:	ldur	x3, [x29, #-40]
    67f4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    67f8:	sub	x9, x29, #0x8
    67fc:	str	w0, [sp, #8024]
    6800:	mov	x0, x9
    6804:	ldr	w1, [sp, #8024]
    6808:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    680c:	tbnz	w0, #0, 6818 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x538c>
    6810:	stur	wzr, [x29, #-4]
    6814:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6818:	ldur	w0, [x29, #-16]
    681c:	mov	w1, #0xa                   	// #10
    6820:	mov	w2, #0x3                   	// #3
    6824:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6828:	stur	w0, [x29, #-52]
    682c:	ldur	x0, [x29, #-24]
    6830:	ldur	w1, [x29, #-52]
    6834:	ldur	x2, [x29, #-32]
    6838:	ldur	x3, [x29, #-40]
    683c:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6840:	sub	x8, x29, #0x8
    6844:	str	w0, [sp, #8020]
    6848:	mov	x0, x8
    684c:	ldr	w1, [sp, #8020]
    6850:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6854:	tbnz	w0, #0, 6860 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x53d4>
    6858:	stur	wzr, [x29, #-4]
    685c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6860:	ldur	w0, [x29, #-16]
    6864:	mov	w8, #0x5                   	// #5
    6868:	mov	w1, w8
    686c:	mov	w2, w8
    6870:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6874:	stur	w0, [x29, #-52]
    6878:	ldur	x0, [x29, #-24]
    687c:	ldur	w1, [x29, #-52]
    6880:	ldur	x2, [x29, #-32]
    6884:	ldur	x3, [x29, #-40]
    6888:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
    688c:	sub	x9, x29, #0x8
    6890:	str	w0, [sp, #8016]
    6894:	mov	x0, x9
    6898:	ldr	w1, [sp, #8016]
    689c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    68a0:	tbnz	w0, #0, 68ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5420>
    68a4:	stur	wzr, [x29, #-4]
    68a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    68ac:	ldur	w8, [x29, #-8]
    68b0:	stur	w8, [x29, #-4]
    68b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    68b8:	ldur	w0, [x29, #-16]
    68bc:	mov	w8, wzr
    68c0:	mov	w1, w8
    68c4:	mov	w2, #0x5                   	// #5
    68c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    68cc:	stur	w0, [x29, #-52]
    68d0:	ldur	x0, [x29, #-24]
    68d4:	ldur	w1, [x29, #-52]
    68d8:	ldur	x2, [x29, #-32]
    68dc:	ldur	x3, [x29, #-40]
    68e0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    68e4:	sub	x9, x29, #0x8
    68e8:	str	w0, [sp, #8012]
    68ec:	mov	x0, x9
    68f0:	ldr	w1, [sp, #8012]
    68f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    68f8:	tbnz	w0, #0, 6904 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5478>
    68fc:	stur	wzr, [x29, #-4]
    6900:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6904:	ldur	w0, [x29, #-16]
    6908:	mov	w1, #0xa                   	// #10
    690c:	mov	w2, #0x3                   	// #3
    6910:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6914:	stur	w0, [x29, #-52]
    6918:	ldur	x0, [x29, #-24]
    691c:	ldur	w1, [x29, #-52]
    6920:	ldur	x2, [x29, #-32]
    6924:	ldur	x3, [x29, #-40]
    6928:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    692c:	sub	x8, x29, #0x8
    6930:	str	w0, [sp, #8008]
    6934:	mov	x0, x8
    6938:	ldr	w1, [sp, #8008]
    693c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6940:	tbnz	w0, #0, 694c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x54c0>
    6944:	stur	wzr, [x29, #-4]
    6948:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    694c:	ldur	w0, [x29, #-16]
    6950:	mov	w8, #0x5                   	// #5
    6954:	mov	w1, w8
    6958:	mov	w2, w8
    695c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6960:	stur	w0, [x29, #-52]
    6964:	ldur	x0, [x29, #-24]
    6968:	ldur	w1, [x29, #-52]
    696c:	ldur	x2, [x29, #-32]
    6970:	ldur	x3, [x29, #-40]
    6974:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    6978:	sub	x9, x29, #0x8
    697c:	str	w0, [sp, #8004]
    6980:	mov	x0, x9
    6984:	ldr	w1, [sp, #8004]
    6988:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    698c:	tbnz	w0, #0, 6998 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x550c>
    6990:	stur	wzr, [x29, #-4]
    6994:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6998:	ldur	w8, [x29, #-8]
    699c:	stur	w8, [x29, #-4]
    69a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    69a4:	ldur	w0, [x29, #-16]
    69a8:	mov	w8, wzr
    69ac:	mov	w1, w8
    69b0:	mov	w2, #0x5                   	// #5
    69b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    69b8:	stur	w0, [x29, #-52]
    69bc:	ldur	x0, [x29, #-24]
    69c0:	ldur	w1, [x29, #-52]
    69c4:	ldur	x2, [x29, #-32]
    69c8:	ldur	x3, [x29, #-40]
    69cc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    69d0:	sub	x9, x29, #0x8
    69d4:	str	w0, [sp, #8000]
    69d8:	mov	x0, x9
    69dc:	ldr	w1, [sp, #8000]
    69e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    69e4:	tbnz	w0, #0, 69f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5564>
    69e8:	stur	wzr, [x29, #-4]
    69ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    69f0:	ldur	w0, [x29, #-16]
    69f4:	mov	w8, wzr
    69f8:	mov	w1, w8
    69fc:	mov	w2, #0x5                   	// #5
    6a00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6a04:	stur	w0, [x29, #-52]
    6a08:	ldur	x0, [x29, #-24]
    6a0c:	ldur	w1, [x29, #-52]
    6a10:	ldur	x2, [x29, #-32]
    6a14:	ldur	x3, [x29, #-40]
    6a18:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    6a1c:	sub	x9, x29, #0x8
    6a20:	str	w0, [sp, #7996]
    6a24:	mov	x0, x9
    6a28:	ldr	w1, [sp, #7996]
    6a2c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6a30:	tbnz	w0, #0, 6a3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x55b0>
    6a34:	stur	wzr, [x29, #-4]
    6a38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6a3c:	ldur	w0, [x29, #-16]
    6a40:	mov	w1, #0xa                   	// #10
    6a44:	mov	w2, #0x3                   	// #3
    6a48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6a4c:	stur	w0, [x29, #-52]
    6a50:	ldur	x0, [x29, #-24]
    6a54:	ldur	w1, [x29, #-52]
    6a58:	ldur	x2, [x29, #-32]
    6a5c:	ldur	x3, [x29, #-40]
    6a60:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6a64:	sub	x8, x29, #0x8
    6a68:	str	w0, [sp, #7992]
    6a6c:	mov	x0, x8
    6a70:	ldr	w1, [sp, #7992]
    6a74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6a78:	tbnz	w0, #0, 6a84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x55f8>
    6a7c:	stur	wzr, [x29, #-4]
    6a80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6a84:	ldur	w0, [x29, #-16]
    6a88:	mov	w8, #0x5                   	// #5
    6a8c:	mov	w1, w8
    6a90:	mov	w2, w8
    6a94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6a98:	stur	w0, [x29, #-52]
    6a9c:	ldur	x0, [x29, #-24]
    6aa0:	ldur	w1, [x29, #-52]
    6aa4:	ldur	x2, [x29, #-32]
    6aa8:	ldur	x3, [x29, #-40]
    6aac:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    6ab0:	sub	x9, x29, #0x8
    6ab4:	str	w0, [sp, #7988]
    6ab8:	mov	x0, x9
    6abc:	ldr	w1, [sp, #7988]
    6ac0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6ac4:	tbnz	w0, #0, 6ad0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5644>
    6ac8:	stur	wzr, [x29, #-4]
    6acc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6ad0:	ldur	w8, [x29, #-8]
    6ad4:	stur	w8, [x29, #-4]
    6ad8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6adc:	ldur	w0, [x29, #-16]
    6ae0:	mov	w8, wzr
    6ae4:	mov	w1, w8
    6ae8:	mov	w2, #0x5                   	// #5
    6aec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6af0:	stur	w0, [x29, #-52]
    6af4:	ldur	x0, [x29, #-24]
    6af8:	ldur	w1, [x29, #-52]
    6afc:	ldur	x2, [x29, #-32]
    6b00:	ldur	x3, [x29, #-40]
    6b04:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
    6b08:	sub	x9, x29, #0x8
    6b0c:	str	w0, [sp, #7984]
    6b10:	mov	x0, x9
    6b14:	ldr	w1, [sp, #7984]
    6b18:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6b1c:	tbnz	w0, #0, 6b28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x569c>
    6b20:	stur	wzr, [x29, #-4]
    6b24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6b28:	ldur	w0, [x29, #-16]
    6b2c:	mov	w1, #0xa                   	// #10
    6b30:	mov	w2, #0x3                   	// #3
    6b34:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6b38:	stur	w0, [x29, #-52]
    6b3c:	ldur	x0, [x29, #-24]
    6b40:	ldur	w1, [x29, #-52]
    6b44:	ldur	x2, [x29, #-32]
    6b48:	ldur	x3, [x29, #-40]
    6b4c:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6b50:	sub	x8, x29, #0x8
    6b54:	str	w0, [sp, #7980]
    6b58:	mov	x0, x8
    6b5c:	ldr	w1, [sp, #7980]
    6b60:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6b64:	tbnz	w0, #0, 6b70 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x56e4>
    6b68:	stur	wzr, [x29, #-4]
    6b6c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6b70:	ldur	w0, [x29, #-16]
    6b74:	mov	w8, wzr
    6b78:	mov	w1, w8
    6b7c:	mov	w2, #0x5                   	// #5
    6b80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6b84:	stur	w0, [x29, #-52]
    6b88:	ldur	x0, [x29, #-24]
    6b8c:	ldur	w1, [x29, #-52]
    6b90:	ldur	x2, [x29, #-32]
    6b94:	ldur	x3, [x29, #-40]
    6b98:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
    6b9c:	sub	x9, x29, #0x8
    6ba0:	str	w0, [sp, #7976]
    6ba4:	mov	x0, x9
    6ba8:	ldr	w1, [sp, #7976]
    6bac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6bb0:	tbnz	w0, #0, 6bbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5730>
    6bb4:	stur	wzr, [x29, #-4]
    6bb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6bbc:	ldur	w0, [x29, #-16]
    6bc0:	mov	w8, #0x5                   	// #5
    6bc4:	mov	w1, w8
    6bc8:	mov	w2, w8
    6bcc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6bd0:	stur	w0, [x29, #-52]
    6bd4:	ldur	x0, [x29, #-24]
    6bd8:	ldur	w1, [x29, #-52]
    6bdc:	ldur	x2, [x29, #-32]
    6be0:	ldur	x3, [x29, #-40]
    6be4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    6be8:	sub	x9, x29, #0x8
    6bec:	str	w0, [sp, #7972]
    6bf0:	mov	x0, x9
    6bf4:	ldr	w1, [sp, #7972]
    6bf8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6bfc:	tbnz	w0, #0, 6c08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x577c>
    6c00:	stur	wzr, [x29, #-4]
    6c04:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6c08:	ldur	w8, [x29, #-8]
    6c0c:	stur	w8, [x29, #-4]
    6c10:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6c14:	ldur	w0, [x29, #-16]
    6c18:	mov	w8, wzr
    6c1c:	mov	w1, w8
    6c20:	mov	w2, #0x5                   	// #5
    6c24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6c28:	stur	w0, [x29, #-52]
    6c2c:	ldur	x0, [x29, #-24]
    6c30:	ldur	w1, [x29, #-52]
    6c34:	ldur	x2, [x29, #-32]
    6c38:	ldur	x3, [x29, #-40]
    6c3c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
    6c40:	sub	x9, x29, #0x8
    6c44:	str	w0, [sp, #7968]
    6c48:	mov	x0, x9
    6c4c:	ldr	w1, [sp, #7968]
    6c50:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6c54:	tbnz	w0, #0, 6c60 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x57d4>
    6c58:	stur	wzr, [x29, #-4]
    6c5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6c60:	ldur	w0, [x29, #-16]
    6c64:	mov	w1, #0xa                   	// #10
    6c68:	mov	w2, #0x3                   	// #3
    6c6c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6c70:	stur	w0, [x29, #-52]
    6c74:	ldur	x0, [x29, #-24]
    6c78:	ldur	w1, [x29, #-52]
    6c7c:	ldur	x2, [x29, #-32]
    6c80:	ldur	x3, [x29, #-40]
    6c84:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6c88:	sub	x8, x29, #0x8
    6c8c:	str	w0, [sp, #7964]
    6c90:	mov	x0, x8
    6c94:	ldr	w1, [sp, #7964]
    6c98:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6c9c:	tbnz	w0, #0, 6ca8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x581c>
    6ca0:	stur	wzr, [x29, #-4]
    6ca4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6ca8:	ldur	w0, [x29, #-16]
    6cac:	mov	w8, wzr
    6cb0:	mov	w1, w8
    6cb4:	mov	w2, #0x5                   	// #5
    6cb8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6cbc:	stur	w0, [x29, #-52]
    6cc0:	ldur	x0, [x29, #-24]
    6cc4:	ldur	w1, [x29, #-52]
    6cc8:	ldur	x2, [x29, #-32]
    6ccc:	ldur	x3, [x29, #-40]
    6cd0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
    6cd4:	sub	x9, x29, #0x8
    6cd8:	str	w0, [sp, #7960]
    6cdc:	mov	x0, x9
    6ce0:	ldr	w1, [sp, #7960]
    6ce4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6ce8:	tbnz	w0, #0, 6cf4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5868>
    6cec:	stur	wzr, [x29, #-4]
    6cf0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6cf4:	ldur	w0, [x29, #-16]
    6cf8:	mov	w8, #0x5                   	// #5
    6cfc:	mov	w1, w8
    6d00:	mov	w2, w8
    6d04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6d08:	stur	w0, [x29, #-52]
    6d0c:	ldur	x0, [x29, #-24]
    6d10:	ldur	w1, [x29, #-52]
    6d14:	ldur	x2, [x29, #-32]
    6d18:	ldur	x3, [x29, #-40]
    6d1c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    6d20:	sub	x9, x29, #0x8
    6d24:	str	w0, [sp, #7956]
    6d28:	mov	x0, x9
    6d2c:	ldr	w1, [sp, #7956]
    6d30:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6d34:	tbnz	w0, #0, 6d40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x58b4>
    6d38:	stur	wzr, [x29, #-4]
    6d3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6d40:	ldur	w8, [x29, #-8]
    6d44:	stur	w8, [x29, #-4]
    6d48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6d4c:	ldur	w0, [x29, #-16]
    6d50:	mov	w8, wzr
    6d54:	mov	w1, w8
    6d58:	mov	w2, #0x5                   	// #5
    6d5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6d60:	stur	w0, [x29, #-52]
    6d64:	ldur	x0, [x29, #-24]
    6d68:	ldur	w1, [x29, #-52]
    6d6c:	ldur	x2, [x29, #-32]
    6d70:	ldur	x3, [x29, #-40]
    6d74:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    6d78:	sub	x9, x29, #0x8
    6d7c:	str	w0, [sp, #7952]
    6d80:	mov	x0, x9
    6d84:	ldr	w1, [sp, #7952]
    6d88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6d8c:	tbnz	w0, #0, 6d98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x590c>
    6d90:	stur	wzr, [x29, #-4]
    6d94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6d98:	ldur	w0, [x29, #-16]
    6d9c:	mov	w1, #0xa                   	// #10
    6da0:	mov	w2, #0x3                   	// #3
    6da4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6da8:	stur	w0, [x29, #-52]
    6dac:	ldur	x0, [x29, #-24]
    6db0:	ldur	w1, [x29, #-52]
    6db4:	ldur	x2, [x29, #-32]
    6db8:	ldur	x3, [x29, #-40]
    6dbc:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    6dc0:	sub	x8, x29, #0x8
    6dc4:	str	w0, [sp, #7948]
    6dc8:	mov	x0, x8
    6dcc:	ldr	w1, [sp, #7948]
    6dd0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6dd4:	tbnz	w0, #0, 6de0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5954>
    6dd8:	stur	wzr, [x29, #-4]
    6ddc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6de0:	ldur	w0, [x29, #-16]
    6de4:	mov	w8, wzr
    6de8:	mov	w1, w8
    6dec:	mov	w2, #0x5                   	// #5
    6df0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6df4:	stur	w0, [x29, #-52]
    6df8:	ldur	x0, [x29, #-24]
    6dfc:	ldur	w1, [x29, #-52]
    6e00:	ldur	x2, [x29, #-32]
    6e04:	ldur	x3, [x29, #-40]
    6e08:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    6e0c:	sub	x9, x29, #0x8
    6e10:	str	w0, [sp, #7944]
    6e14:	mov	x0, x9
    6e18:	ldr	w1, [sp, #7944]
    6e1c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6e20:	tbnz	w0, #0, 6e2c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x59a0>
    6e24:	stur	wzr, [x29, #-4]
    6e28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6e2c:	ldur	w0, [x29, #-16]
    6e30:	mov	w8, #0x5                   	// #5
    6e34:	mov	w1, w8
    6e38:	mov	w2, w8
    6e3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6e40:	stur	w0, [x29, #-52]
    6e44:	ldur	x0, [x29, #-24]
    6e48:	ldur	w1, [x29, #-52]
    6e4c:	ldur	x2, [x29, #-32]
    6e50:	ldur	x3, [x29, #-40]
    6e54:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    6e58:	sub	x9, x29, #0x8
    6e5c:	str	w0, [sp, #7940]
    6e60:	mov	x0, x9
    6e64:	ldr	w1, [sp, #7940]
    6e68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6e6c:	tbnz	w0, #0, 6e78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x59ec>
    6e70:	stur	wzr, [x29, #-4]
    6e74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6e78:	ldur	w8, [x29, #-8]
    6e7c:	stur	w8, [x29, #-4]
    6e80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6e84:	ldur	w0, [x29, #-16]
    6e88:	mov	w8, wzr
    6e8c:	mov	w1, w8
    6e90:	mov	w2, #0x5                   	// #5
    6e94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6e98:	stur	w0, [x29, #-52]
    6e9c:	ldur	x0, [x29, #-24]
    6ea0:	ldur	w1, [x29, #-52]
    6ea4:	ldur	x2, [x29, #-32]
    6ea8:	ldur	x3, [x29, #-40]
    6eac:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    6eb0:	sub	x9, x29, #0x8
    6eb4:	str	w0, [sp, #7936]
    6eb8:	mov	x0, x9
    6ebc:	ldr	w1, [sp, #7936]
    6ec0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6ec4:	tbnz	w0, #0, 6ed0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5a44>
    6ec8:	stur	wzr, [x29, #-4]
    6ecc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6ed0:	ldur	w0, [x29, #-16]
    6ed4:	mov	w8, #0x5                   	// #5
    6ed8:	mov	w1, w8
    6edc:	mov	w2, w8
    6ee0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6ee4:	stur	w0, [x29, #-52]
    6ee8:	ldur	x0, [x29, #-24]
    6eec:	ldur	w8, [x29, #-52]
    6ef0:	mov	w3, w8
    6ef4:	str	x0, [sp, #7928]
    6ef8:	mov	x0, x3
    6efc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    6f00:	sub	x9, x29, #0xd8
    6f04:	stur	x0, [x29, #-216]
    6f08:	stur	x1, [x29, #-208]
    6f0c:	ldr	x0, [sp, #7928]
    6f10:	mov	x1, x9
    6f14:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    6f18:	ldur	w0, [x29, #-16]
    6f1c:	mov	w1, #0x10                  	// #16
    6f20:	mov	w2, #0x4                   	// #4
    6f24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6f28:	stur	w0, [x29, #-52]
    6f2c:	ldur	x0, [x29, #-24]
    6f30:	ldur	w1, [x29, #-52]
    6f34:	ldur	x2, [x29, #-32]
    6f38:	ldur	x3, [x29, #-40]
    6f3c:	bl	2744c <_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv>
    6f40:	sub	x9, x29, #0x8
    6f44:	str	w0, [sp, #7924]
    6f48:	mov	x0, x9
    6f4c:	ldr	w1, [sp, #7924]
    6f50:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6f54:	tbnz	w0, #0, 6f60 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5ad4>
    6f58:	stur	wzr, [x29, #-4]
    6f5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6f60:	ldur	w8, [x29, #-8]
    6f64:	stur	w8, [x29, #-4]
    6f68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6f6c:	ldur	w0, [x29, #-16]
    6f70:	mov	w8, wzr
    6f74:	mov	w1, w8
    6f78:	mov	w2, #0x5                   	// #5
    6f7c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6f80:	stur	w0, [x29, #-52]
    6f84:	ldur	x0, [x29, #-24]
    6f88:	ldur	w1, [x29, #-52]
    6f8c:	ldur	x2, [x29, #-32]
    6f90:	ldur	x3, [x29, #-40]
    6f94:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    6f98:	sub	x9, x29, #0x8
    6f9c:	str	w0, [sp, #7920]
    6fa0:	mov	x0, x9
    6fa4:	ldr	w1, [sp, #7920]
    6fa8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6fac:	tbnz	w0, #0, 6fb8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5b2c>
    6fb0:	stur	wzr, [x29, #-4]
    6fb4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    6fb8:	ldur	w0, [x29, #-16]
    6fbc:	mov	w8, wzr
    6fc0:	mov	w1, w8
    6fc4:	mov	w2, #0x5                   	// #5
    6fc8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    6fcc:	stur	w0, [x29, #-52]
    6fd0:	ldur	x0, [x29, #-24]
    6fd4:	ldur	w1, [x29, #-52]
    6fd8:	ldur	x2, [x29, #-32]
    6fdc:	ldur	x3, [x29, #-40]
    6fe0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    6fe4:	sub	x9, x29, #0x8
    6fe8:	str	w0, [sp, #7916]
    6fec:	mov	x0, x9
    6ff0:	ldr	w1, [sp, #7916]
    6ff4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6ff8:	tbnz	w0, #0, 7004 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5b78>
    6ffc:	stur	wzr, [x29, #-4]
    7000:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7004:	ldur	w0, [x29, #-16]
    7008:	mov	w8, #0x5                   	// #5
    700c:	mov	w1, w8
    7010:	mov	w2, w8
    7014:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7018:	stur	w0, [x29, #-52]
    701c:	ldur	x0, [x29, #-24]
    7020:	ldur	w8, [x29, #-52]
    7024:	mov	w3, w8
    7028:	str	x0, [sp, #7904]
    702c:	mov	x0, x3
    7030:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    7034:	sub	x9, x29, #0xe8
    7038:	stur	x0, [x29, #-232]
    703c:	stur	x1, [x29, #-224]
    7040:	ldr	x0, [sp, #7904]
    7044:	mov	x1, x9
    7048:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    704c:	ldur	w0, [x29, #-16]
    7050:	mov	w1, #0x10                  	// #16
    7054:	mov	w2, #0x4                   	// #4
    7058:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    705c:	stur	w0, [x29, #-52]
    7060:	ldur	x0, [x29, #-24]
    7064:	ldur	w1, [x29, #-52]
    7068:	ldur	x2, [x29, #-32]
    706c:	ldur	x3, [x29, #-40]
    7070:	bl	2744c <_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv>
    7074:	sub	x9, x29, #0x8
    7078:	str	w0, [sp, #7900]
    707c:	mov	x0, x9
    7080:	ldr	w1, [sp, #7900]
    7084:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7088:	tbnz	w0, #0, 7094 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5c08>
    708c:	stur	wzr, [x29, #-4]
    7090:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7094:	ldur	w8, [x29, #-8]
    7098:	stur	w8, [x29, #-4]
    709c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    70a0:	ldur	w0, [x29, #-16]
    70a4:	mov	w8, wzr
    70a8:	mov	w1, w8
    70ac:	mov	w2, #0x5                   	// #5
    70b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    70b4:	stur	w0, [x29, #-52]
    70b8:	ldur	x0, [x29, #-24]
    70bc:	ldur	w1, [x29, #-52]
    70c0:	ldur	x2, [x29, #-32]
    70c4:	ldur	x3, [x29, #-40]
    70c8:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    70cc:	sub	x9, x29, #0x8
    70d0:	str	w0, [sp, #7896]
    70d4:	mov	x0, x9
    70d8:	ldr	w1, [sp, #7896]
    70dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    70e0:	tbnz	w0, #0, 70ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5c60>
    70e4:	stur	wzr, [x29, #-4]
    70e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    70ec:	ldur	w0, [x29, #-16]
    70f0:	mov	w8, wzr
    70f4:	mov	w1, w8
    70f8:	mov	w2, #0x5                   	// #5
    70fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7100:	stur	w0, [x29, #-52]
    7104:	ldur	x0, [x29, #-24]
    7108:	ldur	w1, [x29, #-52]
    710c:	ldur	x2, [x29, #-32]
    7110:	ldur	x3, [x29, #-40]
    7114:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    7118:	sub	x9, x29, #0x8
    711c:	str	w0, [sp, #7892]
    7120:	mov	x0, x9
    7124:	ldr	w1, [sp, #7892]
    7128:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    712c:	tbnz	w0, #0, 7138 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5cac>
    7130:	stur	wzr, [x29, #-4]
    7134:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7138:	ldur	w0, [x29, #-16]
    713c:	mov	w8, #0x5                   	// #5
    7140:	mov	w1, w8
    7144:	mov	w2, w8
    7148:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    714c:	stur	w0, [x29, #-52]
    7150:	ldur	x0, [x29, #-24]
    7154:	ldur	w8, [x29, #-52]
    7158:	mov	w3, w8
    715c:	str	x0, [sp, #7880]
    7160:	mov	x0, x3
    7164:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    7168:	sub	x9, x29, #0xf8
    716c:	stur	x0, [x29, #-248]
    7170:	stur	x1, [x29, #-240]
    7174:	ldr	x0, [sp, #7880]
    7178:	mov	x1, x9
    717c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    7180:	ldur	w0, [x29, #-16]
    7184:	mov	w1, #0x10                  	// #16
    7188:	mov	w2, #0x4                   	// #4
    718c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7190:	stur	w0, [x29, #-52]
    7194:	ldur	x0, [x29, #-24]
    7198:	ldur	w1, [x29, #-52]
    719c:	ldur	x2, [x29, #-32]
    71a0:	ldur	x3, [x29, #-40]
    71a4:	bl	2744c <_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv>
    71a8:	sub	x9, x29, #0x8
    71ac:	str	w0, [sp, #7876]
    71b0:	mov	x0, x9
    71b4:	ldr	w1, [sp, #7876]
    71b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    71bc:	tbnz	w0, #0, 71c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5d3c>
    71c0:	stur	wzr, [x29, #-4]
    71c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    71c8:	ldur	w8, [x29, #-8]
    71cc:	stur	w8, [x29, #-4]
    71d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    71d4:	ldur	w0, [x29, #-16]
    71d8:	mov	w8, wzr
    71dc:	mov	w1, w8
    71e0:	mov	w2, #0x5                   	// #5
    71e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    71e8:	stur	w0, [x29, #-52]
    71ec:	ldur	x0, [x29, #-24]
    71f0:	ldur	w1, [x29, #-52]
    71f4:	ldur	x2, [x29, #-32]
    71f8:	ldur	x3, [x29, #-40]
    71fc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    7200:	sub	x9, x29, #0x8
    7204:	str	w0, [sp, #7872]
    7208:	mov	x0, x9
    720c:	ldr	w1, [sp, #7872]
    7210:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7214:	tbnz	w0, #0, 7220 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5d94>
    7218:	stur	wzr, [x29, #-4]
    721c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7220:	ldur	w0, [x29, #-16]
    7224:	mov	w8, wzr
    7228:	mov	w1, w8
    722c:	mov	w2, #0x5                   	// #5
    7230:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7234:	stur	w0, [x29, #-52]
    7238:	ldur	x0, [x29, #-24]
    723c:	ldur	w1, [x29, #-52]
    7240:	ldur	x2, [x29, #-32]
    7244:	ldur	x3, [x29, #-40]
    7248:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    724c:	sub	x9, x29, #0x8
    7250:	str	w0, [sp, #7868]
    7254:	mov	x0, x9
    7258:	ldr	w1, [sp, #7868]
    725c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7260:	tbnz	w0, #0, 726c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5de0>
    7264:	stur	wzr, [x29, #-4]
    7268:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    726c:	ldur	w0, [x29, #-16]
    7270:	mov	w8, #0x5                   	// #5
    7274:	mov	w1, w8
    7278:	mov	w2, w8
    727c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7280:	stur	w0, [x29, #-52]
    7284:	ldur	x0, [x29, #-24]
    7288:	ldur	w8, [x29, #-52]
    728c:	mov	w3, w8
    7290:	str	x0, [sp, #7856]
    7294:	mov	x0, x3
    7298:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    729c:	add	x9, sp, #0x3, lsl #12
    72a0:	add	x9, x9, #0x158
    72a4:	str	x0, [sp, #12632]
    72a8:	str	x1, [sp, #12640]
    72ac:	ldr	x0, [sp, #7856]
    72b0:	mov	x1, x9
    72b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    72b8:	ldur	w0, [x29, #-16]
    72bc:	mov	w1, #0x10                  	// #16
    72c0:	mov	w2, #0x4                   	// #4
    72c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    72c8:	stur	w0, [x29, #-52]
    72cc:	ldur	x0, [x29, #-24]
    72d0:	ldur	w1, [x29, #-52]
    72d4:	ldur	x2, [x29, #-32]
    72d8:	ldur	x3, [x29, #-40]
    72dc:	bl	2744c <_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv>
    72e0:	sub	x9, x29, #0x8
    72e4:	str	w0, [sp, #7852]
    72e8:	mov	x0, x9
    72ec:	ldr	w1, [sp, #7852]
    72f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    72f4:	tbnz	w0, #0, 7300 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5e74>
    72f8:	stur	wzr, [x29, #-4]
    72fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7300:	ldur	w8, [x29, #-8]
    7304:	stur	w8, [x29, #-4]
    7308:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    730c:	ldur	w0, [x29, #-16]
    7310:	mov	w8, wzr
    7314:	mov	w1, w8
    7318:	mov	w2, #0x5                   	// #5
    731c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7320:	stur	w0, [x29, #-52]
    7324:	ldur	x0, [x29, #-24]
    7328:	ldur	w1, [x29, #-52]
    732c:	ldur	x2, [x29, #-32]
    7330:	ldur	x3, [x29, #-40]
    7334:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    7338:	sub	x9, x29, #0x8
    733c:	str	w0, [sp, #7848]
    7340:	mov	x0, x9
    7344:	ldr	w1, [sp, #7848]
    7348:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    734c:	tbnz	w0, #0, 7358 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5ecc>
    7350:	stur	wzr, [x29, #-4]
    7354:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7358:	ldur	w0, [x29, #-16]
    735c:	mov	w1, #0xa                   	// #10
    7360:	mov	w2, #0x4                   	// #4
    7364:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7368:	stur	w0, [x29, #-52]
    736c:	ldur	x0, [x29, #-24]
    7370:	ldur	w1, [x29, #-52]
    7374:	ldur	x2, [x29, #-32]
    7378:	ldur	x3, [x29, #-40]
    737c:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7380:	sub	x8, x29, #0x8
    7384:	str	w0, [sp, #7844]
    7388:	mov	x0, x8
    738c:	ldr	w1, [sp, #7844]
    7390:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7394:	tbnz	w0, #0, 73a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5f14>
    7398:	stur	wzr, [x29, #-4]
    739c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    73a0:	ldur	w0, [x29, #-16]
    73a4:	mov	w8, #0x5                   	// #5
    73a8:	mov	w1, w8
    73ac:	mov	w2, w8
    73b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    73b4:	stur	w0, [x29, #-52]
    73b8:	ldur	x0, [x29, #-24]
    73bc:	ldur	w1, [x29, #-52]
    73c0:	ldur	x2, [x29, #-32]
    73c4:	ldur	x3, [x29, #-40]
    73c8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    73cc:	sub	x9, x29, #0x8
    73d0:	str	w0, [sp, #7840]
    73d4:	mov	x0, x9
    73d8:	ldr	w1, [sp, #7840]
    73dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    73e0:	tbnz	w0, #0, 73ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5f60>
    73e4:	stur	wzr, [x29, #-4]
    73e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    73ec:	ldur	w0, [x29, #-16]
    73f0:	mov	w1, #0x10                  	// #16
    73f4:	mov	w2, #0x5                   	// #5
    73f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    73fc:	stur	w0, [x29, #-52]
    7400:	ldur	x0, [x29, #-24]
    7404:	ldur	w1, [x29, #-52]
    7408:	ldur	x2, [x29, #-32]
    740c:	ldur	x3, [x29, #-40]
    7410:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    7414:	sub	x8, x29, #0x8
    7418:	str	w0, [sp, #7836]
    741c:	mov	x0, x8
    7420:	ldr	w1, [sp, #7836]
    7424:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7428:	tbnz	w0, #0, 7434 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x5fa8>
    742c:	stur	wzr, [x29, #-4]
    7430:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7434:	ldur	w8, [x29, #-8]
    7438:	stur	w8, [x29, #-4]
    743c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7440:	ldur	w0, [x29, #-16]
    7444:	mov	w8, wzr
    7448:	mov	w1, w8
    744c:	mov	w2, #0x4                   	// #4
    7450:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7454:	stur	w0, [x29, #-52]
    7458:	ldur	x0, [x29, #-24]
    745c:	ldur	w1, [x29, #-52]
    7460:	ldur	x2, [x29, #-32]
    7464:	ldur	x3, [x29, #-40]
    7468:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    746c:	sub	x9, x29, #0x8
    7470:	str	w0, [sp, #7832]
    7474:	mov	x0, x9
    7478:	ldr	w1, [sp, #7832]
    747c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7480:	tbnz	w0, #0, 748c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6000>
    7484:	stur	wzr, [x29, #-4]
    7488:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    748c:	ldur	w0, [x29, #-16]
    7490:	mov	w1, #0xa                   	// #10
    7494:	mov	w2, #0x3                   	// #3
    7498:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    749c:	stur	w0, [x29, #-52]
    74a0:	ldur	x0, [x29, #-24]
    74a4:	ldur	w1, [x29, #-52]
    74a8:	ldur	x2, [x29, #-32]
    74ac:	ldur	x3, [x29, #-40]
    74b0:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    74b4:	sub	x8, x29, #0x8
    74b8:	str	w0, [sp, #7828]
    74bc:	mov	x0, x8
    74c0:	ldr	w1, [sp, #7828]
    74c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    74c8:	tbnz	w0, #0, 74d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6048>
    74cc:	stur	wzr, [x29, #-4]
    74d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    74d4:	ldur	w0, [x29, #-16]
    74d8:	mov	w8, #0x5                   	// #5
    74dc:	mov	w1, w8
    74e0:	mov	w2, w8
    74e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    74e8:	stur	w0, [x29, #-52]
    74ec:	ldur	x0, [x29, #-24]
    74f0:	ldur	w1, [x29, #-52]
    74f4:	ldur	x2, [x29, #-32]
    74f8:	ldur	x3, [x29, #-40]
    74fc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    7500:	sub	x9, x29, #0x8
    7504:	str	w0, [sp, #7824]
    7508:	mov	x0, x9
    750c:	ldr	w1, [sp, #7824]
    7510:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7514:	tbnz	w0, #0, 7520 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6094>
    7518:	stur	wzr, [x29, #-4]
    751c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7520:	ldur	w0, [x29, #-16]
    7524:	mov	w1, #0x10                  	// #16
    7528:	mov	w2, #0x5                   	// #5
    752c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7530:	stur	w0, [x29, #-52]
    7534:	ldur	x0, [x29, #-24]
    7538:	ldur	w1, [x29, #-52]
    753c:	ldur	x2, [x29, #-32]
    7540:	ldur	x3, [x29, #-40]
    7544:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    7548:	sub	x8, x29, #0x8
    754c:	str	w0, [sp, #7820]
    7550:	mov	x0, x8
    7554:	ldr	w1, [sp, #7820]
    7558:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    755c:	tbnz	w0, #0, 7568 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x60dc>
    7560:	stur	wzr, [x29, #-4]
    7564:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7568:	ldur	w8, [x29, #-8]
    756c:	stur	w8, [x29, #-4]
    7570:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7574:	ldur	w0, [x29, #-16]
    7578:	mov	w8, wzr
    757c:	mov	w1, w8
    7580:	mov	w2, #0x4                   	// #4
    7584:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7588:	stur	w0, [x29, #-52]
    758c:	ldur	x0, [x29, #-24]
    7590:	ldur	w1, [x29, #-52]
    7594:	ldur	x2, [x29, #-32]
    7598:	ldur	x3, [x29, #-40]
    759c:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    75a0:	sub	x9, x29, #0x8
    75a4:	str	w0, [sp, #7816]
    75a8:	mov	x0, x9
    75ac:	ldr	w1, [sp, #7816]
    75b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    75b4:	tbnz	w0, #0, 75c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6134>
    75b8:	stur	wzr, [x29, #-4]
    75bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    75c0:	ldur	w0, [x29, #-16]
    75c4:	mov	w1, #0xa                   	// #10
    75c8:	mov	w2, #0x3                   	// #3
    75cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    75d0:	stur	w0, [x29, #-52]
    75d4:	ldur	x0, [x29, #-24]
    75d8:	ldur	w1, [x29, #-52]
    75dc:	ldur	x2, [x29, #-32]
    75e0:	ldur	x3, [x29, #-40]
    75e4:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    75e8:	sub	x8, x29, #0x8
    75ec:	str	w0, [sp, #7812]
    75f0:	mov	x0, x8
    75f4:	ldr	w1, [sp, #7812]
    75f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    75fc:	tbnz	w0, #0, 7608 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x617c>
    7600:	stur	wzr, [x29, #-4]
    7604:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7608:	ldur	w0, [x29, #-16]
    760c:	mov	w8, #0x5                   	// #5
    7610:	mov	w1, w8
    7614:	mov	w2, w8
    7618:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    761c:	stur	w0, [x29, #-52]
    7620:	ldur	x0, [x29, #-24]
    7624:	ldur	w1, [x29, #-52]
    7628:	ldur	x2, [x29, #-32]
    762c:	ldur	x3, [x29, #-40]
    7630:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    7634:	sub	x9, x29, #0x8
    7638:	str	w0, [sp, #7808]
    763c:	mov	x0, x9
    7640:	ldr	w1, [sp, #7808]
    7644:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7648:	tbnz	w0, #0, 7654 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x61c8>
    764c:	stur	wzr, [x29, #-4]
    7650:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7654:	ldur	w0, [x29, #-16]
    7658:	mov	w1, #0xe                   	// #14
    765c:	mov	w2, #0x7                   	// #7
    7660:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7664:	stur	w0, [x29, #-52]
    7668:	ldur	x0, [x29, #-24]
    766c:	ldur	w8, [x29, #-52]
    7670:	mov	w3, w8
    7674:	str	x0, [sp, #7800]
    7678:	mov	x0, x3
    767c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    7680:	add	x9, sp, #0x3, lsl #12
    7684:	add	x9, x9, #0x148
    7688:	str	x0, [sp, #12616]
    768c:	str	x1, [sp, #12624]
    7690:	ldr	x0, [sp, #7800]
    7694:	mov	x1, x9
    7698:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    769c:	ldur	w8, [x29, #-8]
    76a0:	stur	w8, [x29, #-4]
    76a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    76a8:	ldur	w0, [x29, #-16]
    76ac:	mov	w8, wzr
    76b0:	mov	w1, w8
    76b4:	mov	w2, #0x4                   	// #4
    76b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    76bc:	stur	w0, [x29, #-52]
    76c0:	ldur	x0, [x29, #-24]
    76c4:	ldur	w1, [x29, #-52]
    76c8:	ldur	x2, [x29, #-32]
    76cc:	ldur	x3, [x29, #-40]
    76d0:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    76d4:	sub	x9, x29, #0x8
    76d8:	str	w0, [sp, #7796]
    76dc:	mov	x0, x9
    76e0:	ldr	w1, [sp, #7796]
    76e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    76e8:	tbnz	w0, #0, 76f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6268>
    76ec:	stur	wzr, [x29, #-4]
    76f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    76f4:	ldur	w0, [x29, #-16]
    76f8:	mov	w1, #0xa                   	// #10
    76fc:	mov	w2, #0x3                   	// #3
    7700:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7704:	stur	w0, [x29, #-52]
    7708:	ldur	x0, [x29, #-24]
    770c:	ldur	w1, [x29, #-52]
    7710:	ldur	x2, [x29, #-32]
    7714:	ldur	x3, [x29, #-40]
    7718:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    771c:	sub	x8, x29, #0x8
    7720:	str	w0, [sp, #7792]
    7724:	mov	x0, x8
    7728:	ldr	w1, [sp, #7792]
    772c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7730:	tbnz	w0, #0, 773c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x62b0>
    7734:	stur	wzr, [x29, #-4]
    7738:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    773c:	ldur	w0, [x29, #-16]
    7740:	mov	w8, #0x5                   	// #5
    7744:	mov	w1, w8
    7748:	mov	w2, w8
    774c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7750:	stur	w0, [x29, #-52]
    7754:	ldur	x0, [x29, #-24]
    7758:	ldur	w1, [x29, #-52]
    775c:	ldur	x2, [x29, #-32]
    7760:	ldur	x3, [x29, #-40]
    7764:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    7768:	sub	x9, x29, #0x8
    776c:	str	w0, [sp, #7788]
    7770:	mov	x0, x9
    7774:	ldr	w1, [sp, #7788]
    7778:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    777c:	tbnz	w0, #0, 7788 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x62fc>
    7780:	stur	wzr, [x29, #-4]
    7784:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7788:	ldur	w0, [x29, #-16]
    778c:	mov	w1, #0x10                  	// #16
    7790:	mov	w2, #0x5                   	// #5
    7794:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7798:	stur	w0, [x29, #-52]
    779c:	ldur	x0, [x29, #-24]
    77a0:	ldur	w8, [x29, #-52]
    77a4:	mov	w1, w8
    77a8:	ldur	x2, [x29, #-32]
    77ac:	ldur	x3, [x29, #-40]
    77b0:	bl	27334 <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    77b4:	sub	x9, x29, #0x8
    77b8:	str	w0, [sp, #7784]
    77bc:	mov	x0, x9
    77c0:	ldr	w1, [sp, #7784]
    77c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    77c8:	tbnz	w0, #0, 77d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6348>
    77cc:	stur	wzr, [x29, #-4]
    77d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    77d4:	ldur	w8, [x29, #-8]
    77d8:	stur	w8, [x29, #-4]
    77dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    77e0:	ldur	w0, [x29, #-16]
    77e4:	mov	w8, wzr
    77e8:	mov	w1, w8
    77ec:	mov	w2, #0x4                   	// #4
    77f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    77f4:	stur	w0, [x29, #-52]
    77f8:	ldur	x0, [x29, #-24]
    77fc:	ldur	w1, [x29, #-52]
    7800:	ldur	x2, [x29, #-32]
    7804:	ldur	x3, [x29, #-40]
    7808:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    780c:	sub	x9, x29, #0x8
    7810:	str	w0, [sp, #7780]
    7814:	mov	x0, x9
    7818:	ldr	w1, [sp, #7780]
    781c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7820:	tbnz	w0, #0, 782c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x63a0>
    7824:	stur	wzr, [x29, #-4]
    7828:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    782c:	ldur	w0, [x29, #-16]
    7830:	mov	w1, #0xa                   	// #10
    7834:	mov	w2, #0x4                   	// #4
    7838:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    783c:	stur	w0, [x29, #-52]
    7840:	ldur	x0, [x29, #-24]
    7844:	ldur	w1, [x29, #-52]
    7848:	ldur	x2, [x29, #-32]
    784c:	ldur	x3, [x29, #-40]
    7850:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7854:	sub	x8, x29, #0x8
    7858:	str	w0, [sp, #7776]
    785c:	mov	x0, x8
    7860:	ldr	w1, [sp, #7776]
    7864:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7868:	tbnz	w0, #0, 7874 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x63e8>
    786c:	stur	wzr, [x29, #-4]
    7870:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7874:	ldur	w0, [x29, #-16]
    7878:	mov	w1, #0x5                   	// #5
    787c:	mov	w2, #0x4                   	// #4
    7880:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7884:	stur	w0, [x29, #-52]
    7888:	ldur	x0, [x29, #-24]
    788c:	ldur	w1, [x29, #-52]
    7890:	ldur	x2, [x29, #-32]
    7894:	ldur	x3, [x29, #-40]
    7898:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    789c:	sub	x8, x29, #0x8
    78a0:	str	w0, [sp, #7772]
    78a4:	mov	x0, x8
    78a8:	ldr	w1, [sp, #7772]
    78ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    78b0:	tbnz	w0, #0, 78bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6430>
    78b4:	stur	wzr, [x29, #-4]
    78b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    78bc:	ldur	w0, [x29, #-16]
    78c0:	mov	w1, #0x10                  	// #16
    78c4:	mov	w2, #0x4                   	// #4
    78c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    78cc:	stur	w0, [x29, #-52]
    78d0:	ldur	x0, [x29, #-24]
    78d4:	ldur	w1, [x29, #-52]
    78d8:	ldur	x2, [x29, #-32]
    78dc:	ldur	x3, [x29, #-40]
    78e0:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    78e4:	sub	x8, x29, #0x8
    78e8:	str	w0, [sp, #7768]
    78ec:	mov	x0, x8
    78f0:	ldr	w1, [sp, #7768]
    78f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    78f8:	tbnz	w0, #0, 7904 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6478>
    78fc:	stur	wzr, [x29, #-4]
    7900:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7904:	ldur	w8, [x29, #-8]
    7908:	stur	w8, [x29, #-4]
    790c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7910:	ldur	w0, [x29, #-16]
    7914:	mov	w8, wzr
    7918:	mov	w1, w8
    791c:	mov	w2, #0x4                   	// #4
    7920:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7924:	stur	w0, [x29, #-52]
    7928:	ldur	x0, [x29, #-24]
    792c:	ldur	w1, [x29, #-52]
    7930:	ldur	x2, [x29, #-32]
    7934:	ldur	x3, [x29, #-40]
    7938:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    793c:	sub	x9, x29, #0x8
    7940:	str	w0, [sp, #7764]
    7944:	mov	x0, x9
    7948:	ldr	w1, [sp, #7764]
    794c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7950:	tbnz	w0, #0, 795c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x64d0>
    7954:	stur	wzr, [x29, #-4]
    7958:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    795c:	ldur	w0, [x29, #-16]
    7960:	mov	w1, #0xa                   	// #10
    7964:	mov	w2, #0x4                   	// #4
    7968:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    796c:	stur	w0, [x29, #-52]
    7970:	ldur	x0, [x29, #-24]
    7974:	ldur	w1, [x29, #-52]
    7978:	ldur	x2, [x29, #-32]
    797c:	ldur	x3, [x29, #-40]
    7980:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7984:	sub	x8, x29, #0x8
    7988:	str	w0, [sp, #7760]
    798c:	mov	x0, x8
    7990:	ldr	w1, [sp, #7760]
    7994:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7998:	tbnz	w0, #0, 79a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6518>
    799c:	stur	wzr, [x29, #-4]
    79a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    79a4:	ldur	w0, [x29, #-16]
    79a8:	mov	w1, #0x5                   	// #5
    79ac:	mov	w2, #0x4                   	// #4
    79b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    79b4:	stur	w0, [x29, #-52]
    79b8:	ldur	x0, [x29, #-24]
    79bc:	ldur	w1, [x29, #-52]
    79c0:	ldur	x2, [x29, #-32]
    79c4:	ldur	x3, [x29, #-40]
    79c8:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    79cc:	sub	x8, x29, #0x8
    79d0:	str	w0, [sp, #7756]
    79d4:	mov	x0, x8
    79d8:	ldr	w1, [sp, #7756]
    79dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    79e0:	tbnz	w0, #0, 79ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6560>
    79e4:	stur	wzr, [x29, #-4]
    79e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    79ec:	ldur	w8, [x29, #-8]
    79f0:	stur	w8, [x29, #-4]
    79f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    79f8:	ldur	w0, [x29, #-16]
    79fc:	mov	w8, wzr
    7a00:	mov	w1, w8
    7a04:	mov	w2, #0x4                   	// #4
    7a08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7a0c:	stur	w0, [x29, #-52]
    7a10:	ldur	x0, [x29, #-24]
    7a14:	ldur	w1, [x29, #-52]
    7a18:	ldur	x2, [x29, #-32]
    7a1c:	ldur	x3, [x29, #-40]
    7a20:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7a24:	sub	x9, x29, #0x8
    7a28:	str	w0, [sp, #7752]
    7a2c:	mov	x0, x9
    7a30:	ldr	w1, [sp, #7752]
    7a34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7a38:	tbnz	w0, #0, 7a44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x65b8>
    7a3c:	stur	wzr, [x29, #-4]
    7a40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7a44:	ldur	w0, [x29, #-16]
    7a48:	mov	w1, #0xa                   	// #10
    7a4c:	mov	w2, #0x4                   	// #4
    7a50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7a54:	stur	w0, [x29, #-52]
    7a58:	ldur	x0, [x29, #-24]
    7a5c:	ldur	w1, [x29, #-52]
    7a60:	ldur	x2, [x29, #-32]
    7a64:	ldur	x3, [x29, #-40]
    7a68:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7a6c:	sub	x8, x29, #0x8
    7a70:	str	w0, [sp, #7748]
    7a74:	mov	x0, x8
    7a78:	ldr	w1, [sp, #7748]
    7a7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7a80:	tbnz	w0, #0, 7a8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6600>
    7a84:	stur	wzr, [x29, #-4]
    7a88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7a8c:	ldur	w0, [x29, #-16]
    7a90:	mov	w1, #0x5                   	// #5
    7a94:	mov	w2, #0x4                   	// #4
    7a98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7a9c:	stur	w0, [x29, #-52]
    7aa0:	ldur	x0, [x29, #-24]
    7aa4:	ldur	w1, [x29, #-52]
    7aa8:	ldur	x2, [x29, #-32]
    7aac:	ldur	x3, [x29, #-40]
    7ab0:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7ab4:	sub	x8, x29, #0x8
    7ab8:	str	w0, [sp, #7744]
    7abc:	mov	x0, x8
    7ac0:	ldr	w1, [sp, #7744]
    7ac4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7ac8:	tbnz	w0, #0, 7ad4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6648>
    7acc:	stur	wzr, [x29, #-4]
    7ad0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7ad4:	ldur	w0, [x29, #-16]
    7ad8:	mov	w8, wzr
    7adc:	mov	w1, w8
    7ae0:	mov	w2, #0x4                   	// #4
    7ae4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7ae8:	stur	w0, [x29, #-52]
    7aec:	ldur	x0, [x29, #-24]
    7af0:	ldur	w1, [x29, #-52]
    7af4:	ldur	x2, [x29, #-32]
    7af8:	ldur	x3, [x29, #-40]
    7afc:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7b00:	sub	x9, x29, #0x8
    7b04:	str	w0, [sp, #7740]
    7b08:	mov	x0, x9
    7b0c:	ldr	w1, [sp, #7740]
    7b10:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7b14:	tbnz	w0, #0, 7b20 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6694>
    7b18:	stur	wzr, [x29, #-4]
    7b1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7b20:	ldur	w8, [x29, #-8]
    7b24:	stur	w8, [x29, #-4]
    7b28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7b2c:	ldur	w0, [x29, #-16]
    7b30:	mov	w8, wzr
    7b34:	mov	w1, w8
    7b38:	mov	w2, #0x4                   	// #4
    7b3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7b40:	stur	w0, [x29, #-52]
    7b44:	ldur	x0, [x29, #-24]
    7b48:	ldur	w1, [x29, #-52]
    7b4c:	ldur	x2, [x29, #-32]
    7b50:	ldur	x3, [x29, #-40]
    7b54:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7b58:	sub	x9, x29, #0x8
    7b5c:	str	w0, [sp, #7736]
    7b60:	mov	x0, x9
    7b64:	ldr	w1, [sp, #7736]
    7b68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7b6c:	tbnz	w0, #0, 7b78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x66ec>
    7b70:	stur	wzr, [x29, #-4]
    7b74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7b78:	ldur	w0, [x29, #-16]
    7b7c:	mov	w8, wzr
    7b80:	mov	w1, w8
    7b84:	mov	w2, #0x4                   	// #4
    7b88:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7b8c:	stur	w0, [x29, #-52]
    7b90:	ldur	x0, [x29, #-24]
    7b94:	ldur	w1, [x29, #-52]
    7b98:	ldur	x2, [x29, #-32]
    7b9c:	ldur	x3, [x29, #-40]
    7ba0:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7ba4:	sub	x9, x29, #0x8
    7ba8:	str	w0, [sp, #7732]
    7bac:	mov	x0, x9
    7bb0:	ldr	w1, [sp, #7732]
    7bb4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7bb8:	tbnz	w0, #0, 7bc4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6738>
    7bbc:	stur	wzr, [x29, #-4]
    7bc0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7bc4:	ldur	w0, [x29, #-16]
    7bc8:	mov	w1, #0xa                   	// #10
    7bcc:	mov	w2, #0x4                   	// #4
    7bd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7bd4:	stur	w0, [x29, #-52]
    7bd8:	ldur	x0, [x29, #-24]
    7bdc:	ldur	w1, [x29, #-52]
    7be0:	ldur	x2, [x29, #-32]
    7be4:	ldur	x3, [x29, #-40]
    7be8:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7bec:	sub	x8, x29, #0x8
    7bf0:	str	w0, [sp, #7728]
    7bf4:	mov	x0, x8
    7bf8:	ldr	w1, [sp, #7728]
    7bfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7c00:	tbnz	w0, #0, 7c0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6780>
    7c04:	stur	wzr, [x29, #-4]
    7c08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7c0c:	ldur	w0, [x29, #-16]
    7c10:	mov	w1, #0x5                   	// #5
    7c14:	mov	w2, #0x4                   	// #4
    7c18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7c1c:	stur	w0, [x29, #-52]
    7c20:	ldur	x0, [x29, #-24]
    7c24:	ldur	w1, [x29, #-52]
    7c28:	ldur	x2, [x29, #-32]
    7c2c:	ldur	x3, [x29, #-40]
    7c30:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7c34:	sub	x8, x29, #0x8
    7c38:	str	w0, [sp, #7724]
    7c3c:	mov	x0, x8
    7c40:	ldr	w1, [sp, #7724]
    7c44:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7c48:	tbnz	w0, #0, 7c54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x67c8>
    7c4c:	stur	wzr, [x29, #-4]
    7c50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7c54:	ldur	w8, [x29, #-8]
    7c58:	stur	w8, [x29, #-4]
    7c5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7c60:	ldur	w0, [x29, #-16]
    7c64:	mov	w8, wzr
    7c68:	mov	w1, w8
    7c6c:	mov	w2, #0x4                   	// #4
    7c70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7c74:	stur	w0, [x29, #-52]
    7c78:	ldur	x0, [x29, #-24]
    7c7c:	ldur	w1, [x29, #-52]
    7c80:	ldur	x2, [x29, #-32]
    7c84:	ldur	x3, [x29, #-40]
    7c88:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7c8c:	sub	x9, x29, #0x8
    7c90:	str	w0, [sp, #7720]
    7c94:	mov	x0, x9
    7c98:	ldr	w1, [sp, #7720]
    7c9c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7ca0:	tbnz	w0, #0, 7cac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6820>
    7ca4:	stur	wzr, [x29, #-4]
    7ca8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7cac:	ldur	w0, [x29, #-16]
    7cb0:	mov	w1, #0x5                   	// #5
    7cb4:	mov	w2, #0x4                   	// #4
    7cb8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7cbc:	stur	w0, [x29, #-52]
    7cc0:	ldur	x0, [x29, #-24]
    7cc4:	ldur	w1, [x29, #-52]
    7cc8:	ldur	x2, [x29, #-32]
    7ccc:	ldur	x3, [x29, #-40]
    7cd0:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7cd4:	sub	x8, x29, #0x8
    7cd8:	str	w0, [sp, #7716]
    7cdc:	mov	x0, x8
    7ce0:	ldr	w1, [sp, #7716]
    7ce4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7ce8:	tbnz	w0, #0, 7cf4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6868>
    7cec:	stur	wzr, [x29, #-4]
    7cf0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7cf4:	ldur	w0, [x29, #-16]
    7cf8:	mov	w8, wzr
    7cfc:	mov	w1, w8
    7d00:	mov	w2, #0x4                   	// #4
    7d04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7d08:	stur	w0, [x29, #-52]
    7d0c:	ldur	x0, [x29, #-24]
    7d10:	ldur	w1, [x29, #-52]
    7d14:	ldur	x2, [x29, #-32]
    7d18:	ldur	x3, [x29, #-40]
    7d1c:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7d20:	sub	x9, x29, #0x8
    7d24:	str	w0, [sp, #7712]
    7d28:	mov	x0, x9
    7d2c:	ldr	w1, [sp, #7712]
    7d30:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7d34:	tbnz	w0, #0, 7d40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x68b4>
    7d38:	stur	wzr, [x29, #-4]
    7d3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7d40:	ldur	w8, [x29, #-8]
    7d44:	stur	w8, [x29, #-4]
    7d48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7d4c:	ldur	w0, [x29, #-16]
    7d50:	mov	w8, wzr
    7d54:	mov	w1, w8
    7d58:	mov	w2, #0x4                   	// #4
    7d5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7d60:	stur	w0, [x29, #-52]
    7d64:	ldur	x0, [x29, #-24]
    7d68:	ldur	w1, [x29, #-52]
    7d6c:	ldur	x2, [x29, #-32]
    7d70:	ldur	x3, [x29, #-40]
    7d74:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7d78:	sub	x9, x29, #0x8
    7d7c:	str	w0, [sp, #7708]
    7d80:	mov	x0, x9
    7d84:	ldr	w1, [sp, #7708]
    7d88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7d8c:	tbnz	w0, #0, 7d98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x690c>
    7d90:	stur	wzr, [x29, #-4]
    7d94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7d98:	ldur	w0, [x29, #-16]
    7d9c:	mov	w8, #0x5                   	// #5
    7da0:	mov	w1, w8
    7da4:	mov	w2, w8
    7da8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7dac:	stur	w0, [x29, #-52]
    7db0:	ldur	x0, [x29, #-24]
    7db4:	ldur	w8, [x29, #-52]
    7db8:	mov	w3, w8
    7dbc:	str	x0, [sp, #7696]
    7dc0:	mov	x0, x3
    7dc4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    7dc8:	add	x9, sp, #0x3, lsl #12
    7dcc:	add	x9, x9, #0x138
    7dd0:	str	x0, [sp, #12600]
    7dd4:	str	x1, [sp, #12608]
    7dd8:	ldr	x0, [sp, #7696]
    7ddc:	mov	x1, x9
    7de0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    7de4:	ldur	w8, [x29, #-8]
    7de8:	stur	w8, [x29, #-4]
    7dec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7df0:	ldur	w0, [x29, #-16]
    7df4:	mov	w8, wzr
    7df8:	mov	w1, w8
    7dfc:	mov	w2, #0x4                   	// #4
    7e00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7e04:	stur	w0, [x29, #-52]
    7e08:	ldur	x0, [x29, #-24]
    7e0c:	ldur	w1, [x29, #-52]
    7e10:	ldur	x2, [x29, #-32]
    7e14:	ldur	x3, [x29, #-40]
    7e18:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7e1c:	sub	x9, x29, #0x8
    7e20:	str	w0, [sp, #7692]
    7e24:	mov	x0, x9
    7e28:	ldr	w1, [sp, #7692]
    7e2c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7e30:	tbnz	w0, #0, 7e3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x69b0>
    7e34:	stur	wzr, [x29, #-4]
    7e38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7e3c:	ldur	w8, [x29, #-8]
    7e40:	stur	w8, [x29, #-4]
    7e44:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7e48:	ldur	w0, [x29, #-16]
    7e4c:	mov	w8, wzr
    7e50:	mov	w1, w8
    7e54:	mov	w2, #0x4                   	// #4
    7e58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7e5c:	stur	w0, [x29, #-52]
    7e60:	ldur	x0, [x29, #-24]
    7e64:	ldur	w1, [x29, #-52]
    7e68:	ldur	x2, [x29, #-32]
    7e6c:	ldur	x3, [x29, #-40]
    7e70:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7e74:	sub	x9, x29, #0x8
    7e78:	str	w0, [sp, #7688]
    7e7c:	mov	x0, x9
    7e80:	ldr	w1, [sp, #7688]
    7e84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7e88:	tbnz	w0, #0, 7e94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6a08>
    7e8c:	stur	wzr, [x29, #-4]
    7e90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7e94:	ldur	w0, [x29, #-16]
    7e98:	mov	w8, #0x5                   	// #5
    7e9c:	mov	w1, w8
    7ea0:	mov	w2, w8
    7ea4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7ea8:	stur	w0, [x29, #-52]
    7eac:	ldur	x0, [x29, #-24]
    7eb0:	ldur	w1, [x29, #-52]
    7eb4:	ldur	x2, [x29, #-32]
    7eb8:	ldur	x3, [x29, #-40]
    7ebc:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    7ec0:	sub	x9, x29, #0x8
    7ec4:	str	w0, [sp, #7684]
    7ec8:	mov	x0, x9
    7ecc:	ldr	w1, [sp, #7684]
    7ed0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7ed4:	tbnz	w0, #0, 7ee0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6a54>
    7ed8:	stur	wzr, [x29, #-4]
    7edc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7ee0:	ldur	w0, [x29, #-16]
    7ee4:	mov	w1, #0x10                  	// #16
    7ee8:	mov	w2, #0x5                   	// #5
    7eec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7ef0:	stur	w0, [x29, #-52]
    7ef4:	ldur	x0, [x29, #-24]
    7ef8:	ldur	w1, [x29, #-52]
    7efc:	ldur	x2, [x29, #-32]
    7f00:	ldur	x3, [x29, #-40]
    7f04:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    7f08:	sub	x8, x29, #0x8
    7f0c:	str	w0, [sp, #7680]
    7f10:	mov	x0, x8
    7f14:	ldr	w1, [sp, #7680]
    7f18:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7f1c:	tbnz	w0, #0, 7f28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6a9c>
    7f20:	stur	wzr, [x29, #-4]
    7f24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7f28:	ldur	w8, [x29, #-8]
    7f2c:	stur	w8, [x29, #-4]
    7f30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7f34:	ldur	w0, [x29, #-16]
    7f38:	mov	w8, wzr
    7f3c:	mov	w1, w8
    7f40:	mov	w2, #0x4                   	// #4
    7f44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7f48:	stur	w0, [x29, #-52]
    7f4c:	ldur	x0, [x29, #-24]
    7f50:	ldur	w1, [x29, #-52]
    7f54:	ldur	x2, [x29, #-32]
    7f58:	ldur	x3, [x29, #-40]
    7f5c:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    7f60:	sub	x9, x29, #0x8
    7f64:	str	w0, [sp, #7676]
    7f68:	mov	x0, x9
    7f6c:	ldr	w1, [sp, #7676]
    7f70:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7f74:	tbnz	w0, #0, 7f80 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6af4>
    7f78:	stur	wzr, [x29, #-4]
    7f7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7f80:	ldur	w0, [x29, #-16]
    7f84:	mov	w8, #0x5                   	// #5
    7f88:	mov	w1, w8
    7f8c:	mov	w2, w8
    7f90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7f94:	stur	w0, [x29, #-52]
    7f98:	ldur	x0, [x29, #-24]
    7f9c:	ldur	w1, [x29, #-52]
    7fa0:	ldur	x2, [x29, #-32]
    7fa4:	ldur	x3, [x29, #-40]
    7fa8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    7fac:	sub	x9, x29, #0x8
    7fb0:	str	w0, [sp, #7672]
    7fb4:	mov	x0, x9
    7fb8:	ldr	w1, [sp, #7672]
    7fbc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7fc0:	tbnz	w0, #0, 7fcc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6b40>
    7fc4:	stur	wzr, [x29, #-4]
    7fc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    7fcc:	ldur	w0, [x29, #-16]
    7fd0:	mov	w1, #0x10                  	// #16
    7fd4:	mov	w2, #0x5                   	// #5
    7fd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    7fdc:	stur	w0, [x29, #-52]
    7fe0:	ldur	x0, [x29, #-24]
    7fe4:	ldur	w1, [x29, #-52]
    7fe8:	ldur	x2, [x29, #-32]
    7fec:	ldur	x3, [x29, #-40]
    7ff0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    7ff4:	sub	x8, x29, #0x8
    7ff8:	str	w0, [sp, #7668]
    7ffc:	mov	x0, x8
    8000:	ldr	w1, [sp, #7668]
    8004:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8008:	tbnz	w0, #0, 8014 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6b88>
    800c:	stur	wzr, [x29, #-4]
    8010:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8014:	ldur	w8, [x29, #-8]
    8018:	stur	w8, [x29, #-4]
    801c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8020:	ldur	w0, [x29, #-16]
    8024:	mov	w8, wzr
    8028:	mov	w1, w8
    802c:	mov	w2, #0x5                   	// #5
    8030:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8034:	stur	w0, [x29, #-52]
    8038:	ldur	x0, [x29, #-24]
    803c:	ldur	w1, [x29, #-52]
    8040:	ldur	x2, [x29, #-32]
    8044:	ldur	x3, [x29, #-40]
    8048:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    804c:	sub	x9, x29, #0x8
    8050:	str	w0, [sp, #7664]
    8054:	mov	x0, x9
    8058:	ldr	w1, [sp, #7664]
    805c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8060:	tbnz	w0, #0, 806c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6be0>
    8064:	stur	wzr, [x29, #-4]
    8068:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    806c:	ldur	w0, [x29, #-16]
    8070:	mov	w1, #0xa                   	// #10
    8074:	mov	w2, #0x4                   	// #4
    8078:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    807c:	stur	w0, [x29, #-52]
    8080:	ldur	x0, [x29, #-24]
    8084:	ldur	w1, [x29, #-52]
    8088:	ldur	x2, [x29, #-32]
    808c:	ldur	x3, [x29, #-40]
    8090:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    8094:	sub	x8, x29, #0x8
    8098:	str	w0, [sp, #7660]
    809c:	mov	x0, x8
    80a0:	ldr	w1, [sp, #7660]
    80a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    80a8:	tbnz	w0, #0, 80b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6c28>
    80ac:	stur	wzr, [x29, #-4]
    80b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    80b4:	ldur	w0, [x29, #-16]
    80b8:	mov	w1, #0x5                   	// #5
    80bc:	mov	w2, #0x4                   	// #4
    80c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    80c4:	stur	w0, [x29, #-52]
    80c8:	ldur	x0, [x29, #-24]
    80cc:	ldur	w1, [x29, #-52]
    80d0:	ldur	x2, [x29, #-32]
    80d4:	ldur	x3, [x29, #-40]
    80d8:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    80dc:	sub	x8, x29, #0x8
    80e0:	str	w0, [sp, #7656]
    80e4:	mov	x0, x8
    80e8:	ldr	w1, [sp, #7656]
    80ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    80f0:	tbnz	w0, #0, 80fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6c70>
    80f4:	stur	wzr, [x29, #-4]
    80f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    80fc:	ldur	w8, [x29, #-8]
    8100:	stur	w8, [x29, #-4]
    8104:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8108:	ldur	w0, [x29, #-16]
    810c:	mov	w8, wzr
    8110:	mov	w1, w8
    8114:	mov	w2, #0x5                   	// #5
    8118:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    811c:	stur	w0, [x29, #-52]
    8120:	ldur	x0, [x29, #-24]
    8124:	ldur	w1, [x29, #-52]
    8128:	ldur	x2, [x29, #-32]
    812c:	ldur	x3, [x29, #-40]
    8130:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    8134:	sub	x9, x29, #0x8
    8138:	str	w0, [sp, #7652]
    813c:	mov	x0, x9
    8140:	ldr	w1, [sp, #7652]
    8144:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8148:	tbnz	w0, #0, 8154 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6cc8>
    814c:	stur	wzr, [x29, #-4]
    8150:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8154:	ldur	w0, [x29, #-16]
    8158:	mov	w1, #0x5                   	// #5
    815c:	mov	w2, #0x4                   	// #4
    8160:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8164:	stur	w0, [x29, #-52]
    8168:	ldur	x0, [x29, #-24]
    816c:	ldur	w1, [x29, #-52]
    8170:	ldur	x2, [x29, #-32]
    8174:	ldur	x3, [x29, #-40]
    8178:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    817c:	sub	x8, x29, #0x8
    8180:	str	w0, [sp, #7648]
    8184:	mov	x0, x8
    8188:	ldr	w1, [sp, #7648]
    818c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8190:	tbnz	w0, #0, 819c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6d10>
    8194:	stur	wzr, [x29, #-4]
    8198:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    819c:	ldur	w0, [x29, #-16]
    81a0:	mov	w8, wzr
    81a4:	mov	w1, w8
    81a8:	mov	w2, #0x5                   	// #5
    81ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    81b0:	stur	w0, [x29, #-52]
    81b4:	ldur	x0, [x29, #-24]
    81b8:	ldur	w1, [x29, #-52]
    81bc:	ldur	x2, [x29, #-32]
    81c0:	ldur	x3, [x29, #-40]
    81c4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    81c8:	sub	x9, x29, #0x8
    81cc:	str	w0, [sp, #7644]
    81d0:	mov	x0, x9
    81d4:	ldr	w1, [sp, #7644]
    81d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    81dc:	tbnz	w0, #0, 81e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6d5c>
    81e0:	stur	wzr, [x29, #-4]
    81e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    81e8:	ldur	w8, [x29, #-8]
    81ec:	stur	w8, [x29, #-4]
    81f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    81f4:	ldur	w0, [x29, #-16]
    81f8:	mov	w1, #0x5                   	// #5
    81fc:	mov	w2, #0x4                   	// #4
    8200:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8204:	stur	w0, [x29, #-52]
    8208:	ldur	x0, [x29, #-24]
    820c:	ldur	w1, [x29, #-52]
    8210:	ldur	x2, [x29, #-32]
    8214:	ldur	x3, [x29, #-40]
    8218:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    821c:	sub	x8, x29, #0x8
    8220:	str	w0, [sp, #7640]
    8224:	mov	x0, x8
    8228:	ldr	w1, [sp, #7640]
    822c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8230:	tbnz	w0, #0, 823c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6db0>
    8234:	stur	wzr, [x29, #-4]
    8238:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    823c:	ldur	w8, [x29, #-8]
    8240:	stur	w8, [x29, #-4]
    8244:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8248:	ldur	w0, [x29, #-16]
    824c:	mov	w8, wzr
    8250:	mov	w1, w8
    8254:	mov	w2, #0x5                   	// #5
    8258:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    825c:	stur	w0, [x29, #-52]
    8260:	ldur	x0, [x29, #-24]
    8264:	ldur	w1, [x29, #-52]
    8268:	ldur	x2, [x29, #-32]
    826c:	ldur	x3, [x29, #-40]
    8270:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    8274:	sub	x9, x29, #0x8
    8278:	str	w0, [sp, #7636]
    827c:	mov	x0, x9
    8280:	ldr	w1, [sp, #7636]
    8284:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8288:	tbnz	w0, #0, 8294 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6e08>
    828c:	stur	wzr, [x29, #-4]
    8290:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8294:	ldur	w0, [x29, #-16]
    8298:	mov	w1, #0x5                   	// #5
    829c:	mov	w2, #0x4                   	// #4
    82a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    82a4:	stur	w0, [x29, #-52]
    82a8:	ldur	x0, [x29, #-24]
    82ac:	ldur	w1, [x29, #-52]
    82b0:	ldur	x2, [x29, #-32]
    82b4:	ldur	x3, [x29, #-40]
    82b8:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    82bc:	sub	x8, x29, #0x8
    82c0:	str	w0, [sp, #7632]
    82c4:	mov	x0, x8
    82c8:	ldr	w1, [sp, #7632]
    82cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    82d0:	tbnz	w0, #0, 82dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6e50>
    82d4:	stur	wzr, [x29, #-4]
    82d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    82dc:	ldur	w0, [x29, #-16]
    82e0:	mov	w8, wzr
    82e4:	mov	w1, w8
    82e8:	mov	w2, #0x5                   	// #5
    82ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    82f0:	stur	w0, [x29, #-52]
    82f4:	ldur	x0, [x29, #-24]
    82f8:	ldur	w1, [x29, #-52]
    82fc:	ldur	x2, [x29, #-32]
    8300:	ldur	x3, [x29, #-40]
    8304:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    8308:	sub	x9, x29, #0x8
    830c:	str	w0, [sp, #7628]
    8310:	mov	x0, x9
    8314:	ldr	w1, [sp, #7628]
    8318:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    831c:	tbnz	w0, #0, 8328 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6e9c>
    8320:	stur	wzr, [x29, #-4]
    8324:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8328:	ldur	w8, [x29, #-8]
    832c:	stur	w8, [x29, #-4]
    8330:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8334:	ldur	w8, [x29, #-8]
    8338:	stur	w8, [x29, #-4]
    833c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8340:	ldur	w0, [x29, #-16]
    8344:	mov	w8, wzr
    8348:	mov	w1, w8
    834c:	mov	w2, #0x5                   	// #5
    8350:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8354:	stur	w0, [x29, #-52]
    8358:	ldur	x0, [x29, #-24]
    835c:	ldur	w1, [x29, #-52]
    8360:	ldur	x2, [x29, #-32]
    8364:	ldur	x3, [x29, #-40]
    8368:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    836c:	sub	x9, x29, #0x8
    8370:	str	w0, [sp, #7624]
    8374:	mov	x0, x9
    8378:	ldr	w1, [sp, #7624]
    837c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8380:	tbnz	w0, #0, 838c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6f00>
    8384:	stur	wzr, [x29, #-4]
    8388:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    838c:	ldur	w0, [x29, #-16]
    8390:	mov	w8, wzr
    8394:	mov	w1, w8
    8398:	mov	w2, #0x5                   	// #5
    839c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    83a0:	stur	w0, [x29, #-52]
    83a4:	ldur	x0, [x29, #-24]
    83a8:	ldur	w1, [x29, #-52]
    83ac:	ldur	x2, [x29, #-32]
    83b0:	ldur	x3, [x29, #-40]
    83b4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    83b8:	sub	x9, x29, #0x8
    83bc:	str	w0, [sp, #7620]
    83c0:	mov	x0, x9
    83c4:	ldr	w1, [sp, #7620]
    83c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    83cc:	tbnz	w0, #0, 83d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6f4c>
    83d0:	stur	wzr, [x29, #-4]
    83d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    83d8:	ldur	w0, [x29, #-16]
    83dc:	mov	w1, #0x5                   	// #5
    83e0:	mov	w2, #0x9                   	// #9
    83e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    83e8:	stur	w0, [x29, #-52]
    83ec:	ldur	x0, [x29, #-24]
    83f0:	ldur	w1, [x29, #-52]
    83f4:	ldur	x2, [x29, #-32]
    83f8:	ldur	x3, [x29, #-40]
    83fc:	bl	26d48 <_ZL16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    8400:	sub	x8, x29, #0x8
    8404:	str	w0, [sp, #7616]
    8408:	mov	x0, x8
    840c:	ldr	w1, [sp, #7616]
    8410:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8414:	tbnz	w0, #0, 8420 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6f94>
    8418:	stur	wzr, [x29, #-4]
    841c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8420:	ldur	w8, [x29, #-8]
    8424:	stur	w8, [x29, #-4]
    8428:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    842c:	ldur	w0, [x29, #-16]
    8430:	mov	w8, wzr
    8434:	mov	w1, w8
    8438:	mov	w2, #0x5                   	// #5
    843c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8440:	stur	w0, [x29, #-52]
    8444:	ldur	x0, [x29, #-24]
    8448:	ldur	w1, [x29, #-52]
    844c:	ldur	x2, [x29, #-32]
    8450:	ldur	x3, [x29, #-40]
    8454:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8458:	sub	x9, x29, #0x8
    845c:	str	w0, [sp, #7612]
    8460:	mov	x0, x9
    8464:	ldr	w1, [sp, #7612]
    8468:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    846c:	tbnz	w0, #0, 8478 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x6fec>
    8470:	stur	wzr, [x29, #-4]
    8474:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8478:	ldur	w0, [x29, #-16]
    847c:	mov	w8, wzr
    8480:	mov	w1, w8
    8484:	mov	w2, #0x5                   	// #5
    8488:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    848c:	stur	w0, [x29, #-52]
    8490:	ldur	x0, [x29, #-24]
    8494:	ldur	w1, [x29, #-52]
    8498:	ldur	x2, [x29, #-32]
    849c:	ldur	x3, [x29, #-40]
    84a0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    84a4:	sub	x9, x29, #0x8
    84a8:	str	w0, [sp, #7608]
    84ac:	mov	x0, x9
    84b0:	ldr	w1, [sp, #7608]
    84b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    84b8:	tbnz	w0, #0, 84c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7038>
    84bc:	stur	wzr, [x29, #-4]
    84c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    84c4:	ldur	w0, [x29, #-16]
    84c8:	mov	w1, #0x5                   	// #5
    84cc:	mov	w2, #0x8                   	// #8
    84d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    84d4:	stur	w0, [x29, #-52]
    84d8:	ldur	x0, [x29, #-24]
    84dc:	ldur	w8, [x29, #-52]
    84e0:	mov	w1, w8
    84e4:	ldur	x2, [x29, #-32]
    84e8:	ldur	x3, [x29, #-40]
    84ec:	bl	274bc <_ZL10DecodeSImmILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    84f0:	sub	x9, x29, #0x8
    84f4:	str	w0, [sp, #7604]
    84f8:	mov	x0, x9
    84fc:	ldr	w1, [sp, #7604]
    8500:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8504:	tbnz	w0, #0, 8510 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7084>
    8508:	stur	wzr, [x29, #-4]
    850c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8510:	ldur	w8, [x29, #-8]
    8514:	stur	w8, [x29, #-4]
    8518:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    851c:	ldur	w0, [x29, #-16]
    8520:	mov	w8, wzr
    8524:	mov	w1, w8
    8528:	mov	w2, #0x5                   	// #5
    852c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8530:	stur	w0, [x29, #-52]
    8534:	ldur	x0, [x29, #-24]
    8538:	ldur	w1, [x29, #-52]
    853c:	ldur	x2, [x29, #-32]
    8540:	ldur	x3, [x29, #-40]
    8544:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8548:	sub	x9, x29, #0x8
    854c:	str	w0, [sp, #7600]
    8550:	mov	x0, x9
    8554:	ldr	w1, [sp, #7600]
    8558:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    855c:	tbnz	w0, #0, 8568 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x70dc>
    8560:	stur	wzr, [x29, #-4]
    8564:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8568:	ldur	w0, [x29, #-16]
    856c:	mov	w8, wzr
    8570:	mov	w1, w8
    8574:	mov	w2, #0x5                   	// #5
    8578:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    857c:	stur	w0, [x29, #-52]
    8580:	ldur	x0, [x29, #-24]
    8584:	ldur	w1, [x29, #-52]
    8588:	ldur	x2, [x29, #-32]
    858c:	ldur	x3, [x29, #-40]
    8590:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8594:	sub	x9, x29, #0x8
    8598:	str	w0, [sp, #7596]
    859c:	mov	x0, x9
    85a0:	ldr	w1, [sp, #7596]
    85a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    85a8:	tbnz	w0, #0, 85b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7128>
    85ac:	stur	wzr, [x29, #-4]
    85b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    85b4:	ldur	w0, [x29, #-16]
    85b8:	mov	w1, #0x5                   	// #5
    85bc:	mov	w2, #0x8                   	// #8
    85c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    85c4:	stur	w0, [x29, #-52]
    85c8:	ldur	x0, [x29, #-24]
    85cc:	ldur	w8, [x29, #-52]
    85d0:	mov	w3, w8
    85d4:	str	x0, [sp, #7584]
    85d8:	mov	x0, x3
    85dc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    85e0:	add	x9, sp, #0x3, lsl #12
    85e4:	add	x9, x9, #0x128
    85e8:	str	x0, [sp, #12584]
    85ec:	str	x1, [sp, #12592]
    85f0:	ldr	x0, [sp, #7584]
    85f4:	mov	x1, x9
    85f8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    85fc:	ldur	w8, [x29, #-8]
    8600:	stur	w8, [x29, #-4]
    8604:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8608:	ldur	w0, [x29, #-16]
    860c:	mov	w8, wzr
    8610:	mov	w1, w8
    8614:	mov	w2, #0x5                   	// #5
    8618:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    861c:	stur	w0, [x29, #-52]
    8620:	ldur	x0, [x29, #-24]
    8624:	ldur	w1, [x29, #-52]
    8628:	ldur	x2, [x29, #-32]
    862c:	ldur	x3, [x29, #-40]
    8630:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8634:	sub	x9, x29, #0x8
    8638:	str	w0, [sp, #7580]
    863c:	mov	x0, x9
    8640:	ldr	w1, [sp, #7580]
    8644:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8648:	tbnz	w0, #0, 8654 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x71c8>
    864c:	stur	wzr, [x29, #-4]
    8650:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8654:	ldur	w0, [x29, #-16]
    8658:	mov	w1, #0x5                   	// #5
    865c:	mov	w2, #0x9                   	// #9
    8660:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8664:	stur	w0, [x29, #-52]
    8668:	ldur	x0, [x29, #-24]
    866c:	ldur	w1, [x29, #-52]
    8670:	ldur	x2, [x29, #-32]
    8674:	ldur	x3, [x29, #-40]
    8678:	bl	26d48 <_ZL16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    867c:	sub	x8, x29, #0x8
    8680:	str	w0, [sp, #7576]
    8684:	mov	x0, x8
    8688:	ldr	w1, [sp, #7576]
    868c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8690:	tbnz	w0, #0, 869c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7210>
    8694:	stur	wzr, [x29, #-4]
    8698:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    869c:	ldur	w8, [x29, #-8]
    86a0:	stur	w8, [x29, #-4]
    86a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    86a8:	ldur	w0, [x29, #-16]
    86ac:	mov	w1, #0xa                   	// #10
    86b0:	mov	w2, #0x4                   	// #4
    86b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    86b8:	stur	w0, [x29, #-52]
    86bc:	ldur	x0, [x29, #-24]
    86c0:	ldur	w1, [x29, #-52]
    86c4:	ldur	x2, [x29, #-32]
    86c8:	ldur	x3, [x29, #-40]
    86cc:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    86d0:	sub	x8, x29, #0x8
    86d4:	str	w0, [sp, #7572]
    86d8:	mov	x0, x8
    86dc:	ldr	w1, [sp, #7572]
    86e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    86e4:	tbnz	w0, #0, 86f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7264>
    86e8:	stur	wzr, [x29, #-4]
    86ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    86f0:	ldur	w0, [x29, #-16]
    86f4:	mov	w1, #0x5                   	// #5
    86f8:	mov	w2, #0x4                   	// #4
    86fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8700:	stur	w0, [x29, #-52]
    8704:	ldur	x0, [x29, #-24]
    8708:	ldur	w1, [x29, #-52]
    870c:	ldur	x2, [x29, #-32]
    8710:	ldur	x3, [x29, #-40]
    8714:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    8718:	sub	x8, x29, #0x8
    871c:	str	w0, [sp, #7568]
    8720:	mov	x0, x8
    8724:	ldr	w1, [sp, #7568]
    8728:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    872c:	tbnz	w0, #0, 8738 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x72ac>
    8730:	stur	wzr, [x29, #-4]
    8734:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8738:	ldur	w8, [x29, #-8]
    873c:	stur	w8, [x29, #-4]
    8740:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8744:	ldur	w0, [x29, #-16]
    8748:	mov	w8, wzr
    874c:	mov	w1, w8
    8750:	mov	w2, #0x5                   	// #5
    8754:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8758:	stur	w0, [x29, #-52]
    875c:	ldur	x0, [x29, #-24]
    8760:	ldur	w1, [x29, #-52]
    8764:	ldur	x2, [x29, #-32]
    8768:	ldur	x3, [x29, #-40]
    876c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8770:	sub	x9, x29, #0x8
    8774:	str	w0, [sp, #7564]
    8778:	mov	x0, x9
    877c:	ldr	w1, [sp, #7564]
    8780:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8784:	tbnz	w0, #0, 8790 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7304>
    8788:	stur	wzr, [x29, #-4]
    878c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8790:	ldur	w0, [x29, #-16]
    8794:	mov	w8, wzr
    8798:	mov	w1, w8
    879c:	mov	w2, #0x5                   	// #5
    87a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    87a4:	stur	w0, [x29, #-52]
    87a8:	ldur	x0, [x29, #-24]
    87ac:	ldur	w1, [x29, #-52]
    87b0:	ldur	x2, [x29, #-32]
    87b4:	ldur	x3, [x29, #-40]
    87b8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    87bc:	sub	x9, x29, #0x8
    87c0:	str	w0, [sp, #7560]
    87c4:	mov	x0, x9
    87c8:	ldr	w1, [sp, #7560]
    87cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    87d0:	tbnz	w0, #0, 87dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7350>
    87d4:	stur	wzr, [x29, #-4]
    87d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    87dc:	ldur	w0, [x29, #-16]
    87e0:	mov	w1, #0x5                   	// #5
    87e4:	mov	w2, #0x4                   	// #4
    87e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    87ec:	stur	w0, [x29, #-52]
    87f0:	ldur	x0, [x29, #-24]
    87f4:	ldur	w1, [x29, #-52]
    87f8:	ldur	x2, [x29, #-32]
    87fc:	ldur	x3, [x29, #-40]
    8800:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    8804:	sub	x8, x29, #0x8
    8808:	str	w0, [sp, #7556]
    880c:	mov	x0, x8
    8810:	ldr	w1, [sp, #7556]
    8814:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8818:	tbnz	w0, #0, 8824 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7398>
    881c:	stur	wzr, [x29, #-4]
    8820:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8824:	ldur	w8, [x29, #-8]
    8828:	stur	w8, [x29, #-4]
    882c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8830:	ldur	w0, [x29, #-16]
    8834:	mov	w8, wzr
    8838:	mov	w1, w8
    883c:	mov	w2, #0x5                   	// #5
    8840:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8844:	stur	w0, [x29, #-52]
    8848:	ldur	x0, [x29, #-24]
    884c:	ldur	w1, [x29, #-52]
    8850:	ldur	x2, [x29, #-32]
    8854:	ldur	x3, [x29, #-40]
    8858:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    885c:	sub	x9, x29, #0x8
    8860:	str	w0, [sp, #7552]
    8864:	mov	x0, x9
    8868:	ldr	w1, [sp, #7552]
    886c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8870:	tbnz	w0, #0, 887c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x73f0>
    8874:	stur	wzr, [x29, #-4]
    8878:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    887c:	ldur	w0, [x29, #-16]
    8880:	mov	w8, wzr
    8884:	mov	w1, w8
    8888:	mov	w2, #0x5                   	// #5
    888c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8890:	stur	w0, [x29, #-52]
    8894:	ldur	x0, [x29, #-24]
    8898:	ldur	w1, [x29, #-52]
    889c:	ldur	x2, [x29, #-32]
    88a0:	ldur	x3, [x29, #-40]
    88a4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    88a8:	sub	x9, x29, #0x8
    88ac:	str	w0, [sp, #7548]
    88b0:	mov	x0, x9
    88b4:	ldr	w1, [sp, #7548]
    88b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    88bc:	tbnz	w0, #0, 88c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x743c>
    88c0:	stur	wzr, [x29, #-4]
    88c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    88c8:	ldur	w0, [x29, #-16]
    88cc:	mov	w1, #0x5                   	// #5
    88d0:	mov	w2, #0x9                   	// #9
    88d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    88d8:	stur	w0, [x29, #-52]
    88dc:	ldur	x0, [x29, #-24]
    88e0:	ldur	w1, [x29, #-52]
    88e4:	ldur	x2, [x29, #-32]
    88e8:	ldur	x3, [x29, #-40]
    88ec:	bl	26e10 <_ZL16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    88f0:	sub	x8, x29, #0x8
    88f4:	str	w0, [sp, #7544]
    88f8:	mov	x0, x8
    88fc:	ldr	w1, [sp, #7544]
    8900:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8904:	tbnz	w0, #0, 8910 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7484>
    8908:	stur	wzr, [x29, #-4]
    890c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8910:	ldur	w8, [x29, #-8]
    8914:	stur	w8, [x29, #-4]
    8918:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    891c:	ldur	w0, [x29, #-16]
    8920:	mov	w8, wzr
    8924:	mov	w1, w8
    8928:	mov	w2, #0x5                   	// #5
    892c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8930:	stur	w0, [x29, #-52]
    8934:	ldur	x0, [x29, #-24]
    8938:	ldur	w1, [x29, #-52]
    893c:	ldur	x2, [x29, #-32]
    8940:	ldur	x3, [x29, #-40]
    8944:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8948:	sub	x9, x29, #0x8
    894c:	str	w0, [sp, #7540]
    8950:	mov	x0, x9
    8954:	ldr	w1, [sp, #7540]
    8958:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    895c:	tbnz	w0, #0, 8968 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x74dc>
    8960:	stur	wzr, [x29, #-4]
    8964:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8968:	ldur	w0, [x29, #-16]
    896c:	mov	w1, #0x5                   	// #5
    8970:	mov	w2, #0x9                   	// #9
    8974:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8978:	stur	w0, [x29, #-52]
    897c:	ldur	x0, [x29, #-24]
    8980:	ldur	w1, [x29, #-52]
    8984:	ldur	x2, [x29, #-32]
    8988:	ldur	x3, [x29, #-40]
    898c:	bl	26e10 <_ZL16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    8990:	sub	x8, x29, #0x8
    8994:	str	w0, [sp, #7536]
    8998:	mov	x0, x8
    899c:	ldr	w1, [sp, #7536]
    89a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    89a4:	tbnz	w0, #0, 89b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7524>
    89a8:	stur	wzr, [x29, #-4]
    89ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    89b0:	ldur	w8, [x29, #-8]
    89b4:	stur	w8, [x29, #-4]
    89b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    89bc:	ldur	w0, [x29, #-16]
    89c0:	mov	w8, wzr
    89c4:	mov	w1, w8
    89c8:	mov	w2, #0x5                   	// #5
    89cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    89d0:	stur	w0, [x29, #-52]
    89d4:	ldur	x0, [x29, #-24]
    89d8:	ldur	w1, [x29, #-52]
    89dc:	ldur	x2, [x29, #-32]
    89e0:	ldur	x3, [x29, #-40]
    89e4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    89e8:	sub	x9, x29, #0x8
    89ec:	str	w0, [sp, #7532]
    89f0:	mov	x0, x9
    89f4:	ldr	w1, [sp, #7532]
    89f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    89fc:	tbnz	w0, #0, 8a08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x757c>
    8a00:	stur	wzr, [x29, #-4]
    8a04:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8a08:	ldur	w0, [x29, #-16]
    8a0c:	mov	w1, #0x5                   	// #5
    8a10:	mov	w2, #0x8                   	// #8
    8a14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8a18:	stur	w0, [x29, #-52]
    8a1c:	ldur	x0, [x29, #-24]
    8a20:	ldur	w8, [x29, #-52]
    8a24:	mov	w3, w8
    8a28:	str	x0, [sp, #7520]
    8a2c:	mov	x0, x3
    8a30:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    8a34:	add	x9, sp, #0x3, lsl #12
    8a38:	add	x9, x9, #0x118
    8a3c:	str	x0, [sp, #12568]
    8a40:	str	x1, [sp, #12576]
    8a44:	ldr	x0, [sp, #7520]
    8a48:	mov	x1, x9
    8a4c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    8a50:	ldur	w8, [x29, #-8]
    8a54:	stur	w8, [x29, #-4]
    8a58:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8a5c:	ldur	w0, [x29, #-16]
    8a60:	mov	w8, #0x5                   	// #5
    8a64:	mov	w1, w8
    8a68:	mov	w2, w8
    8a6c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8a70:	stur	w0, [x29, #-52]
    8a74:	ldur	x0, [x29, #-24]
    8a78:	ldur	w1, [x29, #-52]
    8a7c:	ldur	x2, [x29, #-32]
    8a80:	ldur	x3, [x29, #-40]
    8a84:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    8a88:	sub	x9, x29, #0x8
    8a8c:	str	w0, [sp, #7516]
    8a90:	mov	x0, x9
    8a94:	ldr	w1, [sp, #7516]
    8a98:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8a9c:	tbnz	w0, #0, 8aa8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x761c>
    8aa0:	stur	wzr, [x29, #-4]
    8aa4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8aa8:	ldur	w0, [x29, #-16]
    8aac:	mov	w1, #0x10                  	// #16
    8ab0:	mov	w2, #0x5                   	// #5
    8ab4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8ab8:	stur	w0, [x29, #-52]
    8abc:	ldur	x0, [x29, #-24]
    8ac0:	ldur	w1, [x29, #-52]
    8ac4:	ldur	x2, [x29, #-32]
    8ac8:	ldur	x3, [x29, #-40]
    8acc:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    8ad0:	sub	x8, x29, #0x8
    8ad4:	str	w0, [sp, #7512]
    8ad8:	mov	x0, x8
    8adc:	ldr	w1, [sp, #7512]
    8ae0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8ae4:	tbnz	w0, #0, 8af0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7664>
    8ae8:	stur	wzr, [x29, #-4]
    8aec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8af0:	ldur	w8, [x29, #-8]
    8af4:	stur	w8, [x29, #-4]
    8af8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8afc:	ldur	w0, [x29, #-16]
    8b00:	mov	w8, wzr
    8b04:	mov	w1, w8
    8b08:	mov	w2, #0x5                   	// #5
    8b0c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8b10:	stur	w0, [x29, #-52]
    8b14:	ldur	x0, [x29, #-24]
    8b18:	ldur	w1, [x29, #-52]
    8b1c:	ldur	x2, [x29, #-32]
    8b20:	ldur	x3, [x29, #-40]
    8b24:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8b28:	sub	x9, x29, #0x8
    8b2c:	str	w0, [sp, #7508]
    8b30:	mov	x0, x9
    8b34:	ldr	w1, [sp, #7508]
    8b38:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8b3c:	tbnz	w0, #0, 8b48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x76bc>
    8b40:	stur	wzr, [x29, #-4]
    8b44:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8b48:	ldur	w0, [x29, #-16]
    8b4c:	mov	w8, wzr
    8b50:	mov	w1, w8
    8b54:	mov	w2, #0x5                   	// #5
    8b58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8b5c:	stur	w0, [x29, #-52]
    8b60:	ldur	x0, [x29, #-24]
    8b64:	ldur	w1, [x29, #-52]
    8b68:	ldur	x2, [x29, #-32]
    8b6c:	ldur	x3, [x29, #-40]
    8b70:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8b74:	sub	x9, x29, #0x8
    8b78:	str	w0, [sp, #7504]
    8b7c:	mov	x0, x9
    8b80:	ldr	w1, [sp, #7504]
    8b84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8b88:	tbnz	w0, #0, 8b94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7708>
    8b8c:	stur	wzr, [x29, #-4]
    8b90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8b94:	ldur	w0, [x29, #-16]
    8b98:	mov	w1, #0x5                   	// #5
    8b9c:	mov	w2, #0x9                   	// #9
    8ba0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8ba4:	stur	w0, [x29, #-52]
    8ba8:	ldur	x0, [x29, #-24]
    8bac:	ldur	w1, [x29, #-52]
    8bb0:	ldur	x2, [x29, #-32]
    8bb4:	ldur	x3, [x29, #-40]
    8bb8:	bl	26ed0 <_ZL16DecodeImm8OptLslILi32EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    8bbc:	sub	x8, x29, #0x8
    8bc0:	str	w0, [sp, #7500]
    8bc4:	mov	x0, x8
    8bc8:	ldr	w1, [sp, #7500]
    8bcc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8bd0:	tbnz	w0, #0, 8bdc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7750>
    8bd4:	stur	wzr, [x29, #-4]
    8bd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8bdc:	ldur	w8, [x29, #-8]
    8be0:	stur	w8, [x29, #-4]
    8be4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8be8:	ldur	w0, [x29, #-16]
    8bec:	mov	w8, wzr
    8bf0:	mov	w1, w8
    8bf4:	mov	w2, #0x5                   	// #5
    8bf8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8bfc:	stur	w0, [x29, #-52]
    8c00:	ldur	x0, [x29, #-24]
    8c04:	ldur	w1, [x29, #-52]
    8c08:	ldur	x2, [x29, #-32]
    8c0c:	ldur	x3, [x29, #-40]
    8c10:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8c14:	sub	x9, x29, #0x8
    8c18:	str	w0, [sp, #7496]
    8c1c:	mov	x0, x9
    8c20:	ldr	w1, [sp, #7496]
    8c24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8c28:	tbnz	w0, #0, 8c34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x77a8>
    8c2c:	stur	wzr, [x29, #-4]
    8c30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8c34:	ldur	w0, [x29, #-16]
    8c38:	mov	w1, #0x5                   	// #5
    8c3c:	mov	w2, #0x9                   	// #9
    8c40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8c44:	stur	w0, [x29, #-52]
    8c48:	ldur	x0, [x29, #-24]
    8c4c:	ldur	w1, [x29, #-52]
    8c50:	ldur	x2, [x29, #-32]
    8c54:	ldur	x3, [x29, #-40]
    8c58:	bl	26ed0 <_ZL16DecodeImm8OptLslILi32EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    8c5c:	sub	x8, x29, #0x8
    8c60:	str	w0, [sp, #7492]
    8c64:	mov	x0, x8
    8c68:	ldr	w1, [sp, #7492]
    8c6c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8c70:	tbnz	w0, #0, 8c7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x77f0>
    8c74:	stur	wzr, [x29, #-4]
    8c78:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8c7c:	ldur	w8, [x29, #-8]
    8c80:	stur	w8, [x29, #-4]
    8c84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8c88:	ldur	w0, [x29, #-16]
    8c8c:	mov	w8, #0x5                   	// #5
    8c90:	mov	w1, w8
    8c94:	mov	w2, w8
    8c98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8c9c:	stur	w0, [x29, #-52]
    8ca0:	ldur	x0, [x29, #-24]
    8ca4:	ldur	w1, [x29, #-52]
    8ca8:	ldur	x2, [x29, #-32]
    8cac:	ldur	x3, [x29, #-40]
    8cb0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    8cb4:	sub	x9, x29, #0x8
    8cb8:	str	w0, [sp, #7488]
    8cbc:	mov	x0, x9
    8cc0:	ldr	w1, [sp, #7488]
    8cc4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8cc8:	tbnz	w0, #0, 8cd4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7848>
    8ccc:	stur	wzr, [x29, #-4]
    8cd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8cd4:	ldur	w0, [x29, #-16]
    8cd8:	mov	w1, #0x10                  	// #16
    8cdc:	mov	w2, #0x5                   	// #5
    8ce0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8ce4:	stur	w0, [x29, #-52]
    8ce8:	ldur	x0, [x29, #-24]
    8cec:	ldur	w1, [x29, #-52]
    8cf0:	ldur	x2, [x29, #-32]
    8cf4:	ldur	x3, [x29, #-40]
    8cf8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    8cfc:	sub	x8, x29, #0x8
    8d00:	str	w0, [sp, #7484]
    8d04:	mov	x0, x8
    8d08:	ldr	w1, [sp, #7484]
    8d0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8d10:	tbnz	w0, #0, 8d1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7890>
    8d14:	stur	wzr, [x29, #-4]
    8d18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8d1c:	ldur	w8, [x29, #-8]
    8d20:	stur	w8, [x29, #-4]
    8d24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8d28:	ldur	w0, [x29, #-16]
    8d2c:	mov	w8, wzr
    8d30:	mov	w1, w8
    8d34:	mov	w2, #0x5                   	// #5
    8d38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8d3c:	stur	w0, [x29, #-52]
    8d40:	ldur	x0, [x29, #-24]
    8d44:	ldur	w1, [x29, #-52]
    8d48:	ldur	x2, [x29, #-32]
    8d4c:	ldur	x3, [x29, #-40]
    8d50:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8d54:	sub	x9, x29, #0x8
    8d58:	str	w0, [sp, #7480]
    8d5c:	mov	x0, x9
    8d60:	ldr	w1, [sp, #7480]
    8d64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8d68:	tbnz	w0, #0, 8d74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x78e8>
    8d6c:	stur	wzr, [x29, #-4]
    8d70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8d74:	ldur	w0, [x29, #-16]
    8d78:	mov	w8, wzr
    8d7c:	mov	w1, w8
    8d80:	mov	w2, #0x5                   	// #5
    8d84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8d88:	stur	w0, [x29, #-52]
    8d8c:	ldur	x0, [x29, #-24]
    8d90:	ldur	w1, [x29, #-52]
    8d94:	ldur	x2, [x29, #-32]
    8d98:	ldur	x3, [x29, #-40]
    8d9c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8da0:	sub	x9, x29, #0x8
    8da4:	str	w0, [sp, #7476]
    8da8:	mov	x0, x9
    8dac:	ldr	w1, [sp, #7476]
    8db0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8db4:	tbnz	w0, #0, 8dc0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7934>
    8db8:	stur	wzr, [x29, #-4]
    8dbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8dc0:	ldur	w0, [x29, #-16]
    8dc4:	mov	w1, #0x5                   	// #5
    8dc8:	mov	w2, #0x9                   	// #9
    8dcc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8dd0:	stur	w0, [x29, #-52]
    8dd4:	ldur	x0, [x29, #-24]
    8dd8:	ldur	w1, [x29, #-52]
    8ddc:	ldur	x2, [x29, #-32]
    8de0:	ldur	x3, [x29, #-40]
    8de4:	bl	26f90 <_ZL16DecodeImm8OptLslILi64EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    8de8:	sub	x8, x29, #0x8
    8dec:	str	w0, [sp, #7472]
    8df0:	mov	x0, x8
    8df4:	ldr	w1, [sp, #7472]
    8df8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8dfc:	tbnz	w0, #0, 8e08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x797c>
    8e00:	stur	wzr, [x29, #-4]
    8e04:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8e08:	ldur	w8, [x29, #-8]
    8e0c:	stur	w8, [x29, #-4]
    8e10:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8e14:	ldur	w0, [x29, #-16]
    8e18:	mov	w8, wzr
    8e1c:	mov	w1, w8
    8e20:	mov	w2, #0x5                   	// #5
    8e24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8e28:	stur	w0, [x29, #-52]
    8e2c:	ldur	x0, [x29, #-24]
    8e30:	ldur	w1, [x29, #-52]
    8e34:	ldur	x2, [x29, #-32]
    8e38:	ldur	x3, [x29, #-40]
    8e3c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8e40:	sub	x9, x29, #0x8
    8e44:	str	w0, [sp, #7468]
    8e48:	mov	x0, x9
    8e4c:	ldr	w1, [sp, #7468]
    8e50:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8e54:	tbnz	w0, #0, 8e60 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x79d4>
    8e58:	stur	wzr, [x29, #-4]
    8e5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8e60:	ldur	w0, [x29, #-16]
    8e64:	mov	w1, #0x5                   	// #5
    8e68:	mov	w2, #0x9                   	// #9
    8e6c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8e70:	stur	w0, [x29, #-52]
    8e74:	ldur	x0, [x29, #-24]
    8e78:	ldur	w1, [x29, #-52]
    8e7c:	ldur	x2, [x29, #-32]
    8e80:	ldur	x3, [x29, #-40]
    8e84:	bl	26f90 <_ZL16DecodeImm8OptLslILi64EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>
    8e88:	sub	x8, x29, #0x8
    8e8c:	str	w0, [sp, #7464]
    8e90:	mov	x0, x8
    8e94:	ldr	w1, [sp, #7464]
    8e98:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8e9c:	tbnz	w0, #0, 8ea8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7a1c>
    8ea0:	stur	wzr, [x29, #-4]
    8ea4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8ea8:	ldur	w8, [x29, #-8]
    8eac:	stur	w8, [x29, #-4]
    8eb0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8eb4:	ldur	w0, [x29, #-16]
    8eb8:	mov	w8, wzr
    8ebc:	mov	w1, w8
    8ec0:	mov	w2, #0x5                   	// #5
    8ec4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8ec8:	stur	w0, [x29, #-52]
    8ecc:	ldur	x0, [x29, #-24]
    8ed0:	ldur	w1, [x29, #-52]
    8ed4:	ldur	x2, [x29, #-32]
    8ed8:	ldur	x3, [x29, #-40]
    8edc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8ee0:	sub	x9, x29, #0x8
    8ee4:	str	w0, [sp, #7460]
    8ee8:	mov	x0, x9
    8eec:	ldr	w1, [sp, #7460]
    8ef0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8ef4:	tbnz	w0, #0, 8f00 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7a74>
    8ef8:	stur	wzr, [x29, #-4]
    8efc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8f00:	ldur	w0, [x29, #-16]
    8f04:	mov	w8, wzr
    8f08:	mov	w1, w8
    8f0c:	mov	w2, #0x5                   	// #5
    8f10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8f14:	stur	w0, [x29, #-52]
    8f18:	ldur	x0, [x29, #-24]
    8f1c:	ldur	w1, [x29, #-52]
    8f20:	ldur	x2, [x29, #-32]
    8f24:	ldur	x3, [x29, #-40]
    8f28:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8f2c:	sub	x9, x29, #0x8
    8f30:	str	w0, [sp, #7456]
    8f34:	mov	x0, x9
    8f38:	ldr	w1, [sp, #7456]
    8f3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8f40:	tbnz	w0, #0, 8f4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7ac0>
    8f44:	stur	wzr, [x29, #-4]
    8f48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8f4c:	ldur	w0, [x29, #-16]
    8f50:	mov	w8, #0x5                   	// #5
    8f54:	mov	w1, w8
    8f58:	mov	w2, w8
    8f5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8f60:	stur	w0, [x29, #-52]
    8f64:	ldur	x0, [x29, #-24]
    8f68:	ldur	w1, [x29, #-52]
    8f6c:	ldur	x2, [x29, #-32]
    8f70:	ldur	x3, [x29, #-40]
    8f74:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    8f78:	sub	x9, x29, #0x8
    8f7c:	str	w0, [sp, #7452]
    8f80:	mov	x0, x9
    8f84:	ldr	w1, [sp, #7452]
    8f88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8f8c:	tbnz	w0, #0, 8f98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b0c>
    8f90:	stur	wzr, [x29, #-4]
    8f94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8f98:	ldur	w0, [x29, #-16]
    8f9c:	mov	w1, #0x10                  	// #16
    8fa0:	mov	w2, #0x3                   	// #3
    8fa4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8fa8:	stur	w0, [x29, #-52]
    8fac:	ldur	x0, [x29, #-24]
    8fb0:	ldur	w1, [x29, #-52]
    8fb4:	ldur	x2, [x29, #-32]
    8fb8:	ldur	x3, [x29, #-40]
    8fbc:	bl	27548 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    8fc0:	sub	x8, x29, #0x8
    8fc4:	str	w0, [sp, #7448]
    8fc8:	mov	x0, x8
    8fcc:	ldr	w1, [sp, #7448]
    8fd0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8fd4:	tbnz	w0, #0, 8fe0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b54>
    8fd8:	stur	wzr, [x29, #-4]
    8fdc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    8fe0:	stur	wzr, [x29, #-52]
    8fe4:	ldur	w0, [x29, #-16]
    8fe8:	mov	w1, #0x13                  	// #19
    8fec:	mov	w2, #0x2                   	// #2
    8ff0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    8ff4:	ldur	w8, [x29, #-52]
    8ff8:	orr	w8, w8, w0
    8ffc:	stur	w8, [x29, #-52]
    9000:	ldur	w0, [x29, #-16]
    9004:	mov	w1, #0x16                  	// #22
    9008:	mov	w2, #0x1                   	// #1
    900c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9010:	ldur	w8, [x29, #-52]
    9014:	orr	w8, w8, w0, lsl #2
    9018:	stur	w8, [x29, #-52]
    901c:	ldur	x0, [x29, #-24]
    9020:	ldur	w8, [x29, #-52]
    9024:	mov	w3, w8
    9028:	str	x0, [sp, #7440]
    902c:	mov	x0, x3
    9030:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9034:	add	x9, sp, #0x3, lsl #12
    9038:	add	x9, x9, #0x108
    903c:	str	x0, [sp, #12552]
    9040:	str	x1, [sp, #12560]
    9044:	ldr	x0, [sp, #7440]
    9048:	mov	x1, x9
    904c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9050:	ldur	w8, [x29, #-8]
    9054:	stur	w8, [x29, #-4]
    9058:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    905c:	ldur	w0, [x29, #-16]
    9060:	mov	w8, wzr
    9064:	mov	w1, w8
    9068:	mov	w2, #0x5                   	// #5
    906c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9070:	stur	w0, [x29, #-52]
    9074:	ldur	x0, [x29, #-24]
    9078:	ldur	w1, [x29, #-52]
    907c:	ldur	x2, [x29, #-32]
    9080:	ldur	x3, [x29, #-40]
    9084:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9088:	sub	x9, x29, #0x8
    908c:	str	w0, [sp, #7436]
    9090:	mov	x0, x9
    9094:	ldr	w1, [sp, #7436]
    9098:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    909c:	tbnz	w0, #0, 90a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c1c>
    90a0:	stur	wzr, [x29, #-4]
    90a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    90a8:	ldur	w0, [x29, #-16]
    90ac:	mov	w8, wzr
    90b0:	mov	w1, w8
    90b4:	mov	w2, #0x5                   	// #5
    90b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    90bc:	stur	w0, [x29, #-52]
    90c0:	ldur	x0, [x29, #-24]
    90c4:	ldur	w1, [x29, #-52]
    90c8:	ldur	x2, [x29, #-32]
    90cc:	ldur	x3, [x29, #-40]
    90d0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    90d4:	sub	x9, x29, #0x8
    90d8:	str	w0, [sp, #7432]
    90dc:	mov	x0, x9
    90e0:	ldr	w1, [sp, #7432]
    90e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    90e8:	tbnz	w0, #0, 90f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c68>
    90ec:	stur	wzr, [x29, #-4]
    90f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    90f4:	ldur	w0, [x29, #-16]
    90f8:	mov	w8, #0x5                   	// #5
    90fc:	mov	w1, w8
    9100:	mov	w2, w8
    9104:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9108:	stur	w0, [x29, #-52]
    910c:	ldur	x0, [x29, #-24]
    9110:	ldur	w1, [x29, #-52]
    9114:	ldur	x2, [x29, #-32]
    9118:	ldur	x3, [x29, #-40]
    911c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9120:	sub	x9, x29, #0x8
    9124:	str	w0, [sp, #7428]
    9128:	mov	x0, x9
    912c:	ldr	w1, [sp, #7428]
    9130:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9134:	tbnz	w0, #0, 9140 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7cb4>
    9138:	stur	wzr, [x29, #-4]
    913c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9140:	ldur	w0, [x29, #-16]
    9144:	mov	w1, #0x10                  	// #16
    9148:	mov	w2, #0x5                   	// #5
    914c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9150:	stur	w0, [x29, #-52]
    9154:	ldur	x0, [x29, #-24]
    9158:	ldur	w1, [x29, #-52]
    915c:	ldur	x2, [x29, #-32]
    9160:	ldur	x3, [x29, #-40]
    9164:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9168:	sub	x8, x29, #0x8
    916c:	str	w0, [sp, #7424]
    9170:	mov	x0, x8
    9174:	ldr	w1, [sp, #7424]
    9178:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    917c:	tbnz	w0, #0, 9188 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7cfc>
    9180:	stur	wzr, [x29, #-4]
    9184:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9188:	ldur	w0, [x29, #-16]
    918c:	mov	w1, #0xa                   	// #10
    9190:	mov	w2, #0x2                   	// #2
    9194:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9198:	stur	w0, [x29, #-52]
    919c:	ldur	x0, [x29, #-24]
    91a0:	ldur	w8, [x29, #-52]
    91a4:	mov	w3, w8
    91a8:	str	x0, [sp, #7416]
    91ac:	mov	x0, x3
    91b0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    91b4:	add	x9, sp, #0x3, lsl #12
    91b8:	add	x9, x9, #0xf8
    91bc:	str	x0, [sp, #12536]
    91c0:	str	x1, [sp, #12544]
    91c4:	ldr	x0, [sp, #7416]
    91c8:	mov	x1, x9
    91cc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    91d0:	ldur	w8, [x29, #-8]
    91d4:	stur	w8, [x29, #-4]
    91d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    91dc:	ldur	w0, [x29, #-16]
    91e0:	mov	w8, wzr
    91e4:	mov	w1, w8
    91e8:	mov	w2, #0x5                   	// #5
    91ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    91f0:	stur	w0, [x29, #-52]
    91f4:	ldur	x0, [x29, #-24]
    91f8:	ldur	w1, [x29, #-52]
    91fc:	ldur	x2, [x29, #-32]
    9200:	ldur	x3, [x29, #-40]
    9204:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9208:	sub	x9, x29, #0x8
    920c:	str	w0, [sp, #7412]
    9210:	mov	x0, x9
    9214:	ldr	w1, [sp, #7412]
    9218:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    921c:	tbnz	w0, #0, 9228 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7d9c>
    9220:	stur	wzr, [x29, #-4]
    9224:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9228:	ldur	w0, [x29, #-16]
    922c:	mov	w8, wzr
    9230:	mov	w1, w8
    9234:	mov	w2, #0x5                   	// #5
    9238:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    923c:	stur	w0, [x29, #-52]
    9240:	ldur	x0, [x29, #-24]
    9244:	ldur	w1, [x29, #-52]
    9248:	ldur	x2, [x29, #-32]
    924c:	ldur	x3, [x29, #-40]
    9250:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9254:	sub	x9, x29, #0x8
    9258:	str	w0, [sp, #7408]
    925c:	mov	x0, x9
    9260:	ldr	w1, [sp, #7408]
    9264:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9268:	tbnz	w0, #0, 9274 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7de8>
    926c:	stur	wzr, [x29, #-4]
    9270:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9274:	ldur	w0, [x29, #-16]
    9278:	mov	w8, #0x5                   	// #5
    927c:	mov	w1, w8
    9280:	mov	w2, w8
    9284:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9288:	stur	w0, [x29, #-52]
    928c:	ldur	x0, [x29, #-24]
    9290:	ldur	w1, [x29, #-52]
    9294:	ldur	x2, [x29, #-32]
    9298:	ldur	x3, [x29, #-40]
    929c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    92a0:	sub	x9, x29, #0x8
    92a4:	str	w0, [sp, #7404]
    92a8:	mov	x0, x9
    92ac:	ldr	w1, [sp, #7404]
    92b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    92b4:	tbnz	w0, #0, 92c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7e34>
    92b8:	stur	wzr, [x29, #-4]
    92bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    92c0:	ldur	w0, [x29, #-16]
    92c4:	mov	w1, #0x10                  	// #16
    92c8:	mov	w2, #0x3                   	// #3
    92cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    92d0:	stur	w0, [x29, #-52]
    92d4:	ldur	x0, [x29, #-24]
    92d8:	ldur	w1, [x29, #-52]
    92dc:	ldur	x2, [x29, #-32]
    92e0:	ldur	x3, [x29, #-40]
    92e4:	bl	27548 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    92e8:	sub	x8, x29, #0x8
    92ec:	str	w0, [sp, #7400]
    92f0:	mov	x0, x8
    92f4:	ldr	w1, [sp, #7400]
    92f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    92fc:	tbnz	w0, #0, 9308 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7e7c>
    9300:	stur	wzr, [x29, #-4]
    9304:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9308:	ldur	w0, [x29, #-16]
    930c:	mov	w1, #0x13                  	// #19
    9310:	mov	w2, #0x2                   	// #2
    9314:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9318:	stur	w0, [x29, #-52]
    931c:	ldur	x0, [x29, #-24]
    9320:	ldur	w8, [x29, #-52]
    9324:	mov	w3, w8
    9328:	str	x0, [sp, #7392]
    932c:	mov	x0, x3
    9330:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9334:	add	x9, sp, #0x3, lsl #12
    9338:	add	x9, x9, #0xe8
    933c:	str	x0, [sp, #12520]
    9340:	str	x1, [sp, #12528]
    9344:	ldr	x0, [sp, #7392]
    9348:	mov	x1, x9
    934c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9350:	ldur	w8, [x29, #-8]
    9354:	stur	w8, [x29, #-4]
    9358:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    935c:	ldur	w0, [x29, #-16]
    9360:	mov	w8, wzr
    9364:	mov	w1, w8
    9368:	mov	w2, #0x5                   	// #5
    936c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9370:	stur	w0, [x29, #-52]
    9374:	ldur	x0, [x29, #-24]
    9378:	ldur	w1, [x29, #-52]
    937c:	ldur	x2, [x29, #-32]
    9380:	ldur	x3, [x29, #-40]
    9384:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9388:	sub	x9, x29, #0x8
    938c:	str	w0, [sp, #7388]
    9390:	mov	x0, x9
    9394:	ldr	w1, [sp, #7388]
    9398:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    939c:	tbnz	w0, #0, 93a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f1c>
    93a0:	stur	wzr, [x29, #-4]
    93a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    93a8:	ldur	w0, [x29, #-16]
    93ac:	mov	w8, wzr
    93b0:	mov	w1, w8
    93b4:	mov	w2, #0x5                   	// #5
    93b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    93bc:	stur	w0, [x29, #-52]
    93c0:	ldur	x0, [x29, #-24]
    93c4:	ldur	w1, [x29, #-52]
    93c8:	ldur	x2, [x29, #-32]
    93cc:	ldur	x3, [x29, #-40]
    93d0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    93d4:	sub	x9, x29, #0x8
    93d8:	str	w0, [sp, #7384]
    93dc:	mov	x0, x9
    93e0:	ldr	w1, [sp, #7384]
    93e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    93e8:	tbnz	w0, #0, 93f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f68>
    93ec:	stur	wzr, [x29, #-4]
    93f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    93f4:	ldur	w0, [x29, #-16]
    93f8:	mov	w8, #0x5                   	// #5
    93fc:	mov	w1, w8
    9400:	mov	w2, w8
    9404:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9408:	stur	w0, [x29, #-52]
    940c:	ldur	x0, [x29, #-24]
    9410:	ldur	w1, [x29, #-52]
    9414:	ldur	x2, [x29, #-32]
    9418:	ldur	x3, [x29, #-40]
    941c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9420:	sub	x9, x29, #0x8
    9424:	str	w0, [sp, #7380]
    9428:	mov	x0, x9
    942c:	ldr	w1, [sp, #7380]
    9430:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9434:	tbnz	w0, #0, 9440 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7fb4>
    9438:	stur	wzr, [x29, #-4]
    943c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9440:	ldur	w0, [x29, #-16]
    9444:	mov	w1, #0x10                  	// #16
    9448:	mov	w2, #0x4                   	// #4
    944c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9450:	stur	w0, [x29, #-52]
    9454:	ldur	x0, [x29, #-24]
    9458:	ldur	w1, [x29, #-52]
    945c:	ldur	x2, [x29, #-32]
    9460:	ldur	x3, [x29, #-40]
    9464:	bl	275a0 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv>
    9468:	sub	x8, x29, #0x8
    946c:	str	w0, [sp, #7376]
    9470:	mov	x0, x8
    9474:	ldr	w1, [sp, #7376]
    9478:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    947c:	tbnz	w0, #0, 9488 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7ffc>
    9480:	stur	wzr, [x29, #-4]
    9484:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9488:	ldur	w0, [x29, #-16]
    948c:	mov	w1, #0x14                  	// #20
    9490:	mov	w2, #0x1                   	// #1
    9494:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9498:	stur	w0, [x29, #-52]
    949c:	ldur	x0, [x29, #-24]
    94a0:	ldur	w8, [x29, #-52]
    94a4:	mov	w3, w8
    94a8:	str	x0, [sp, #7368]
    94ac:	mov	x0, x3
    94b0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    94b4:	add	x9, sp, #0x3, lsl #12
    94b8:	add	x9, x9, #0xd8
    94bc:	str	x0, [sp, #12504]
    94c0:	str	x1, [sp, #12512]
    94c4:	ldr	x0, [sp, #7368]
    94c8:	mov	x1, x9
    94cc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    94d0:	ldur	w8, [x29, #-8]
    94d4:	stur	w8, [x29, #-4]
    94d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    94dc:	ldur	w0, [x29, #-16]
    94e0:	mov	w8, wzr
    94e4:	mov	w1, w8
    94e8:	mov	w2, #0x5                   	// #5
    94ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    94f0:	stur	w0, [x29, #-52]
    94f4:	ldur	x0, [x29, #-24]
    94f8:	ldur	w1, [x29, #-52]
    94fc:	ldur	x2, [x29, #-32]
    9500:	ldur	x3, [x29, #-40]
    9504:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9508:	sub	x9, x29, #0x8
    950c:	str	w0, [sp, #7364]
    9510:	mov	x0, x9
    9514:	ldr	w1, [sp, #7364]
    9518:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    951c:	tbnz	w0, #0, 9528 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x809c>
    9520:	stur	wzr, [x29, #-4]
    9524:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9528:	ldur	w0, [x29, #-16]
    952c:	mov	w8, wzr
    9530:	mov	w1, w8
    9534:	mov	w2, #0x5                   	// #5
    9538:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    953c:	stur	w0, [x29, #-52]
    9540:	ldur	x0, [x29, #-24]
    9544:	ldur	w1, [x29, #-52]
    9548:	ldur	x2, [x29, #-32]
    954c:	ldur	x3, [x29, #-40]
    9550:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9554:	sub	x9, x29, #0x8
    9558:	str	w0, [sp, #7360]
    955c:	mov	x0, x9
    9560:	ldr	w1, [sp, #7360]
    9564:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9568:	tbnz	w0, #0, 9574 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x80e8>
    956c:	stur	wzr, [x29, #-4]
    9570:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9574:	ldur	w0, [x29, #-16]
    9578:	mov	w8, #0x5                   	// #5
    957c:	mov	w1, w8
    9580:	mov	w2, w8
    9584:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9588:	stur	w0, [x29, #-52]
    958c:	ldur	x0, [x29, #-24]
    9590:	ldur	w1, [x29, #-52]
    9594:	ldur	x2, [x29, #-32]
    9598:	ldur	x3, [x29, #-40]
    959c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    95a0:	sub	x9, x29, #0x8
    95a4:	str	w0, [sp, #7356]
    95a8:	mov	x0, x9
    95ac:	ldr	w1, [sp, #7356]
    95b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    95b4:	tbnz	w0, #0, 95c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8134>
    95b8:	stur	wzr, [x29, #-4]
    95bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    95c0:	ldur	w0, [x29, #-16]
    95c4:	mov	w1, #0x10                  	// #16
    95c8:	mov	w2, #0x3                   	// #3
    95cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    95d0:	stur	w0, [x29, #-52]
    95d4:	ldur	x0, [x29, #-24]
    95d8:	ldur	w1, [x29, #-52]
    95dc:	ldur	x2, [x29, #-32]
    95e0:	ldur	x3, [x29, #-40]
    95e4:	bl	27548 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    95e8:	sub	x8, x29, #0x8
    95ec:	str	w0, [sp, #7352]
    95f0:	mov	x0, x8
    95f4:	ldr	w1, [sp, #7352]
    95f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    95fc:	tbnz	w0, #0, 9608 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x817c>
    9600:	stur	wzr, [x29, #-4]
    9604:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9608:	stur	wzr, [x29, #-52]
    960c:	ldur	w0, [x29, #-16]
    9610:	mov	w1, #0xb                   	// #11
    9614:	mov	w2, #0x1                   	// #1
    9618:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    961c:	ldur	w8, [x29, #-52]
    9620:	orr	w8, w8, w0
    9624:	stur	w8, [x29, #-52]
    9628:	ldur	w0, [x29, #-16]
    962c:	mov	w1, #0x13                  	// #19
    9630:	mov	w2, #0x2                   	// #2
    9634:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9638:	ldur	w8, [x29, #-52]
    963c:	orr	w8, w8, w0, lsl #1
    9640:	stur	w8, [x29, #-52]
    9644:	ldur	x0, [x29, #-24]
    9648:	ldur	w8, [x29, #-52]
    964c:	mov	w3, w8
    9650:	str	x0, [sp, #7344]
    9654:	mov	x0, x3
    9658:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    965c:	add	x9, sp, #0x3, lsl #12
    9660:	add	x9, x9, #0xc8
    9664:	str	x0, [sp, #12488]
    9668:	str	x1, [sp, #12496]
    966c:	ldr	x0, [sp, #7344]
    9670:	mov	x1, x9
    9674:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9678:	ldur	w8, [x29, #-8]
    967c:	stur	w8, [x29, #-4]
    9680:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9684:	ldur	w0, [x29, #-16]
    9688:	mov	w8, wzr
    968c:	mov	w1, w8
    9690:	mov	w2, #0x5                   	// #5
    9694:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9698:	stur	w0, [x29, #-52]
    969c:	ldur	x0, [x29, #-24]
    96a0:	ldur	w1, [x29, #-52]
    96a4:	ldur	x2, [x29, #-32]
    96a8:	ldur	x3, [x29, #-40]
    96ac:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    96b0:	sub	x9, x29, #0x8
    96b4:	str	w0, [sp, #7340]
    96b8:	mov	x0, x9
    96bc:	ldr	w1, [sp, #7340]
    96c0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    96c4:	tbnz	w0, #0, 96d0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8244>
    96c8:	stur	wzr, [x29, #-4]
    96cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    96d0:	ldur	w0, [x29, #-16]
    96d4:	mov	w8, wzr
    96d8:	mov	w1, w8
    96dc:	mov	w2, #0x5                   	// #5
    96e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    96e4:	stur	w0, [x29, #-52]
    96e8:	ldur	x0, [x29, #-24]
    96ec:	ldur	w1, [x29, #-52]
    96f0:	ldur	x2, [x29, #-32]
    96f4:	ldur	x3, [x29, #-40]
    96f8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    96fc:	sub	x9, x29, #0x8
    9700:	str	w0, [sp, #7336]
    9704:	mov	x0, x9
    9708:	ldr	w1, [sp, #7336]
    970c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9710:	tbnz	w0, #0, 971c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8290>
    9714:	stur	wzr, [x29, #-4]
    9718:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    971c:	ldur	w0, [x29, #-16]
    9720:	mov	w8, #0x5                   	// #5
    9724:	mov	w1, w8
    9728:	mov	w2, w8
    972c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9730:	stur	w0, [x29, #-52]
    9734:	ldur	x0, [x29, #-24]
    9738:	ldur	w1, [x29, #-52]
    973c:	ldur	x2, [x29, #-32]
    9740:	ldur	x3, [x29, #-40]
    9744:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9748:	sub	x9, x29, #0x8
    974c:	str	w0, [sp, #7332]
    9750:	mov	x0, x9
    9754:	ldr	w1, [sp, #7332]
    9758:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    975c:	tbnz	w0, #0, 9768 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x82dc>
    9760:	stur	wzr, [x29, #-4]
    9764:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9768:	ldur	w0, [x29, #-16]
    976c:	mov	w1, #0x10                  	// #16
    9770:	mov	w2, #0x4                   	// #4
    9774:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9778:	stur	w0, [x29, #-52]
    977c:	ldur	x0, [x29, #-24]
    9780:	ldur	w1, [x29, #-52]
    9784:	ldur	x2, [x29, #-32]
    9788:	ldur	x3, [x29, #-40]
    978c:	bl	275a0 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv>
    9790:	sub	x8, x29, #0x8
    9794:	str	w0, [sp, #7328]
    9798:	mov	x0, x8
    979c:	ldr	w1, [sp, #7328]
    97a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    97a4:	tbnz	w0, #0, 97b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8324>
    97a8:	stur	wzr, [x29, #-4]
    97ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    97b0:	stur	wzr, [x29, #-52]
    97b4:	ldur	w0, [x29, #-16]
    97b8:	mov	w1, #0xb                   	// #11
    97bc:	mov	w8, #0x1                   	// #1
    97c0:	mov	w2, w8
    97c4:	str	w8, [sp, #7324]
    97c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    97cc:	ldur	w8, [x29, #-52]
    97d0:	orr	w8, w8, w0
    97d4:	stur	w8, [x29, #-52]
    97d8:	ldur	w0, [x29, #-16]
    97dc:	mov	w1, #0x14                  	// #20
    97e0:	ldr	w2, [sp, #7324]
    97e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    97e8:	ldur	w8, [x29, #-52]
    97ec:	orr	w8, w8, w0, lsl #1
    97f0:	stur	w8, [x29, #-52]
    97f4:	ldur	x0, [x29, #-24]
    97f8:	ldur	w8, [x29, #-52]
    97fc:	mov	w3, w8
    9800:	str	x0, [sp, #7312]
    9804:	mov	x0, x3
    9808:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    980c:	add	x9, sp, #0x3, lsl #12
    9810:	add	x9, x9, #0xb8
    9814:	str	x0, [sp, #12472]
    9818:	str	x1, [sp, #12480]
    981c:	ldr	x0, [sp, #7312]
    9820:	mov	x1, x9
    9824:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9828:	ldur	w8, [x29, #-8]
    982c:	stur	w8, [x29, #-4]
    9830:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9834:	ldur	w0, [x29, #-16]
    9838:	mov	w8, wzr
    983c:	mov	w1, w8
    9840:	mov	w2, #0x5                   	// #5
    9844:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9848:	stur	w0, [x29, #-52]
    984c:	ldur	x0, [x29, #-24]
    9850:	ldur	w1, [x29, #-52]
    9854:	ldur	x2, [x29, #-32]
    9858:	ldur	x3, [x29, #-40]
    985c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9860:	sub	x9, x29, #0x8
    9864:	str	w0, [sp, #7308]
    9868:	mov	x0, x9
    986c:	ldr	w1, [sp, #7308]
    9870:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9874:	tbnz	w0, #0, 9880 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x83f4>
    9878:	stur	wzr, [x29, #-4]
    987c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9880:	ldur	w0, [x29, #-16]
    9884:	mov	w8, wzr
    9888:	mov	w1, w8
    988c:	mov	w2, #0x5                   	// #5
    9890:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9894:	stur	w0, [x29, #-52]
    9898:	ldur	x0, [x29, #-24]
    989c:	ldur	w1, [x29, #-52]
    98a0:	ldur	x2, [x29, #-32]
    98a4:	ldur	x3, [x29, #-40]
    98a8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    98ac:	sub	x9, x29, #0x8
    98b0:	str	w0, [sp, #7304]
    98b4:	mov	x0, x9
    98b8:	ldr	w1, [sp, #7304]
    98bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    98c0:	tbnz	w0, #0, 98cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8440>
    98c4:	stur	wzr, [x29, #-4]
    98c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    98cc:	ldur	w0, [x29, #-16]
    98d0:	mov	w8, #0x5                   	// #5
    98d4:	mov	w1, w8
    98d8:	mov	w2, w8
    98dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    98e0:	stur	w0, [x29, #-52]
    98e4:	ldur	x0, [x29, #-24]
    98e8:	ldur	w1, [x29, #-52]
    98ec:	ldur	x2, [x29, #-32]
    98f0:	ldur	x3, [x29, #-40]
    98f4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    98f8:	sub	x9, x29, #0x8
    98fc:	str	w0, [sp, #7300]
    9900:	mov	x0, x9
    9904:	ldr	w1, [sp, #7300]
    9908:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    990c:	tbnz	w0, #0, 9918 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x848c>
    9910:	stur	wzr, [x29, #-4]
    9914:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9918:	ldur	w0, [x29, #-16]
    991c:	mov	w1, #0x10                  	// #16
    9920:	mov	w2, #0x3                   	// #3
    9924:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9928:	stur	w0, [x29, #-52]
    992c:	ldur	x0, [x29, #-24]
    9930:	ldur	w1, [x29, #-52]
    9934:	ldur	x2, [x29, #-32]
    9938:	ldur	x3, [x29, #-40]
    993c:	bl	27548 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    9940:	sub	x8, x29, #0x8
    9944:	str	w0, [sp, #7296]
    9948:	mov	x0, x8
    994c:	ldr	w1, [sp, #7296]
    9950:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9954:	tbnz	w0, #0, 9960 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x84d4>
    9958:	stur	wzr, [x29, #-4]
    995c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9960:	ldur	w0, [x29, #-16]
    9964:	mov	w1, #0x13                  	// #19
    9968:	mov	w8, #0x2                   	// #2
    996c:	mov	w2, w8
    9970:	str	w8, [sp, #7292]
    9974:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9978:	stur	w0, [x29, #-52]
    997c:	ldur	x0, [x29, #-24]
    9980:	ldur	w8, [x29, #-52]
    9984:	mov	w3, w8
    9988:	str	x0, [sp, #7280]
    998c:	mov	x0, x3
    9990:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9994:	add	x9, sp, #0x3, lsl #12
    9998:	add	x9, x9, #0xa8
    999c:	str	x0, [sp, #12456]
    99a0:	str	x1, [sp, #12464]
    99a4:	ldr	x0, [sp, #7280]
    99a8:	mov	x1, x9
    99ac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    99b0:	ldur	w0, [x29, #-16]
    99b4:	mov	w1, #0xa                   	// #10
    99b8:	ldr	w2, [sp, #7292]
    99bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    99c0:	stur	w0, [x29, #-52]
    99c4:	ldur	x0, [x29, #-24]
    99c8:	ldur	w8, [x29, #-52]
    99cc:	mov	w3, w8
    99d0:	str	x0, [sp, #7272]
    99d4:	mov	x0, x3
    99d8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    99dc:	add	x9, sp, #0x3, lsl #12
    99e0:	add	x9, x9, #0x98
    99e4:	str	x0, [sp, #12440]
    99e8:	str	x1, [sp, #12448]
    99ec:	ldr	x0, [sp, #7272]
    99f0:	mov	x1, x9
    99f4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    99f8:	ldur	w8, [x29, #-8]
    99fc:	stur	w8, [x29, #-4]
    9a00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9a04:	ldur	w0, [x29, #-16]
    9a08:	mov	w8, wzr
    9a0c:	mov	w1, w8
    9a10:	mov	w2, #0x5                   	// #5
    9a14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9a18:	stur	w0, [x29, #-52]
    9a1c:	ldur	x0, [x29, #-24]
    9a20:	ldur	w1, [x29, #-52]
    9a24:	ldur	x2, [x29, #-32]
    9a28:	ldur	x3, [x29, #-40]
    9a2c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9a30:	sub	x9, x29, #0x8
    9a34:	str	w0, [sp, #7268]
    9a38:	mov	x0, x9
    9a3c:	ldr	w1, [sp, #7268]
    9a40:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9a44:	tbnz	w0, #0, 9a50 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x85c4>
    9a48:	stur	wzr, [x29, #-4]
    9a4c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9a50:	ldur	w0, [x29, #-16]
    9a54:	mov	w8, wzr
    9a58:	mov	w1, w8
    9a5c:	mov	w2, #0x5                   	// #5
    9a60:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9a64:	stur	w0, [x29, #-52]
    9a68:	ldur	x0, [x29, #-24]
    9a6c:	ldur	w1, [x29, #-52]
    9a70:	ldur	x2, [x29, #-32]
    9a74:	ldur	x3, [x29, #-40]
    9a78:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9a7c:	sub	x9, x29, #0x8
    9a80:	str	w0, [sp, #7264]
    9a84:	mov	x0, x9
    9a88:	ldr	w1, [sp, #7264]
    9a8c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9a90:	tbnz	w0, #0, 9a9c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8610>
    9a94:	stur	wzr, [x29, #-4]
    9a98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9a9c:	ldur	w0, [x29, #-16]
    9aa0:	mov	w8, #0x5                   	// #5
    9aa4:	mov	w1, w8
    9aa8:	mov	w2, w8
    9aac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9ab0:	stur	w0, [x29, #-52]
    9ab4:	ldur	x0, [x29, #-24]
    9ab8:	ldur	w1, [x29, #-52]
    9abc:	ldur	x2, [x29, #-32]
    9ac0:	ldur	x3, [x29, #-40]
    9ac4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9ac8:	sub	x9, x29, #0x8
    9acc:	str	w0, [sp, #7260]
    9ad0:	mov	x0, x9
    9ad4:	ldr	w1, [sp, #7260]
    9ad8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9adc:	tbnz	w0, #0, 9ae8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x865c>
    9ae0:	stur	wzr, [x29, #-4]
    9ae4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9ae8:	ldur	w0, [x29, #-16]
    9aec:	mov	w1, #0x10                  	// #16
    9af0:	mov	w2, #0x4                   	// #4
    9af4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9af8:	stur	w0, [x29, #-52]
    9afc:	ldur	x0, [x29, #-24]
    9b00:	ldur	w1, [x29, #-52]
    9b04:	ldur	x2, [x29, #-32]
    9b08:	ldur	x3, [x29, #-40]
    9b0c:	bl	275a0 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv>
    9b10:	sub	x8, x29, #0x8
    9b14:	str	w0, [sp, #7256]
    9b18:	mov	x0, x8
    9b1c:	ldr	w1, [sp, #7256]
    9b20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9b24:	tbnz	w0, #0, 9b30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x86a4>
    9b28:	stur	wzr, [x29, #-4]
    9b2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9b30:	ldur	w0, [x29, #-16]
    9b34:	mov	w1, #0x14                  	// #20
    9b38:	mov	w2, #0x1                   	// #1
    9b3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9b40:	stur	w0, [x29, #-52]
    9b44:	ldur	x0, [x29, #-24]
    9b48:	ldur	w8, [x29, #-52]
    9b4c:	mov	w3, w8
    9b50:	str	x0, [sp, #7248]
    9b54:	mov	x0, x3
    9b58:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9b5c:	add	x9, sp, #0x3, lsl #12
    9b60:	add	x9, x9, #0x88
    9b64:	str	x0, [sp, #12424]
    9b68:	str	x1, [sp, #12432]
    9b6c:	ldr	x0, [sp, #7248]
    9b70:	mov	x1, x9
    9b74:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9b78:	ldur	w0, [x29, #-16]
    9b7c:	mov	w1, #0xa                   	// #10
    9b80:	mov	w2, #0x2                   	// #2
    9b84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9b88:	stur	w0, [x29, #-52]
    9b8c:	ldur	x0, [x29, #-24]
    9b90:	ldur	w8, [x29, #-52]
    9b94:	mov	w3, w8
    9b98:	str	x0, [sp, #7240]
    9b9c:	mov	x0, x3
    9ba0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9ba4:	add	x9, sp, #0x3, lsl #12
    9ba8:	add	x9, x9, #0x78
    9bac:	str	x0, [sp, #12408]
    9bb0:	str	x1, [sp, #12416]
    9bb4:	ldr	x0, [sp, #7240]
    9bb8:	mov	x1, x9
    9bbc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9bc0:	ldur	w8, [x29, #-8]
    9bc4:	stur	w8, [x29, #-4]
    9bc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9bcc:	ldur	w0, [x29, #-16]
    9bd0:	mov	w8, wzr
    9bd4:	mov	w1, w8
    9bd8:	mov	w2, #0x5                   	// #5
    9bdc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9be0:	stur	w0, [x29, #-52]
    9be4:	ldur	x0, [x29, #-24]
    9be8:	ldur	w1, [x29, #-52]
    9bec:	ldur	x2, [x29, #-32]
    9bf0:	ldur	x3, [x29, #-40]
    9bf4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9bf8:	sub	x9, x29, #0x8
    9bfc:	str	w0, [sp, #7236]
    9c00:	mov	x0, x9
    9c04:	ldr	w1, [sp, #7236]
    9c08:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9c0c:	tbnz	w0, #0, 9c18 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x878c>
    9c10:	stur	wzr, [x29, #-4]
    9c14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9c18:	ldur	w0, [x29, #-16]
    9c1c:	mov	w8, wzr
    9c20:	mov	w1, w8
    9c24:	mov	w2, #0x5                   	// #5
    9c28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9c2c:	stur	w0, [x29, #-52]
    9c30:	ldur	x0, [x29, #-24]
    9c34:	ldur	w1, [x29, #-52]
    9c38:	ldur	x2, [x29, #-32]
    9c3c:	ldur	x3, [x29, #-40]
    9c40:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9c44:	sub	x9, x29, #0x8
    9c48:	str	w0, [sp, #7232]
    9c4c:	mov	x0, x9
    9c50:	ldr	w1, [sp, #7232]
    9c54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9c58:	tbnz	w0, #0, 9c64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x87d8>
    9c5c:	stur	wzr, [x29, #-4]
    9c60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9c64:	ldur	w0, [x29, #-16]
    9c68:	mov	w8, #0x5                   	// #5
    9c6c:	mov	w1, w8
    9c70:	mov	w2, w8
    9c74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9c78:	stur	w0, [x29, #-52]
    9c7c:	ldur	x0, [x29, #-24]
    9c80:	ldur	w1, [x29, #-52]
    9c84:	ldur	x2, [x29, #-32]
    9c88:	ldur	x3, [x29, #-40]
    9c8c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9c90:	sub	x9, x29, #0x8
    9c94:	str	w0, [sp, #7228]
    9c98:	mov	x0, x9
    9c9c:	ldr	w1, [sp, #7228]
    9ca0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9ca4:	tbnz	w0, #0, 9cb0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8824>
    9ca8:	stur	wzr, [x29, #-4]
    9cac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9cb0:	ldur	w8, [x29, #-8]
    9cb4:	stur	w8, [x29, #-4]
    9cb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9cbc:	ldur	w0, [x29, #-16]
    9cc0:	mov	w8, wzr
    9cc4:	mov	w1, w8
    9cc8:	mov	w2, #0x5                   	// #5
    9ccc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9cd0:	stur	w0, [x29, #-52]
    9cd4:	ldur	x0, [x29, #-24]
    9cd8:	ldur	w1, [x29, #-52]
    9cdc:	ldur	x2, [x29, #-32]
    9ce0:	ldur	x3, [x29, #-40]
    9ce4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9ce8:	sub	x9, x29, #0x8
    9cec:	str	w0, [sp, #7224]
    9cf0:	mov	x0, x9
    9cf4:	ldr	w1, [sp, #7224]
    9cf8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9cfc:	tbnz	w0, #0, 9d08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x887c>
    9d00:	stur	wzr, [x29, #-4]
    9d04:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9d08:	ldur	w0, [x29, #-16]
    9d0c:	mov	w8, #0x5                   	// #5
    9d10:	mov	w1, w8
    9d14:	mov	w2, w8
    9d18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9d1c:	stur	w0, [x29, #-52]
    9d20:	ldur	x0, [x29, #-24]
    9d24:	ldur	w1, [x29, #-52]
    9d28:	ldur	x2, [x29, #-32]
    9d2c:	ldur	x3, [x29, #-40]
    9d30:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9d34:	sub	x9, x29, #0x8
    9d38:	str	w0, [sp, #7220]
    9d3c:	mov	x0, x9
    9d40:	ldr	w1, [sp, #7220]
    9d44:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9d48:	tbnz	w0, #0, 9d54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x88c8>
    9d4c:	stur	wzr, [x29, #-4]
    9d50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9d54:	ldur	w0, [x29, #-16]
    9d58:	mov	w1, #0x10                  	// #16
    9d5c:	mov	w2, #0x3                   	// #3
    9d60:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9d64:	stur	w0, [x29, #-52]
    9d68:	ldur	x0, [x29, #-24]
    9d6c:	ldur	w1, [x29, #-52]
    9d70:	ldur	x2, [x29, #-32]
    9d74:	ldur	x3, [x29, #-40]
    9d78:	bl	27548 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    9d7c:	sub	x8, x29, #0x8
    9d80:	str	w0, [sp, #7216]
    9d84:	mov	x0, x8
    9d88:	ldr	w1, [sp, #7216]
    9d8c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9d90:	tbnz	w0, #0, 9d9c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8910>
    9d94:	stur	wzr, [x29, #-4]
    9d98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9d9c:	stur	wzr, [x29, #-52]
    9da0:	ldur	w0, [x29, #-16]
    9da4:	mov	w1, #0xb                   	// #11
    9da8:	mov	w2, #0x1                   	// #1
    9dac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9db0:	ldur	w8, [x29, #-52]
    9db4:	orr	w8, w8, w0
    9db8:	stur	w8, [x29, #-52]
    9dbc:	ldur	w0, [x29, #-16]
    9dc0:	mov	w1, #0x13                  	// #19
    9dc4:	mov	w2, #0x2                   	// #2
    9dc8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9dcc:	ldur	w8, [x29, #-52]
    9dd0:	orr	w8, w8, w0, lsl #1
    9dd4:	stur	w8, [x29, #-52]
    9dd8:	ldur	x0, [x29, #-24]
    9ddc:	ldur	w8, [x29, #-52]
    9de0:	mov	w3, w8
    9de4:	str	x0, [sp, #7208]
    9de8:	mov	x0, x3
    9dec:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9df0:	add	x9, sp, #0x3, lsl #12
    9df4:	add	x9, x9, #0x68
    9df8:	str	x0, [sp, #12392]
    9dfc:	str	x1, [sp, #12400]
    9e00:	ldr	x0, [sp, #7208]
    9e04:	mov	x1, x9
    9e08:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9e0c:	ldur	w8, [x29, #-8]
    9e10:	stur	w8, [x29, #-4]
    9e14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9e18:	ldur	w0, [x29, #-16]
    9e1c:	mov	w8, wzr
    9e20:	mov	w1, w8
    9e24:	mov	w2, #0x5                   	// #5
    9e28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9e2c:	stur	w0, [x29, #-52]
    9e30:	ldur	x0, [x29, #-24]
    9e34:	ldur	w1, [x29, #-52]
    9e38:	ldur	x2, [x29, #-32]
    9e3c:	ldur	x3, [x29, #-40]
    9e40:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9e44:	sub	x9, x29, #0x8
    9e48:	str	w0, [sp, #7204]
    9e4c:	mov	x0, x9
    9e50:	ldr	w1, [sp, #7204]
    9e54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9e58:	tbnz	w0, #0, 9e64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x89d8>
    9e5c:	stur	wzr, [x29, #-4]
    9e60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9e64:	ldur	w0, [x29, #-16]
    9e68:	mov	w8, #0x5                   	// #5
    9e6c:	mov	w1, w8
    9e70:	mov	w2, w8
    9e74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9e78:	stur	w0, [x29, #-52]
    9e7c:	ldur	x0, [x29, #-24]
    9e80:	ldur	w1, [x29, #-52]
    9e84:	ldur	x2, [x29, #-32]
    9e88:	ldur	x3, [x29, #-40]
    9e8c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9e90:	sub	x9, x29, #0x8
    9e94:	str	w0, [sp, #7200]
    9e98:	mov	x0, x9
    9e9c:	ldr	w1, [sp, #7200]
    9ea0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9ea4:	tbnz	w0, #0, 9eb0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8a24>
    9ea8:	stur	wzr, [x29, #-4]
    9eac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9eb0:	ldur	w0, [x29, #-16]
    9eb4:	mov	w1, #0x10                  	// #16
    9eb8:	mov	w2, #0x4                   	// #4
    9ebc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9ec0:	stur	w0, [x29, #-52]
    9ec4:	ldur	x0, [x29, #-24]
    9ec8:	ldur	w1, [x29, #-52]
    9ecc:	ldur	x2, [x29, #-32]
    9ed0:	ldur	x3, [x29, #-40]
    9ed4:	bl	275a0 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv>
    9ed8:	sub	x8, x29, #0x8
    9edc:	str	w0, [sp, #7196]
    9ee0:	mov	x0, x8
    9ee4:	ldr	w1, [sp, #7196]
    9ee8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9eec:	tbnz	w0, #0, 9ef8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8a6c>
    9ef0:	stur	wzr, [x29, #-4]
    9ef4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9ef8:	stur	wzr, [x29, #-52]
    9efc:	ldur	w0, [x29, #-16]
    9f00:	mov	w1, #0xb                   	// #11
    9f04:	mov	w8, #0x1                   	// #1
    9f08:	mov	w2, w8
    9f0c:	str	w8, [sp, #7192]
    9f10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9f14:	ldur	w8, [x29, #-52]
    9f18:	orr	w8, w8, w0
    9f1c:	stur	w8, [x29, #-52]
    9f20:	ldur	w0, [x29, #-16]
    9f24:	mov	w1, #0x14                  	// #20
    9f28:	ldr	w2, [sp, #7192]
    9f2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9f30:	ldur	w8, [x29, #-52]
    9f34:	orr	w8, w8, w0, lsl #1
    9f38:	stur	w8, [x29, #-52]
    9f3c:	ldur	x0, [x29, #-24]
    9f40:	ldur	w8, [x29, #-52]
    9f44:	mov	w3, w8
    9f48:	str	x0, [sp, #7184]
    9f4c:	mov	x0, x3
    9f50:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9f54:	add	x9, sp, #0x3, lsl #12
    9f58:	add	x9, x9, #0x58
    9f5c:	str	x0, [sp, #12376]
    9f60:	str	x1, [sp, #12384]
    9f64:	ldr	x0, [sp, #7184]
    9f68:	mov	x1, x9
    9f6c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    9f70:	ldur	w8, [x29, #-8]
    9f74:	stur	w8, [x29, #-4]
    9f78:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9f7c:	ldur	w0, [x29, #-16]
    9f80:	mov	w8, wzr
    9f84:	mov	w1, w8
    9f88:	mov	w2, #0x5                   	// #5
    9f8c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9f90:	stur	w0, [x29, #-52]
    9f94:	ldur	x0, [x29, #-24]
    9f98:	ldur	w1, [x29, #-52]
    9f9c:	ldur	x2, [x29, #-32]
    9fa0:	ldur	x3, [x29, #-40]
    9fa4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9fa8:	sub	x9, x29, #0x8
    9fac:	str	w0, [sp, #7180]
    9fb0:	mov	x0, x9
    9fb4:	ldr	w1, [sp, #7180]
    9fb8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9fbc:	tbnz	w0, #0, 9fc8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8b3c>
    9fc0:	stur	wzr, [x29, #-4]
    9fc4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    9fc8:	ldur	w0, [x29, #-16]
    9fcc:	mov	w8, wzr
    9fd0:	mov	w1, w8
    9fd4:	mov	w2, #0x5                   	// #5
    9fd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    9fdc:	stur	w0, [x29, #-52]
    9fe0:	ldur	x0, [x29, #-24]
    9fe4:	ldur	w1, [x29, #-52]
    9fe8:	ldur	x2, [x29, #-32]
    9fec:	ldur	x3, [x29, #-40]
    9ff0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    9ff4:	sub	x9, x29, #0x8
    9ff8:	str	w0, [sp, #7176]
    9ffc:	mov	x0, x9
    a000:	ldr	w1, [sp, #7176]
    a004:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a008:	tbnz	w0, #0, a014 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8b88>
    a00c:	stur	wzr, [x29, #-4]
    a010:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a014:	ldur	w0, [x29, #-16]
    a018:	mov	w8, #0x5                   	// #5
    a01c:	mov	w1, w8
    a020:	mov	w2, w8
    a024:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a028:	stur	w0, [x29, #-52]
    a02c:	ldur	x0, [x29, #-24]
    a030:	ldur	w1, [x29, #-52]
    a034:	ldur	x2, [x29, #-32]
    a038:	ldur	x3, [x29, #-40]
    a03c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a040:	sub	x9, x29, #0x8
    a044:	str	w0, [sp, #7172]
    a048:	mov	x0, x9
    a04c:	ldr	w1, [sp, #7172]
    a050:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a054:	tbnz	w0, #0, a060 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8bd4>
    a058:	stur	wzr, [x29, #-4]
    a05c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a060:	ldur	w0, [x29, #-16]
    a064:	mov	w1, #0xa                   	// #10
    a068:	mov	w2, #0x1                   	// #1
    a06c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a070:	stur	w0, [x29, #-52]
    a074:	ldur	x0, [x29, #-24]
    a078:	ldur	w8, [x29, #-52]
    a07c:	mov	w3, w8
    a080:	str	x0, [sp, #7160]
    a084:	mov	x0, x3
    a088:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    a08c:	add	x9, sp, #0x3, lsl #12
    a090:	add	x9, x9, #0x48
    a094:	str	x0, [sp, #12360]
    a098:	str	x1, [sp, #12368]
    a09c:	ldr	x0, [sp, #7160]
    a0a0:	mov	x1, x9
    a0a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    a0a8:	ldur	w8, [x29, #-8]
    a0ac:	stur	w8, [x29, #-4]
    a0b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a0b4:	ldur	w0, [x29, #-16]
    a0b8:	mov	w8, wzr
    a0bc:	mov	w1, w8
    a0c0:	mov	w2, #0x5                   	// #5
    a0c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a0c8:	stur	w0, [x29, #-52]
    a0cc:	ldur	x0, [x29, #-24]
    a0d0:	ldur	w1, [x29, #-52]
    a0d4:	ldur	x2, [x29, #-32]
    a0d8:	ldur	x3, [x29, #-40]
    a0dc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a0e0:	sub	x9, x29, #0x8
    a0e4:	str	w0, [sp, #7156]
    a0e8:	mov	x0, x9
    a0ec:	ldr	w1, [sp, #7156]
    a0f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a0f4:	tbnz	w0, #0, a100 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8c74>
    a0f8:	stur	wzr, [x29, #-4]
    a0fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a100:	ldur	w0, [x29, #-16]
    a104:	mov	w1, #0xa                   	// #10
    a108:	mov	w2, #0x3                   	// #3
    a10c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a110:	stur	w0, [x29, #-52]
    a114:	ldur	x0, [x29, #-24]
    a118:	ldur	w1, [x29, #-52]
    a11c:	ldur	x2, [x29, #-32]
    a120:	ldur	x3, [x29, #-40]
    a124:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    a128:	sub	x8, x29, #0x8
    a12c:	str	w0, [sp, #7152]
    a130:	mov	x0, x8
    a134:	ldr	w1, [sp, #7152]
    a138:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a13c:	tbnz	w0, #0, a148 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8cbc>
    a140:	stur	wzr, [x29, #-4]
    a144:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a148:	ldur	w0, [x29, #-16]
    a14c:	mov	w8, #0x5                   	// #5
    a150:	mov	w1, w8
    a154:	mov	w2, w8
    a158:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a15c:	stur	w0, [x29, #-52]
    a160:	ldur	x0, [x29, #-24]
    a164:	ldur	w1, [x29, #-52]
    a168:	ldur	x2, [x29, #-32]
    a16c:	ldur	x3, [x29, #-40]
    a170:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a174:	sub	x9, x29, #0x8
    a178:	str	w0, [sp, #7148]
    a17c:	mov	x0, x9
    a180:	ldr	w1, [sp, #7148]
    a184:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a188:	tbnz	w0, #0, a194 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8d08>
    a18c:	stur	wzr, [x29, #-4]
    a190:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a194:	ldur	w0, [x29, #-16]
    a198:	mov	w1, #0x10                  	// #16
    a19c:	mov	w2, #0x5                   	// #5
    a1a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a1a4:	stur	w0, [x29, #-52]
    a1a8:	ldur	x0, [x29, #-24]
    a1ac:	ldur	w1, [x29, #-52]
    a1b0:	ldur	x2, [x29, #-32]
    a1b4:	ldur	x3, [x29, #-40]
    a1b8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a1bc:	sub	x8, x29, #0x8
    a1c0:	str	w0, [sp, #7144]
    a1c4:	mov	x0, x8
    a1c8:	ldr	w1, [sp, #7144]
    a1cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a1d0:	tbnz	w0, #0, a1dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8d50>
    a1d4:	stur	wzr, [x29, #-4]
    a1d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a1dc:	ldur	w8, [x29, #-8]
    a1e0:	stur	w8, [x29, #-4]
    a1e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a1e8:	ldur	w0, [x29, #-16]
    a1ec:	mov	w8, wzr
    a1f0:	mov	w1, w8
    a1f4:	mov	w2, #0x5                   	// #5
    a1f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a1fc:	stur	w0, [x29, #-52]
    a200:	ldur	x0, [x29, #-24]
    a204:	ldur	w1, [x29, #-52]
    a208:	ldur	x2, [x29, #-32]
    a20c:	ldur	x3, [x29, #-40]
    a210:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a214:	sub	x9, x29, #0x8
    a218:	str	w0, [sp, #7140]
    a21c:	mov	x0, x9
    a220:	ldr	w1, [sp, #7140]
    a224:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a228:	tbnz	w0, #0, a234 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8da8>
    a22c:	stur	wzr, [x29, #-4]
    a230:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a234:	ldur	w0, [x29, #-16]
    a238:	mov	w8, #0x5                   	// #5
    a23c:	mov	w1, w8
    a240:	mov	w2, w8
    a244:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a248:	stur	w0, [x29, #-52]
    a24c:	ldur	x0, [x29, #-24]
    a250:	ldur	w1, [x29, #-52]
    a254:	ldur	x2, [x29, #-32]
    a258:	ldur	x3, [x29, #-40]
    a25c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a260:	sub	x9, x29, #0x8
    a264:	str	w0, [sp, #7136]
    a268:	mov	x0, x9
    a26c:	ldr	w1, [sp, #7136]
    a270:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a274:	tbnz	w0, #0, a280 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8df4>
    a278:	stur	wzr, [x29, #-4]
    a27c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a280:	ldur	w0, [x29, #-16]
    a284:	mov	w1, #0x10                  	// #16
    a288:	mov	w2, #0x3                   	// #3
    a28c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a290:	stur	w0, [x29, #-52]
    a294:	ldur	x0, [x29, #-24]
    a298:	ldur	w1, [x29, #-52]
    a29c:	ldur	x2, [x29, #-32]
    a2a0:	ldur	x3, [x29, #-40]
    a2a4:	bl	27548 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    a2a8:	sub	x8, x29, #0x8
    a2ac:	str	w0, [sp, #7132]
    a2b0:	mov	x0, x8
    a2b4:	ldr	w1, [sp, #7132]
    a2b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a2bc:	tbnz	w0, #0, a2c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8e3c>
    a2c0:	stur	wzr, [x29, #-4]
    a2c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a2c8:	stur	wzr, [x29, #-52]
    a2cc:	ldur	w0, [x29, #-16]
    a2d0:	mov	w1, #0x13                  	// #19
    a2d4:	mov	w2, #0x2                   	// #2
    a2d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a2dc:	ldur	w8, [x29, #-52]
    a2e0:	orr	w8, w8, w0
    a2e4:	stur	w8, [x29, #-52]
    a2e8:	ldur	w0, [x29, #-16]
    a2ec:	mov	w1, #0x16                  	// #22
    a2f0:	mov	w2, #0x1                   	// #1
    a2f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a2f8:	ldur	w8, [x29, #-52]
    a2fc:	orr	w8, w8, w0, lsl #2
    a300:	stur	w8, [x29, #-52]
    a304:	ldur	x0, [x29, #-24]
    a308:	ldur	w8, [x29, #-52]
    a30c:	mov	w3, w8
    a310:	str	x0, [sp, #7120]
    a314:	mov	x0, x3
    a318:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    a31c:	add	x9, sp, #0x3, lsl #12
    a320:	add	x9, x9, #0x38
    a324:	str	x0, [sp, #12344]
    a328:	str	x1, [sp, #12352]
    a32c:	ldr	x0, [sp, #7120]
    a330:	mov	x1, x9
    a334:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    a338:	ldur	w8, [x29, #-8]
    a33c:	stur	w8, [x29, #-4]
    a340:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a344:	ldur	w0, [x29, #-16]
    a348:	mov	w8, wzr
    a34c:	mov	w1, w8
    a350:	mov	w2, #0x5                   	// #5
    a354:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a358:	stur	w0, [x29, #-52]
    a35c:	ldur	x0, [x29, #-24]
    a360:	ldur	w1, [x29, #-52]
    a364:	ldur	x2, [x29, #-32]
    a368:	ldur	x3, [x29, #-40]
    a36c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a370:	sub	x9, x29, #0x8
    a374:	str	w0, [sp, #7116]
    a378:	mov	x0, x9
    a37c:	ldr	w1, [sp, #7116]
    a380:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a384:	tbnz	w0, #0, a390 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8f04>
    a388:	stur	wzr, [x29, #-4]
    a38c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a390:	ldur	w0, [x29, #-16]
    a394:	mov	w8, #0x5                   	// #5
    a398:	mov	w1, w8
    a39c:	mov	w2, w8
    a3a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a3a4:	stur	w0, [x29, #-52]
    a3a8:	ldur	x0, [x29, #-24]
    a3ac:	ldur	w1, [x29, #-52]
    a3b0:	ldur	x2, [x29, #-32]
    a3b4:	ldur	x3, [x29, #-40]
    a3b8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a3bc:	sub	x9, x29, #0x8
    a3c0:	str	w0, [sp, #7112]
    a3c4:	mov	x0, x9
    a3c8:	ldr	w1, [sp, #7112]
    a3cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a3d0:	tbnz	w0, #0, a3dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8f50>
    a3d4:	stur	wzr, [x29, #-4]
    a3d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a3dc:	ldur	w0, [x29, #-16]
    a3e0:	mov	w1, #0x10                  	// #16
    a3e4:	mov	w2, #0x3                   	// #3
    a3e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a3ec:	stur	w0, [x29, #-52]
    a3f0:	ldur	x0, [x29, #-24]
    a3f4:	ldur	w1, [x29, #-52]
    a3f8:	ldur	x2, [x29, #-32]
    a3fc:	ldur	x3, [x29, #-40]
    a400:	bl	27548 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    a404:	sub	x8, x29, #0x8
    a408:	str	w0, [sp, #7108]
    a40c:	mov	x0, x8
    a410:	ldr	w1, [sp, #7108]
    a414:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a418:	tbnz	w0, #0, a424 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8f98>
    a41c:	stur	wzr, [x29, #-4]
    a420:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a424:	ldur	w0, [x29, #-16]
    a428:	mov	w1, #0x13                  	// #19
    a42c:	mov	w2, #0x2                   	// #2
    a430:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a434:	stur	w0, [x29, #-52]
    a438:	ldur	x0, [x29, #-24]
    a43c:	ldur	w8, [x29, #-52]
    a440:	mov	w3, w8
    a444:	str	x0, [sp, #7096]
    a448:	mov	x0, x3
    a44c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    a450:	add	x9, sp, #0x3, lsl #12
    a454:	add	x9, x9, #0x28
    a458:	str	x0, [sp, #12328]
    a45c:	str	x1, [sp, #12336]
    a460:	ldr	x0, [sp, #7096]
    a464:	mov	x1, x9
    a468:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    a46c:	ldur	w8, [x29, #-8]
    a470:	stur	w8, [x29, #-4]
    a474:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a478:	ldur	w0, [x29, #-16]
    a47c:	mov	w8, wzr
    a480:	mov	w1, w8
    a484:	mov	w2, #0x5                   	// #5
    a488:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a48c:	stur	w0, [x29, #-52]
    a490:	ldur	x0, [x29, #-24]
    a494:	ldur	w1, [x29, #-52]
    a498:	ldur	x2, [x29, #-32]
    a49c:	ldur	x3, [x29, #-40]
    a4a0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a4a4:	sub	x9, x29, #0x8
    a4a8:	str	w0, [sp, #7092]
    a4ac:	mov	x0, x9
    a4b0:	ldr	w1, [sp, #7092]
    a4b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a4b8:	tbnz	w0, #0, a4c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9038>
    a4bc:	stur	wzr, [x29, #-4]
    a4c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a4c4:	ldur	w0, [x29, #-16]
    a4c8:	mov	w8, #0x5                   	// #5
    a4cc:	mov	w1, w8
    a4d0:	mov	w2, w8
    a4d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a4d8:	stur	w0, [x29, #-52]
    a4dc:	ldur	x0, [x29, #-24]
    a4e0:	ldur	w1, [x29, #-52]
    a4e4:	ldur	x2, [x29, #-32]
    a4e8:	ldur	x3, [x29, #-40]
    a4ec:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a4f0:	sub	x9, x29, #0x8
    a4f4:	str	w0, [sp, #7088]
    a4f8:	mov	x0, x9
    a4fc:	ldr	w1, [sp, #7088]
    a500:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a504:	tbnz	w0, #0, a510 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9084>
    a508:	stur	wzr, [x29, #-4]
    a50c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a510:	ldur	w0, [x29, #-16]
    a514:	mov	w1, #0x10                  	// #16
    a518:	mov	w2, #0x4                   	// #4
    a51c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a520:	stur	w0, [x29, #-52]
    a524:	ldur	x0, [x29, #-24]
    a528:	ldur	w1, [x29, #-52]
    a52c:	ldur	x2, [x29, #-32]
    a530:	ldur	x3, [x29, #-40]
    a534:	bl	275a0 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv>
    a538:	sub	x8, x29, #0x8
    a53c:	str	w0, [sp, #7084]
    a540:	mov	x0, x8
    a544:	ldr	w1, [sp, #7084]
    a548:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a54c:	tbnz	w0, #0, a558 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x90cc>
    a550:	stur	wzr, [x29, #-4]
    a554:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a558:	ldur	w0, [x29, #-16]
    a55c:	mov	w1, #0x14                  	// #20
    a560:	mov	w2, #0x1                   	// #1
    a564:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a568:	stur	w0, [x29, #-52]
    a56c:	ldur	x0, [x29, #-24]
    a570:	ldur	w8, [x29, #-52]
    a574:	mov	w3, w8
    a578:	str	x0, [sp, #7072]
    a57c:	mov	x0, x3
    a580:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    a584:	add	x9, sp, #0x3, lsl #12
    a588:	add	x9, x9, #0x18
    a58c:	str	x0, [sp, #12312]
    a590:	str	x1, [sp, #12320]
    a594:	ldr	x0, [sp, #7072]
    a598:	mov	x1, x9
    a59c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    a5a0:	ldur	w8, [x29, #-8]
    a5a4:	stur	w8, [x29, #-4]
    a5a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a5ac:	ldur	w0, [x29, #-16]
    a5b0:	mov	w8, wzr
    a5b4:	mov	w1, w8
    a5b8:	mov	w2, #0x5                   	// #5
    a5bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a5c0:	stur	w0, [x29, #-52]
    a5c4:	ldur	x0, [x29, #-24]
    a5c8:	ldur	w1, [x29, #-52]
    a5cc:	ldur	x2, [x29, #-32]
    a5d0:	ldur	x3, [x29, #-40]
    a5d4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a5d8:	sub	x9, x29, #0x8
    a5dc:	str	w0, [sp, #7068]
    a5e0:	mov	x0, x9
    a5e4:	ldr	w1, [sp, #7068]
    a5e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a5ec:	tbnz	w0, #0, a5f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x916c>
    a5f0:	stur	wzr, [x29, #-4]
    a5f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a5f8:	ldur	w0, [x29, #-16]
    a5fc:	mov	w8, wzr
    a600:	mov	w1, w8
    a604:	mov	w2, #0x5                   	// #5
    a608:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a60c:	stur	w0, [x29, #-52]
    a610:	ldur	x0, [x29, #-24]
    a614:	ldur	w1, [x29, #-52]
    a618:	ldur	x2, [x29, #-32]
    a61c:	ldur	x3, [x29, #-40]
    a620:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a624:	sub	x9, x29, #0x8
    a628:	str	w0, [sp, #7064]
    a62c:	mov	x0, x9
    a630:	ldr	w1, [sp, #7064]
    a634:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a638:	tbnz	w0, #0, a644 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x91b8>
    a63c:	stur	wzr, [x29, #-4]
    a640:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a644:	ldur	w8, [x29, #-8]
    a648:	stur	w8, [x29, #-4]
    a64c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a650:	ldur	w0, [x29, #-16]
    a654:	mov	w8, wzr
    a658:	mov	w1, w8
    a65c:	mov	w2, #0x5                   	// #5
    a660:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a664:	stur	w0, [x29, #-52]
    a668:	ldur	x0, [x29, #-24]
    a66c:	ldur	w1, [x29, #-52]
    a670:	ldur	x2, [x29, #-32]
    a674:	ldur	x3, [x29, #-40]
    a678:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a67c:	sub	x9, x29, #0x8
    a680:	str	w0, [sp, #7060]
    a684:	mov	x0, x9
    a688:	ldr	w1, [sp, #7060]
    a68c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a690:	tbnz	w0, #0, a69c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9210>
    a694:	stur	wzr, [x29, #-4]
    a698:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a69c:	ldur	w0, [x29, #-16]
    a6a0:	mov	w8, wzr
    a6a4:	mov	w1, w8
    a6a8:	mov	w2, #0x5                   	// #5
    a6ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a6b0:	stur	w0, [x29, #-52]
    a6b4:	ldur	x0, [x29, #-24]
    a6b8:	ldur	w1, [x29, #-52]
    a6bc:	ldur	x2, [x29, #-32]
    a6c0:	ldur	x3, [x29, #-40]
    a6c4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a6c8:	sub	x9, x29, #0x8
    a6cc:	str	w0, [sp, #7056]
    a6d0:	mov	x0, x9
    a6d4:	ldr	w1, [sp, #7056]
    a6d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a6dc:	tbnz	w0, #0, a6e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x925c>
    a6e0:	stur	wzr, [x29, #-4]
    a6e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a6e8:	ldur	w0, [x29, #-16]
    a6ec:	mov	w8, #0x5                   	// #5
    a6f0:	mov	w1, w8
    a6f4:	mov	w2, w8
    a6f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a6fc:	stur	w0, [x29, #-52]
    a700:	ldur	x0, [x29, #-24]
    a704:	ldur	w1, [x29, #-52]
    a708:	ldur	x2, [x29, #-32]
    a70c:	ldur	x3, [x29, #-40]
    a710:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a714:	sub	x9, x29, #0x8
    a718:	str	w0, [sp, #7052]
    a71c:	mov	x0, x9
    a720:	ldr	w1, [sp, #7052]
    a724:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a728:	tbnz	w0, #0, a734 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x92a8>
    a72c:	stur	wzr, [x29, #-4]
    a730:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a734:	ldur	w0, [x29, #-16]
    a738:	mov	w1, #0x10                  	// #16
    a73c:	mov	w2, #0x3                   	// #3
    a740:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a744:	stur	w0, [x29, #-52]
    a748:	ldur	x0, [x29, #-24]
    a74c:	ldur	w1, [x29, #-52]
    a750:	ldur	x2, [x29, #-32]
    a754:	ldur	x3, [x29, #-40]
    a758:	bl	26a04 <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv>
    a75c:	sub	x8, x29, #0x8
    a760:	str	w0, [sp, #7048]
    a764:	mov	x0, x8
    a768:	ldr	w1, [sp, #7048]
    a76c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a770:	tbnz	w0, #0, a77c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x92f0>
    a774:	stur	wzr, [x29, #-4]
    a778:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a77c:	ldur	w8, [x29, #-8]
    a780:	stur	w8, [x29, #-4]
    a784:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a788:	ldur	w0, [x29, #-16]
    a78c:	mov	w8, wzr
    a790:	mov	w1, w8
    a794:	mov	w2, #0x5                   	// #5
    a798:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a79c:	stur	w0, [x29, #-52]
    a7a0:	ldur	x0, [x29, #-24]
    a7a4:	ldur	w1, [x29, #-52]
    a7a8:	ldur	x2, [x29, #-32]
    a7ac:	ldur	x3, [x29, #-40]
    a7b0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a7b4:	sub	x9, x29, #0x8
    a7b8:	str	w0, [sp, #7044]
    a7bc:	mov	x0, x9
    a7c0:	ldr	w1, [sp, #7044]
    a7c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a7c8:	tbnz	w0, #0, a7d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9348>
    a7cc:	stur	wzr, [x29, #-4]
    a7d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a7d4:	ldur	w0, [x29, #-16]
    a7d8:	mov	w8, wzr
    a7dc:	mov	w1, w8
    a7e0:	mov	w2, #0x5                   	// #5
    a7e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a7e8:	stur	w0, [x29, #-52]
    a7ec:	ldur	x0, [x29, #-24]
    a7f0:	ldur	w1, [x29, #-52]
    a7f4:	ldur	x2, [x29, #-32]
    a7f8:	ldur	x3, [x29, #-40]
    a7fc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a800:	sub	x9, x29, #0x8
    a804:	str	w0, [sp, #7040]
    a808:	mov	x0, x9
    a80c:	ldr	w1, [sp, #7040]
    a810:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a814:	tbnz	w0, #0, a820 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9394>
    a818:	stur	wzr, [x29, #-4]
    a81c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a820:	ldur	w0, [x29, #-16]
    a824:	mov	w8, #0x5                   	// #5
    a828:	mov	w1, w8
    a82c:	mov	w2, w8
    a830:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a834:	stur	w0, [x29, #-52]
    a838:	ldur	x0, [x29, #-24]
    a83c:	ldur	w1, [x29, #-52]
    a840:	ldur	x2, [x29, #-32]
    a844:	ldur	x3, [x29, #-40]
    a848:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a84c:	sub	x9, x29, #0x8
    a850:	str	w0, [sp, #7036]
    a854:	mov	x0, x9
    a858:	ldr	w1, [sp, #7036]
    a85c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a860:	tbnz	w0, #0, a86c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x93e0>
    a864:	stur	wzr, [x29, #-4]
    a868:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a86c:	ldur	w0, [x29, #-16]
    a870:	mov	w1, #0x10                  	// #16
    a874:	mov	w2, #0x4                   	// #4
    a878:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a87c:	stur	w0, [x29, #-52]
    a880:	ldur	x0, [x29, #-24]
    a884:	ldur	w1, [x29, #-52]
    a888:	ldur	x2, [x29, #-32]
    a88c:	ldur	x3, [x29, #-40]
    a890:	bl	26a40 <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv>
    a894:	sub	x8, x29, #0x8
    a898:	str	w0, [sp, #7032]
    a89c:	mov	x0, x8
    a8a0:	ldr	w1, [sp, #7032]
    a8a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a8a8:	tbnz	w0, #0, a8b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9428>
    a8ac:	stur	wzr, [x29, #-4]
    a8b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a8b4:	ldur	w8, [x29, #-8]
    a8b8:	stur	w8, [x29, #-4]
    a8bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a8c0:	ldur	w0, [x29, #-16]
    a8c4:	mov	w8, wzr
    a8c8:	mov	w1, w8
    a8cc:	mov	w2, #0x5                   	// #5
    a8d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a8d4:	stur	w0, [x29, #-52]
    a8d8:	ldur	x0, [x29, #-24]
    a8dc:	ldur	w1, [x29, #-52]
    a8e0:	ldur	x2, [x29, #-32]
    a8e4:	ldur	x3, [x29, #-40]
    a8e8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a8ec:	sub	x9, x29, #0x8
    a8f0:	str	w0, [sp, #7028]
    a8f4:	mov	x0, x9
    a8f8:	ldr	w1, [sp, #7028]
    a8fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a900:	tbnz	w0, #0, a90c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9480>
    a904:	stur	wzr, [x29, #-4]
    a908:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a90c:	ldur	w0, [x29, #-16]
    a910:	mov	w8, wzr
    a914:	mov	w1, w8
    a918:	mov	w2, #0x5                   	// #5
    a91c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a920:	stur	w0, [x29, #-52]
    a924:	ldur	x0, [x29, #-24]
    a928:	ldur	w1, [x29, #-52]
    a92c:	ldur	x2, [x29, #-32]
    a930:	ldur	x3, [x29, #-40]
    a934:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a938:	sub	x9, x29, #0x8
    a93c:	str	w0, [sp, #7024]
    a940:	mov	x0, x9
    a944:	ldr	w1, [sp, #7024]
    a948:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a94c:	tbnz	w0, #0, a958 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x94cc>
    a950:	stur	wzr, [x29, #-4]
    a954:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a958:	ldur	w0, [x29, #-16]
    a95c:	mov	w8, #0x5                   	// #5
    a960:	mov	w1, w8
    a964:	mov	w2, w8
    a968:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a96c:	stur	w0, [x29, #-52]
    a970:	ldur	x0, [x29, #-24]
    a974:	ldur	w1, [x29, #-52]
    a978:	ldur	x2, [x29, #-32]
    a97c:	ldur	x3, [x29, #-40]
    a980:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    a984:	sub	x9, x29, #0x8
    a988:	str	w0, [sp, #7020]
    a98c:	mov	x0, x9
    a990:	ldr	w1, [sp, #7020]
    a994:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a998:	tbnz	w0, #0, a9a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9518>
    a99c:	stur	wzr, [x29, #-4]
    a9a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a9a4:	ldur	w0, [x29, #-16]
    a9a8:	mov	w1, #0x10                  	// #16
    a9ac:	mov	w2, #0x5                   	// #5
    a9b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    a9b4:	stur	w0, [x29, #-52]
    a9b8:	ldur	x0, [x29, #-24]
    a9bc:	ldur	w1, [x29, #-52]
    a9c0:	ldur	x2, [x29, #-32]
    a9c4:	ldur	x3, [x29, #-40]
    a9c8:	bl	26a7c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv>
    a9cc:	sub	x8, x29, #0x8
    a9d0:	str	w0, [sp, #7016]
    a9d4:	mov	x0, x8
    a9d8:	ldr	w1, [sp, #7016]
    a9dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a9e0:	tbnz	w0, #0, a9ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9560>
    a9e4:	stur	wzr, [x29, #-4]
    a9e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a9ec:	ldur	w8, [x29, #-8]
    a9f0:	stur	w8, [x29, #-4]
    a9f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    a9f8:	ldur	w0, [x29, #-16]
    a9fc:	mov	w8, wzr
    aa00:	mov	w1, w8
    aa04:	mov	w2, #0x5                   	// #5
    aa08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    aa0c:	stur	w0, [x29, #-52]
    aa10:	ldur	x0, [x29, #-24]
    aa14:	ldur	w1, [x29, #-52]
    aa18:	ldur	x2, [x29, #-32]
    aa1c:	ldur	x3, [x29, #-40]
    aa20:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    aa24:	sub	x9, x29, #0x8
    aa28:	str	w0, [sp, #7012]
    aa2c:	mov	x0, x9
    aa30:	ldr	w1, [sp, #7012]
    aa34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aa38:	tbnz	w0, #0, aa44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x95b8>
    aa3c:	stur	wzr, [x29, #-4]
    aa40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    aa44:	ldur	w0, [x29, #-16]
    aa48:	mov	w8, wzr
    aa4c:	mov	w1, w8
    aa50:	mov	w2, #0x5                   	// #5
    aa54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    aa58:	stur	w0, [x29, #-52]
    aa5c:	ldur	x0, [x29, #-24]
    aa60:	ldur	w1, [x29, #-52]
    aa64:	ldur	x2, [x29, #-32]
    aa68:	ldur	x3, [x29, #-40]
    aa6c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    aa70:	sub	x9, x29, #0x8
    aa74:	str	w0, [sp, #7008]
    aa78:	mov	x0, x9
    aa7c:	ldr	w1, [sp, #7008]
    aa80:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aa84:	tbnz	w0, #0, aa90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9604>
    aa88:	stur	wzr, [x29, #-4]
    aa8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    aa90:	ldur	w0, [x29, #-16]
    aa94:	mov	w8, #0x5                   	// #5
    aa98:	mov	w1, w8
    aa9c:	mov	w2, w8
    aaa0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    aaa4:	stur	w0, [x29, #-52]
    aaa8:	ldur	x0, [x29, #-24]
    aaac:	ldur	w1, [x29, #-52]
    aab0:	ldur	x2, [x29, #-32]
    aab4:	ldur	x3, [x29, #-40]
    aab8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    aabc:	sub	x9, x29, #0x8
    aac0:	str	w0, [sp, #7004]
    aac4:	mov	x0, x9
    aac8:	ldr	w1, [sp, #7004]
    aacc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aad0:	tbnz	w0, #0, aadc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9650>
    aad4:	stur	wzr, [x29, #-4]
    aad8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    aadc:	stur	wzr, [x29, #-52]
    aae0:	ldur	w0, [x29, #-16]
    aae4:	mov	w1, #0x10                  	// #16
    aae8:	mov	w2, #0x5                   	// #5
    aaec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    aaf0:	ldur	w8, [x29, #-52]
    aaf4:	orr	w8, w8, w0
    aaf8:	stur	w8, [x29, #-52]
    aafc:	ldur	w0, [x29, #-16]
    ab00:	mov	w1, #0x16                  	// #22
    ab04:	mov	w2, #0x1                   	// #1
    ab08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ab0c:	ldur	w8, [x29, #-52]
    ab10:	orr	w8, w8, w0, lsl #5
    ab14:	stur	w8, [x29, #-52]
    ab18:	ldur	x0, [x29, #-24]
    ab1c:	ldur	w1, [x29, #-52]
    ab20:	ldur	x2, [x29, #-32]
    ab24:	ldur	x3, [x29, #-40]
    ab28:	bl	26b80 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv>
    ab2c:	sub	x9, x29, #0x8
    ab30:	str	w0, [sp, #7000]
    ab34:	mov	x0, x9
    ab38:	ldr	w1, [sp, #7000]
    ab3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ab40:	tbnz	w0, #0, ab4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x96c0>
    ab44:	stur	wzr, [x29, #-4]
    ab48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ab4c:	ldur	w8, [x29, #-8]
    ab50:	stur	w8, [x29, #-4]
    ab54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ab58:	ldur	w0, [x29, #-16]
    ab5c:	mov	w8, wzr
    ab60:	mov	w1, w8
    ab64:	mov	w2, #0x5                   	// #5
    ab68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ab6c:	stur	w0, [x29, #-52]
    ab70:	ldur	x0, [x29, #-24]
    ab74:	ldur	w1, [x29, #-52]
    ab78:	ldur	x2, [x29, #-32]
    ab7c:	ldur	x3, [x29, #-40]
    ab80:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    ab84:	sub	x9, x29, #0x8
    ab88:	str	w0, [sp, #6996]
    ab8c:	mov	x0, x9
    ab90:	ldr	w1, [sp, #6996]
    ab94:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ab98:	tbnz	w0, #0, aba4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9718>
    ab9c:	stur	wzr, [x29, #-4]
    aba0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    aba4:	ldur	w0, [x29, #-16]
    aba8:	mov	w1, #0xa                   	// #10
    abac:	mov	w2, #0x3                   	// #3
    abb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    abb4:	stur	w0, [x29, #-52]
    abb8:	ldur	x0, [x29, #-24]
    abbc:	ldur	w1, [x29, #-52]
    abc0:	ldur	x2, [x29, #-32]
    abc4:	ldur	x3, [x29, #-40]
    abc8:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    abcc:	sub	x8, x29, #0x8
    abd0:	str	w0, [sp, #6992]
    abd4:	mov	x0, x8
    abd8:	ldr	w1, [sp, #6992]
    abdc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    abe0:	tbnz	w0, #0, abec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9760>
    abe4:	stur	wzr, [x29, #-4]
    abe8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    abec:	ldur	w0, [x29, #-16]
    abf0:	mov	w8, wzr
    abf4:	mov	w1, w8
    abf8:	mov	w2, #0x5                   	// #5
    abfc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ac00:	stur	w0, [x29, #-52]
    ac04:	ldur	x0, [x29, #-24]
    ac08:	ldur	w1, [x29, #-52]
    ac0c:	ldur	x2, [x29, #-32]
    ac10:	ldur	x3, [x29, #-40]
    ac14:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    ac18:	sub	x9, x29, #0x8
    ac1c:	str	w0, [sp, #6988]
    ac20:	mov	x0, x9
    ac24:	ldr	w1, [sp, #6988]
    ac28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ac2c:	tbnz	w0, #0, ac38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x97ac>
    ac30:	stur	wzr, [x29, #-4]
    ac34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ac38:	ldur	w0, [x29, #-16]
    ac3c:	mov	w8, #0x5                   	// #5
    ac40:	mov	w1, w8
    ac44:	mov	w2, w8
    ac48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ac4c:	stur	w0, [x29, #-52]
    ac50:	ldur	x0, [x29, #-24]
    ac54:	ldur	w1, [x29, #-52]
    ac58:	ldur	x2, [x29, #-32]
    ac5c:	ldur	x3, [x29, #-40]
    ac60:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    ac64:	sub	x9, x29, #0x8
    ac68:	str	w0, [sp, #6984]
    ac6c:	mov	x0, x9
    ac70:	ldr	w1, [sp, #6984]
    ac74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ac78:	tbnz	w0, #0, ac84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x97f8>
    ac7c:	stur	wzr, [x29, #-4]
    ac80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ac84:	ldur	w0, [x29, #-16]
    ac88:	mov	w1, #0x10                  	// #16
    ac8c:	mov	w2, #0x5                   	// #5
    ac90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ac94:	stur	w0, [x29, #-52]
    ac98:	ldur	x0, [x29, #-24]
    ac9c:	ldur	w1, [x29, #-52]
    aca0:	ldur	x2, [x29, #-32]
    aca4:	ldur	x3, [x29, #-40]
    aca8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    acac:	sub	x8, x29, #0x8
    acb0:	str	w0, [sp, #6980]
    acb4:	mov	x0, x8
    acb8:	ldr	w1, [sp, #6980]
    acbc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    acc0:	tbnz	w0, #0, accc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9840>
    acc4:	stur	wzr, [x29, #-4]
    acc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    accc:	ldur	w0, [x29, #-16]
    acd0:	mov	w1, #0xd                   	// #13
    acd4:	mov	w2, #0x2                   	// #2
    acd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    acdc:	stur	w0, [x29, #-52]
    ace0:	ldur	x0, [x29, #-24]
    ace4:	ldur	w8, [x29, #-52]
    ace8:	mov	w3, w8
    acec:	str	x0, [sp, #6968]
    acf0:	mov	x0, x3
    acf4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    acf8:	add	x9, sp, #0x3, lsl #12
    acfc:	add	x9, x9, #0x8
    ad00:	str	x0, [sp, #12296]
    ad04:	str	x1, [sp, #12304]
    ad08:	ldr	x0, [sp, #6968]
    ad0c:	mov	x1, x9
    ad10:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ad14:	ldur	w8, [x29, #-8]
    ad18:	stur	w8, [x29, #-4]
    ad1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ad20:	ldur	w0, [x29, #-16]
    ad24:	mov	w8, wzr
    ad28:	mov	w1, w8
    ad2c:	mov	w2, #0x5                   	// #5
    ad30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ad34:	stur	w0, [x29, #-52]
    ad38:	ldur	x0, [x29, #-24]
    ad3c:	ldur	w1, [x29, #-52]
    ad40:	ldur	x2, [x29, #-32]
    ad44:	ldur	x3, [x29, #-40]
    ad48:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    ad4c:	sub	x9, x29, #0x8
    ad50:	str	w0, [sp, #6964]
    ad54:	mov	x0, x9
    ad58:	ldr	w1, [sp, #6964]
    ad5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ad60:	tbnz	w0, #0, ad6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x98e0>
    ad64:	stur	wzr, [x29, #-4]
    ad68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ad6c:	ldur	w0, [x29, #-16]
    ad70:	mov	w1, #0xa                   	// #10
    ad74:	mov	w2, #0x3                   	// #3
    ad78:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ad7c:	stur	w0, [x29, #-52]
    ad80:	ldur	x0, [x29, #-24]
    ad84:	ldur	w1, [x29, #-52]
    ad88:	ldur	x2, [x29, #-32]
    ad8c:	ldur	x3, [x29, #-40]
    ad90:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    ad94:	sub	x8, x29, #0x8
    ad98:	str	w0, [sp, #6960]
    ad9c:	mov	x0, x8
    ada0:	ldr	w1, [sp, #6960]
    ada4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ada8:	tbnz	w0, #0, adb4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9928>
    adac:	stur	wzr, [x29, #-4]
    adb0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    adb4:	ldur	w0, [x29, #-16]
    adb8:	mov	w8, wzr
    adbc:	mov	w1, w8
    adc0:	mov	w2, #0x5                   	// #5
    adc4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    adc8:	stur	w0, [x29, #-52]
    adcc:	ldur	x0, [x29, #-24]
    add0:	ldur	w1, [x29, #-52]
    add4:	ldur	x2, [x29, #-32]
    add8:	ldur	x3, [x29, #-40]
    addc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    ade0:	sub	x9, x29, #0x8
    ade4:	str	w0, [sp, #6956]
    ade8:	mov	x0, x9
    adec:	ldr	w1, [sp, #6956]
    adf0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    adf4:	tbnz	w0, #0, ae00 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9974>
    adf8:	stur	wzr, [x29, #-4]
    adfc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ae00:	ldur	w0, [x29, #-16]
    ae04:	mov	w8, #0x5                   	// #5
    ae08:	mov	w1, w8
    ae0c:	mov	w2, w8
    ae10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ae14:	stur	w0, [x29, #-52]
    ae18:	ldur	x0, [x29, #-24]
    ae1c:	ldur	w1, [x29, #-52]
    ae20:	ldur	x2, [x29, #-32]
    ae24:	ldur	x3, [x29, #-40]
    ae28:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    ae2c:	sub	x9, x29, #0x8
    ae30:	str	w0, [sp, #6952]
    ae34:	mov	x0, x9
    ae38:	ldr	w1, [sp, #6952]
    ae3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ae40:	tbnz	w0, #0, ae4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x99c0>
    ae44:	stur	wzr, [x29, #-4]
    ae48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ae4c:	ldur	w0, [x29, #-16]
    ae50:	mov	w1, #0x10                  	// #16
    ae54:	mov	w2, #0x1                   	// #1
    ae58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ae5c:	stur	w0, [x29, #-52]
    ae60:	ldur	x0, [x29, #-24]
    ae64:	ldur	w8, [x29, #-52]
    ae68:	mov	w3, w8
    ae6c:	str	x0, [sp, #6944]
    ae70:	mov	x0, x3
    ae74:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ae78:	add	x9, sp, #0x2, lsl #12
    ae7c:	add	x9, x9, #0xff8
    ae80:	str	x0, [sp, #12280]
    ae84:	str	x1, [sp, #12288]
    ae88:	ldr	x0, [sp, #6944]
    ae8c:	mov	x1, x9
    ae90:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ae94:	ldur	w8, [x29, #-8]
    ae98:	stur	w8, [x29, #-4]
    ae9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    aea0:	ldur	w0, [x29, #-16]
    aea4:	mov	w8, wzr
    aea8:	mov	w1, w8
    aeac:	mov	w2, #0x4                   	// #4
    aeb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    aeb4:	stur	w0, [x29, #-52]
    aeb8:	ldur	x0, [x29, #-24]
    aebc:	ldur	w1, [x29, #-52]
    aec0:	ldur	x2, [x29, #-32]
    aec4:	ldur	x3, [x29, #-40]
    aec8:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    aecc:	sub	x9, x29, #0x8
    aed0:	str	w0, [sp, #6940]
    aed4:	mov	x0, x9
    aed8:	ldr	w1, [sp, #6940]
    aedc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aee0:	tbnz	w0, #0, aeec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9a60>
    aee4:	stur	wzr, [x29, #-4]
    aee8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    aeec:	ldur	w0, [x29, #-16]
    aef0:	mov	w1, #0xa                   	// #10
    aef4:	mov	w2, #0x3                   	// #3
    aef8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    aefc:	stur	w0, [x29, #-52]
    af00:	ldur	x0, [x29, #-24]
    af04:	ldur	w1, [x29, #-52]
    af08:	ldur	x2, [x29, #-32]
    af0c:	ldur	x3, [x29, #-40]
    af10:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    af14:	sub	x8, x29, #0x8
    af18:	str	w0, [sp, #6936]
    af1c:	mov	x0, x8
    af20:	ldr	w1, [sp, #6936]
    af24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    af28:	tbnz	w0, #0, af34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9aa8>
    af2c:	stur	wzr, [x29, #-4]
    af30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    af34:	ldur	w0, [x29, #-16]
    af38:	mov	w8, #0x5                   	// #5
    af3c:	mov	w1, w8
    af40:	mov	w2, w8
    af44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    af48:	stur	w0, [x29, #-52]
    af4c:	ldur	x0, [x29, #-24]
    af50:	ldur	w1, [x29, #-52]
    af54:	ldur	x2, [x29, #-32]
    af58:	ldur	x3, [x29, #-40]
    af5c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    af60:	sub	x9, x29, #0x8
    af64:	str	w0, [sp, #6932]
    af68:	mov	x0, x9
    af6c:	ldr	w1, [sp, #6932]
    af70:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    af74:	tbnz	w0, #0, af80 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9af4>
    af78:	stur	wzr, [x29, #-4]
    af7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    af80:	ldur	w8, [x29, #-8]
    af84:	stur	w8, [x29, #-4]
    af88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    af8c:	ldur	w0, [x29, #-16]
    af90:	mov	w8, wzr
    af94:	mov	w1, w8
    af98:	mov	w2, #0x5                   	// #5
    af9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    afa0:	stur	w0, [x29, #-52]
    afa4:	ldur	x0, [x29, #-24]
    afa8:	ldur	w1, [x29, #-52]
    afac:	ldur	x2, [x29, #-32]
    afb0:	ldur	x3, [x29, #-40]
    afb4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    afb8:	sub	x9, x29, #0x8
    afbc:	str	w0, [sp, #6928]
    afc0:	mov	x0, x9
    afc4:	ldr	w1, [sp, #6928]
    afc8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    afcc:	tbnz	w0, #0, afd8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9b4c>
    afd0:	stur	wzr, [x29, #-4]
    afd4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    afd8:	ldur	w0, [x29, #-16]
    afdc:	mov	w8, wzr
    afe0:	mov	w1, w8
    afe4:	mov	w2, #0x5                   	// #5
    afe8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    afec:	stur	w0, [x29, #-52]
    aff0:	ldur	x0, [x29, #-24]
    aff4:	ldur	w1, [x29, #-52]
    aff8:	ldur	x2, [x29, #-32]
    affc:	ldur	x3, [x29, #-40]
    b000:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b004:	sub	x9, x29, #0x8
    b008:	str	w0, [sp, #6924]
    b00c:	mov	x0, x9
    b010:	ldr	w1, [sp, #6924]
    b014:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b018:	tbnz	w0, #0, b024 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9b98>
    b01c:	stur	wzr, [x29, #-4]
    b020:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b024:	ldur	w0, [x29, #-16]
    b028:	mov	w8, #0x5                   	// #5
    b02c:	mov	w1, w8
    b030:	mov	w2, w8
    b034:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b038:	stur	w0, [x29, #-52]
    b03c:	ldur	x0, [x29, #-24]
    b040:	ldur	w1, [x29, #-52]
    b044:	ldur	x2, [x29, #-32]
    b048:	ldur	x3, [x29, #-40]
    b04c:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b050:	sub	x9, x29, #0x8
    b054:	str	w0, [sp, #6920]
    b058:	mov	x0, x9
    b05c:	ldr	w1, [sp, #6920]
    b060:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b064:	tbnz	w0, #0, b070 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9be4>
    b068:	stur	wzr, [x29, #-4]
    b06c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b070:	ldur	w0, [x29, #-16]
    b074:	mov	w1, #0x10                  	// #16
    b078:	mov	w2, #0x3                   	// #3
    b07c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b080:	stur	w0, [x29, #-52]
    b084:	ldur	x0, [x29, #-24]
    b088:	ldur	w8, [x29, #-52]
    b08c:	mov	w3, w8
    b090:	str	x0, [sp, #6912]
    b094:	mov	x0, x3
    b098:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    b09c:	add	x9, sp, #0x2, lsl #12
    b0a0:	add	x9, x9, #0xfe8
    b0a4:	str	x0, [sp, #12264]
    b0a8:	str	x1, [sp, #12272]
    b0ac:	ldr	x0, [sp, #6912]
    b0b0:	mov	x1, x9
    b0b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    b0b8:	ldur	w8, [x29, #-8]
    b0bc:	stur	w8, [x29, #-4]
    b0c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b0c4:	ldur	w0, [x29, #-16]
    b0c8:	mov	w8, wzr
    b0cc:	mov	w1, w8
    b0d0:	mov	w2, #0x5                   	// #5
    b0d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b0d8:	stur	w0, [x29, #-52]
    b0dc:	ldur	x0, [x29, #-24]
    b0e0:	ldur	w1, [x29, #-52]
    b0e4:	ldur	x2, [x29, #-32]
    b0e8:	ldur	x3, [x29, #-40]
    b0ec:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b0f0:	sub	x9, x29, #0x8
    b0f4:	str	w0, [sp, #6908]
    b0f8:	mov	x0, x9
    b0fc:	ldr	w1, [sp, #6908]
    b100:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b104:	tbnz	w0, #0, b110 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c84>
    b108:	stur	wzr, [x29, #-4]
    b10c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b110:	ldur	w0, [x29, #-16]
    b114:	mov	w1, #0xa                   	// #10
    b118:	mov	w2, #0x3                   	// #3
    b11c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b120:	stur	w0, [x29, #-52]
    b124:	ldur	x0, [x29, #-24]
    b128:	ldur	w1, [x29, #-52]
    b12c:	ldur	x2, [x29, #-32]
    b130:	ldur	x3, [x29, #-40]
    b134:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    b138:	sub	x8, x29, #0x8
    b13c:	str	w0, [sp, #6904]
    b140:	mov	x0, x8
    b144:	ldr	w1, [sp, #6904]
    b148:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b14c:	tbnz	w0, #0, b158 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9ccc>
    b150:	stur	wzr, [x29, #-4]
    b154:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b158:	ldur	w0, [x29, #-16]
    b15c:	mov	w8, wzr
    b160:	mov	w1, w8
    b164:	mov	w2, #0x5                   	// #5
    b168:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b16c:	stur	w0, [x29, #-52]
    b170:	ldur	x0, [x29, #-24]
    b174:	ldur	w1, [x29, #-52]
    b178:	ldur	x2, [x29, #-32]
    b17c:	ldur	x3, [x29, #-40]
    b180:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b184:	sub	x9, x29, #0x8
    b188:	str	w0, [sp, #6900]
    b18c:	mov	x0, x9
    b190:	ldr	w1, [sp, #6900]
    b194:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b198:	tbnz	w0, #0, b1a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9d18>
    b19c:	stur	wzr, [x29, #-4]
    b1a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b1a4:	ldur	w0, [x29, #-16]
    b1a8:	mov	w1, #0x5                   	// #5
    b1ac:	mov	w2, #0x1                   	// #1
    b1b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b1b4:	stur	w0, [x29, #-52]
    b1b8:	ldur	x0, [x29, #-24]
    b1bc:	ldur	w8, [x29, #-52]
    b1c0:	mov	w3, w8
    b1c4:	str	x0, [sp, #6888]
    b1c8:	mov	x0, x3
    b1cc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    b1d0:	add	x9, sp, #0x2, lsl #12
    b1d4:	add	x9, x9, #0xfd8
    b1d8:	str	x0, [sp, #12248]
    b1dc:	str	x1, [sp, #12256]
    b1e0:	ldr	x0, [sp, #6888]
    b1e4:	mov	x1, x9
    b1e8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    b1ec:	ldur	w8, [x29, #-8]
    b1f0:	stur	w8, [x29, #-4]
    b1f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b1f8:	ldur	w0, [x29, #-16]
    b1fc:	mov	w8, wzr
    b200:	mov	w1, w8
    b204:	mov	w2, #0x5                   	// #5
    b208:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b20c:	stur	w0, [x29, #-52]
    b210:	ldur	x0, [x29, #-24]
    b214:	ldur	w1, [x29, #-52]
    b218:	ldur	x2, [x29, #-32]
    b21c:	ldur	x3, [x29, #-40]
    b220:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b224:	sub	x9, x29, #0x8
    b228:	str	w0, [sp, #6884]
    b22c:	mov	x0, x9
    b230:	ldr	w1, [sp, #6884]
    b234:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b238:	tbnz	w0, #0, b244 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9db8>
    b23c:	stur	wzr, [x29, #-4]
    b240:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b244:	ldur	w0, [x29, #-16]
    b248:	mov	w1, #0xa                   	// #10
    b24c:	mov	w2, #0x3                   	// #3
    b250:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b254:	stur	w0, [x29, #-52]
    b258:	ldur	x0, [x29, #-24]
    b25c:	ldur	w1, [x29, #-52]
    b260:	ldur	x2, [x29, #-32]
    b264:	ldur	x3, [x29, #-40]
    b268:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    b26c:	sub	x8, x29, #0x8
    b270:	str	w0, [sp, #6880]
    b274:	mov	x0, x8
    b278:	ldr	w1, [sp, #6880]
    b27c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b280:	tbnz	w0, #0, b28c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9e00>
    b284:	stur	wzr, [x29, #-4]
    b288:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b28c:	ldur	w0, [x29, #-16]
    b290:	mov	w8, #0x5                   	// #5
    b294:	mov	w1, w8
    b298:	mov	w2, w8
    b29c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b2a0:	stur	w0, [x29, #-52]
    b2a4:	ldur	x0, [x29, #-24]
    b2a8:	ldur	w1, [x29, #-52]
    b2ac:	ldur	x2, [x29, #-32]
    b2b0:	ldur	x3, [x29, #-40]
    b2b4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    b2b8:	sub	x9, x29, #0x8
    b2bc:	str	w0, [sp, #6876]
    b2c0:	mov	x0, x9
    b2c4:	ldr	w1, [sp, #6876]
    b2c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b2cc:	tbnz	w0, #0, b2d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9e4c>
    b2d0:	stur	wzr, [x29, #-4]
    b2d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b2d8:	ldur	w0, [x29, #-16]
    b2dc:	mov	w1, #0x10                  	// #16
    b2e0:	mov	w2, #0x5                   	// #5
    b2e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b2e8:	stur	w0, [x29, #-52]
    b2ec:	ldur	x0, [x29, #-24]
    b2f0:	ldur	w1, [x29, #-52]
    b2f4:	ldur	x2, [x29, #-32]
    b2f8:	ldur	x3, [x29, #-40]
    b2fc:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b300:	sub	x8, x29, #0x8
    b304:	str	w0, [sp, #6872]
    b308:	mov	x0, x8
    b30c:	ldr	w1, [sp, #6872]
    b310:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b314:	tbnz	w0, #0, b320 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9e94>
    b318:	stur	wzr, [x29, #-4]
    b31c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b320:	ldur	w8, [x29, #-8]
    b324:	stur	w8, [x29, #-4]
    b328:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b32c:	ldur	w0, [x29, #-16]
    b330:	mov	w8, wzr
    b334:	mov	w1, w8
    b338:	mov	w2, #0x4                   	// #4
    b33c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b340:	stur	w0, [x29, #-52]
    b344:	ldur	x0, [x29, #-24]
    b348:	ldur	w8, [x29, #-52]
    b34c:	mov	w3, w8
    b350:	str	x0, [sp, #6864]
    b354:	mov	x0, x3
    b358:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    b35c:	add	x9, sp, #0x2, lsl #12
    b360:	add	x9, x9, #0xfc8
    b364:	str	x0, [sp, #12232]
    b368:	str	x1, [sp, #12240]
    b36c:	ldr	x0, [sp, #6864]
    b370:	mov	x1, x9
    b374:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    b378:	ldur	w0, [x29, #-16]
    b37c:	mov	w1, #0xa                   	// #10
    b380:	mov	w2, #0x3                   	// #3
    b384:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b388:	stur	w0, [x29, #-52]
    b38c:	ldur	x0, [x29, #-24]
    b390:	ldur	w1, [x29, #-52]
    b394:	ldur	x2, [x29, #-32]
    b398:	ldur	x3, [x29, #-40]
    b39c:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    b3a0:	sub	x9, x29, #0x8
    b3a4:	str	w0, [sp, #6860]
    b3a8:	mov	x0, x9
    b3ac:	ldr	w1, [sp, #6860]
    b3b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b3b4:	tbnz	w0, #0, b3c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9f34>
    b3b8:	stur	wzr, [x29, #-4]
    b3bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b3c0:	ldur	w0, [x29, #-16]
    b3c4:	mov	w8, #0x5                   	// #5
    b3c8:	mov	w1, w8
    b3cc:	mov	w2, w8
    b3d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b3d4:	stur	w0, [x29, #-52]
    b3d8:	ldur	x0, [x29, #-24]
    b3dc:	ldur	w1, [x29, #-52]
    b3e0:	ldur	x2, [x29, #-32]
    b3e4:	ldur	x3, [x29, #-40]
    b3e8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    b3ec:	sub	x9, x29, #0x8
    b3f0:	str	w0, [sp, #6856]
    b3f4:	mov	x0, x9
    b3f8:	ldr	w1, [sp, #6856]
    b3fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b400:	tbnz	w0, #0, b40c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9f80>
    b404:	stur	wzr, [x29, #-4]
    b408:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b40c:	ldur	w0, [x29, #-16]
    b410:	mov	w1, #0x10                  	// #16
    b414:	mov	w2, #0x5                   	// #5
    b418:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b41c:	stur	w0, [x29, #-52]
    b420:	ldur	x0, [x29, #-24]
    b424:	ldur	w1, [x29, #-52]
    b428:	ldur	x2, [x29, #-32]
    b42c:	ldur	x3, [x29, #-40]
    b430:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b434:	sub	x8, x29, #0x8
    b438:	str	w0, [sp, #6852]
    b43c:	mov	x0, x8
    b440:	ldr	w1, [sp, #6852]
    b444:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b448:	tbnz	w0, #0, b454 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9fc8>
    b44c:	stur	wzr, [x29, #-4]
    b450:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b454:	ldur	w8, [x29, #-8]
    b458:	stur	w8, [x29, #-4]
    b45c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b460:	ldur	w0, [x29, #-16]
    b464:	mov	w8, wzr
    b468:	mov	w1, w8
    b46c:	mov	w2, #0x4                   	// #4
    b470:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b474:	stur	w0, [x29, #-52]
    b478:	ldur	x0, [x29, #-24]
    b47c:	ldur	w1, [x29, #-52]
    b480:	ldur	x2, [x29, #-32]
    b484:	ldur	x3, [x29, #-40]
    b488:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
    b48c:	sub	x9, x29, #0x8
    b490:	str	w0, [sp, #6848]
    b494:	mov	x0, x9
    b498:	ldr	w1, [sp, #6848]
    b49c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b4a0:	tbnz	w0, #0, b4ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa020>
    b4a4:	stur	wzr, [x29, #-4]
    b4a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b4ac:	ldur	w0, [x29, #-16]
    b4b0:	mov	w8, #0x5                   	// #5
    b4b4:	mov	w1, w8
    b4b8:	mov	w2, w8
    b4bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b4c0:	stur	w0, [x29, #-52]
    b4c4:	ldur	x0, [x29, #-24]
    b4c8:	ldur	w1, [x29, #-52]
    b4cc:	ldur	x2, [x29, #-32]
    b4d0:	ldur	x3, [x29, #-40]
    b4d4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    b4d8:	sub	x9, x29, #0x8
    b4dc:	str	w0, [sp, #6844]
    b4e0:	mov	x0, x9
    b4e4:	ldr	w1, [sp, #6844]
    b4e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b4ec:	tbnz	w0, #0, b4f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa06c>
    b4f0:	stur	wzr, [x29, #-4]
    b4f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b4f8:	stur	wzr, [x29, #-52]
    b4fc:	ldur	w0, [x29, #-16]
    b500:	mov	w1, #0xa                   	// #10
    b504:	mov	w2, #0x3                   	// #3
    b508:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b50c:	ldur	w8, [x29, #-52]
    b510:	orr	w8, w8, w0
    b514:	stur	w8, [x29, #-52]
    b518:	ldur	w0, [x29, #-16]
    b51c:	mov	w1, #0x10                  	// #16
    b520:	mov	w2, #0x6                   	// #6
    b524:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b528:	ldur	w8, [x29, #-52]
    b52c:	orr	w8, w8, w0, lsl #3
    b530:	stur	w8, [x29, #-52]
    b534:	ldur	x0, [x29, #-24]
    b538:	ldur	w8, [x29, #-52]
    b53c:	mov	w1, w8
    b540:	ldur	x2, [x29, #-32]
    b544:	ldur	x3, [x29, #-40]
    b548:	bl	275f8 <_ZL10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    b54c:	sub	x9, x29, #0x8
    b550:	str	w0, [sp, #6840]
    b554:	mov	x0, x9
    b558:	ldr	w1, [sp, #6840]
    b55c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b560:	tbnz	w0, #0, b56c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa0e0>
    b564:	stur	wzr, [x29, #-4]
    b568:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b56c:	ldur	w8, [x29, #-8]
    b570:	stur	w8, [x29, #-4]
    b574:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b578:	ldur	w0, [x29, #-16]
    b57c:	mov	w8, wzr
    b580:	mov	w1, w8
    b584:	mov	w2, #0x4                   	// #4
    b588:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b58c:	stur	w0, [x29, #-52]
    b590:	ldur	x0, [x29, #-24]
    b594:	ldur	w8, [x29, #-52]
    b598:	mov	w3, w8
    b59c:	str	x0, [sp, #6832]
    b5a0:	mov	x0, x3
    b5a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    b5a8:	add	x9, sp, #0x2, lsl #12
    b5ac:	add	x9, x9, #0xfb8
    b5b0:	str	x0, [sp, #12216]
    b5b4:	str	x1, [sp, #12224]
    b5b8:	ldr	x0, [sp, #6832]
    b5bc:	mov	x1, x9
    b5c0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    b5c4:	ldur	w0, [x29, #-16]
    b5c8:	mov	w1, #0xa                   	// #10
    b5cc:	mov	w2, #0x3                   	// #3
    b5d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b5d4:	stur	w0, [x29, #-52]
    b5d8:	ldur	x0, [x29, #-24]
    b5dc:	ldur	w1, [x29, #-52]
    b5e0:	ldur	x2, [x29, #-32]
    b5e4:	ldur	x3, [x29, #-40]
    b5e8:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    b5ec:	sub	x9, x29, #0x8
    b5f0:	str	w0, [sp, #6828]
    b5f4:	mov	x0, x9
    b5f8:	ldr	w1, [sp, #6828]
    b5fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b600:	tbnz	w0, #0, b60c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa180>
    b604:	stur	wzr, [x29, #-4]
    b608:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b60c:	ldur	w0, [x29, #-16]
    b610:	mov	w8, #0x5                   	// #5
    b614:	mov	w1, w8
    b618:	mov	w2, w8
    b61c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b620:	stur	w0, [x29, #-52]
    b624:	ldur	x0, [x29, #-24]
    b628:	ldur	w1, [x29, #-52]
    b62c:	ldur	x2, [x29, #-32]
    b630:	ldur	x3, [x29, #-40]
    b634:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    b638:	sub	x9, x29, #0x8
    b63c:	str	w0, [sp, #6824]
    b640:	mov	x0, x9
    b644:	ldr	w1, [sp, #6824]
    b648:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b64c:	tbnz	w0, #0, b658 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa1cc>
    b650:	stur	wzr, [x29, #-4]
    b654:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b658:	ldur	w0, [x29, #-16]
    b65c:	mov	w1, #0x10                  	// #16
    b660:	mov	w2, #0x6                   	// #6
    b664:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b668:	stur	w0, [x29, #-52]
    b66c:	ldur	x0, [x29, #-24]
    b670:	ldur	w8, [x29, #-52]
    b674:	mov	w1, w8
    b678:	ldur	x2, [x29, #-32]
    b67c:	ldur	x3, [x29, #-40]
    b680:	bl	273c0 <_ZL10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    b684:	sub	x9, x29, #0x8
    b688:	str	w0, [sp, #6820]
    b68c:	mov	x0, x9
    b690:	ldr	w1, [sp, #6820]
    b694:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b698:	tbnz	w0, #0, b6a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa218>
    b69c:	stur	wzr, [x29, #-4]
    b6a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b6a4:	ldur	w8, [x29, #-8]
    b6a8:	stur	w8, [x29, #-4]
    b6ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b6b0:	ldur	w0, [x29, #-16]
    b6b4:	mov	w8, wzr
    b6b8:	mov	w1, w8
    b6bc:	mov	w2, #0x5                   	// #5
    b6c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b6c4:	stur	w0, [x29, #-52]
    b6c8:	ldur	x0, [x29, #-24]
    b6cc:	ldur	w1, [x29, #-52]
    b6d0:	ldur	x2, [x29, #-32]
    b6d4:	ldur	x3, [x29, #-40]
    b6d8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b6dc:	sub	x9, x29, #0x8
    b6e0:	str	w0, [sp, #6816]
    b6e4:	mov	x0, x9
    b6e8:	ldr	w1, [sp, #6816]
    b6ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b6f0:	tbnz	w0, #0, b6fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa270>
    b6f4:	stur	wzr, [x29, #-4]
    b6f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b6fc:	ldur	w0, [x29, #-16]
    b700:	mov	w8, #0x5                   	// #5
    b704:	mov	w1, w8
    b708:	mov	w2, w8
    b70c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b710:	stur	w0, [x29, #-52]
    b714:	ldur	x0, [x29, #-24]
    b718:	ldur	w1, [x29, #-52]
    b71c:	ldur	x2, [x29, #-32]
    b720:	ldur	x3, [x29, #-40]
    b724:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    b728:	sub	x9, x29, #0x8
    b72c:	str	w0, [sp, #6812]
    b730:	mov	x0, x9
    b734:	ldr	w1, [sp, #6812]
    b738:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b73c:	tbnz	w0, #0, b748 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa2bc>
    b740:	stur	wzr, [x29, #-4]
    b744:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b748:	stur	wzr, [x29, #-52]
    b74c:	ldur	w0, [x29, #-16]
    b750:	mov	w1, #0xa                   	// #10
    b754:	mov	w2, #0x3                   	// #3
    b758:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b75c:	ldur	w8, [x29, #-52]
    b760:	orr	w8, w8, w0
    b764:	stur	w8, [x29, #-52]
    b768:	ldur	w0, [x29, #-16]
    b76c:	mov	w1, #0x10                  	// #16
    b770:	mov	w2, #0x6                   	// #6
    b774:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b778:	ldur	w8, [x29, #-52]
    b77c:	orr	w8, w8, w0, lsl #3
    b780:	stur	w8, [x29, #-52]
    b784:	ldur	x0, [x29, #-24]
    b788:	ldur	w8, [x29, #-52]
    b78c:	mov	w1, w8
    b790:	ldur	x2, [x29, #-32]
    b794:	ldur	x3, [x29, #-40]
    b798:	bl	275f8 <_ZL10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    b79c:	sub	x9, x29, #0x8
    b7a0:	str	w0, [sp, #6808]
    b7a4:	mov	x0, x9
    b7a8:	ldr	w1, [sp, #6808]
    b7ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b7b0:	tbnz	w0, #0, b7bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa330>
    b7b4:	stur	wzr, [x29, #-4]
    b7b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b7bc:	ldur	w8, [x29, #-8]
    b7c0:	stur	w8, [x29, #-4]
    b7c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b7c8:	ldur	w0, [x29, #-16]
    b7cc:	mov	w8, wzr
    b7d0:	mov	w1, w8
    b7d4:	mov	w2, #0x5                   	// #5
    b7d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b7dc:	stur	w0, [x29, #-52]
    b7e0:	ldur	x0, [x29, #-24]
    b7e4:	ldur	w1, [x29, #-52]
    b7e8:	ldur	x2, [x29, #-32]
    b7ec:	ldur	x3, [x29, #-40]
    b7f0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b7f4:	sub	x9, x29, #0x8
    b7f8:	str	w0, [sp, #6804]
    b7fc:	mov	x0, x9
    b800:	ldr	w1, [sp, #6804]
    b804:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b808:	tbnz	w0, #0, b814 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa388>
    b80c:	stur	wzr, [x29, #-4]
    b810:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b814:	ldur	w0, [x29, #-16]
    b818:	mov	w1, #0xa                   	// #10
    b81c:	mov	w2, #0x3                   	// #3
    b820:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b824:	stur	w0, [x29, #-52]
    b828:	ldur	x0, [x29, #-24]
    b82c:	ldur	w1, [x29, #-52]
    b830:	ldur	x2, [x29, #-32]
    b834:	ldur	x3, [x29, #-40]
    b838:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    b83c:	sub	x8, x29, #0x8
    b840:	str	w0, [sp, #6800]
    b844:	mov	x0, x8
    b848:	ldr	w1, [sp, #6800]
    b84c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b850:	tbnz	w0, #0, b85c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa3d0>
    b854:	stur	wzr, [x29, #-4]
    b858:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b85c:	ldur	w0, [x29, #-16]
    b860:	mov	w8, #0x5                   	// #5
    b864:	mov	w1, w8
    b868:	mov	w2, w8
    b86c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b870:	stur	w0, [x29, #-52]
    b874:	ldur	x0, [x29, #-24]
    b878:	ldur	w1, [x29, #-52]
    b87c:	ldur	x2, [x29, #-32]
    b880:	ldur	x3, [x29, #-40]
    b884:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b888:	sub	x9, x29, #0x8
    b88c:	str	w0, [sp, #6796]
    b890:	mov	x0, x9
    b894:	ldr	w1, [sp, #6796]
    b898:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b89c:	tbnz	w0, #0, b8a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa41c>
    b8a0:	stur	wzr, [x29, #-4]
    b8a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b8a8:	ldur	w0, [x29, #-16]
    b8ac:	mov	w1, #0x10                  	// #16
    b8b0:	mov	w2, #0x5                   	// #5
    b8b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b8b8:	stur	w0, [x29, #-52]
    b8bc:	ldur	x0, [x29, #-24]
    b8c0:	ldur	w1, [x29, #-52]
    b8c4:	ldur	x2, [x29, #-32]
    b8c8:	ldur	x3, [x29, #-40]
    b8cc:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    b8d0:	sub	x8, x29, #0x8
    b8d4:	str	w0, [sp, #6792]
    b8d8:	mov	x0, x8
    b8dc:	ldr	w1, [sp, #6792]
    b8e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b8e4:	tbnz	w0, #0, b8f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa464>
    b8e8:	stur	wzr, [x29, #-4]
    b8ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b8f0:	ldur	w8, [x29, #-8]
    b8f4:	stur	w8, [x29, #-4]
    b8f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b8fc:	ldur	w0, [x29, #-16]
    b900:	mov	w8, wzr
    b904:	mov	w1, w8
    b908:	mov	w2, #0x5                   	// #5
    b90c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b910:	stur	w0, [x29, #-52]
    b914:	ldur	x0, [x29, #-24]
    b918:	ldur	w1, [x29, #-52]
    b91c:	ldur	x2, [x29, #-32]
    b920:	ldur	x3, [x29, #-40]
    b924:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b928:	sub	x9, x29, #0x8
    b92c:	str	w0, [sp, #6788]
    b930:	mov	x0, x9
    b934:	ldr	w1, [sp, #6788]
    b938:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b93c:	tbnz	w0, #0, b948 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa4bc>
    b940:	stur	wzr, [x29, #-4]
    b944:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b948:	ldur	w0, [x29, #-16]
    b94c:	mov	w1, #0xa                   	// #10
    b950:	mov	w2, #0x3                   	// #3
    b954:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b958:	stur	w0, [x29, #-52]
    b95c:	ldur	x0, [x29, #-24]
    b960:	ldur	w1, [x29, #-52]
    b964:	ldur	x2, [x29, #-32]
    b968:	ldur	x3, [x29, #-40]
    b96c:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    b970:	sub	x8, x29, #0x8
    b974:	str	w0, [sp, #6784]
    b978:	mov	x0, x8
    b97c:	ldr	w1, [sp, #6784]
    b980:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b984:	tbnz	w0, #0, b990 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa504>
    b988:	stur	wzr, [x29, #-4]
    b98c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b990:	ldur	w0, [x29, #-16]
    b994:	mov	w8, #0x5                   	// #5
    b998:	mov	w1, w8
    b99c:	mov	w2, w8
    b9a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b9a4:	stur	w0, [x29, #-52]
    b9a8:	ldur	x0, [x29, #-24]
    b9ac:	ldur	w1, [x29, #-52]
    b9b0:	ldur	x2, [x29, #-32]
    b9b4:	ldur	x3, [x29, #-40]
    b9b8:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    b9bc:	sub	x9, x29, #0x8
    b9c0:	str	w0, [sp, #6780]
    b9c4:	mov	x0, x9
    b9c8:	ldr	w1, [sp, #6780]
    b9cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b9d0:	tbnz	w0, #0, b9dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa550>
    b9d4:	stur	wzr, [x29, #-4]
    b9d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    b9dc:	ldur	w0, [x29, #-16]
    b9e0:	mov	w1, #0x10                  	// #16
    b9e4:	mov	w2, #0x5                   	// #5
    b9e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    b9ec:	stur	w0, [x29, #-52]
    b9f0:	ldur	x0, [x29, #-24]
    b9f4:	ldur	w8, [x29, #-52]
    b9f8:	mov	w3, w8
    b9fc:	str	x0, [sp, #6768]
    ba00:	mov	x0, x3
    ba04:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ba08:	add	x9, sp, #0x2, lsl #12
    ba0c:	add	x9, x9, #0xfa8
    ba10:	str	x0, [sp, #12200]
    ba14:	str	x1, [sp, #12208]
    ba18:	ldr	x0, [sp, #6768]
    ba1c:	mov	x1, x9
    ba20:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ba24:	ldur	w8, [x29, #-8]
    ba28:	stur	w8, [x29, #-4]
    ba2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ba30:	ldur	w0, [x29, #-16]
    ba34:	mov	w8, wzr
    ba38:	mov	w1, w8
    ba3c:	mov	w2, #0x5                   	// #5
    ba40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ba44:	stur	w0, [x29, #-52]
    ba48:	ldur	x0, [x29, #-24]
    ba4c:	ldur	w1, [x29, #-52]
    ba50:	ldur	x2, [x29, #-32]
    ba54:	ldur	x3, [x29, #-40]
    ba58:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    ba5c:	sub	x9, x29, #0x8
    ba60:	str	w0, [sp, #6764]
    ba64:	mov	x0, x9
    ba68:	ldr	w1, [sp, #6764]
    ba6c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ba70:	tbnz	w0, #0, ba7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa5f0>
    ba74:	stur	wzr, [x29, #-4]
    ba78:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ba7c:	ldur	w0, [x29, #-16]
    ba80:	mov	w1, #0xa                   	// #10
    ba84:	mov	w2, #0x3                   	// #3
    ba88:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ba8c:	stur	w0, [x29, #-52]
    ba90:	ldur	x0, [x29, #-24]
    ba94:	ldur	w1, [x29, #-52]
    ba98:	ldur	x2, [x29, #-32]
    ba9c:	ldur	x3, [x29, #-40]
    baa0:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    baa4:	sub	x8, x29, #0x8
    baa8:	str	w0, [sp, #6760]
    baac:	mov	x0, x8
    bab0:	ldr	w1, [sp, #6760]
    bab4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bab8:	tbnz	w0, #0, bac4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa638>
    babc:	stur	wzr, [x29, #-4]
    bac0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bac4:	ldur	w0, [x29, #-16]
    bac8:	mov	w8, #0x5                   	// #5
    bacc:	mov	w1, w8
    bad0:	mov	w2, w8
    bad4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bad8:	stur	w0, [x29, #-52]
    badc:	ldur	x0, [x29, #-24]
    bae0:	ldur	w1, [x29, #-52]
    bae4:	ldur	x2, [x29, #-32]
    bae8:	ldur	x3, [x29, #-40]
    baec:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    baf0:	sub	x9, x29, #0x8
    baf4:	str	w0, [sp, #6756]
    baf8:	mov	x0, x9
    bafc:	ldr	w1, [sp, #6756]
    bb00:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bb04:	tbnz	w0, #0, bb10 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa684>
    bb08:	stur	wzr, [x29, #-4]
    bb0c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bb10:	ldur	w0, [x29, #-16]
    bb14:	mov	w1, #0x10                  	// #16
    bb18:	mov	w2, #0x6                   	// #6
    bb1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bb20:	stur	w0, [x29, #-52]
    bb24:	ldur	x0, [x29, #-24]
    bb28:	ldur	w8, [x29, #-52]
    bb2c:	mov	w3, w8
    bb30:	str	x0, [sp, #6744]
    bb34:	mov	x0, x3
    bb38:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    bb3c:	add	x9, sp, #0x2, lsl #12
    bb40:	add	x9, x9, #0xf98
    bb44:	str	x0, [sp, #12184]
    bb48:	str	x1, [sp, #12192]
    bb4c:	ldr	x0, [sp, #6744]
    bb50:	mov	x1, x9
    bb54:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    bb58:	ldur	w8, [x29, #-8]
    bb5c:	stur	w8, [x29, #-4]
    bb60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bb64:	ldur	w0, [x29, #-16]
    bb68:	mov	w8, wzr
    bb6c:	mov	w1, w8
    bb70:	mov	w2, #0x4                   	// #4
    bb74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bb78:	stur	w0, [x29, #-52]
    bb7c:	ldur	x0, [x29, #-24]
    bb80:	ldur	w8, [x29, #-52]
    bb84:	mov	w3, w8
    bb88:	str	x0, [sp, #6736]
    bb8c:	mov	x0, x3
    bb90:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    bb94:	add	x9, sp, #0x2, lsl #12
    bb98:	add	x9, x9, #0xf88
    bb9c:	str	x0, [sp, #12168]
    bba0:	str	x1, [sp, #12176]
    bba4:	ldr	x0, [sp, #6736]
    bba8:	mov	x1, x9
    bbac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    bbb0:	ldur	w0, [x29, #-16]
    bbb4:	mov	w1, #0xa                   	// #10
    bbb8:	mov	w2, #0x3                   	// #3
    bbbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bbc0:	stur	w0, [x29, #-52]
    bbc4:	ldur	x0, [x29, #-24]
    bbc8:	ldur	w1, [x29, #-52]
    bbcc:	ldur	x2, [x29, #-32]
    bbd0:	ldur	x3, [x29, #-40]
    bbd4:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    bbd8:	sub	x9, x29, #0x8
    bbdc:	str	w0, [sp, #6732]
    bbe0:	mov	x0, x9
    bbe4:	ldr	w1, [sp, #6732]
    bbe8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bbec:	tbnz	w0, #0, bbf8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa76c>
    bbf0:	stur	wzr, [x29, #-4]
    bbf4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bbf8:	ldur	w0, [x29, #-16]
    bbfc:	mov	w8, #0x5                   	// #5
    bc00:	mov	w1, w8
    bc04:	mov	w2, w8
    bc08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bc0c:	stur	w0, [x29, #-52]
    bc10:	ldur	x0, [x29, #-24]
    bc14:	ldur	w1, [x29, #-52]
    bc18:	ldur	x2, [x29, #-32]
    bc1c:	ldur	x3, [x29, #-40]
    bc20:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    bc24:	sub	x9, x29, #0x8
    bc28:	str	w0, [sp, #6728]
    bc2c:	mov	x0, x9
    bc30:	ldr	w1, [sp, #6728]
    bc34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bc38:	tbnz	w0, #0, bc44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa7b8>
    bc3c:	stur	wzr, [x29, #-4]
    bc40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bc44:	ldur	w0, [x29, #-16]
    bc48:	mov	w1, #0x10                  	// #16
    bc4c:	mov	w2, #0x5                   	// #5
    bc50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bc54:	stur	w0, [x29, #-52]
    bc58:	ldur	x0, [x29, #-24]
    bc5c:	ldur	w1, [x29, #-52]
    bc60:	ldur	x2, [x29, #-32]
    bc64:	ldur	x3, [x29, #-40]
    bc68:	bl	27684 <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv>
    bc6c:	sub	x8, x29, #0x8
    bc70:	str	w0, [sp, #6724]
    bc74:	mov	x0, x8
    bc78:	ldr	w1, [sp, #6724]
    bc7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bc80:	tbnz	w0, #0, bc8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa800>
    bc84:	stur	wzr, [x29, #-4]
    bc88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bc8c:	ldur	w8, [x29, #-8]
    bc90:	stur	w8, [x29, #-4]
    bc94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bc98:	ldur	w0, [x29, #-16]
    bc9c:	mov	w8, wzr
    bca0:	mov	w1, w8
    bca4:	mov	w2, #0x4                   	// #4
    bca8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bcac:	stur	w0, [x29, #-52]
    bcb0:	ldur	x0, [x29, #-24]
    bcb4:	ldur	w8, [x29, #-52]
    bcb8:	mov	w3, w8
    bcbc:	str	x0, [sp, #6712]
    bcc0:	mov	x0, x3
    bcc4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    bcc8:	add	x9, sp, #0x2, lsl #12
    bccc:	add	x9, x9, #0xf78
    bcd0:	str	x0, [sp, #12152]
    bcd4:	str	x1, [sp, #12160]
    bcd8:	ldr	x0, [sp, #6712]
    bcdc:	mov	x1, x9
    bce0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    bce4:	ldur	w0, [x29, #-16]
    bce8:	mov	w1, #0xa                   	// #10
    bcec:	mov	w2, #0x3                   	// #3
    bcf0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bcf4:	stur	w0, [x29, #-52]
    bcf8:	ldur	x0, [x29, #-24]
    bcfc:	ldur	w1, [x29, #-52]
    bd00:	ldur	x2, [x29, #-32]
    bd04:	ldur	x3, [x29, #-40]
    bd08:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    bd0c:	sub	x9, x29, #0x8
    bd10:	str	w0, [sp, #6708]
    bd14:	mov	x0, x9
    bd18:	ldr	w1, [sp, #6708]
    bd1c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bd20:	tbnz	w0, #0, bd2c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa8a0>
    bd24:	stur	wzr, [x29, #-4]
    bd28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bd2c:	ldur	w0, [x29, #-16]
    bd30:	mov	w8, #0x5                   	// #5
    bd34:	mov	w1, w8
    bd38:	mov	w2, w8
    bd3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bd40:	stur	w0, [x29, #-52]
    bd44:	ldur	x0, [x29, #-24]
    bd48:	ldur	w1, [x29, #-52]
    bd4c:	ldur	x2, [x29, #-32]
    bd50:	ldur	x3, [x29, #-40]
    bd54:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    bd58:	sub	x9, x29, #0x8
    bd5c:	str	w0, [sp, #6704]
    bd60:	mov	x0, x9
    bd64:	ldr	w1, [sp, #6704]
    bd68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bd6c:	tbnz	w0, #0, bd78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa8ec>
    bd70:	stur	wzr, [x29, #-4]
    bd74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bd78:	ldur	w0, [x29, #-16]
    bd7c:	mov	w1, #0x10                  	// #16
    bd80:	mov	w2, #0x5                   	// #5
    bd84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bd88:	stur	w0, [x29, #-52]
    bd8c:	ldur	x0, [x29, #-24]
    bd90:	ldur	w8, [x29, #-52]
    bd94:	mov	w3, w8
    bd98:	str	x0, [sp, #6696]
    bd9c:	mov	x0, x3
    bda0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    bda4:	add	x9, sp, #0x2, lsl #12
    bda8:	add	x9, x9, #0xf68
    bdac:	str	x0, [sp, #12136]
    bdb0:	str	x1, [sp, #12144]
    bdb4:	ldr	x0, [sp, #6696]
    bdb8:	mov	x1, x9
    bdbc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    bdc0:	ldur	w8, [x29, #-8]
    bdc4:	stur	w8, [x29, #-4]
    bdc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bdcc:	ldur	w0, [x29, #-16]
    bdd0:	mov	w8, wzr
    bdd4:	mov	w1, w8
    bdd8:	mov	w2, #0x5                   	// #5
    bddc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bde0:	stur	w0, [x29, #-52]
    bde4:	ldur	x0, [x29, #-24]
    bde8:	ldur	w1, [x29, #-52]
    bdec:	ldur	x2, [x29, #-32]
    bdf0:	ldur	x3, [x29, #-40]
    bdf4:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    bdf8:	sub	x9, x29, #0x8
    bdfc:	str	w0, [sp, #6692]
    be00:	mov	x0, x9
    be04:	ldr	w1, [sp, #6692]
    be08:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    be0c:	tbnz	w0, #0, be18 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa98c>
    be10:	stur	wzr, [x29, #-4]
    be14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    be18:	ldur	w0, [x29, #-16]
    be1c:	mov	w1, #0xa                   	// #10
    be20:	mov	w2, #0x3                   	// #3
    be24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    be28:	stur	w0, [x29, #-52]
    be2c:	ldur	x0, [x29, #-24]
    be30:	ldur	w1, [x29, #-52]
    be34:	ldur	x2, [x29, #-32]
    be38:	ldur	x3, [x29, #-40]
    be3c:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    be40:	sub	x8, x29, #0x8
    be44:	str	w0, [sp, #6688]
    be48:	mov	x0, x8
    be4c:	ldr	w1, [sp, #6688]
    be50:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    be54:	tbnz	w0, #0, be60 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xa9d4>
    be58:	stur	wzr, [x29, #-4]
    be5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    be60:	ldur	w0, [x29, #-16]
    be64:	mov	w8, #0x5                   	// #5
    be68:	mov	w1, w8
    be6c:	mov	w2, w8
    be70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    be74:	stur	w0, [x29, #-52]
    be78:	ldur	x0, [x29, #-24]
    be7c:	ldur	w1, [x29, #-52]
    be80:	ldur	x2, [x29, #-32]
    be84:	ldur	x3, [x29, #-40]
    be88:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    be8c:	sub	x9, x29, #0x8
    be90:	str	w0, [sp, #6684]
    be94:	mov	x0, x9
    be98:	ldr	w1, [sp, #6684]
    be9c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bea0:	tbnz	w0, #0, beac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xaa20>
    bea4:	stur	wzr, [x29, #-4]
    bea8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    beac:	ldur	w0, [x29, #-16]
    beb0:	mov	w1, #0x10                  	// #16
    beb4:	mov	w2, #0x5                   	// #5
    beb8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bebc:	stur	w0, [x29, #-52]
    bec0:	ldur	x0, [x29, #-24]
    bec4:	ldur	w1, [x29, #-52]
    bec8:	ldur	x2, [x29, #-32]
    becc:	ldur	x3, [x29, #-40]
    bed0:	bl	27684 <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv>
    bed4:	sub	x8, x29, #0x8
    bed8:	str	w0, [sp, #6680]
    bedc:	mov	x0, x8
    bee0:	ldr	w1, [sp, #6680]
    bee4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bee8:	tbnz	w0, #0, bef4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xaa68>
    beec:	stur	wzr, [x29, #-4]
    bef0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bef4:	ldur	w8, [x29, #-8]
    bef8:	stur	w8, [x29, #-4]
    befc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bf00:	ldur	w0, [x29, #-16]
    bf04:	mov	w8, wzr
    bf08:	mov	w1, w8
    bf0c:	mov	w2, #0x5                   	// #5
    bf10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bf14:	stur	w0, [x29, #-52]
    bf18:	ldur	x0, [x29, #-24]
    bf1c:	ldur	w1, [x29, #-52]
    bf20:	ldur	x2, [x29, #-32]
    bf24:	ldur	x3, [x29, #-40]
    bf28:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    bf2c:	sub	x9, x29, #0x8
    bf30:	str	w0, [sp, #6676]
    bf34:	mov	x0, x9
    bf38:	ldr	w1, [sp, #6676]
    bf3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bf40:	tbnz	w0, #0, bf4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xaac0>
    bf44:	stur	wzr, [x29, #-4]
    bf48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bf4c:	ldur	w0, [x29, #-16]
    bf50:	mov	w1, #0xa                   	// #10
    bf54:	mov	w2, #0x3                   	// #3
    bf58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bf5c:	stur	w0, [x29, #-52]
    bf60:	ldur	x0, [x29, #-24]
    bf64:	ldur	w1, [x29, #-52]
    bf68:	ldur	x2, [x29, #-32]
    bf6c:	ldur	x3, [x29, #-40]
    bf70:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    bf74:	sub	x8, x29, #0x8
    bf78:	str	w0, [sp, #6672]
    bf7c:	mov	x0, x8
    bf80:	ldr	w1, [sp, #6672]
    bf84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bf88:	tbnz	w0, #0, bf94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xab08>
    bf8c:	stur	wzr, [x29, #-4]
    bf90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bf94:	ldur	w0, [x29, #-16]
    bf98:	mov	w8, #0x5                   	// #5
    bf9c:	mov	w1, w8
    bfa0:	mov	w2, w8
    bfa4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bfa8:	stur	w0, [x29, #-52]
    bfac:	ldur	x0, [x29, #-24]
    bfb0:	ldur	w1, [x29, #-52]
    bfb4:	ldur	x2, [x29, #-32]
    bfb8:	ldur	x3, [x29, #-40]
    bfbc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    bfc0:	sub	x9, x29, #0x8
    bfc4:	str	w0, [sp, #6668]
    bfc8:	mov	x0, x9
    bfcc:	ldr	w1, [sp, #6668]
    bfd0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bfd4:	tbnz	w0, #0, bfe0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xab54>
    bfd8:	stur	wzr, [x29, #-4]
    bfdc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    bfe0:	ldur	w0, [x29, #-16]
    bfe4:	mov	w1, #0x10                  	// #16
    bfe8:	mov	w2, #0x4                   	// #4
    bfec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    bff0:	stur	w0, [x29, #-52]
    bff4:	ldur	x0, [x29, #-24]
    bff8:	ldur	w8, [x29, #-52]
    bffc:	mov	w1, w8
    c000:	ldur	x2, [x29, #-32]
    c004:	ldur	x3, [x29, #-40]
    c008:	bl	27710 <_ZL10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    c00c:	sub	x9, x29, #0x8
    c010:	str	w0, [sp, #6664]
    c014:	mov	x0, x9
    c018:	ldr	w1, [sp, #6664]
    c01c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c020:	tbnz	w0, #0, c02c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xaba0>
    c024:	stur	wzr, [x29, #-4]
    c028:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c02c:	ldur	w8, [x29, #-8]
    c030:	stur	w8, [x29, #-4]
    c034:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c038:	ldur	w0, [x29, #-16]
    c03c:	mov	w8, wzr
    c040:	mov	w1, w8
    c044:	mov	w2, #0x5                   	// #5
    c048:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c04c:	stur	w0, [x29, #-52]
    c050:	ldur	x0, [x29, #-24]
    c054:	ldur	w1, [x29, #-52]
    c058:	ldur	x2, [x29, #-32]
    c05c:	ldur	x3, [x29, #-40]
    c060:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
    c064:	sub	x9, x29, #0x8
    c068:	str	w0, [sp, #6660]
    c06c:	mov	x0, x9
    c070:	ldr	w1, [sp, #6660]
    c074:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c078:	tbnz	w0, #0, c084 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xabf8>
    c07c:	stur	wzr, [x29, #-4]
    c080:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c084:	ldur	w0, [x29, #-16]
    c088:	mov	w1, #0xa                   	// #10
    c08c:	mov	w2, #0x3                   	// #3
    c090:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c094:	stur	w0, [x29, #-52]
    c098:	ldur	x0, [x29, #-24]
    c09c:	ldur	w1, [x29, #-52]
    c0a0:	ldur	x2, [x29, #-32]
    c0a4:	ldur	x3, [x29, #-40]
    c0a8:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    c0ac:	sub	x8, x29, #0x8
    c0b0:	str	w0, [sp, #6656]
    c0b4:	mov	x0, x8
    c0b8:	ldr	w1, [sp, #6656]
    c0bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c0c0:	tbnz	w0, #0, c0cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xac40>
    c0c4:	stur	wzr, [x29, #-4]
    c0c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c0cc:	ldur	w0, [x29, #-16]
    c0d0:	mov	w8, #0x5                   	// #5
    c0d4:	mov	w1, w8
    c0d8:	mov	w2, w8
    c0dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c0e0:	stur	w0, [x29, #-52]
    c0e4:	ldur	x0, [x29, #-24]
    c0e8:	ldur	w1, [x29, #-52]
    c0ec:	ldur	x2, [x29, #-32]
    c0f0:	ldur	x3, [x29, #-40]
    c0f4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    c0f8:	sub	x9, x29, #0x8
    c0fc:	str	w0, [sp, #6652]
    c100:	mov	x0, x9
    c104:	ldr	w1, [sp, #6652]
    c108:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c10c:	tbnz	w0, #0, c118 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xac8c>
    c110:	stur	wzr, [x29, #-4]
    c114:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c118:	ldur	w0, [x29, #-16]
    c11c:	mov	w1, #0x10                  	// #16
    c120:	mov	w2, #0x5                   	// #5
    c124:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c128:	stur	w0, [x29, #-52]
    c12c:	ldur	x0, [x29, #-24]
    c130:	ldur	w1, [x29, #-52]
    c134:	ldur	x2, [x29, #-32]
    c138:	ldur	x3, [x29, #-40]
    c13c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    c140:	sub	x8, x29, #0x8
    c144:	str	w0, [sp, #6648]
    c148:	mov	x0, x8
    c14c:	ldr	w1, [sp, #6648]
    c150:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c154:	tbnz	w0, #0, c160 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xacd4>
    c158:	stur	wzr, [x29, #-4]
    c15c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c160:	ldur	w8, [x29, #-8]
    c164:	stur	w8, [x29, #-4]
    c168:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c16c:	ldur	w0, [x29, #-16]
    c170:	mov	w8, wzr
    c174:	mov	w1, w8
    c178:	mov	w2, #0x5                   	// #5
    c17c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c180:	stur	w0, [x29, #-52]
    c184:	ldur	x0, [x29, #-24]
    c188:	ldur	w1, [x29, #-52]
    c18c:	ldur	x2, [x29, #-32]
    c190:	ldur	x3, [x29, #-40]
    c194:	bl	27050 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv>
    c198:	sub	x9, x29, #0x8
    c19c:	str	w0, [sp, #6644]
    c1a0:	mov	x0, x9
    c1a4:	ldr	w1, [sp, #6644]
    c1a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c1ac:	tbnz	w0, #0, c1b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xad2c>
    c1b0:	stur	wzr, [x29, #-4]
    c1b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c1b8:	ldur	w0, [x29, #-16]
    c1bc:	mov	w1, #0xa                   	// #10
    c1c0:	mov	w2, #0x3                   	// #3
    c1c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c1c8:	stur	w0, [x29, #-52]
    c1cc:	ldur	x0, [x29, #-24]
    c1d0:	ldur	w1, [x29, #-52]
    c1d4:	ldur	x2, [x29, #-32]
    c1d8:	ldur	x3, [x29, #-40]
    c1dc:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    c1e0:	sub	x8, x29, #0x8
    c1e4:	str	w0, [sp, #6640]
    c1e8:	mov	x0, x8
    c1ec:	ldr	w1, [sp, #6640]
    c1f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c1f4:	tbnz	w0, #0, c200 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xad74>
    c1f8:	stur	wzr, [x29, #-4]
    c1fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c200:	ldur	w0, [x29, #-16]
    c204:	mov	w8, #0x5                   	// #5
    c208:	mov	w1, w8
    c20c:	mov	w2, w8
    c210:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c214:	stur	w0, [x29, #-52]
    c218:	ldur	x0, [x29, #-24]
    c21c:	ldur	w1, [x29, #-52]
    c220:	ldur	x2, [x29, #-32]
    c224:	ldur	x3, [x29, #-40]
    c228:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    c22c:	sub	x9, x29, #0x8
    c230:	str	w0, [sp, #6636]
    c234:	mov	x0, x9
    c238:	ldr	w1, [sp, #6636]
    c23c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c240:	tbnz	w0, #0, c24c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xadc0>
    c244:	stur	wzr, [x29, #-4]
    c248:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c24c:	ldur	w0, [x29, #-16]
    c250:	mov	w1, #0x10                  	// #16
    c254:	mov	w2, #0x5                   	// #5
    c258:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c25c:	stur	w0, [x29, #-52]
    c260:	ldur	x0, [x29, #-24]
    c264:	ldur	w1, [x29, #-52]
    c268:	ldur	x2, [x29, #-32]
    c26c:	ldur	x3, [x29, #-40]
    c270:	bl	27684 <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv>
    c274:	sub	x8, x29, #0x8
    c278:	str	w0, [sp, #6632]
    c27c:	mov	x0, x8
    c280:	ldr	w1, [sp, #6632]
    c284:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c288:	tbnz	w0, #0, c294 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xae08>
    c28c:	stur	wzr, [x29, #-4]
    c290:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c294:	ldur	w8, [x29, #-8]
    c298:	stur	w8, [x29, #-4]
    c29c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c2a0:	ldur	w0, [x29, #-16]
    c2a4:	mov	w8, wzr
    c2a8:	mov	w1, w8
    c2ac:	mov	w2, #0x5                   	// #5
    c2b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c2b4:	stur	w0, [x29, #-52]
    c2b8:	ldur	x0, [x29, #-24]
    c2bc:	ldur	w1, [x29, #-52]
    c2c0:	ldur	x2, [x29, #-32]
    c2c4:	ldur	x3, [x29, #-40]
    c2c8:	bl	27050 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv>
    c2cc:	sub	x9, x29, #0x8
    c2d0:	str	w0, [sp, #6628]
    c2d4:	mov	x0, x9
    c2d8:	ldr	w1, [sp, #6628]
    c2dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c2e0:	tbnz	w0, #0, c2ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xae60>
    c2e4:	stur	wzr, [x29, #-4]
    c2e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c2ec:	ldur	w0, [x29, #-16]
    c2f0:	mov	w1, #0xa                   	// #10
    c2f4:	mov	w2, #0x3                   	// #3
    c2f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c2fc:	stur	w0, [x29, #-52]
    c300:	ldur	x0, [x29, #-24]
    c304:	ldur	w1, [x29, #-52]
    c308:	ldur	x2, [x29, #-32]
    c30c:	ldur	x3, [x29, #-40]
    c310:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    c314:	sub	x8, x29, #0x8
    c318:	str	w0, [sp, #6624]
    c31c:	mov	x0, x8
    c320:	ldr	w1, [sp, #6624]
    c324:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c328:	tbnz	w0, #0, c334 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xaea8>
    c32c:	stur	wzr, [x29, #-4]
    c330:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c334:	ldur	w0, [x29, #-16]
    c338:	mov	w8, #0x5                   	// #5
    c33c:	mov	w1, w8
    c340:	mov	w2, w8
    c344:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c348:	stur	w0, [x29, #-52]
    c34c:	ldur	x0, [x29, #-24]
    c350:	ldur	w1, [x29, #-52]
    c354:	ldur	x2, [x29, #-32]
    c358:	ldur	x3, [x29, #-40]
    c35c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    c360:	sub	x9, x29, #0x8
    c364:	str	w0, [sp, #6620]
    c368:	mov	x0, x9
    c36c:	ldr	w1, [sp, #6620]
    c370:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c374:	tbnz	w0, #0, c380 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xaef4>
    c378:	stur	wzr, [x29, #-4]
    c37c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c380:	ldur	w0, [x29, #-16]
    c384:	mov	w1, #0x10                  	// #16
    c388:	mov	w2, #0x4                   	// #4
    c38c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c390:	stur	w0, [x29, #-52]
    c394:	ldur	x0, [x29, #-24]
    c398:	ldur	w8, [x29, #-52]
    c39c:	mov	w1, w8
    c3a0:	ldur	x2, [x29, #-32]
    c3a4:	ldur	x3, [x29, #-40]
    c3a8:	bl	27710 <_ZL10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    c3ac:	sub	x9, x29, #0x8
    c3b0:	str	w0, [sp, #6616]
    c3b4:	mov	x0, x9
    c3b8:	ldr	w1, [sp, #6616]
    c3bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c3c0:	tbnz	w0, #0, c3cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xaf40>
    c3c4:	stur	wzr, [x29, #-4]
    c3c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c3cc:	ldur	w8, [x29, #-8]
    c3d0:	stur	w8, [x29, #-4]
    c3d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c3d8:	ldur	w0, [x29, #-16]
    c3dc:	mov	w8, wzr
    c3e0:	mov	w1, w8
    c3e4:	mov	w2, #0x5                   	// #5
    c3e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c3ec:	stur	w0, [x29, #-52]
    c3f0:	ldur	x0, [x29, #-24]
    c3f4:	ldur	w1, [x29, #-52]
    c3f8:	ldur	x2, [x29, #-32]
    c3fc:	ldur	x3, [x29, #-40]
    c400:	bl	2779c <_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv>
    c404:	sub	x9, x29, #0x8
    c408:	str	w0, [sp, #6612]
    c40c:	mov	x0, x9
    c410:	ldr	w1, [sp, #6612]
    c414:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c418:	tbnz	w0, #0, c424 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xaf98>
    c41c:	stur	wzr, [x29, #-4]
    c420:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c424:	ldur	w0, [x29, #-16]
    c428:	mov	w1, #0xa                   	// #10
    c42c:	mov	w2, #0x3                   	// #3
    c430:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c434:	stur	w0, [x29, #-52]
    c438:	ldur	x0, [x29, #-24]
    c43c:	ldur	w1, [x29, #-52]
    c440:	ldur	x2, [x29, #-32]
    c444:	ldur	x3, [x29, #-40]
    c448:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    c44c:	sub	x8, x29, #0x8
    c450:	str	w0, [sp, #6608]
    c454:	mov	x0, x8
    c458:	ldr	w1, [sp, #6608]
    c45c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c460:	tbnz	w0, #0, c46c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xafe0>
    c464:	stur	wzr, [x29, #-4]
    c468:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c46c:	ldur	w0, [x29, #-16]
    c470:	mov	w8, #0x5                   	// #5
    c474:	mov	w1, w8
    c478:	mov	w2, w8
    c47c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c480:	stur	w0, [x29, #-52]
    c484:	ldur	x0, [x29, #-24]
    c488:	ldur	w1, [x29, #-52]
    c48c:	ldur	x2, [x29, #-32]
    c490:	ldur	x3, [x29, #-40]
    c494:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    c498:	sub	x9, x29, #0x8
    c49c:	str	w0, [sp, #6604]
    c4a0:	mov	x0, x9
    c4a4:	ldr	w1, [sp, #6604]
    c4a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c4ac:	tbnz	w0, #0, c4b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb02c>
    c4b0:	stur	wzr, [x29, #-4]
    c4b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c4b8:	ldur	w0, [x29, #-16]
    c4bc:	mov	w1, #0x10                  	// #16
    c4c0:	mov	w2, #0x5                   	// #5
    c4c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c4c8:	stur	w0, [x29, #-52]
    c4cc:	ldur	x0, [x29, #-24]
    c4d0:	ldur	w1, [x29, #-52]
    c4d4:	ldur	x2, [x29, #-32]
    c4d8:	ldur	x3, [x29, #-40]
    c4dc:	bl	27684 <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv>
    c4e0:	sub	x8, x29, #0x8
    c4e4:	str	w0, [sp, #6600]
    c4e8:	mov	x0, x8
    c4ec:	ldr	w1, [sp, #6600]
    c4f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c4f4:	tbnz	w0, #0, c500 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb074>
    c4f8:	stur	wzr, [x29, #-4]
    c4fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c500:	ldur	w8, [x29, #-8]
    c504:	stur	w8, [x29, #-4]
    c508:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c50c:	ldur	w0, [x29, #-16]
    c510:	mov	w8, wzr
    c514:	mov	w1, w8
    c518:	mov	w2, #0x5                   	// #5
    c51c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c520:	stur	w0, [x29, #-52]
    c524:	ldur	x0, [x29, #-24]
    c528:	ldur	w1, [x29, #-52]
    c52c:	ldur	x2, [x29, #-32]
    c530:	ldur	x3, [x29, #-40]
    c534:	bl	2779c <_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv>
    c538:	sub	x9, x29, #0x8
    c53c:	str	w0, [sp, #6596]
    c540:	mov	x0, x9
    c544:	ldr	w1, [sp, #6596]
    c548:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c54c:	tbnz	w0, #0, c558 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb0cc>
    c550:	stur	wzr, [x29, #-4]
    c554:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c558:	ldur	w0, [x29, #-16]
    c55c:	mov	w1, #0xa                   	// #10
    c560:	mov	w2, #0x3                   	// #3
    c564:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c568:	stur	w0, [x29, #-52]
    c56c:	ldur	x0, [x29, #-24]
    c570:	ldur	w1, [x29, #-52]
    c574:	ldur	x2, [x29, #-32]
    c578:	ldur	x3, [x29, #-40]
    c57c:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    c580:	sub	x8, x29, #0x8
    c584:	str	w0, [sp, #6592]
    c588:	mov	x0, x8
    c58c:	ldr	w1, [sp, #6592]
    c590:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c594:	tbnz	w0, #0, c5a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb114>
    c598:	stur	wzr, [x29, #-4]
    c59c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c5a0:	ldur	w0, [x29, #-16]
    c5a4:	mov	w8, #0x5                   	// #5
    c5a8:	mov	w1, w8
    c5ac:	mov	w2, w8
    c5b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c5b4:	stur	w0, [x29, #-52]
    c5b8:	ldur	x0, [x29, #-24]
    c5bc:	ldur	w1, [x29, #-52]
    c5c0:	ldur	x2, [x29, #-32]
    c5c4:	ldur	x3, [x29, #-40]
    c5c8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    c5cc:	sub	x9, x29, #0x8
    c5d0:	str	w0, [sp, #6588]
    c5d4:	mov	x0, x9
    c5d8:	ldr	w1, [sp, #6588]
    c5dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c5e0:	tbnz	w0, #0, c5ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb160>
    c5e4:	stur	wzr, [x29, #-4]
    c5e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c5ec:	ldur	w0, [x29, #-16]
    c5f0:	mov	w1, #0x10                  	// #16
    c5f4:	mov	w2, #0x4                   	// #4
    c5f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c5fc:	stur	w0, [x29, #-52]
    c600:	ldur	x0, [x29, #-24]
    c604:	ldur	w8, [x29, #-52]
    c608:	mov	w1, w8
    c60c:	ldur	x2, [x29, #-32]
    c610:	ldur	x3, [x29, #-40]
    c614:	bl	27710 <_ZL10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    c618:	sub	x9, x29, #0x8
    c61c:	str	w0, [sp, #6584]
    c620:	mov	x0, x9
    c624:	ldr	w1, [sp, #6584]
    c628:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c62c:	tbnz	w0, #0, c638 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb1ac>
    c630:	stur	wzr, [x29, #-4]
    c634:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c638:	ldur	w8, [x29, #-8]
    c63c:	stur	w8, [x29, #-4]
    c640:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c644:	ldur	w0, [x29, #-16]
    c648:	mov	w8, wzr
    c64c:	mov	w1, w8
    c650:	mov	w2, #0x5                   	// #5
    c654:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c658:	stur	w0, [x29, #-52]
    c65c:	ldur	x0, [x29, #-24]
    c660:	ldur	w1, [x29, #-52]
    c664:	ldur	x2, [x29, #-32]
    c668:	ldur	x3, [x29, #-40]
    c66c:	bl	27828 <_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv>
    c670:	sub	x9, x29, #0x8
    c674:	str	w0, [sp, #6580]
    c678:	mov	x0, x9
    c67c:	ldr	w1, [sp, #6580]
    c680:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c684:	tbnz	w0, #0, c690 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb204>
    c688:	stur	wzr, [x29, #-4]
    c68c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c690:	ldur	w0, [x29, #-16]
    c694:	mov	w1, #0xa                   	// #10
    c698:	mov	w2, #0x3                   	// #3
    c69c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c6a0:	stur	w0, [x29, #-52]
    c6a4:	ldur	x0, [x29, #-24]
    c6a8:	ldur	w1, [x29, #-52]
    c6ac:	ldur	x2, [x29, #-32]
    c6b0:	ldur	x3, [x29, #-40]
    c6b4:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    c6b8:	sub	x8, x29, #0x8
    c6bc:	str	w0, [sp, #6576]
    c6c0:	mov	x0, x8
    c6c4:	ldr	w1, [sp, #6576]
    c6c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c6cc:	tbnz	w0, #0, c6d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb24c>
    c6d0:	stur	wzr, [x29, #-4]
    c6d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c6d8:	ldur	w0, [x29, #-16]
    c6dc:	mov	w8, #0x5                   	// #5
    c6e0:	mov	w1, w8
    c6e4:	mov	w2, w8
    c6e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c6ec:	stur	w0, [x29, #-52]
    c6f0:	ldur	x0, [x29, #-24]
    c6f4:	ldur	w1, [x29, #-52]
    c6f8:	ldur	x2, [x29, #-32]
    c6fc:	ldur	x3, [x29, #-40]
    c700:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    c704:	sub	x9, x29, #0x8
    c708:	str	w0, [sp, #6572]
    c70c:	mov	x0, x9
    c710:	ldr	w1, [sp, #6572]
    c714:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c718:	tbnz	w0, #0, c724 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb298>
    c71c:	stur	wzr, [x29, #-4]
    c720:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c724:	ldur	w0, [x29, #-16]
    c728:	mov	w1, #0x10                  	// #16
    c72c:	mov	w2, #0x5                   	// #5
    c730:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c734:	stur	w0, [x29, #-52]
    c738:	ldur	x0, [x29, #-24]
    c73c:	ldur	w1, [x29, #-52]
    c740:	ldur	x2, [x29, #-32]
    c744:	ldur	x3, [x29, #-40]
    c748:	bl	27684 <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv>
    c74c:	sub	x8, x29, #0x8
    c750:	str	w0, [sp, #6568]
    c754:	mov	x0, x8
    c758:	ldr	w1, [sp, #6568]
    c75c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c760:	tbnz	w0, #0, c76c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb2e0>
    c764:	stur	wzr, [x29, #-4]
    c768:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c76c:	ldur	w8, [x29, #-8]
    c770:	stur	w8, [x29, #-4]
    c774:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c778:	ldur	w0, [x29, #-16]
    c77c:	mov	w8, wzr
    c780:	mov	w1, w8
    c784:	mov	w2, #0x5                   	// #5
    c788:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c78c:	stur	w0, [x29, #-52]
    c790:	ldur	x0, [x29, #-24]
    c794:	ldur	w1, [x29, #-52]
    c798:	ldur	x2, [x29, #-32]
    c79c:	ldur	x3, [x29, #-40]
    c7a0:	bl	27828 <_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv>
    c7a4:	sub	x9, x29, #0x8
    c7a8:	str	w0, [sp, #6564]
    c7ac:	mov	x0, x9
    c7b0:	ldr	w1, [sp, #6564]
    c7b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c7b8:	tbnz	w0, #0, c7c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb338>
    c7bc:	stur	wzr, [x29, #-4]
    c7c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c7c4:	ldur	w0, [x29, #-16]
    c7c8:	mov	w1, #0xa                   	// #10
    c7cc:	mov	w2, #0x3                   	// #3
    c7d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c7d4:	stur	w0, [x29, #-52]
    c7d8:	ldur	x0, [x29, #-24]
    c7dc:	ldur	w1, [x29, #-52]
    c7e0:	ldur	x2, [x29, #-32]
    c7e4:	ldur	x3, [x29, #-40]
    c7e8:	bl	26754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>
    c7ec:	sub	x8, x29, #0x8
    c7f0:	str	w0, [sp, #6560]
    c7f4:	mov	x0, x8
    c7f8:	ldr	w1, [sp, #6560]
    c7fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c800:	tbnz	w0, #0, c80c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb380>
    c804:	stur	wzr, [x29, #-4]
    c808:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c80c:	ldur	w0, [x29, #-16]
    c810:	mov	w8, #0x5                   	// #5
    c814:	mov	w1, w8
    c818:	mov	w2, w8
    c81c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c820:	stur	w0, [x29, #-52]
    c824:	ldur	x0, [x29, #-24]
    c828:	ldur	w1, [x29, #-52]
    c82c:	ldur	x2, [x29, #-32]
    c830:	ldur	x3, [x29, #-40]
    c834:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    c838:	sub	x9, x29, #0x8
    c83c:	str	w0, [sp, #6556]
    c840:	mov	x0, x9
    c844:	ldr	w1, [sp, #6556]
    c848:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c84c:	tbnz	w0, #0, c858 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb3cc>
    c850:	stur	wzr, [x29, #-4]
    c854:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c858:	ldur	w0, [x29, #-16]
    c85c:	mov	w1, #0x10                  	// #16
    c860:	mov	w2, #0x4                   	// #4
    c864:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c868:	stur	w0, [x29, #-52]
    c86c:	ldur	x0, [x29, #-24]
    c870:	ldur	w8, [x29, #-52]
    c874:	mov	w1, w8
    c878:	ldur	x2, [x29, #-32]
    c87c:	ldur	x3, [x29, #-40]
    c880:	bl	27710 <_ZL10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
    c884:	sub	x9, x29, #0x8
    c888:	str	w0, [sp, #6552]
    c88c:	mov	x0, x9
    c890:	ldr	w1, [sp, #6552]
    c894:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c898:	tbnz	w0, #0, c8a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb418>
    c89c:	stur	wzr, [x29, #-4]
    c8a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c8a4:	ldur	w8, [x29, #-8]
    c8a8:	stur	w8, [x29, #-4]
    c8ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c8b0:	ldur	x0, [x29, #-24]
    c8b4:	ldur	w1, [x29, #-16]
    c8b8:	ldur	x2, [x29, #-32]
    c8bc:	ldur	x3, [x29, #-40]
    c8c0:	bl	278b4 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv>
    c8c4:	sub	x8, x29, #0x8
    c8c8:	str	w0, [sp, #6548]
    c8cc:	mov	x0, x8
    c8d0:	ldr	w1, [sp, #6548]
    c8d4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c8d8:	tbnz	w0, #0, c8e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb458>
    c8dc:	stur	wzr, [x29, #-4]
    c8e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c8e4:	ldur	w8, [x29, #-8]
    c8e8:	stur	w8, [x29, #-4]
    c8ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c8f0:	ldur	w0, [x29, #-16]
    c8f4:	mov	w1, #0x10                  	// #16
    c8f8:	mov	w2, #0x5                   	// #5
    c8fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c900:	stur	w0, [x29, #-52]
    c904:	ldur	x0, [x29, #-24]
    c908:	ldur	w1, [x29, #-52]
    c90c:	ldur	x2, [x29, #-32]
    c910:	ldur	x3, [x29, #-40]
    c914:	bl	27c78 <_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv>
    c918:	sub	x8, x29, #0x8
    c91c:	str	w0, [sp, #6544]
    c920:	mov	x0, x8
    c924:	ldr	w1, [sp, #6544]
    c928:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c92c:	tbnz	w0, #0, c938 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb4ac>
    c930:	stur	wzr, [x29, #-4]
    c934:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c938:	ldur	w0, [x29, #-16]
    c93c:	mov	w1, #0x10                  	// #16
    c940:	mov	w2, #0x5                   	// #5
    c944:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c948:	stur	w0, [x29, #-52]
    c94c:	ldur	x0, [x29, #-24]
    c950:	ldur	w1, [x29, #-52]
    c954:	ldur	x2, [x29, #-32]
    c958:	ldur	x3, [x29, #-40]
    c95c:	bl	27c78 <_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv>
    c960:	sub	x8, x29, #0x8
    c964:	str	w0, [sp, #6540]
    c968:	mov	x0, x8
    c96c:	ldr	w1, [sp, #6540]
    c970:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c974:	tbnz	w0, #0, c980 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb4f4>
    c978:	stur	wzr, [x29, #-4]
    c97c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c980:	ldur	w0, [x29, #-16]
    c984:	mov	w8, wzr
    c988:	mov	w1, w8
    c98c:	mov	w2, #0x5                   	// #5
    c990:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c994:	stur	w0, [x29, #-52]
    c998:	ldur	x0, [x29, #-24]
    c99c:	ldur	w1, [x29, #-52]
    c9a0:	ldur	x2, [x29, #-32]
    c9a4:	ldur	x3, [x29, #-40]
    c9a8:	bl	27c78 <_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv>
    c9ac:	sub	x9, x29, #0x8
    c9b0:	str	w0, [sp, #6536]
    c9b4:	mov	x0, x9
    c9b8:	ldr	w1, [sp, #6536]
    c9bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c9c0:	tbnz	w0, #0, c9cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb540>
    c9c4:	stur	wzr, [x29, #-4]
    c9c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    c9cc:	ldur	w0, [x29, #-16]
    c9d0:	mov	w8, #0x5                   	// #5
    c9d4:	mov	w1, w8
    c9d8:	mov	w2, w8
    c9dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    c9e0:	stur	w0, [x29, #-52]
    c9e4:	ldur	x0, [x29, #-24]
    c9e8:	ldur	w1, [x29, #-52]
    c9ec:	ldur	x2, [x29, #-32]
    c9f0:	ldur	x3, [x29, #-40]
    c9f4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    c9f8:	sub	x9, x29, #0x8
    c9fc:	str	w0, [sp, #6532]
    ca00:	mov	x0, x9
    ca04:	ldr	w1, [sp, #6532]
    ca08:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ca0c:	tbnz	w0, #0, ca18 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb58c>
    ca10:	stur	wzr, [x29, #-4]
    ca14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ca18:	ldur	w8, [x29, #-8]
    ca1c:	stur	w8, [x29, #-4]
    ca20:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ca24:	ldur	w0, [x29, #-16]
    ca28:	mov	w1, #0x10                  	// #16
    ca2c:	mov	w2, #0x5                   	// #5
    ca30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ca34:	stur	w0, [x29, #-52]
    ca38:	ldur	x0, [x29, #-24]
    ca3c:	ldur	w1, [x29, #-52]
    ca40:	ldur	x2, [x29, #-32]
    ca44:	ldur	x3, [x29, #-40]
    ca48:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    ca4c:	sub	x8, x29, #0x8
    ca50:	str	w0, [sp, #6528]
    ca54:	mov	x0, x8
    ca58:	ldr	w1, [sp, #6528]
    ca5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ca60:	tbnz	w0, #0, ca6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb5e0>
    ca64:	stur	wzr, [x29, #-4]
    ca68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ca6c:	ldur	w0, [x29, #-16]
    ca70:	mov	w1, #0x10                  	// #16
    ca74:	mov	w2, #0x5                   	// #5
    ca78:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ca7c:	stur	w0, [x29, #-52]
    ca80:	ldur	x0, [x29, #-24]
    ca84:	ldur	w1, [x29, #-52]
    ca88:	ldur	x2, [x29, #-32]
    ca8c:	ldur	x3, [x29, #-40]
    ca90:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    ca94:	sub	x8, x29, #0x8
    ca98:	str	w0, [sp, #6524]
    ca9c:	mov	x0, x8
    caa0:	ldr	w1, [sp, #6524]
    caa4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    caa8:	tbnz	w0, #0, cab4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb628>
    caac:	stur	wzr, [x29, #-4]
    cab0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cab4:	ldur	w0, [x29, #-16]
    cab8:	mov	w8, wzr
    cabc:	mov	w1, w8
    cac0:	mov	w2, #0x5                   	// #5
    cac4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cac8:	stur	w0, [x29, #-52]
    cacc:	ldur	x0, [x29, #-24]
    cad0:	ldur	w1, [x29, #-52]
    cad4:	ldur	x2, [x29, #-32]
    cad8:	ldur	x3, [x29, #-40]
    cadc:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
    cae0:	sub	x9, x29, #0x8
    cae4:	str	w0, [sp, #6520]
    cae8:	mov	x0, x9
    caec:	ldr	w1, [sp, #6520]
    caf0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    caf4:	tbnz	w0, #0, cb00 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb674>
    caf8:	stur	wzr, [x29, #-4]
    cafc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cb00:	ldur	w0, [x29, #-16]
    cb04:	mov	w8, #0x5                   	// #5
    cb08:	mov	w1, w8
    cb0c:	mov	w2, w8
    cb10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cb14:	stur	w0, [x29, #-52]
    cb18:	ldur	x0, [x29, #-24]
    cb1c:	ldur	w1, [x29, #-52]
    cb20:	ldur	x2, [x29, #-32]
    cb24:	ldur	x3, [x29, #-40]
    cb28:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    cb2c:	sub	x9, x29, #0x8
    cb30:	str	w0, [sp, #6516]
    cb34:	mov	x0, x9
    cb38:	ldr	w1, [sp, #6516]
    cb3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cb40:	tbnz	w0, #0, cb4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb6c0>
    cb44:	stur	wzr, [x29, #-4]
    cb48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cb4c:	ldur	w8, [x29, #-8]
    cb50:	stur	w8, [x29, #-4]
    cb54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cb58:	ldur	x0, [x29, #-24]
    cb5c:	ldur	w1, [x29, #-16]
    cb60:	ldur	x2, [x29, #-32]
    cb64:	ldur	x3, [x29, #-40]
    cb68:	bl	27cbc <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv>
    cb6c:	sub	x8, x29, #0x8
    cb70:	str	w0, [sp, #6512]
    cb74:	mov	x0, x8
    cb78:	ldr	w1, [sp, #6512]
    cb7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cb80:	tbnz	w0, #0, cb8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb700>
    cb84:	stur	wzr, [x29, #-4]
    cb88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cb8c:	ldur	w8, [x29, #-8]
    cb90:	stur	w8, [x29, #-4]
    cb94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cb98:	ldur	x0, [x29, #-24]
    cb9c:	ldur	w1, [x29, #-16]
    cba0:	ldur	x2, [x29, #-32]
    cba4:	ldur	x3, [x29, #-40]
    cba8:	bl	28034 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv>
    cbac:	sub	x8, x29, #0x8
    cbb0:	str	w0, [sp, #6508]
    cbb4:	mov	x0, x8
    cbb8:	ldr	w1, [sp, #6508]
    cbbc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cbc0:	tbnz	w0, #0, cbcc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb740>
    cbc4:	stur	wzr, [x29, #-4]
    cbc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cbcc:	ldur	w8, [x29, #-8]
    cbd0:	stur	w8, [x29, #-4]
    cbd4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cbd8:	ldur	x0, [x29, #-24]
    cbdc:	ldur	w1, [x29, #-16]
    cbe0:	ldur	x2, [x29, #-32]
    cbe4:	ldur	x3, [x29, #-40]
    cbe8:	bl	283c0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv>
    cbec:	sub	x8, x29, #0x8
    cbf0:	str	w0, [sp, #6504]
    cbf4:	mov	x0, x8
    cbf8:	ldr	w1, [sp, #6504]
    cbfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cc00:	tbnz	w0, #0, cc0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb780>
    cc04:	stur	wzr, [x29, #-4]
    cc08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cc0c:	ldur	w8, [x29, #-8]
    cc10:	stur	w8, [x29, #-4]
    cc14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cc18:	ldur	w0, [x29, #-16]
    cc1c:	mov	w1, #0x10                  	// #16
    cc20:	mov	w2, #0x5                   	// #5
    cc24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cc28:	stur	w0, [x29, #-52]
    cc2c:	ldur	x0, [x29, #-24]
    cc30:	ldur	w1, [x29, #-52]
    cc34:	ldur	x2, [x29, #-32]
    cc38:	ldur	x3, [x29, #-40]
    cc3c:	bl	289d0 <_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv>
    cc40:	sub	x8, x29, #0x8
    cc44:	str	w0, [sp, #6500]
    cc48:	mov	x0, x8
    cc4c:	ldr	w1, [sp, #6500]
    cc50:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cc54:	tbnz	w0, #0, cc60 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb7d4>
    cc58:	stur	wzr, [x29, #-4]
    cc5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cc60:	ldur	w0, [x29, #-16]
    cc64:	mov	w1, #0x10                  	// #16
    cc68:	mov	w2, #0x5                   	// #5
    cc6c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cc70:	stur	w0, [x29, #-52]
    cc74:	ldur	x0, [x29, #-24]
    cc78:	ldur	w1, [x29, #-52]
    cc7c:	ldur	x2, [x29, #-32]
    cc80:	ldur	x3, [x29, #-40]
    cc84:	bl	289d0 <_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv>
    cc88:	sub	x8, x29, #0x8
    cc8c:	str	w0, [sp, #6496]
    cc90:	mov	x0, x8
    cc94:	ldr	w1, [sp, #6496]
    cc98:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cc9c:	tbnz	w0, #0, cca8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb81c>
    cca0:	stur	wzr, [x29, #-4]
    cca4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cca8:	ldur	w0, [x29, #-16]
    ccac:	mov	w8, wzr
    ccb0:	mov	w1, w8
    ccb4:	mov	w2, #0x5                   	// #5
    ccb8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ccbc:	stur	w0, [x29, #-52]
    ccc0:	ldur	x0, [x29, #-24]
    ccc4:	ldur	w1, [x29, #-52]
    ccc8:	ldur	x2, [x29, #-32]
    cccc:	ldur	x3, [x29, #-40]
    ccd0:	bl	289d0 <_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv>
    ccd4:	sub	x9, x29, #0x8
    ccd8:	str	w0, [sp, #6492]
    ccdc:	mov	x0, x9
    cce0:	ldr	w1, [sp, #6492]
    cce4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cce8:	tbnz	w0, #0, ccf4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb868>
    ccec:	stur	wzr, [x29, #-4]
    ccf0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ccf4:	ldur	w0, [x29, #-16]
    ccf8:	mov	w8, #0x5                   	// #5
    ccfc:	mov	w1, w8
    cd00:	mov	w2, w8
    cd04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cd08:	stur	w0, [x29, #-52]
    cd0c:	ldur	x0, [x29, #-24]
    cd10:	ldur	w1, [x29, #-52]
    cd14:	ldur	x2, [x29, #-32]
    cd18:	ldur	x3, [x29, #-40]
    cd1c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    cd20:	sub	x9, x29, #0x8
    cd24:	str	w0, [sp, #6488]
    cd28:	mov	x0, x9
    cd2c:	ldr	w1, [sp, #6488]
    cd30:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cd34:	tbnz	w0, #0, cd40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb8b4>
    cd38:	stur	wzr, [x29, #-4]
    cd3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cd40:	ldur	w8, [x29, #-8]
    cd44:	stur	w8, [x29, #-4]
    cd48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cd4c:	ldur	w0, [x29, #-16]
    cd50:	mov	w1, #0x10                  	// #16
    cd54:	mov	w2, #0x5                   	// #5
    cd58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cd5c:	stur	w0, [x29, #-52]
    cd60:	ldur	x0, [x29, #-24]
    cd64:	ldur	w1, [x29, #-52]
    cd68:	ldur	x2, [x29, #-32]
    cd6c:	ldur	x3, [x29, #-40]
    cd70:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    cd74:	sub	x8, x29, #0x8
    cd78:	str	w0, [sp, #6484]
    cd7c:	mov	x0, x8
    cd80:	ldr	w1, [sp, #6484]
    cd84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cd88:	tbnz	w0, #0, cd94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb908>
    cd8c:	stur	wzr, [x29, #-4]
    cd90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cd94:	ldur	w0, [x29, #-16]
    cd98:	mov	w1, #0x10                  	// #16
    cd9c:	mov	w2, #0x5                   	// #5
    cda0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cda4:	stur	w0, [x29, #-52]
    cda8:	ldur	x0, [x29, #-24]
    cdac:	ldur	w1, [x29, #-52]
    cdb0:	ldur	x2, [x29, #-32]
    cdb4:	ldur	x3, [x29, #-40]
    cdb8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    cdbc:	sub	x8, x29, #0x8
    cdc0:	str	w0, [sp, #6480]
    cdc4:	mov	x0, x8
    cdc8:	ldr	w1, [sp, #6480]
    cdcc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cdd0:	tbnz	w0, #0, cddc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb950>
    cdd4:	stur	wzr, [x29, #-4]
    cdd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cddc:	ldur	w0, [x29, #-16]
    cde0:	mov	w8, wzr
    cde4:	mov	w1, w8
    cde8:	mov	w2, #0x5                   	// #5
    cdec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cdf0:	stur	w0, [x29, #-52]
    cdf4:	ldur	x0, [x29, #-24]
    cdf8:	ldur	w1, [x29, #-52]
    cdfc:	ldur	x2, [x29, #-32]
    ce00:	ldur	x3, [x29, #-40]
    ce04:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    ce08:	sub	x9, x29, #0x8
    ce0c:	str	w0, [sp, #6476]
    ce10:	mov	x0, x9
    ce14:	ldr	w1, [sp, #6476]
    ce18:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ce1c:	tbnz	w0, #0, ce28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb99c>
    ce20:	stur	wzr, [x29, #-4]
    ce24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ce28:	ldur	w0, [x29, #-16]
    ce2c:	mov	w8, #0x5                   	// #5
    ce30:	mov	w1, w8
    ce34:	mov	w2, w8
    ce38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ce3c:	stur	w0, [x29, #-52]
    ce40:	ldur	x0, [x29, #-24]
    ce44:	ldur	w1, [x29, #-52]
    ce48:	ldur	x2, [x29, #-32]
    ce4c:	ldur	x3, [x29, #-40]
    ce50:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    ce54:	sub	x9, x29, #0x8
    ce58:	str	w0, [sp, #6472]
    ce5c:	mov	x0, x9
    ce60:	ldr	w1, [sp, #6472]
    ce64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ce68:	tbnz	w0, #0, ce74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xb9e8>
    ce6c:	stur	wzr, [x29, #-4]
    ce70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ce74:	ldur	w8, [x29, #-8]
    ce78:	stur	w8, [x29, #-4]
    ce7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ce80:	ldur	w0, [x29, #-16]
    ce84:	mov	w8, wzr
    ce88:	mov	w1, w8
    ce8c:	mov	w2, #0x5                   	// #5
    ce90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ce94:	stur	w0, [x29, #-52]
    ce98:	ldur	x0, [x29, #-24]
    ce9c:	ldur	w1, [x29, #-52]
    cea0:	ldur	x2, [x29, #-32]
    cea4:	ldur	x3, [x29, #-40]
    cea8:	bl	28a14 <_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv>
    ceac:	sub	x9, x29, #0x8
    ceb0:	str	w0, [sp, #6468]
    ceb4:	mov	x0, x9
    ceb8:	ldr	w1, [sp, #6468]
    cebc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cec0:	tbnz	w0, #0, cecc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xba40>
    cec4:	stur	wzr, [x29, #-4]
    cec8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cecc:	ldur	w0, [x29, #-16]
    ced0:	mov	w8, #0x5                   	// #5
    ced4:	mov	w1, w8
    ced8:	mov	w2, w8
    cedc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cee0:	stur	w0, [x29, #-52]
    cee4:	ldur	x0, [x29, #-24]
    cee8:	ldur	w1, [x29, #-52]
    ceec:	ldur	x2, [x29, #-32]
    cef0:	ldur	x3, [x29, #-40]
    cef4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    cef8:	sub	x9, x29, #0x8
    cefc:	str	w0, [sp, #6464]
    cf00:	mov	x0, x9
    cf04:	ldr	w1, [sp, #6464]
    cf08:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cf0c:	tbnz	w0, #0, cf18 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xba8c>
    cf10:	stur	wzr, [x29, #-4]
    cf14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cf18:	ldur	w8, [x29, #-8]
    cf1c:	stur	w8, [x29, #-4]
    cf20:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cf24:	ldur	w0, [x29, #-16]
    cf28:	mov	w8, wzr
    cf2c:	mov	w1, w8
    cf30:	mov	w2, #0x5                   	// #5
    cf34:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cf38:	stur	w0, [x29, #-52]
    cf3c:	ldur	x0, [x29, #-24]
    cf40:	ldur	w1, [x29, #-52]
    cf44:	ldur	x2, [x29, #-32]
    cf48:	ldur	x3, [x29, #-40]
    cf4c:	bl	28aa0 <_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv>
    cf50:	sub	x9, x29, #0x8
    cf54:	str	w0, [sp, #6460]
    cf58:	mov	x0, x9
    cf5c:	ldr	w1, [sp, #6460]
    cf60:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cf64:	tbnz	w0, #0, cf70 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbae4>
    cf68:	stur	wzr, [x29, #-4]
    cf6c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cf70:	ldur	w0, [x29, #-16]
    cf74:	mov	w8, #0x5                   	// #5
    cf78:	mov	w1, w8
    cf7c:	mov	w2, w8
    cf80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cf84:	stur	w0, [x29, #-52]
    cf88:	ldur	x0, [x29, #-24]
    cf8c:	ldur	w1, [x29, #-52]
    cf90:	ldur	x2, [x29, #-32]
    cf94:	ldur	x3, [x29, #-40]
    cf98:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    cf9c:	sub	x9, x29, #0x8
    cfa0:	str	w0, [sp, #6456]
    cfa4:	mov	x0, x9
    cfa8:	ldr	w1, [sp, #6456]
    cfac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cfb0:	tbnz	w0, #0, cfbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbb30>
    cfb4:	stur	wzr, [x29, #-4]
    cfb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cfbc:	ldur	w8, [x29, #-8]
    cfc0:	stur	w8, [x29, #-4]
    cfc4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    cfc8:	ldur	w0, [x29, #-16]
    cfcc:	mov	w8, wzr
    cfd0:	mov	w1, w8
    cfd4:	mov	w2, #0x5                   	// #5
    cfd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    cfdc:	stur	w0, [x29, #-52]
    cfe0:	ldur	x0, [x29, #-24]
    cfe4:	ldur	w1, [x29, #-52]
    cfe8:	ldur	x2, [x29, #-32]
    cfec:	ldur	x3, [x29, #-40]
    cff0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
    cff4:	sub	x9, x29, #0x8
    cff8:	str	w0, [sp, #6452]
    cffc:	mov	x0, x9
    d000:	ldr	w1, [sp, #6452]
    d004:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d008:	tbnz	w0, #0, d014 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbb88>
    d00c:	stur	wzr, [x29, #-4]
    d010:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d014:	ldur	w0, [x29, #-16]
    d018:	mov	w8, #0x5                   	// #5
    d01c:	mov	w1, w8
    d020:	mov	w2, w8
    d024:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d028:	stur	w0, [x29, #-52]
    d02c:	ldur	x0, [x29, #-24]
    d030:	ldur	w1, [x29, #-52]
    d034:	ldur	x2, [x29, #-32]
    d038:	ldur	x3, [x29, #-40]
    d03c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d040:	sub	x9, x29, #0x8
    d044:	str	w0, [sp, #6448]
    d048:	mov	x0, x9
    d04c:	ldr	w1, [sp, #6448]
    d050:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d054:	tbnz	w0, #0, d060 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbbd4>
    d058:	stur	wzr, [x29, #-4]
    d05c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d060:	ldur	w8, [x29, #-8]
    d064:	stur	w8, [x29, #-4]
    d068:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d06c:	ldur	w0, [x29, #-16]
    d070:	mov	w8, wzr
    d074:	mov	w1, w8
    d078:	mov	w2, #0x5                   	// #5
    d07c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d080:	stur	w0, [x29, #-52]
    d084:	ldur	x0, [x29, #-24]
    d088:	ldur	w1, [x29, #-52]
    d08c:	ldur	x2, [x29, #-32]
    d090:	ldur	x3, [x29, #-40]
    d094:	bl	28b2c <_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv>
    d098:	sub	x9, x29, #0x8
    d09c:	str	w0, [sp, #6444]
    d0a0:	mov	x0, x9
    d0a4:	ldr	w1, [sp, #6444]
    d0a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d0ac:	tbnz	w0, #0, d0b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbc2c>
    d0b0:	stur	wzr, [x29, #-4]
    d0b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d0b8:	ldur	w0, [x29, #-16]
    d0bc:	mov	w8, #0x5                   	// #5
    d0c0:	mov	w1, w8
    d0c4:	mov	w2, w8
    d0c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d0cc:	stur	w0, [x29, #-52]
    d0d0:	ldur	x0, [x29, #-24]
    d0d4:	ldur	w1, [x29, #-52]
    d0d8:	ldur	x2, [x29, #-32]
    d0dc:	ldur	x3, [x29, #-40]
    d0e0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d0e4:	sub	x9, x29, #0x8
    d0e8:	str	w0, [sp, #6440]
    d0ec:	mov	x0, x9
    d0f0:	ldr	w1, [sp, #6440]
    d0f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d0f8:	tbnz	w0, #0, d104 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbc78>
    d0fc:	stur	wzr, [x29, #-4]
    d100:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d104:	ldur	w8, [x29, #-8]
    d108:	stur	w8, [x29, #-4]
    d10c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d110:	ldur	w0, [x29, #-16]
    d114:	mov	w8, wzr
    d118:	mov	w1, w8
    d11c:	mov	w2, #0x5                   	// #5
    d120:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d124:	stur	w0, [x29, #-52]
    d128:	ldur	x0, [x29, #-24]
    d12c:	ldur	w1, [x29, #-52]
    d130:	ldur	x2, [x29, #-32]
    d134:	ldur	x3, [x29, #-40]
    d138:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
    d13c:	sub	x9, x29, #0x8
    d140:	str	w0, [sp, #6436]
    d144:	mov	x0, x9
    d148:	ldr	w1, [sp, #6436]
    d14c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d150:	tbnz	w0, #0, d15c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbcd0>
    d154:	stur	wzr, [x29, #-4]
    d158:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d15c:	ldur	w0, [x29, #-16]
    d160:	mov	w8, #0x5                   	// #5
    d164:	mov	w1, w8
    d168:	mov	w2, w8
    d16c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d170:	stur	w0, [x29, #-52]
    d174:	ldur	x0, [x29, #-24]
    d178:	ldur	w1, [x29, #-52]
    d17c:	ldur	x2, [x29, #-32]
    d180:	ldur	x3, [x29, #-40]
    d184:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d188:	sub	x9, x29, #0x8
    d18c:	str	w0, [sp, #6432]
    d190:	mov	x0, x9
    d194:	ldr	w1, [sp, #6432]
    d198:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d19c:	tbnz	w0, #0, d1a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbd1c>
    d1a0:	stur	wzr, [x29, #-4]
    d1a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d1a8:	ldur	w8, [x29, #-8]
    d1ac:	stur	w8, [x29, #-4]
    d1b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d1b4:	ldur	w0, [x29, #-16]
    d1b8:	mov	w8, wzr
    d1bc:	mov	w1, w8
    d1c0:	mov	w2, #0x5                   	// #5
    d1c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d1c8:	stur	w0, [x29, #-52]
    d1cc:	ldur	x0, [x29, #-24]
    d1d0:	ldur	w1, [x29, #-52]
    d1d4:	ldur	x2, [x29, #-32]
    d1d8:	ldur	x3, [x29, #-40]
    d1dc:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    d1e0:	sub	x9, x29, #0x8
    d1e4:	str	w0, [sp, #6428]
    d1e8:	mov	x0, x9
    d1ec:	ldr	w1, [sp, #6428]
    d1f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d1f4:	tbnz	w0, #0, d200 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbd74>
    d1f8:	stur	wzr, [x29, #-4]
    d1fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d200:	ldur	w0, [x29, #-16]
    d204:	mov	w8, #0x5                   	// #5
    d208:	mov	w1, w8
    d20c:	mov	w2, w8
    d210:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d214:	stur	w0, [x29, #-52]
    d218:	ldur	x0, [x29, #-24]
    d21c:	ldur	w1, [x29, #-52]
    d220:	ldur	x2, [x29, #-32]
    d224:	ldur	x3, [x29, #-40]
    d228:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d22c:	sub	x9, x29, #0x8
    d230:	str	w0, [sp, #6424]
    d234:	mov	x0, x9
    d238:	ldr	w1, [sp, #6424]
    d23c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d240:	tbnz	w0, #0, d24c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbdc0>
    d244:	stur	wzr, [x29, #-4]
    d248:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d24c:	ldur	w8, [x29, #-8]
    d250:	stur	w8, [x29, #-4]
    d254:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d258:	ldur	w0, [x29, #-16]
    d25c:	mov	w8, wzr
    d260:	mov	w1, w8
    d264:	mov	w2, #0x5                   	// #5
    d268:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d26c:	stur	w0, [x29, #-52]
    d270:	ldur	x0, [x29, #-24]
    d274:	ldur	w1, [x29, #-52]
    d278:	ldur	x2, [x29, #-32]
    d27c:	ldur	x3, [x29, #-40]
    d280:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    d284:	sub	x9, x29, #0x8
    d288:	str	w0, [sp, #6420]
    d28c:	mov	x0, x9
    d290:	ldr	w1, [sp, #6420]
    d294:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d298:	tbnz	w0, #0, d2a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbe18>
    d29c:	stur	wzr, [x29, #-4]
    d2a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d2a4:	ldur	w0, [x29, #-16]
    d2a8:	mov	w8, #0x5                   	// #5
    d2ac:	mov	w1, w8
    d2b0:	mov	w2, w8
    d2b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d2b8:	stur	w0, [x29, #-52]
    d2bc:	ldur	x0, [x29, #-24]
    d2c0:	ldur	w1, [x29, #-52]
    d2c4:	ldur	x2, [x29, #-32]
    d2c8:	ldur	x3, [x29, #-40]
    d2cc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d2d0:	sub	x9, x29, #0x8
    d2d4:	str	w0, [sp, #6416]
    d2d8:	mov	x0, x9
    d2dc:	ldr	w1, [sp, #6416]
    d2e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d2e4:	tbnz	w0, #0, d2f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbe64>
    d2e8:	stur	wzr, [x29, #-4]
    d2ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d2f0:	ldur	w8, [x29, #-8]
    d2f4:	stur	w8, [x29, #-4]
    d2f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d2fc:	ldur	w0, [x29, #-16]
    d300:	mov	w8, wzr
    d304:	mov	w1, w8
    d308:	mov	w2, #0x5                   	// #5
    d30c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d310:	stur	w0, [x29, #-52]
    d314:	ldur	x0, [x29, #-24]
    d318:	ldur	w1, [x29, #-52]
    d31c:	ldur	x2, [x29, #-32]
    d320:	ldur	x3, [x29, #-40]
    d324:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    d328:	sub	x9, x29, #0x8
    d32c:	str	w0, [sp, #6412]
    d330:	mov	x0, x9
    d334:	ldr	w1, [sp, #6412]
    d338:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d33c:	tbnz	w0, #0, d348 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbebc>
    d340:	stur	wzr, [x29, #-4]
    d344:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d348:	ldur	w0, [x29, #-16]
    d34c:	mov	w8, #0x5                   	// #5
    d350:	mov	w1, w8
    d354:	mov	w2, w8
    d358:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d35c:	stur	w0, [x29, #-52]
    d360:	ldur	x0, [x29, #-24]
    d364:	ldur	w1, [x29, #-52]
    d368:	ldur	x2, [x29, #-32]
    d36c:	ldur	x3, [x29, #-40]
    d370:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d374:	sub	x9, x29, #0x8
    d378:	str	w0, [sp, #6408]
    d37c:	mov	x0, x9
    d380:	ldr	w1, [sp, #6408]
    d384:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d388:	tbnz	w0, #0, d394 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbf08>
    d38c:	stur	wzr, [x29, #-4]
    d390:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d394:	ldur	w8, [x29, #-8]
    d398:	stur	w8, [x29, #-4]
    d39c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d3a0:	ldur	w0, [x29, #-16]
    d3a4:	mov	w8, #0x5                   	// #5
    d3a8:	mov	w1, w8
    d3ac:	mov	w2, w8
    d3b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d3b4:	stur	w0, [x29, #-52]
    d3b8:	ldur	x0, [x29, #-24]
    d3bc:	ldur	w1, [x29, #-52]
    d3c0:	ldur	x2, [x29, #-32]
    d3c4:	ldur	x3, [x29, #-40]
    d3c8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d3cc:	sub	x9, x29, #0x8
    d3d0:	str	w0, [sp, #6404]
    d3d4:	mov	x0, x9
    d3d8:	ldr	w1, [sp, #6404]
    d3dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d3e0:	tbnz	w0, #0, d3ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbf60>
    d3e4:	stur	wzr, [x29, #-4]
    d3e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d3ec:	ldur	w0, [x29, #-16]
    d3f0:	mov	w8, wzr
    d3f4:	mov	w1, w8
    d3f8:	mov	w2, #0x5                   	// #5
    d3fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d400:	stur	w0, [x29, #-52]
    d404:	ldur	x0, [x29, #-24]
    d408:	ldur	w1, [x29, #-52]
    d40c:	ldur	x2, [x29, #-32]
    d410:	ldur	x3, [x29, #-40]
    d414:	bl	28a14 <_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv>
    d418:	sub	x9, x29, #0x8
    d41c:	str	w0, [sp, #6400]
    d420:	mov	x0, x9
    d424:	ldr	w1, [sp, #6400]
    d428:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d42c:	tbnz	w0, #0, d438 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbfac>
    d430:	stur	wzr, [x29, #-4]
    d434:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d438:	ldur	w0, [x29, #-16]
    d43c:	mov	w8, #0x5                   	// #5
    d440:	mov	w1, w8
    d444:	mov	w2, w8
    d448:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d44c:	stur	w0, [x29, #-52]
    d450:	ldur	x0, [x29, #-24]
    d454:	ldur	w1, [x29, #-52]
    d458:	ldur	x2, [x29, #-32]
    d45c:	ldur	x3, [x29, #-40]
    d460:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d464:	sub	x9, x29, #0x8
    d468:	str	w0, [sp, #6396]
    d46c:	mov	x0, x9
    d470:	ldr	w1, [sp, #6396]
    d474:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d478:	tbnz	w0, #0, d484 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xbff8>
    d47c:	stur	wzr, [x29, #-4]
    d480:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d484:	ldur	w0, [x29, #-16]
    d488:	mov	w1, #0x10                  	// #16
    d48c:	mov	w2, #0x5                   	// #5
    d490:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d494:	stur	w0, [x29, #-52]
    d498:	ldur	x0, [x29, #-24]
    d49c:	ldur	w1, [x29, #-52]
    d4a0:	ldur	x2, [x29, #-32]
    d4a4:	ldur	x3, [x29, #-40]
    d4a8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    d4ac:	sub	x8, x29, #0x8
    d4b0:	str	w0, [sp, #6392]
    d4b4:	mov	x0, x8
    d4b8:	ldr	w1, [sp, #6392]
    d4bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d4c0:	tbnz	w0, #0, d4cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc040>
    d4c4:	stur	wzr, [x29, #-4]
    d4c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d4cc:	ldur	w8, [x29, #-8]
    d4d0:	stur	w8, [x29, #-4]
    d4d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d4d8:	ldur	w0, [x29, #-16]
    d4dc:	mov	w8, #0x5                   	// #5
    d4e0:	mov	w1, w8
    d4e4:	mov	w2, w8
    d4e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d4ec:	stur	w0, [x29, #-52]
    d4f0:	ldur	x0, [x29, #-24]
    d4f4:	ldur	w1, [x29, #-52]
    d4f8:	ldur	x2, [x29, #-32]
    d4fc:	ldur	x3, [x29, #-40]
    d500:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d504:	sub	x9, x29, #0x8
    d508:	str	w0, [sp, #6388]
    d50c:	mov	x0, x9
    d510:	ldr	w1, [sp, #6388]
    d514:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d518:	tbnz	w0, #0, d524 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc098>
    d51c:	stur	wzr, [x29, #-4]
    d520:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d524:	ldur	w0, [x29, #-16]
    d528:	mov	w8, wzr
    d52c:	mov	w1, w8
    d530:	mov	w2, #0x5                   	// #5
    d534:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d538:	stur	w0, [x29, #-52]
    d53c:	ldur	x0, [x29, #-24]
    d540:	ldur	w1, [x29, #-52]
    d544:	ldur	x2, [x29, #-32]
    d548:	ldur	x3, [x29, #-40]
    d54c:	bl	28aa0 <_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv>
    d550:	sub	x9, x29, #0x8
    d554:	str	w0, [sp, #6384]
    d558:	mov	x0, x9
    d55c:	ldr	w1, [sp, #6384]
    d560:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d564:	tbnz	w0, #0, d570 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc0e4>
    d568:	stur	wzr, [x29, #-4]
    d56c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d570:	ldur	w0, [x29, #-16]
    d574:	mov	w8, #0x5                   	// #5
    d578:	mov	w1, w8
    d57c:	mov	w2, w8
    d580:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d584:	stur	w0, [x29, #-52]
    d588:	ldur	x0, [x29, #-24]
    d58c:	ldur	w1, [x29, #-52]
    d590:	ldur	x2, [x29, #-32]
    d594:	ldur	x3, [x29, #-40]
    d598:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d59c:	sub	x9, x29, #0x8
    d5a0:	str	w0, [sp, #6380]
    d5a4:	mov	x0, x9
    d5a8:	ldr	w1, [sp, #6380]
    d5ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d5b0:	tbnz	w0, #0, d5bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc130>
    d5b4:	stur	wzr, [x29, #-4]
    d5b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d5bc:	ldur	w0, [x29, #-16]
    d5c0:	mov	w1, #0x10                  	// #16
    d5c4:	mov	w2, #0x5                   	// #5
    d5c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d5cc:	stur	w0, [x29, #-52]
    d5d0:	ldur	x0, [x29, #-24]
    d5d4:	ldur	w1, [x29, #-52]
    d5d8:	ldur	x2, [x29, #-32]
    d5dc:	ldur	x3, [x29, #-40]
    d5e0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    d5e4:	sub	x8, x29, #0x8
    d5e8:	str	w0, [sp, #6376]
    d5ec:	mov	x0, x8
    d5f0:	ldr	w1, [sp, #6376]
    d5f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d5f8:	tbnz	w0, #0, d604 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc178>
    d5fc:	stur	wzr, [x29, #-4]
    d600:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d604:	ldur	w8, [x29, #-8]
    d608:	stur	w8, [x29, #-4]
    d60c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d610:	ldur	w0, [x29, #-16]
    d614:	mov	w8, #0x5                   	// #5
    d618:	mov	w1, w8
    d61c:	mov	w2, w8
    d620:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d624:	stur	w0, [x29, #-52]
    d628:	ldur	x0, [x29, #-24]
    d62c:	ldur	w1, [x29, #-52]
    d630:	ldur	x2, [x29, #-32]
    d634:	ldur	x3, [x29, #-40]
    d638:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d63c:	sub	x9, x29, #0x8
    d640:	str	w0, [sp, #6372]
    d644:	mov	x0, x9
    d648:	ldr	w1, [sp, #6372]
    d64c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d650:	tbnz	w0, #0, d65c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc1d0>
    d654:	stur	wzr, [x29, #-4]
    d658:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d65c:	ldur	w0, [x29, #-16]
    d660:	mov	w8, wzr
    d664:	mov	w1, w8
    d668:	mov	w2, #0x5                   	// #5
    d66c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d670:	stur	w0, [x29, #-52]
    d674:	ldur	x0, [x29, #-24]
    d678:	ldur	w1, [x29, #-52]
    d67c:	ldur	x2, [x29, #-32]
    d680:	ldur	x3, [x29, #-40]
    d684:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
    d688:	sub	x9, x29, #0x8
    d68c:	str	w0, [sp, #6368]
    d690:	mov	x0, x9
    d694:	ldr	w1, [sp, #6368]
    d698:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d69c:	tbnz	w0, #0, d6a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc21c>
    d6a0:	stur	wzr, [x29, #-4]
    d6a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d6a8:	ldur	w0, [x29, #-16]
    d6ac:	mov	w8, #0x5                   	// #5
    d6b0:	mov	w1, w8
    d6b4:	mov	w2, w8
    d6b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d6bc:	stur	w0, [x29, #-52]
    d6c0:	ldur	x0, [x29, #-24]
    d6c4:	ldur	w1, [x29, #-52]
    d6c8:	ldur	x2, [x29, #-32]
    d6cc:	ldur	x3, [x29, #-40]
    d6d0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d6d4:	sub	x9, x29, #0x8
    d6d8:	str	w0, [sp, #6364]
    d6dc:	mov	x0, x9
    d6e0:	ldr	w1, [sp, #6364]
    d6e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d6e8:	tbnz	w0, #0, d6f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc268>
    d6ec:	stur	wzr, [x29, #-4]
    d6f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d6f4:	ldur	w0, [x29, #-16]
    d6f8:	mov	w1, #0x10                  	// #16
    d6fc:	mov	w2, #0x5                   	// #5
    d700:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d704:	stur	w0, [x29, #-52]
    d708:	ldur	x0, [x29, #-24]
    d70c:	ldur	w1, [x29, #-52]
    d710:	ldur	x2, [x29, #-32]
    d714:	ldur	x3, [x29, #-40]
    d718:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    d71c:	sub	x8, x29, #0x8
    d720:	str	w0, [sp, #6360]
    d724:	mov	x0, x8
    d728:	ldr	w1, [sp, #6360]
    d72c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d730:	tbnz	w0, #0, d73c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc2b0>
    d734:	stur	wzr, [x29, #-4]
    d738:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d73c:	ldur	w8, [x29, #-8]
    d740:	stur	w8, [x29, #-4]
    d744:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d748:	ldur	w0, [x29, #-16]
    d74c:	mov	w8, #0x5                   	// #5
    d750:	mov	w1, w8
    d754:	mov	w2, w8
    d758:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d75c:	stur	w0, [x29, #-52]
    d760:	ldur	x0, [x29, #-24]
    d764:	ldur	w1, [x29, #-52]
    d768:	ldur	x2, [x29, #-32]
    d76c:	ldur	x3, [x29, #-40]
    d770:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d774:	sub	x9, x29, #0x8
    d778:	str	w0, [sp, #6356]
    d77c:	mov	x0, x9
    d780:	ldr	w1, [sp, #6356]
    d784:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d788:	tbnz	w0, #0, d794 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc308>
    d78c:	stur	wzr, [x29, #-4]
    d790:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d794:	ldur	w0, [x29, #-16]
    d798:	mov	w8, wzr
    d79c:	mov	w1, w8
    d7a0:	mov	w2, #0x5                   	// #5
    d7a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d7a8:	stur	w0, [x29, #-52]
    d7ac:	ldur	x0, [x29, #-24]
    d7b0:	ldur	w1, [x29, #-52]
    d7b4:	ldur	x2, [x29, #-32]
    d7b8:	ldur	x3, [x29, #-40]
    d7bc:	bl	28b2c <_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv>
    d7c0:	sub	x9, x29, #0x8
    d7c4:	str	w0, [sp, #6352]
    d7c8:	mov	x0, x9
    d7cc:	ldr	w1, [sp, #6352]
    d7d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d7d4:	tbnz	w0, #0, d7e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc354>
    d7d8:	stur	wzr, [x29, #-4]
    d7dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d7e0:	ldur	w0, [x29, #-16]
    d7e4:	mov	w8, #0x5                   	// #5
    d7e8:	mov	w1, w8
    d7ec:	mov	w2, w8
    d7f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d7f4:	stur	w0, [x29, #-52]
    d7f8:	ldur	x0, [x29, #-24]
    d7fc:	ldur	w1, [x29, #-52]
    d800:	ldur	x2, [x29, #-32]
    d804:	ldur	x3, [x29, #-40]
    d808:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d80c:	sub	x9, x29, #0x8
    d810:	str	w0, [sp, #6348]
    d814:	mov	x0, x9
    d818:	ldr	w1, [sp, #6348]
    d81c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d820:	tbnz	w0, #0, d82c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc3a0>
    d824:	stur	wzr, [x29, #-4]
    d828:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d82c:	ldur	w0, [x29, #-16]
    d830:	mov	w1, #0x10                  	// #16
    d834:	mov	w2, #0x5                   	// #5
    d838:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d83c:	stur	w0, [x29, #-52]
    d840:	ldur	x0, [x29, #-24]
    d844:	ldur	w1, [x29, #-52]
    d848:	ldur	x2, [x29, #-32]
    d84c:	ldur	x3, [x29, #-40]
    d850:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    d854:	sub	x8, x29, #0x8
    d858:	str	w0, [sp, #6344]
    d85c:	mov	x0, x8
    d860:	ldr	w1, [sp, #6344]
    d864:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d868:	tbnz	w0, #0, d874 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc3e8>
    d86c:	stur	wzr, [x29, #-4]
    d870:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d874:	ldur	w8, [x29, #-8]
    d878:	stur	w8, [x29, #-4]
    d87c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d880:	ldur	w0, [x29, #-16]
    d884:	mov	w8, #0x5                   	// #5
    d888:	mov	w1, w8
    d88c:	mov	w2, w8
    d890:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d894:	stur	w0, [x29, #-52]
    d898:	ldur	x0, [x29, #-24]
    d89c:	ldur	w1, [x29, #-52]
    d8a0:	ldur	x2, [x29, #-32]
    d8a4:	ldur	x3, [x29, #-40]
    d8a8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d8ac:	sub	x9, x29, #0x8
    d8b0:	str	w0, [sp, #6340]
    d8b4:	mov	x0, x9
    d8b8:	ldr	w1, [sp, #6340]
    d8bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d8c0:	tbnz	w0, #0, d8cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc440>
    d8c4:	stur	wzr, [x29, #-4]
    d8c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d8cc:	ldur	w0, [x29, #-16]
    d8d0:	mov	w8, wzr
    d8d4:	mov	w1, w8
    d8d8:	mov	w2, #0x5                   	// #5
    d8dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d8e0:	stur	w0, [x29, #-52]
    d8e4:	ldur	x0, [x29, #-24]
    d8e8:	ldur	w1, [x29, #-52]
    d8ec:	ldur	x2, [x29, #-32]
    d8f0:	ldur	x3, [x29, #-40]
    d8f4:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
    d8f8:	sub	x9, x29, #0x8
    d8fc:	str	w0, [sp, #6336]
    d900:	mov	x0, x9
    d904:	ldr	w1, [sp, #6336]
    d908:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d90c:	tbnz	w0, #0, d918 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc48c>
    d910:	stur	wzr, [x29, #-4]
    d914:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d918:	ldur	w0, [x29, #-16]
    d91c:	mov	w8, #0x5                   	// #5
    d920:	mov	w1, w8
    d924:	mov	w2, w8
    d928:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d92c:	stur	w0, [x29, #-52]
    d930:	ldur	x0, [x29, #-24]
    d934:	ldur	w1, [x29, #-52]
    d938:	ldur	x2, [x29, #-32]
    d93c:	ldur	x3, [x29, #-40]
    d940:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d944:	sub	x9, x29, #0x8
    d948:	str	w0, [sp, #6332]
    d94c:	mov	x0, x9
    d950:	ldr	w1, [sp, #6332]
    d954:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d958:	tbnz	w0, #0, d964 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc4d8>
    d95c:	stur	wzr, [x29, #-4]
    d960:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d964:	ldur	w0, [x29, #-16]
    d968:	mov	w1, #0x10                  	// #16
    d96c:	mov	w2, #0x5                   	// #5
    d970:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d974:	stur	w0, [x29, #-52]
    d978:	ldur	x0, [x29, #-24]
    d97c:	ldur	w1, [x29, #-52]
    d980:	ldur	x2, [x29, #-32]
    d984:	ldur	x3, [x29, #-40]
    d988:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    d98c:	sub	x8, x29, #0x8
    d990:	str	w0, [sp, #6328]
    d994:	mov	x0, x8
    d998:	ldr	w1, [sp, #6328]
    d99c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d9a0:	tbnz	w0, #0, d9ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc520>
    d9a4:	stur	wzr, [x29, #-4]
    d9a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d9ac:	ldur	w8, [x29, #-8]
    d9b0:	stur	w8, [x29, #-4]
    d9b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    d9b8:	ldur	w0, [x29, #-16]
    d9bc:	mov	w8, #0x5                   	// #5
    d9c0:	mov	w1, w8
    d9c4:	mov	w2, w8
    d9c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    d9cc:	stur	w0, [x29, #-52]
    d9d0:	ldur	x0, [x29, #-24]
    d9d4:	ldur	w1, [x29, #-52]
    d9d8:	ldur	x2, [x29, #-32]
    d9dc:	ldur	x3, [x29, #-40]
    d9e0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    d9e4:	sub	x9, x29, #0x8
    d9e8:	str	w0, [sp, #6324]
    d9ec:	mov	x0, x9
    d9f0:	ldr	w1, [sp, #6324]
    d9f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d9f8:	tbnz	w0, #0, da04 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc578>
    d9fc:	stur	wzr, [x29, #-4]
    da00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    da04:	ldur	w0, [x29, #-16]
    da08:	mov	w8, wzr
    da0c:	mov	w1, w8
    da10:	mov	w2, #0x5                   	// #5
    da14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    da18:	stur	w0, [x29, #-52]
    da1c:	ldur	x0, [x29, #-24]
    da20:	ldur	w1, [x29, #-52]
    da24:	ldur	x2, [x29, #-32]
    da28:	ldur	x3, [x29, #-40]
    da2c:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    da30:	sub	x9, x29, #0x8
    da34:	str	w0, [sp, #6320]
    da38:	mov	x0, x9
    da3c:	ldr	w1, [sp, #6320]
    da40:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    da44:	tbnz	w0, #0, da50 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc5c4>
    da48:	stur	wzr, [x29, #-4]
    da4c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    da50:	ldur	w0, [x29, #-16]
    da54:	mov	w8, #0x5                   	// #5
    da58:	mov	w1, w8
    da5c:	mov	w2, w8
    da60:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    da64:	stur	w0, [x29, #-52]
    da68:	ldur	x0, [x29, #-24]
    da6c:	ldur	w1, [x29, #-52]
    da70:	ldur	x2, [x29, #-32]
    da74:	ldur	x3, [x29, #-40]
    da78:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    da7c:	sub	x9, x29, #0x8
    da80:	str	w0, [sp, #6316]
    da84:	mov	x0, x9
    da88:	ldr	w1, [sp, #6316]
    da8c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    da90:	tbnz	w0, #0, da9c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc610>
    da94:	stur	wzr, [x29, #-4]
    da98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    da9c:	ldur	w0, [x29, #-16]
    daa0:	mov	w1, #0x10                  	// #16
    daa4:	mov	w2, #0x5                   	// #5
    daa8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    daac:	stur	w0, [x29, #-52]
    dab0:	ldur	x0, [x29, #-24]
    dab4:	ldur	w1, [x29, #-52]
    dab8:	ldur	x2, [x29, #-32]
    dabc:	ldur	x3, [x29, #-40]
    dac0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    dac4:	sub	x8, x29, #0x8
    dac8:	str	w0, [sp, #6312]
    dacc:	mov	x0, x8
    dad0:	ldr	w1, [sp, #6312]
    dad4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dad8:	tbnz	w0, #0, dae4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc658>
    dadc:	stur	wzr, [x29, #-4]
    dae0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dae4:	ldur	w8, [x29, #-8]
    dae8:	stur	w8, [x29, #-4]
    daec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    daf0:	ldur	w0, [x29, #-16]
    daf4:	mov	w8, #0x5                   	// #5
    daf8:	mov	w1, w8
    dafc:	mov	w2, w8
    db00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    db04:	stur	w0, [x29, #-52]
    db08:	ldur	x0, [x29, #-24]
    db0c:	ldur	w1, [x29, #-52]
    db10:	ldur	x2, [x29, #-32]
    db14:	ldur	x3, [x29, #-40]
    db18:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    db1c:	sub	x9, x29, #0x8
    db20:	str	w0, [sp, #6308]
    db24:	mov	x0, x9
    db28:	ldr	w1, [sp, #6308]
    db2c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    db30:	tbnz	w0, #0, db3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc6b0>
    db34:	stur	wzr, [x29, #-4]
    db38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    db3c:	ldur	w0, [x29, #-16]
    db40:	mov	w8, wzr
    db44:	mov	w1, w8
    db48:	mov	w2, #0x5                   	// #5
    db4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    db50:	stur	w0, [x29, #-52]
    db54:	ldur	x0, [x29, #-24]
    db58:	ldur	w1, [x29, #-52]
    db5c:	ldur	x2, [x29, #-32]
    db60:	ldur	x3, [x29, #-40]
    db64:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    db68:	sub	x9, x29, #0x8
    db6c:	str	w0, [sp, #6304]
    db70:	mov	x0, x9
    db74:	ldr	w1, [sp, #6304]
    db78:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    db7c:	tbnz	w0, #0, db88 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc6fc>
    db80:	stur	wzr, [x29, #-4]
    db84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    db88:	ldur	w0, [x29, #-16]
    db8c:	mov	w8, #0x5                   	// #5
    db90:	mov	w1, w8
    db94:	mov	w2, w8
    db98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    db9c:	stur	w0, [x29, #-52]
    dba0:	ldur	x0, [x29, #-24]
    dba4:	ldur	w1, [x29, #-52]
    dba8:	ldur	x2, [x29, #-32]
    dbac:	ldur	x3, [x29, #-40]
    dbb0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    dbb4:	sub	x9, x29, #0x8
    dbb8:	str	w0, [sp, #6300]
    dbbc:	mov	x0, x9
    dbc0:	ldr	w1, [sp, #6300]
    dbc4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dbc8:	tbnz	w0, #0, dbd4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc748>
    dbcc:	stur	wzr, [x29, #-4]
    dbd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dbd4:	ldur	w0, [x29, #-16]
    dbd8:	mov	w1, #0x10                  	// #16
    dbdc:	mov	w2, #0x5                   	// #5
    dbe0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    dbe4:	stur	w0, [x29, #-52]
    dbe8:	ldur	x0, [x29, #-24]
    dbec:	ldur	w1, [x29, #-52]
    dbf0:	ldur	x2, [x29, #-32]
    dbf4:	ldur	x3, [x29, #-40]
    dbf8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    dbfc:	sub	x8, x29, #0x8
    dc00:	str	w0, [sp, #6296]
    dc04:	mov	x0, x8
    dc08:	ldr	w1, [sp, #6296]
    dc0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dc10:	tbnz	w0, #0, dc1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc790>
    dc14:	stur	wzr, [x29, #-4]
    dc18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dc1c:	ldur	w8, [x29, #-8]
    dc20:	stur	w8, [x29, #-4]
    dc24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dc28:	ldur	w0, [x29, #-16]
    dc2c:	mov	w8, #0x5                   	// #5
    dc30:	mov	w1, w8
    dc34:	mov	w2, w8
    dc38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    dc3c:	stur	w0, [x29, #-52]
    dc40:	ldur	x0, [x29, #-24]
    dc44:	ldur	w1, [x29, #-52]
    dc48:	ldur	x2, [x29, #-32]
    dc4c:	ldur	x3, [x29, #-40]
    dc50:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    dc54:	sub	x9, x29, #0x8
    dc58:	str	w0, [sp, #6292]
    dc5c:	mov	x0, x9
    dc60:	ldr	w1, [sp, #6292]
    dc64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dc68:	tbnz	w0, #0, dc74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc7e8>
    dc6c:	stur	wzr, [x29, #-4]
    dc70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dc74:	ldur	w0, [x29, #-16]
    dc78:	mov	w8, wzr
    dc7c:	mov	w1, w8
    dc80:	mov	w2, #0x5                   	// #5
    dc84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    dc88:	stur	w0, [x29, #-52]
    dc8c:	ldur	x0, [x29, #-24]
    dc90:	ldur	w1, [x29, #-52]
    dc94:	ldur	x2, [x29, #-32]
    dc98:	ldur	x3, [x29, #-40]
    dc9c:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    dca0:	sub	x9, x29, #0x8
    dca4:	str	w0, [sp, #6288]
    dca8:	mov	x0, x9
    dcac:	ldr	w1, [sp, #6288]
    dcb0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dcb4:	tbnz	w0, #0, dcc0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc834>
    dcb8:	stur	wzr, [x29, #-4]
    dcbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dcc0:	ldur	w0, [x29, #-16]
    dcc4:	mov	w8, #0x5                   	// #5
    dcc8:	mov	w1, w8
    dccc:	mov	w2, w8
    dcd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    dcd4:	stur	w0, [x29, #-52]
    dcd8:	ldur	x0, [x29, #-24]
    dcdc:	ldur	w1, [x29, #-52]
    dce0:	ldur	x2, [x29, #-32]
    dce4:	ldur	x3, [x29, #-40]
    dce8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    dcec:	sub	x9, x29, #0x8
    dcf0:	str	w0, [sp, #6284]
    dcf4:	mov	x0, x9
    dcf8:	ldr	w1, [sp, #6284]
    dcfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dd00:	tbnz	w0, #0, dd0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc880>
    dd04:	stur	wzr, [x29, #-4]
    dd08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dd0c:	ldur	w0, [x29, #-16]
    dd10:	mov	w1, #0x10                  	// #16
    dd14:	mov	w2, #0x5                   	// #5
    dd18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    dd1c:	stur	w0, [x29, #-52]
    dd20:	ldur	x0, [x29, #-24]
    dd24:	ldur	w1, [x29, #-52]
    dd28:	ldur	x2, [x29, #-32]
    dd2c:	ldur	x3, [x29, #-40]
    dd30:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
    dd34:	sub	x8, x29, #0x8
    dd38:	str	w0, [sp, #6280]
    dd3c:	mov	x0, x8
    dd40:	ldr	w1, [sp, #6280]
    dd44:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dd48:	tbnz	w0, #0, dd54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc8c8>
    dd4c:	stur	wzr, [x29, #-4]
    dd50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dd54:	ldur	w8, [x29, #-8]
    dd58:	stur	w8, [x29, #-4]
    dd5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dd60:	ldur	w0, [x29, #-16]
    dd64:	mov	w8, wzr
    dd68:	mov	w1, w8
    dd6c:	mov	w2, #0x5                   	// #5
    dd70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    dd74:	stur	w0, [x29, #-52]
    dd78:	ldur	x0, [x29, #-24]
    dd7c:	ldur	w1, [x29, #-52]
    dd80:	ldur	x2, [x29, #-32]
    dd84:	ldur	x3, [x29, #-40]
    dd88:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    dd8c:	sub	x9, x29, #0x8
    dd90:	str	w0, [sp, #6276]
    dd94:	mov	x0, x9
    dd98:	ldr	w1, [sp, #6276]
    dd9c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dda0:	tbnz	w0, #0, ddac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc920>
    dda4:	stur	wzr, [x29, #-4]
    dda8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ddac:	stur	wzr, [x29, #-52]
    ddb0:	ldur	w0, [x29, #-16]
    ddb4:	mov	w1, #0xa                   	// #10
    ddb8:	mov	w2, #0x3                   	// #3
    ddbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ddc0:	ldur	w8, [x29, #-52]
    ddc4:	orr	w8, w8, w0
    ddc8:	stur	w8, [x29, #-52]
    ddcc:	ldur	w0, [x29, #-16]
    ddd0:	mov	w1, #0x1e                  	// #30
    ddd4:	mov	w2, #0x1                   	// #1
    ddd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    dddc:	ldur	w8, [x29, #-52]
    dde0:	orr	w8, w8, w0, lsl #3
    dde4:	stur	w8, [x29, #-52]
    dde8:	ldur	x0, [x29, #-24]
    ddec:	ldur	w8, [x29, #-52]
    ddf0:	mov	w3, w8
    ddf4:	str	x0, [sp, #6264]
    ddf8:	mov	x0, x3
    ddfc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    de00:	add	x9, sp, #0x2, lsl #12
    de04:	add	x9, x9, #0xf58
    de08:	str	x0, [sp, #12120]
    de0c:	str	x1, [sp, #12128]
    de10:	ldr	x0, [sp, #6264]
    de14:	mov	x1, x9
    de18:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    de1c:	ldur	w0, [x29, #-16]
    de20:	mov	w8, #0x5                   	// #5
    de24:	mov	w1, w8
    de28:	mov	w2, w8
    de2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    de30:	stur	w0, [x29, #-52]
    de34:	ldur	x0, [x29, #-24]
    de38:	ldur	w1, [x29, #-52]
    de3c:	ldur	x2, [x29, #-32]
    de40:	ldur	x3, [x29, #-40]
    de44:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    de48:	sub	x9, x29, #0x8
    de4c:	str	w0, [sp, #6260]
    de50:	mov	x0, x9
    de54:	ldr	w1, [sp, #6260]
    de58:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    de5c:	tbnz	w0, #0, de68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xc9dc>
    de60:	stur	wzr, [x29, #-4]
    de64:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    de68:	ldur	w8, [x29, #-8]
    de6c:	stur	w8, [x29, #-4]
    de70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    de74:	ldur	w0, [x29, #-16]
    de78:	mov	w8, wzr
    de7c:	mov	w1, w8
    de80:	mov	w2, #0x5                   	// #5
    de84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    de88:	stur	w0, [x29, #-52]
    de8c:	ldur	x0, [x29, #-24]
    de90:	ldur	w1, [x29, #-52]
    de94:	ldur	x2, [x29, #-32]
    de98:	ldur	x3, [x29, #-40]
    de9c:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    dea0:	sub	x9, x29, #0x8
    dea4:	str	w0, [sp, #6256]
    dea8:	mov	x0, x9
    deac:	ldr	w1, [sp, #6256]
    deb0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    deb4:	tbnz	w0, #0, dec0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xca34>
    deb8:	stur	wzr, [x29, #-4]
    debc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dec0:	stur	wzr, [x29, #-52]
    dec4:	ldur	w0, [x29, #-16]
    dec8:	mov	w1, #0xa                   	// #10
    decc:	mov	w2, #0x3                   	// #3
    ded0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ded4:	ldur	w8, [x29, #-52]
    ded8:	orr	w8, w8, w0
    dedc:	stur	w8, [x29, #-52]
    dee0:	ldur	w0, [x29, #-16]
    dee4:	mov	w1, #0x1e                  	// #30
    dee8:	mov	w2, #0x1                   	// #1
    deec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    def0:	ldur	w8, [x29, #-52]
    def4:	orr	w8, w8, w0, lsl #3
    def8:	stur	w8, [x29, #-52]
    defc:	ldur	x0, [x29, #-24]
    df00:	ldur	w8, [x29, #-52]
    df04:	mov	w3, w8
    df08:	str	x0, [sp, #6248]
    df0c:	mov	x0, x3
    df10:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    df14:	add	x9, sp, #0x2, lsl #12
    df18:	add	x9, x9, #0xf48
    df1c:	str	x0, [sp, #12104]
    df20:	str	x1, [sp, #12112]
    df24:	ldr	x0, [sp, #6248]
    df28:	mov	x1, x9
    df2c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    df30:	ldur	w0, [x29, #-16]
    df34:	mov	w8, #0x5                   	// #5
    df38:	mov	w1, w8
    df3c:	mov	w2, w8
    df40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    df44:	stur	w0, [x29, #-52]
    df48:	ldur	x0, [x29, #-24]
    df4c:	ldur	w1, [x29, #-52]
    df50:	ldur	x2, [x29, #-32]
    df54:	ldur	x3, [x29, #-40]
    df58:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    df5c:	sub	x9, x29, #0x8
    df60:	str	w0, [sp, #6244]
    df64:	mov	x0, x9
    df68:	ldr	w1, [sp, #6244]
    df6c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    df70:	tbnz	w0, #0, df7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xcaf0>
    df74:	stur	wzr, [x29, #-4]
    df78:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    df7c:	ldur	w8, [x29, #-8]
    df80:	stur	w8, [x29, #-4]
    df84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    df88:	ldur	w0, [x29, #-16]
    df8c:	mov	w8, wzr
    df90:	mov	w1, w8
    df94:	mov	w2, #0x5                   	// #5
    df98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    df9c:	stur	w0, [x29, #-52]
    dfa0:	ldur	x0, [x29, #-24]
    dfa4:	ldur	w1, [x29, #-52]
    dfa8:	ldur	x2, [x29, #-32]
    dfac:	ldur	x3, [x29, #-40]
    dfb0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    dfb4:	sub	x9, x29, #0x8
    dfb8:	str	w0, [sp, #6240]
    dfbc:	mov	x0, x9
    dfc0:	ldr	w1, [sp, #6240]
    dfc4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dfc8:	tbnz	w0, #0, dfd4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xcb48>
    dfcc:	stur	wzr, [x29, #-4]
    dfd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    dfd4:	stur	wzr, [x29, #-52]
    dfd8:	ldur	w0, [x29, #-16]
    dfdc:	mov	w1, #0xb                   	// #11
    dfe0:	mov	w2, #0x2                   	// #2
    dfe4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    dfe8:	ldur	w8, [x29, #-52]
    dfec:	orr	w8, w8, w0
    dff0:	stur	w8, [x29, #-52]
    dff4:	ldur	w0, [x29, #-16]
    dff8:	mov	w1, #0x1e                  	// #30
    dffc:	mov	w2, #0x1                   	// #1
    e000:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e004:	ldur	w8, [x29, #-52]
    e008:	orr	w8, w8, w0, lsl #2
    e00c:	stur	w8, [x29, #-52]
    e010:	ldur	x0, [x29, #-24]
    e014:	ldur	w8, [x29, #-52]
    e018:	mov	w3, w8
    e01c:	str	x0, [sp, #6232]
    e020:	mov	x0, x3
    e024:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e028:	add	x9, sp, #0x2, lsl #12
    e02c:	add	x9, x9, #0xf38
    e030:	str	x0, [sp, #12088]
    e034:	str	x1, [sp, #12096]
    e038:	ldr	x0, [sp, #6232]
    e03c:	mov	x1, x9
    e040:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e044:	ldur	w0, [x29, #-16]
    e048:	mov	w8, #0x5                   	// #5
    e04c:	mov	w1, w8
    e050:	mov	w2, w8
    e054:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e058:	stur	w0, [x29, #-52]
    e05c:	ldur	x0, [x29, #-24]
    e060:	ldur	w1, [x29, #-52]
    e064:	ldur	x2, [x29, #-32]
    e068:	ldur	x3, [x29, #-40]
    e06c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    e070:	sub	x9, x29, #0x8
    e074:	str	w0, [sp, #6228]
    e078:	mov	x0, x9
    e07c:	ldr	w1, [sp, #6228]
    e080:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e084:	tbnz	w0, #0, e090 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xcc04>
    e088:	stur	wzr, [x29, #-4]
    e08c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e090:	ldur	w8, [x29, #-8]
    e094:	stur	w8, [x29, #-4]
    e098:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e09c:	ldur	w0, [x29, #-16]
    e0a0:	mov	w8, wzr
    e0a4:	mov	w1, w8
    e0a8:	mov	w2, #0x5                   	// #5
    e0ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e0b0:	stur	w0, [x29, #-52]
    e0b4:	ldur	x0, [x29, #-24]
    e0b8:	ldur	w1, [x29, #-52]
    e0bc:	ldur	x2, [x29, #-32]
    e0c0:	ldur	x3, [x29, #-40]
    e0c4:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    e0c8:	sub	x9, x29, #0x8
    e0cc:	str	w0, [sp, #6224]
    e0d0:	mov	x0, x9
    e0d4:	ldr	w1, [sp, #6224]
    e0d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e0dc:	tbnz	w0, #0, e0e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xcc5c>
    e0e0:	stur	wzr, [x29, #-4]
    e0e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e0e8:	stur	wzr, [x29, #-52]
    e0ec:	ldur	w0, [x29, #-16]
    e0f0:	mov	w1, #0xb                   	// #11
    e0f4:	mov	w2, #0x2                   	// #2
    e0f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e0fc:	ldur	w8, [x29, #-52]
    e100:	orr	w8, w8, w0
    e104:	stur	w8, [x29, #-52]
    e108:	ldur	w0, [x29, #-16]
    e10c:	mov	w1, #0x1e                  	// #30
    e110:	mov	w2, #0x1                   	// #1
    e114:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e118:	ldur	w8, [x29, #-52]
    e11c:	orr	w8, w8, w0, lsl #2
    e120:	stur	w8, [x29, #-52]
    e124:	ldur	x0, [x29, #-24]
    e128:	ldur	w8, [x29, #-52]
    e12c:	mov	w3, w8
    e130:	str	x0, [sp, #6216]
    e134:	mov	x0, x3
    e138:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e13c:	add	x9, sp, #0x2, lsl #12
    e140:	add	x9, x9, #0xf28
    e144:	str	x0, [sp, #12072]
    e148:	str	x1, [sp, #12080]
    e14c:	ldr	x0, [sp, #6216]
    e150:	mov	x1, x9
    e154:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e158:	ldur	w0, [x29, #-16]
    e15c:	mov	w8, #0x5                   	// #5
    e160:	mov	w1, w8
    e164:	mov	w2, w8
    e168:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e16c:	stur	w0, [x29, #-52]
    e170:	ldur	x0, [x29, #-24]
    e174:	ldur	w1, [x29, #-52]
    e178:	ldur	x2, [x29, #-32]
    e17c:	ldur	x3, [x29, #-40]
    e180:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    e184:	sub	x9, x29, #0x8
    e188:	str	w0, [sp, #6212]
    e18c:	mov	x0, x9
    e190:	ldr	w1, [sp, #6212]
    e194:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e198:	tbnz	w0, #0, e1a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xcd18>
    e19c:	stur	wzr, [x29, #-4]
    e1a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e1a4:	ldur	w8, [x29, #-8]
    e1a8:	stur	w8, [x29, #-4]
    e1ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e1b0:	ldur	w0, [x29, #-16]
    e1b4:	mov	w8, wzr
    e1b8:	mov	w1, w8
    e1bc:	mov	w2, #0x5                   	// #5
    e1c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e1c4:	stur	w0, [x29, #-52]
    e1c8:	ldur	x0, [x29, #-24]
    e1cc:	ldur	w1, [x29, #-52]
    e1d0:	ldur	x2, [x29, #-32]
    e1d4:	ldur	x3, [x29, #-40]
    e1d8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    e1dc:	sub	x9, x29, #0x8
    e1e0:	str	w0, [sp, #6208]
    e1e4:	mov	x0, x9
    e1e8:	ldr	w1, [sp, #6208]
    e1ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e1f0:	tbnz	w0, #0, e1fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xcd70>
    e1f4:	stur	wzr, [x29, #-4]
    e1f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e1fc:	stur	wzr, [x29, #-52]
    e200:	ldur	w0, [x29, #-16]
    e204:	mov	w1, #0xc                   	// #12
    e208:	mov	w8, #0x1                   	// #1
    e20c:	mov	w2, w8
    e210:	str	w8, [sp, #6204]
    e214:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e218:	ldur	w8, [x29, #-52]
    e21c:	orr	w8, w8, w0
    e220:	stur	w8, [x29, #-52]
    e224:	ldur	w0, [x29, #-16]
    e228:	mov	w1, #0x1e                  	// #30
    e22c:	ldr	w2, [sp, #6204]
    e230:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e234:	ldur	w8, [x29, #-52]
    e238:	orr	w8, w8, w0, lsl #1
    e23c:	stur	w8, [x29, #-52]
    e240:	ldur	x0, [x29, #-24]
    e244:	ldur	w8, [x29, #-52]
    e248:	mov	w3, w8
    e24c:	str	x0, [sp, #6192]
    e250:	mov	x0, x3
    e254:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e258:	add	x9, sp, #0x2, lsl #12
    e25c:	add	x9, x9, #0xf18
    e260:	str	x0, [sp, #12056]
    e264:	str	x1, [sp, #12064]
    e268:	ldr	x0, [sp, #6192]
    e26c:	mov	x1, x9
    e270:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e274:	ldur	w0, [x29, #-16]
    e278:	mov	w8, #0x5                   	// #5
    e27c:	mov	w1, w8
    e280:	mov	w2, w8
    e284:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e288:	stur	w0, [x29, #-52]
    e28c:	ldur	x0, [x29, #-24]
    e290:	ldur	w1, [x29, #-52]
    e294:	ldur	x2, [x29, #-32]
    e298:	ldur	x3, [x29, #-40]
    e29c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    e2a0:	sub	x9, x29, #0x8
    e2a4:	str	w0, [sp, #6188]
    e2a8:	mov	x0, x9
    e2ac:	ldr	w1, [sp, #6188]
    e2b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e2b4:	tbnz	w0, #0, e2c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xce34>
    e2b8:	stur	wzr, [x29, #-4]
    e2bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e2c0:	ldur	w8, [x29, #-8]
    e2c4:	stur	w8, [x29, #-4]
    e2c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e2cc:	ldur	w0, [x29, #-16]
    e2d0:	mov	w8, wzr
    e2d4:	mov	w1, w8
    e2d8:	mov	w2, #0x5                   	// #5
    e2dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e2e0:	stur	w0, [x29, #-52]
    e2e4:	ldur	x0, [x29, #-24]
    e2e8:	ldur	w1, [x29, #-52]
    e2ec:	ldur	x2, [x29, #-32]
    e2f0:	ldur	x3, [x29, #-40]
    e2f4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    e2f8:	sub	x9, x29, #0x8
    e2fc:	str	w0, [sp, #6184]
    e300:	mov	x0, x9
    e304:	ldr	w1, [sp, #6184]
    e308:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e30c:	tbnz	w0, #0, e318 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xce8c>
    e310:	stur	wzr, [x29, #-4]
    e314:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e318:	ldur	w0, [x29, #-16]
    e31c:	mov	w1, #0x1e                  	// #30
    e320:	mov	w2, #0x1                   	// #1
    e324:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e328:	stur	w0, [x29, #-52]
    e32c:	ldur	x0, [x29, #-24]
    e330:	ldur	w8, [x29, #-52]
    e334:	mov	w3, w8
    e338:	str	x0, [sp, #6176]
    e33c:	mov	x0, x3
    e340:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e344:	add	x9, sp, #0x2, lsl #12
    e348:	add	x9, x9, #0xf08
    e34c:	str	x0, [sp, #12040]
    e350:	str	x1, [sp, #12048]
    e354:	ldr	x0, [sp, #6176]
    e358:	mov	x1, x9
    e35c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e360:	ldur	w0, [x29, #-16]
    e364:	mov	w8, #0x5                   	// #5
    e368:	mov	w1, w8
    e36c:	mov	w2, w8
    e370:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e374:	stur	w0, [x29, #-52]
    e378:	ldur	x0, [x29, #-24]
    e37c:	ldur	w1, [x29, #-52]
    e380:	ldur	x2, [x29, #-32]
    e384:	ldur	x3, [x29, #-40]
    e388:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    e38c:	sub	x9, x29, #0x8
    e390:	str	w0, [sp, #6172]
    e394:	mov	x0, x9
    e398:	ldr	w1, [sp, #6172]
    e39c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e3a0:	tbnz	w0, #0, e3ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xcf20>
    e3a4:	stur	wzr, [x29, #-4]
    e3a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e3ac:	ldur	w8, [x29, #-8]
    e3b0:	stur	w8, [x29, #-4]
    e3b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e3b8:	ldur	w0, [x29, #-16]
    e3bc:	mov	w8, wzr
    e3c0:	mov	w1, w8
    e3c4:	mov	w2, #0x5                   	// #5
    e3c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e3cc:	stur	w0, [x29, #-52]
    e3d0:	ldur	x0, [x29, #-24]
    e3d4:	ldur	w1, [x29, #-52]
    e3d8:	ldur	x2, [x29, #-32]
    e3dc:	ldur	x3, [x29, #-40]
    e3e0:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    e3e4:	sub	x9, x29, #0x8
    e3e8:	str	w0, [sp, #6168]
    e3ec:	mov	x0, x9
    e3f0:	ldr	w1, [sp, #6168]
    e3f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e3f8:	tbnz	w0, #0, e404 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xcf78>
    e3fc:	stur	wzr, [x29, #-4]
    e400:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e404:	stur	wzr, [x29, #-52]
    e408:	ldur	w0, [x29, #-16]
    e40c:	mov	w1, #0xc                   	// #12
    e410:	mov	w8, #0x1                   	// #1
    e414:	mov	w2, w8
    e418:	str	w8, [sp, #6164]
    e41c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e420:	ldur	w8, [x29, #-52]
    e424:	orr	w8, w8, w0
    e428:	stur	w8, [x29, #-52]
    e42c:	ldur	w0, [x29, #-16]
    e430:	mov	w1, #0x1e                  	// #30
    e434:	ldr	w2, [sp, #6164]
    e438:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e43c:	ldur	w8, [x29, #-52]
    e440:	orr	w8, w8, w0, lsl #1
    e444:	stur	w8, [x29, #-52]
    e448:	ldur	x0, [x29, #-24]
    e44c:	ldur	w8, [x29, #-52]
    e450:	mov	w3, w8
    e454:	str	x0, [sp, #6152]
    e458:	mov	x0, x3
    e45c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e460:	add	x9, sp, #0x2, lsl #12
    e464:	add	x9, x9, #0xef8
    e468:	str	x0, [sp, #12024]
    e46c:	str	x1, [sp, #12032]
    e470:	ldr	x0, [sp, #6152]
    e474:	mov	x1, x9
    e478:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e47c:	ldur	w0, [x29, #-16]
    e480:	mov	w8, #0x5                   	// #5
    e484:	mov	w1, w8
    e488:	mov	w2, w8
    e48c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e490:	stur	w0, [x29, #-52]
    e494:	ldur	x0, [x29, #-24]
    e498:	ldur	w1, [x29, #-52]
    e49c:	ldur	x2, [x29, #-32]
    e4a0:	ldur	x3, [x29, #-40]
    e4a4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    e4a8:	sub	x9, x29, #0x8
    e4ac:	str	w0, [sp, #6148]
    e4b0:	mov	x0, x9
    e4b4:	ldr	w1, [sp, #6148]
    e4b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e4bc:	tbnz	w0, #0, e4c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd03c>
    e4c0:	stur	wzr, [x29, #-4]
    e4c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e4c8:	ldur	w8, [x29, #-8]
    e4cc:	stur	w8, [x29, #-4]
    e4d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e4d4:	ldur	w0, [x29, #-16]
    e4d8:	mov	w8, wzr
    e4dc:	mov	w1, w8
    e4e0:	mov	w2, #0x5                   	// #5
    e4e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e4e8:	stur	w0, [x29, #-52]
    e4ec:	ldur	x0, [x29, #-24]
    e4f0:	ldur	w1, [x29, #-52]
    e4f4:	ldur	x2, [x29, #-32]
    e4f8:	ldur	x3, [x29, #-40]
    e4fc:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    e500:	sub	x9, x29, #0x8
    e504:	str	w0, [sp, #6144]
    e508:	mov	x0, x9
    e50c:	ldr	w1, [sp, #6144]
    e510:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e514:	tbnz	w0, #0, e520 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd094>
    e518:	stur	wzr, [x29, #-4]
    e51c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e520:	ldur	w0, [x29, #-16]
    e524:	mov	w1, #0x1e                  	// #30
    e528:	mov	w2, #0x1                   	// #1
    e52c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e530:	stur	w0, [x29, #-52]
    e534:	ldur	x0, [x29, #-24]
    e538:	ldur	w8, [x29, #-52]
    e53c:	mov	w3, w8
    e540:	str	x0, [sp, #6136]
    e544:	mov	x0, x3
    e548:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e54c:	add	x9, sp, #0x2, lsl #12
    e550:	add	x9, x9, #0xee8
    e554:	str	x0, [sp, #12008]
    e558:	str	x1, [sp, #12016]
    e55c:	ldr	x0, [sp, #6136]
    e560:	mov	x1, x9
    e564:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e568:	ldur	w0, [x29, #-16]
    e56c:	mov	w8, #0x5                   	// #5
    e570:	mov	w1, w8
    e574:	mov	w2, w8
    e578:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e57c:	stur	w0, [x29, #-52]
    e580:	ldur	x0, [x29, #-24]
    e584:	ldur	w1, [x29, #-52]
    e588:	ldur	x2, [x29, #-32]
    e58c:	ldur	x3, [x29, #-40]
    e590:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    e594:	sub	x9, x29, #0x8
    e598:	str	w0, [sp, #6132]
    e59c:	mov	x0, x9
    e5a0:	ldr	w1, [sp, #6132]
    e5a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e5a8:	tbnz	w0, #0, e5b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd128>
    e5ac:	stur	wzr, [x29, #-4]
    e5b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e5b4:	ldur	w8, [x29, #-8]
    e5b8:	stur	w8, [x29, #-4]
    e5bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e5c0:	ldur	w0, [x29, #-16]
    e5c4:	mov	w8, wzr
    e5c8:	mov	w1, w8
    e5cc:	mov	w2, #0x5                   	// #5
    e5d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e5d4:	stur	w0, [x29, #-52]
    e5d8:	ldur	x0, [x29, #-24]
    e5dc:	ldur	w1, [x29, #-52]
    e5e0:	ldur	x2, [x29, #-32]
    e5e4:	ldur	x3, [x29, #-40]
    e5e8:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    e5ec:	sub	x9, x29, #0x8
    e5f0:	str	w0, [sp, #6128]
    e5f4:	mov	x0, x9
    e5f8:	ldr	w1, [sp, #6128]
    e5fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e600:	tbnz	w0, #0, e60c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd180>
    e604:	stur	wzr, [x29, #-4]
    e608:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e60c:	stur	wzr, [x29, #-52]
    e610:	ldur	w0, [x29, #-16]
    e614:	mov	w1, #0xa                   	// #10
    e618:	mov	w2, #0x3                   	// #3
    e61c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e620:	ldur	w8, [x29, #-52]
    e624:	orr	w8, w8, w0
    e628:	stur	w8, [x29, #-52]
    e62c:	ldur	w0, [x29, #-16]
    e630:	mov	w1, #0x1e                  	// #30
    e634:	mov	w2, #0x1                   	// #1
    e638:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e63c:	ldur	w8, [x29, #-52]
    e640:	orr	w8, w8, w0, lsl #3
    e644:	stur	w8, [x29, #-52]
    e648:	ldur	x0, [x29, #-24]
    e64c:	ldur	w8, [x29, #-52]
    e650:	mov	w3, w8
    e654:	str	x0, [sp, #6120]
    e658:	mov	x0, x3
    e65c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e660:	add	x9, sp, #0x2, lsl #12
    e664:	add	x9, x9, #0xed8
    e668:	str	x0, [sp, #11992]
    e66c:	str	x1, [sp, #12000]
    e670:	ldr	x0, [sp, #6120]
    e674:	mov	x1, x9
    e678:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e67c:	ldur	w0, [x29, #-16]
    e680:	mov	w8, #0x5                   	// #5
    e684:	mov	w1, w8
    e688:	mov	w2, w8
    e68c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e690:	stur	w0, [x29, #-52]
    e694:	ldur	x0, [x29, #-24]
    e698:	ldur	w1, [x29, #-52]
    e69c:	ldur	x2, [x29, #-32]
    e6a0:	ldur	x3, [x29, #-40]
    e6a4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    e6a8:	sub	x9, x29, #0x8
    e6ac:	str	w0, [sp, #6116]
    e6b0:	mov	x0, x9
    e6b4:	ldr	w1, [sp, #6116]
    e6b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e6bc:	tbnz	w0, #0, e6c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd23c>
    e6c0:	stur	wzr, [x29, #-4]
    e6c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e6c8:	ldur	w8, [x29, #-8]
    e6cc:	stur	w8, [x29, #-4]
    e6d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e6d4:	ldur	w0, [x29, #-16]
    e6d8:	mov	w8, wzr
    e6dc:	mov	w1, w8
    e6e0:	mov	w2, #0x5                   	// #5
    e6e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e6e8:	stur	w0, [x29, #-52]
    e6ec:	ldur	x0, [x29, #-24]
    e6f0:	ldur	w1, [x29, #-52]
    e6f4:	ldur	x2, [x29, #-32]
    e6f8:	ldur	x3, [x29, #-40]
    e6fc:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
    e700:	sub	x9, x29, #0x8
    e704:	str	w0, [sp, #6112]
    e708:	mov	x0, x9
    e70c:	ldr	w1, [sp, #6112]
    e710:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e714:	tbnz	w0, #0, e720 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd294>
    e718:	stur	wzr, [x29, #-4]
    e71c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e720:	stur	wzr, [x29, #-52]
    e724:	ldur	w0, [x29, #-16]
    e728:	mov	w1, #0xa                   	// #10
    e72c:	mov	w2, #0x3                   	// #3
    e730:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e734:	ldur	w8, [x29, #-52]
    e738:	orr	w8, w8, w0
    e73c:	stur	w8, [x29, #-52]
    e740:	ldur	w0, [x29, #-16]
    e744:	mov	w1, #0x1e                  	// #30
    e748:	mov	w2, #0x1                   	// #1
    e74c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e750:	ldur	w8, [x29, #-52]
    e754:	orr	w8, w8, w0, lsl #3
    e758:	stur	w8, [x29, #-52]
    e75c:	ldur	x0, [x29, #-24]
    e760:	ldur	w8, [x29, #-52]
    e764:	mov	w3, w8
    e768:	str	x0, [sp, #6104]
    e76c:	mov	x0, x3
    e770:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e774:	add	x9, sp, #0x2, lsl #12
    e778:	add	x9, x9, #0xec8
    e77c:	str	x0, [sp, #11976]
    e780:	str	x1, [sp, #11984]
    e784:	ldr	x0, [sp, #6104]
    e788:	mov	x1, x9
    e78c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e790:	ldur	w0, [x29, #-16]
    e794:	mov	w8, #0x5                   	// #5
    e798:	mov	w1, w8
    e79c:	mov	w2, w8
    e7a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e7a4:	stur	w0, [x29, #-52]
    e7a8:	ldur	x0, [x29, #-24]
    e7ac:	ldur	w1, [x29, #-52]
    e7b0:	ldur	x2, [x29, #-32]
    e7b4:	ldur	x3, [x29, #-40]
    e7b8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    e7bc:	sub	x9, x29, #0x8
    e7c0:	str	w0, [sp, #6100]
    e7c4:	mov	x0, x9
    e7c8:	ldr	w1, [sp, #6100]
    e7cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e7d0:	tbnz	w0, #0, e7dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd350>
    e7d4:	stur	wzr, [x29, #-4]
    e7d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e7dc:	ldur	w8, [x29, #-8]
    e7e0:	stur	w8, [x29, #-4]
    e7e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e7e8:	ldur	w0, [x29, #-16]
    e7ec:	mov	w8, wzr
    e7f0:	mov	w1, w8
    e7f4:	mov	w2, #0x5                   	// #5
    e7f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e7fc:	stur	w0, [x29, #-52]
    e800:	ldur	x0, [x29, #-24]
    e804:	ldur	w1, [x29, #-52]
    e808:	ldur	x2, [x29, #-32]
    e80c:	ldur	x3, [x29, #-40]
    e810:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    e814:	sub	x9, x29, #0x8
    e818:	str	w0, [sp, #6096]
    e81c:	mov	x0, x9
    e820:	ldr	w1, [sp, #6096]
    e824:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e828:	tbnz	w0, #0, e834 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd3a8>
    e82c:	stur	wzr, [x29, #-4]
    e830:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e834:	stur	wzr, [x29, #-52]
    e838:	ldur	w0, [x29, #-16]
    e83c:	mov	w1, #0xb                   	// #11
    e840:	mov	w2, #0x2                   	// #2
    e844:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e848:	ldur	w8, [x29, #-52]
    e84c:	orr	w8, w8, w0
    e850:	stur	w8, [x29, #-52]
    e854:	ldur	w0, [x29, #-16]
    e858:	mov	w1, #0x1e                  	// #30
    e85c:	mov	w2, #0x1                   	// #1
    e860:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e864:	ldur	w8, [x29, #-52]
    e868:	orr	w8, w8, w0, lsl #2
    e86c:	stur	w8, [x29, #-52]
    e870:	ldur	x0, [x29, #-24]
    e874:	ldur	w8, [x29, #-52]
    e878:	mov	w3, w8
    e87c:	str	x0, [sp, #6088]
    e880:	mov	x0, x3
    e884:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e888:	add	x9, sp, #0x2, lsl #12
    e88c:	add	x9, x9, #0xeb8
    e890:	str	x0, [sp, #11960]
    e894:	str	x1, [sp, #11968]
    e898:	ldr	x0, [sp, #6088]
    e89c:	mov	x1, x9
    e8a0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e8a4:	ldur	w0, [x29, #-16]
    e8a8:	mov	w8, #0x5                   	// #5
    e8ac:	mov	w1, w8
    e8b0:	mov	w2, w8
    e8b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e8b8:	stur	w0, [x29, #-52]
    e8bc:	ldur	x0, [x29, #-24]
    e8c0:	ldur	w1, [x29, #-52]
    e8c4:	ldur	x2, [x29, #-32]
    e8c8:	ldur	x3, [x29, #-40]
    e8cc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    e8d0:	sub	x9, x29, #0x8
    e8d4:	str	w0, [sp, #6084]
    e8d8:	mov	x0, x9
    e8dc:	ldr	w1, [sp, #6084]
    e8e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e8e4:	tbnz	w0, #0, e8f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd464>
    e8e8:	stur	wzr, [x29, #-4]
    e8ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e8f0:	ldur	w8, [x29, #-8]
    e8f4:	stur	w8, [x29, #-4]
    e8f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e8fc:	ldur	w0, [x29, #-16]
    e900:	mov	w8, wzr
    e904:	mov	w1, w8
    e908:	mov	w2, #0x5                   	// #5
    e90c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e910:	stur	w0, [x29, #-52]
    e914:	ldur	x0, [x29, #-24]
    e918:	ldur	w1, [x29, #-52]
    e91c:	ldur	x2, [x29, #-32]
    e920:	ldur	x3, [x29, #-40]
    e924:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
    e928:	sub	x9, x29, #0x8
    e92c:	str	w0, [sp, #6080]
    e930:	mov	x0, x9
    e934:	ldr	w1, [sp, #6080]
    e938:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e93c:	tbnz	w0, #0, e948 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd4bc>
    e940:	stur	wzr, [x29, #-4]
    e944:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    e948:	stur	wzr, [x29, #-52]
    e94c:	ldur	w0, [x29, #-16]
    e950:	mov	w1, #0xb                   	// #11
    e954:	mov	w2, #0x2                   	// #2
    e958:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e95c:	ldur	w8, [x29, #-52]
    e960:	orr	w8, w8, w0
    e964:	stur	w8, [x29, #-52]
    e968:	ldur	w0, [x29, #-16]
    e96c:	mov	w1, #0x1e                  	// #30
    e970:	mov	w2, #0x1                   	// #1
    e974:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e978:	ldur	w8, [x29, #-52]
    e97c:	orr	w8, w8, w0, lsl #2
    e980:	stur	w8, [x29, #-52]
    e984:	ldur	x0, [x29, #-24]
    e988:	ldur	w8, [x29, #-52]
    e98c:	mov	w3, w8
    e990:	str	x0, [sp, #6072]
    e994:	mov	x0, x3
    e998:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e99c:	add	x9, sp, #0x2, lsl #12
    e9a0:	add	x9, x9, #0xea8
    e9a4:	str	x0, [sp, #11944]
    e9a8:	str	x1, [sp, #11952]
    e9ac:	ldr	x0, [sp, #6072]
    e9b0:	mov	x1, x9
    e9b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    e9b8:	ldur	w0, [x29, #-16]
    e9bc:	mov	w8, #0x5                   	// #5
    e9c0:	mov	w1, w8
    e9c4:	mov	w2, w8
    e9c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    e9cc:	stur	w0, [x29, #-52]
    e9d0:	ldur	x0, [x29, #-24]
    e9d4:	ldur	w1, [x29, #-52]
    e9d8:	ldur	x2, [x29, #-32]
    e9dc:	ldur	x3, [x29, #-40]
    e9e0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    e9e4:	sub	x9, x29, #0x8
    e9e8:	str	w0, [sp, #6068]
    e9ec:	mov	x0, x9
    e9f0:	ldr	w1, [sp, #6068]
    e9f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e9f8:	tbnz	w0, #0, ea04 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd578>
    e9fc:	stur	wzr, [x29, #-4]
    ea00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ea04:	ldur	w8, [x29, #-8]
    ea08:	stur	w8, [x29, #-4]
    ea0c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ea10:	ldur	w0, [x29, #-16]
    ea14:	mov	w8, wzr
    ea18:	mov	w1, w8
    ea1c:	mov	w2, #0x5                   	// #5
    ea20:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ea24:	stur	w0, [x29, #-52]
    ea28:	ldur	x0, [x29, #-24]
    ea2c:	ldur	w1, [x29, #-52]
    ea30:	ldur	x2, [x29, #-32]
    ea34:	ldur	x3, [x29, #-40]
    ea38:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    ea3c:	sub	x9, x29, #0x8
    ea40:	str	w0, [sp, #6064]
    ea44:	mov	x0, x9
    ea48:	ldr	w1, [sp, #6064]
    ea4c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ea50:	tbnz	w0, #0, ea5c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd5d0>
    ea54:	stur	wzr, [x29, #-4]
    ea58:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ea5c:	stur	wzr, [x29, #-52]
    ea60:	ldur	w0, [x29, #-16]
    ea64:	mov	w1, #0xc                   	// #12
    ea68:	mov	w8, #0x1                   	// #1
    ea6c:	mov	w2, w8
    ea70:	str	w8, [sp, #6060]
    ea74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ea78:	ldur	w8, [x29, #-52]
    ea7c:	orr	w8, w8, w0
    ea80:	stur	w8, [x29, #-52]
    ea84:	ldur	w0, [x29, #-16]
    ea88:	mov	w1, #0x1e                  	// #30
    ea8c:	ldr	w2, [sp, #6060]
    ea90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ea94:	ldur	w8, [x29, #-52]
    ea98:	orr	w8, w8, w0, lsl #1
    ea9c:	stur	w8, [x29, #-52]
    eaa0:	ldur	x0, [x29, #-24]
    eaa4:	ldur	w8, [x29, #-52]
    eaa8:	mov	w3, w8
    eaac:	str	x0, [sp, #6048]
    eab0:	mov	x0, x3
    eab4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    eab8:	add	x9, sp, #0x2, lsl #12
    eabc:	add	x9, x9, #0xe98
    eac0:	str	x0, [sp, #11928]
    eac4:	str	x1, [sp, #11936]
    eac8:	ldr	x0, [sp, #6048]
    eacc:	mov	x1, x9
    ead0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ead4:	ldur	w0, [x29, #-16]
    ead8:	mov	w8, #0x5                   	// #5
    eadc:	mov	w1, w8
    eae0:	mov	w2, w8
    eae4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    eae8:	stur	w0, [x29, #-52]
    eaec:	ldur	x0, [x29, #-24]
    eaf0:	ldur	w1, [x29, #-52]
    eaf4:	ldur	x2, [x29, #-32]
    eaf8:	ldur	x3, [x29, #-40]
    eafc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    eb00:	sub	x9, x29, #0x8
    eb04:	str	w0, [sp, #6044]
    eb08:	mov	x0, x9
    eb0c:	ldr	w1, [sp, #6044]
    eb10:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eb14:	tbnz	w0, #0, eb20 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd694>
    eb18:	stur	wzr, [x29, #-4]
    eb1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    eb20:	ldur	w8, [x29, #-8]
    eb24:	stur	w8, [x29, #-4]
    eb28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    eb2c:	ldur	w0, [x29, #-16]
    eb30:	mov	w8, wzr
    eb34:	mov	w1, w8
    eb38:	mov	w2, #0x5                   	// #5
    eb3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    eb40:	stur	w0, [x29, #-52]
    eb44:	ldur	x0, [x29, #-24]
    eb48:	ldur	w1, [x29, #-52]
    eb4c:	ldur	x2, [x29, #-32]
    eb50:	ldur	x3, [x29, #-40]
    eb54:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    eb58:	sub	x9, x29, #0x8
    eb5c:	str	w0, [sp, #6040]
    eb60:	mov	x0, x9
    eb64:	ldr	w1, [sp, #6040]
    eb68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eb6c:	tbnz	w0, #0, eb78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd6ec>
    eb70:	stur	wzr, [x29, #-4]
    eb74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    eb78:	ldur	w0, [x29, #-16]
    eb7c:	mov	w1, #0x1e                  	// #30
    eb80:	mov	w2, #0x1                   	// #1
    eb84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    eb88:	stur	w0, [x29, #-52]
    eb8c:	ldur	x0, [x29, #-24]
    eb90:	ldur	w8, [x29, #-52]
    eb94:	mov	w3, w8
    eb98:	str	x0, [sp, #6032]
    eb9c:	mov	x0, x3
    eba0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    eba4:	add	x9, sp, #0x2, lsl #12
    eba8:	add	x9, x9, #0xe88
    ebac:	str	x0, [sp, #11912]
    ebb0:	str	x1, [sp, #11920]
    ebb4:	ldr	x0, [sp, #6032]
    ebb8:	mov	x1, x9
    ebbc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ebc0:	ldur	w0, [x29, #-16]
    ebc4:	mov	w8, #0x5                   	// #5
    ebc8:	mov	w1, w8
    ebcc:	mov	w2, w8
    ebd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ebd4:	stur	w0, [x29, #-52]
    ebd8:	ldur	x0, [x29, #-24]
    ebdc:	ldur	w1, [x29, #-52]
    ebe0:	ldur	x2, [x29, #-32]
    ebe4:	ldur	x3, [x29, #-40]
    ebe8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    ebec:	sub	x9, x29, #0x8
    ebf0:	str	w0, [sp, #6028]
    ebf4:	mov	x0, x9
    ebf8:	ldr	w1, [sp, #6028]
    ebfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ec00:	tbnz	w0, #0, ec0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd780>
    ec04:	stur	wzr, [x29, #-4]
    ec08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ec0c:	ldur	w8, [x29, #-8]
    ec10:	stur	w8, [x29, #-4]
    ec14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ec18:	ldur	w0, [x29, #-16]
    ec1c:	mov	w8, wzr
    ec20:	mov	w1, w8
    ec24:	mov	w2, #0x5                   	// #5
    ec28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ec2c:	stur	w0, [x29, #-52]
    ec30:	ldur	x0, [x29, #-24]
    ec34:	ldur	w1, [x29, #-52]
    ec38:	ldur	x2, [x29, #-32]
    ec3c:	ldur	x3, [x29, #-40]
    ec40:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
    ec44:	sub	x9, x29, #0x8
    ec48:	str	w0, [sp, #6024]
    ec4c:	mov	x0, x9
    ec50:	ldr	w1, [sp, #6024]
    ec54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ec58:	tbnz	w0, #0, ec64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd7d8>
    ec5c:	stur	wzr, [x29, #-4]
    ec60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ec64:	stur	wzr, [x29, #-52]
    ec68:	ldur	w0, [x29, #-16]
    ec6c:	mov	w1, #0xc                   	// #12
    ec70:	mov	w8, #0x1                   	// #1
    ec74:	mov	w2, w8
    ec78:	str	w8, [sp, #6020]
    ec7c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ec80:	ldur	w8, [x29, #-52]
    ec84:	orr	w8, w8, w0
    ec88:	stur	w8, [x29, #-52]
    ec8c:	ldur	w0, [x29, #-16]
    ec90:	mov	w1, #0x1e                  	// #30
    ec94:	ldr	w2, [sp, #6020]
    ec98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ec9c:	ldur	w8, [x29, #-52]
    eca0:	orr	w8, w8, w0, lsl #1
    eca4:	stur	w8, [x29, #-52]
    eca8:	ldur	x0, [x29, #-24]
    ecac:	ldur	w8, [x29, #-52]
    ecb0:	mov	w3, w8
    ecb4:	str	x0, [sp, #6008]
    ecb8:	mov	x0, x3
    ecbc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ecc0:	add	x9, sp, #0x2, lsl #12
    ecc4:	add	x9, x9, #0xe78
    ecc8:	str	x0, [sp, #11896]
    eccc:	str	x1, [sp, #11904]
    ecd0:	ldr	x0, [sp, #6008]
    ecd4:	mov	x1, x9
    ecd8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ecdc:	ldur	w0, [x29, #-16]
    ece0:	mov	w8, #0x5                   	// #5
    ece4:	mov	w1, w8
    ece8:	mov	w2, w8
    ecec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ecf0:	stur	w0, [x29, #-52]
    ecf4:	ldur	x0, [x29, #-24]
    ecf8:	ldur	w1, [x29, #-52]
    ecfc:	ldur	x2, [x29, #-32]
    ed00:	ldur	x3, [x29, #-40]
    ed04:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    ed08:	sub	x9, x29, #0x8
    ed0c:	str	w0, [sp, #6004]
    ed10:	mov	x0, x9
    ed14:	ldr	w1, [sp, #6004]
    ed18:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ed1c:	tbnz	w0, #0, ed28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd89c>
    ed20:	stur	wzr, [x29, #-4]
    ed24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ed28:	ldur	w8, [x29, #-8]
    ed2c:	stur	w8, [x29, #-4]
    ed30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ed34:	ldur	w0, [x29, #-16]
    ed38:	mov	w8, wzr
    ed3c:	mov	w1, w8
    ed40:	mov	w2, #0x5                   	// #5
    ed44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ed48:	stur	w0, [x29, #-52]
    ed4c:	ldur	x0, [x29, #-24]
    ed50:	ldur	w1, [x29, #-52]
    ed54:	ldur	x2, [x29, #-32]
    ed58:	ldur	x3, [x29, #-40]
    ed5c:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
    ed60:	sub	x9, x29, #0x8
    ed64:	str	w0, [sp, #6000]
    ed68:	mov	x0, x9
    ed6c:	ldr	w1, [sp, #6000]
    ed70:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ed74:	tbnz	w0, #0, ed80 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd8f4>
    ed78:	stur	wzr, [x29, #-4]
    ed7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ed80:	ldur	w0, [x29, #-16]
    ed84:	mov	w1, #0x1e                  	// #30
    ed88:	mov	w2, #0x1                   	// #1
    ed8c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ed90:	stur	w0, [x29, #-52]
    ed94:	ldur	x0, [x29, #-24]
    ed98:	ldur	w8, [x29, #-52]
    ed9c:	mov	w3, w8
    eda0:	str	x0, [sp, #5992]
    eda4:	mov	x0, x3
    eda8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    edac:	add	x9, sp, #0x2, lsl #12
    edb0:	add	x9, x9, #0xe68
    edb4:	str	x0, [sp, #11880]
    edb8:	str	x1, [sp, #11888]
    edbc:	ldr	x0, [sp, #5992]
    edc0:	mov	x1, x9
    edc4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    edc8:	ldur	w0, [x29, #-16]
    edcc:	mov	w8, #0x5                   	// #5
    edd0:	mov	w1, w8
    edd4:	mov	w2, w8
    edd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    eddc:	stur	w0, [x29, #-52]
    ede0:	ldur	x0, [x29, #-24]
    ede4:	ldur	w1, [x29, #-52]
    ede8:	ldur	x2, [x29, #-32]
    edec:	ldur	x3, [x29, #-40]
    edf0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    edf4:	sub	x9, x29, #0x8
    edf8:	str	w0, [sp, #5988]
    edfc:	mov	x0, x9
    ee00:	ldr	w1, [sp, #5988]
    ee04:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ee08:	tbnz	w0, #0, ee14 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd988>
    ee0c:	stur	wzr, [x29, #-4]
    ee10:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ee14:	ldur	w8, [x29, #-8]
    ee18:	stur	w8, [x29, #-4]
    ee1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ee20:	ldur	w0, [x29, #-16]
    ee24:	mov	w8, wzr
    ee28:	mov	w1, w8
    ee2c:	mov	w2, #0x5                   	// #5
    ee30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ee34:	stur	w0, [x29, #-52]
    ee38:	ldur	x0, [x29, #-24]
    ee3c:	ldur	w1, [x29, #-52]
    ee40:	ldur	x2, [x29, #-32]
    ee44:	ldur	x3, [x29, #-40]
    ee48:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    ee4c:	sub	x9, x29, #0x8
    ee50:	str	w0, [sp, #5984]
    ee54:	mov	x0, x9
    ee58:	ldr	w1, [sp, #5984]
    ee5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ee60:	tbnz	w0, #0, ee6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xd9e0>
    ee64:	stur	wzr, [x29, #-4]
    ee68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ee6c:	ldur	w0, [x29, #-16]
    ee70:	mov	w8, wzr
    ee74:	mov	w1, w8
    ee78:	mov	w2, #0x5                   	// #5
    ee7c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ee80:	stur	w0, [x29, #-52]
    ee84:	ldur	x0, [x29, #-24]
    ee88:	ldur	w1, [x29, #-52]
    ee8c:	ldur	x2, [x29, #-32]
    ee90:	ldur	x3, [x29, #-40]
    ee94:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    ee98:	sub	x9, x29, #0x8
    ee9c:	str	w0, [sp, #5980]
    eea0:	mov	x0, x9
    eea4:	ldr	w1, [sp, #5980]
    eea8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eeac:	tbnz	w0, #0, eeb8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xda2c>
    eeb0:	stur	wzr, [x29, #-4]
    eeb4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    eeb8:	stur	wzr, [x29, #-52]
    eebc:	ldur	w0, [x29, #-16]
    eec0:	mov	w1, #0xa                   	// #10
    eec4:	mov	w2, #0x3                   	// #3
    eec8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    eecc:	ldur	w8, [x29, #-52]
    eed0:	orr	w8, w8, w0
    eed4:	stur	w8, [x29, #-52]
    eed8:	ldur	w0, [x29, #-16]
    eedc:	mov	w1, #0x1e                  	// #30
    eee0:	mov	w2, #0x1                   	// #1
    eee4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    eee8:	ldur	w8, [x29, #-52]
    eeec:	orr	w8, w8, w0, lsl #3
    eef0:	stur	w8, [x29, #-52]
    eef4:	ldur	x0, [x29, #-24]
    eef8:	ldur	w8, [x29, #-52]
    eefc:	mov	w3, w8
    ef00:	str	x0, [sp, #5968]
    ef04:	mov	x0, x3
    ef08:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ef0c:	add	x9, sp, #0x2, lsl #12
    ef10:	add	x9, x9, #0xe58
    ef14:	str	x0, [sp, #11864]
    ef18:	str	x1, [sp, #11872]
    ef1c:	ldr	x0, [sp, #5968]
    ef20:	mov	x1, x9
    ef24:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ef28:	ldur	w0, [x29, #-16]
    ef2c:	mov	w8, #0x5                   	// #5
    ef30:	mov	w1, w8
    ef34:	mov	w2, w8
    ef38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ef3c:	stur	w0, [x29, #-52]
    ef40:	ldur	x0, [x29, #-24]
    ef44:	ldur	w1, [x29, #-52]
    ef48:	ldur	x2, [x29, #-32]
    ef4c:	ldur	x3, [x29, #-40]
    ef50:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    ef54:	sub	x9, x29, #0x8
    ef58:	str	w0, [sp, #5964]
    ef5c:	mov	x0, x9
    ef60:	ldr	w1, [sp, #5964]
    ef64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ef68:	tbnz	w0, #0, ef74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xdae8>
    ef6c:	stur	wzr, [x29, #-4]
    ef70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ef74:	ldur	w8, [x29, #-8]
    ef78:	stur	w8, [x29, #-4]
    ef7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ef80:	ldur	w0, [x29, #-16]
    ef84:	mov	w8, wzr
    ef88:	mov	w1, w8
    ef8c:	mov	w2, #0x5                   	// #5
    ef90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ef94:	stur	w0, [x29, #-52]
    ef98:	ldur	x0, [x29, #-24]
    ef9c:	ldur	w1, [x29, #-52]
    efa0:	ldur	x2, [x29, #-32]
    efa4:	ldur	x3, [x29, #-40]
    efa8:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    efac:	sub	x9, x29, #0x8
    efb0:	str	w0, [sp, #5960]
    efb4:	mov	x0, x9
    efb8:	ldr	w1, [sp, #5960]
    efbc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    efc0:	tbnz	w0, #0, efcc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xdb40>
    efc4:	stur	wzr, [x29, #-4]
    efc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    efcc:	ldur	w0, [x29, #-16]
    efd0:	mov	w8, wzr
    efd4:	mov	w1, w8
    efd8:	mov	w2, #0x5                   	// #5
    efdc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    efe0:	stur	w0, [x29, #-52]
    efe4:	ldur	x0, [x29, #-24]
    efe8:	ldur	w1, [x29, #-52]
    efec:	ldur	x2, [x29, #-32]
    eff0:	ldur	x3, [x29, #-40]
    eff4:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    eff8:	sub	x9, x29, #0x8
    effc:	str	w0, [sp, #5956]
    f000:	mov	x0, x9
    f004:	ldr	w1, [sp, #5956]
    f008:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f00c:	tbnz	w0, #0, f018 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xdb8c>
    f010:	stur	wzr, [x29, #-4]
    f014:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f018:	stur	wzr, [x29, #-52]
    f01c:	ldur	w0, [x29, #-16]
    f020:	mov	w1, #0xa                   	// #10
    f024:	mov	w2, #0x3                   	// #3
    f028:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f02c:	ldur	w8, [x29, #-52]
    f030:	orr	w8, w8, w0
    f034:	stur	w8, [x29, #-52]
    f038:	ldur	w0, [x29, #-16]
    f03c:	mov	w1, #0x1e                  	// #30
    f040:	mov	w2, #0x1                   	// #1
    f044:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f048:	ldur	w8, [x29, #-52]
    f04c:	orr	w8, w8, w0, lsl #3
    f050:	stur	w8, [x29, #-52]
    f054:	ldur	x0, [x29, #-24]
    f058:	ldur	w8, [x29, #-52]
    f05c:	mov	w3, w8
    f060:	str	x0, [sp, #5944]
    f064:	mov	x0, x3
    f068:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f06c:	add	x9, sp, #0x2, lsl #12
    f070:	add	x9, x9, #0xe48
    f074:	str	x0, [sp, #11848]
    f078:	str	x1, [sp, #11856]
    f07c:	ldr	x0, [sp, #5944]
    f080:	mov	x1, x9
    f084:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f088:	ldur	w0, [x29, #-16]
    f08c:	mov	w8, #0x5                   	// #5
    f090:	mov	w1, w8
    f094:	mov	w2, w8
    f098:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f09c:	stur	w0, [x29, #-52]
    f0a0:	ldur	x0, [x29, #-24]
    f0a4:	ldur	w1, [x29, #-52]
    f0a8:	ldur	x2, [x29, #-32]
    f0ac:	ldur	x3, [x29, #-40]
    f0b0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    f0b4:	sub	x9, x29, #0x8
    f0b8:	str	w0, [sp, #5940]
    f0bc:	mov	x0, x9
    f0c0:	ldr	w1, [sp, #5940]
    f0c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f0c8:	tbnz	w0, #0, f0d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xdc48>
    f0cc:	stur	wzr, [x29, #-4]
    f0d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f0d4:	ldur	w8, [x29, #-8]
    f0d8:	stur	w8, [x29, #-4]
    f0dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f0e0:	ldur	w0, [x29, #-16]
    f0e4:	mov	w8, wzr
    f0e8:	mov	w1, w8
    f0ec:	mov	w2, #0x5                   	// #5
    f0f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f0f4:	stur	w0, [x29, #-52]
    f0f8:	ldur	x0, [x29, #-24]
    f0fc:	ldur	w1, [x29, #-52]
    f100:	ldur	x2, [x29, #-32]
    f104:	ldur	x3, [x29, #-40]
    f108:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    f10c:	sub	x9, x29, #0x8
    f110:	str	w0, [sp, #5936]
    f114:	mov	x0, x9
    f118:	ldr	w1, [sp, #5936]
    f11c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f120:	tbnz	w0, #0, f12c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xdca0>
    f124:	stur	wzr, [x29, #-4]
    f128:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f12c:	ldur	w0, [x29, #-16]
    f130:	mov	w8, wzr
    f134:	mov	w1, w8
    f138:	mov	w2, #0x5                   	// #5
    f13c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f140:	stur	w0, [x29, #-52]
    f144:	ldur	x0, [x29, #-24]
    f148:	ldur	w1, [x29, #-52]
    f14c:	ldur	x2, [x29, #-32]
    f150:	ldur	x3, [x29, #-40]
    f154:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    f158:	sub	x9, x29, #0x8
    f15c:	str	w0, [sp, #5932]
    f160:	mov	x0, x9
    f164:	ldr	w1, [sp, #5932]
    f168:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f16c:	tbnz	w0, #0, f178 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xdcec>
    f170:	stur	wzr, [x29, #-4]
    f174:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f178:	stur	wzr, [x29, #-52]
    f17c:	ldur	w0, [x29, #-16]
    f180:	mov	w1, #0xb                   	// #11
    f184:	mov	w2, #0x2                   	// #2
    f188:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f18c:	ldur	w8, [x29, #-52]
    f190:	orr	w8, w8, w0
    f194:	stur	w8, [x29, #-52]
    f198:	ldur	w0, [x29, #-16]
    f19c:	mov	w1, #0x1e                  	// #30
    f1a0:	mov	w2, #0x1                   	// #1
    f1a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f1a8:	ldur	w8, [x29, #-52]
    f1ac:	orr	w8, w8, w0, lsl #2
    f1b0:	stur	w8, [x29, #-52]
    f1b4:	ldur	x0, [x29, #-24]
    f1b8:	ldur	w8, [x29, #-52]
    f1bc:	mov	w3, w8
    f1c0:	str	x0, [sp, #5920]
    f1c4:	mov	x0, x3
    f1c8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f1cc:	add	x9, sp, #0x2, lsl #12
    f1d0:	add	x9, x9, #0xe38
    f1d4:	str	x0, [sp, #11832]
    f1d8:	str	x1, [sp, #11840]
    f1dc:	ldr	x0, [sp, #5920]
    f1e0:	mov	x1, x9
    f1e4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f1e8:	ldur	w0, [x29, #-16]
    f1ec:	mov	w8, #0x5                   	// #5
    f1f0:	mov	w1, w8
    f1f4:	mov	w2, w8
    f1f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f1fc:	stur	w0, [x29, #-52]
    f200:	ldur	x0, [x29, #-24]
    f204:	ldur	w1, [x29, #-52]
    f208:	ldur	x2, [x29, #-32]
    f20c:	ldur	x3, [x29, #-40]
    f210:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    f214:	sub	x9, x29, #0x8
    f218:	str	w0, [sp, #5916]
    f21c:	mov	x0, x9
    f220:	ldr	w1, [sp, #5916]
    f224:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f228:	tbnz	w0, #0, f234 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xdda8>
    f22c:	stur	wzr, [x29, #-4]
    f230:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f234:	ldur	w8, [x29, #-8]
    f238:	stur	w8, [x29, #-4]
    f23c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f240:	ldur	w0, [x29, #-16]
    f244:	mov	w8, wzr
    f248:	mov	w1, w8
    f24c:	mov	w2, #0x5                   	// #5
    f250:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f254:	stur	w0, [x29, #-52]
    f258:	ldur	x0, [x29, #-24]
    f25c:	ldur	w1, [x29, #-52]
    f260:	ldur	x2, [x29, #-32]
    f264:	ldur	x3, [x29, #-40]
    f268:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    f26c:	sub	x9, x29, #0x8
    f270:	str	w0, [sp, #5912]
    f274:	mov	x0, x9
    f278:	ldr	w1, [sp, #5912]
    f27c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f280:	tbnz	w0, #0, f28c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xde00>
    f284:	stur	wzr, [x29, #-4]
    f288:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f28c:	ldur	w0, [x29, #-16]
    f290:	mov	w8, wzr
    f294:	mov	w1, w8
    f298:	mov	w2, #0x5                   	// #5
    f29c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f2a0:	stur	w0, [x29, #-52]
    f2a4:	ldur	x0, [x29, #-24]
    f2a8:	ldur	w1, [x29, #-52]
    f2ac:	ldur	x2, [x29, #-32]
    f2b0:	ldur	x3, [x29, #-40]
    f2b4:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    f2b8:	sub	x9, x29, #0x8
    f2bc:	str	w0, [sp, #5908]
    f2c0:	mov	x0, x9
    f2c4:	ldr	w1, [sp, #5908]
    f2c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f2cc:	tbnz	w0, #0, f2d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xde4c>
    f2d0:	stur	wzr, [x29, #-4]
    f2d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f2d8:	stur	wzr, [x29, #-52]
    f2dc:	ldur	w0, [x29, #-16]
    f2e0:	mov	w1, #0xb                   	// #11
    f2e4:	mov	w2, #0x2                   	// #2
    f2e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f2ec:	ldur	w8, [x29, #-52]
    f2f0:	orr	w8, w8, w0
    f2f4:	stur	w8, [x29, #-52]
    f2f8:	ldur	w0, [x29, #-16]
    f2fc:	mov	w1, #0x1e                  	// #30
    f300:	mov	w2, #0x1                   	// #1
    f304:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f308:	ldur	w8, [x29, #-52]
    f30c:	orr	w8, w8, w0, lsl #2
    f310:	stur	w8, [x29, #-52]
    f314:	ldur	x0, [x29, #-24]
    f318:	ldur	w8, [x29, #-52]
    f31c:	mov	w3, w8
    f320:	str	x0, [sp, #5896]
    f324:	mov	x0, x3
    f328:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f32c:	add	x9, sp, #0x2, lsl #12
    f330:	add	x9, x9, #0xe28
    f334:	str	x0, [sp, #11816]
    f338:	str	x1, [sp, #11824]
    f33c:	ldr	x0, [sp, #5896]
    f340:	mov	x1, x9
    f344:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f348:	ldur	w0, [x29, #-16]
    f34c:	mov	w8, #0x5                   	// #5
    f350:	mov	w1, w8
    f354:	mov	w2, w8
    f358:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f35c:	stur	w0, [x29, #-52]
    f360:	ldur	x0, [x29, #-24]
    f364:	ldur	w1, [x29, #-52]
    f368:	ldur	x2, [x29, #-32]
    f36c:	ldur	x3, [x29, #-40]
    f370:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    f374:	sub	x9, x29, #0x8
    f378:	str	w0, [sp, #5892]
    f37c:	mov	x0, x9
    f380:	ldr	w1, [sp, #5892]
    f384:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f388:	tbnz	w0, #0, f394 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xdf08>
    f38c:	stur	wzr, [x29, #-4]
    f390:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f394:	ldur	w8, [x29, #-8]
    f398:	stur	w8, [x29, #-4]
    f39c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f3a0:	ldur	w0, [x29, #-16]
    f3a4:	mov	w8, wzr
    f3a8:	mov	w1, w8
    f3ac:	mov	w2, #0x5                   	// #5
    f3b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f3b4:	stur	w0, [x29, #-52]
    f3b8:	ldur	x0, [x29, #-24]
    f3bc:	ldur	w1, [x29, #-52]
    f3c0:	ldur	x2, [x29, #-32]
    f3c4:	ldur	x3, [x29, #-40]
    f3c8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    f3cc:	sub	x9, x29, #0x8
    f3d0:	str	w0, [sp, #5888]
    f3d4:	mov	x0, x9
    f3d8:	ldr	w1, [sp, #5888]
    f3dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f3e0:	tbnz	w0, #0, f3ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xdf60>
    f3e4:	stur	wzr, [x29, #-4]
    f3e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f3ec:	ldur	w0, [x29, #-16]
    f3f0:	mov	w8, wzr
    f3f4:	mov	w1, w8
    f3f8:	mov	w2, #0x5                   	// #5
    f3fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f400:	stur	w0, [x29, #-52]
    f404:	ldur	x0, [x29, #-24]
    f408:	ldur	w1, [x29, #-52]
    f40c:	ldur	x2, [x29, #-32]
    f410:	ldur	x3, [x29, #-40]
    f414:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    f418:	sub	x9, x29, #0x8
    f41c:	str	w0, [sp, #5884]
    f420:	mov	x0, x9
    f424:	ldr	w1, [sp, #5884]
    f428:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f42c:	tbnz	w0, #0, f438 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xdfac>
    f430:	stur	wzr, [x29, #-4]
    f434:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f438:	stur	wzr, [x29, #-52]
    f43c:	ldur	w0, [x29, #-16]
    f440:	mov	w1, #0xc                   	// #12
    f444:	mov	w8, #0x1                   	// #1
    f448:	mov	w2, w8
    f44c:	str	w8, [sp, #5880]
    f450:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f454:	ldur	w8, [x29, #-52]
    f458:	orr	w8, w8, w0
    f45c:	stur	w8, [x29, #-52]
    f460:	ldur	w0, [x29, #-16]
    f464:	mov	w1, #0x1e                  	// #30
    f468:	ldr	w2, [sp, #5880]
    f46c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f470:	ldur	w8, [x29, #-52]
    f474:	orr	w8, w8, w0, lsl #1
    f478:	stur	w8, [x29, #-52]
    f47c:	ldur	x0, [x29, #-24]
    f480:	ldur	w8, [x29, #-52]
    f484:	mov	w3, w8
    f488:	str	x0, [sp, #5872]
    f48c:	mov	x0, x3
    f490:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f494:	add	x9, sp, #0x2, lsl #12
    f498:	add	x9, x9, #0xe18
    f49c:	str	x0, [sp, #11800]
    f4a0:	str	x1, [sp, #11808]
    f4a4:	ldr	x0, [sp, #5872]
    f4a8:	mov	x1, x9
    f4ac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f4b0:	ldur	w0, [x29, #-16]
    f4b4:	mov	w8, #0x5                   	// #5
    f4b8:	mov	w1, w8
    f4bc:	mov	w2, w8
    f4c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f4c4:	stur	w0, [x29, #-52]
    f4c8:	ldur	x0, [x29, #-24]
    f4cc:	ldur	w1, [x29, #-52]
    f4d0:	ldur	x2, [x29, #-32]
    f4d4:	ldur	x3, [x29, #-40]
    f4d8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    f4dc:	sub	x9, x29, #0x8
    f4e0:	str	w0, [sp, #5868]
    f4e4:	mov	x0, x9
    f4e8:	ldr	w1, [sp, #5868]
    f4ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f4f0:	tbnz	w0, #0, f4fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe070>
    f4f4:	stur	wzr, [x29, #-4]
    f4f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f4fc:	ldur	w8, [x29, #-8]
    f500:	stur	w8, [x29, #-4]
    f504:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f508:	ldur	w0, [x29, #-16]
    f50c:	mov	w8, wzr
    f510:	mov	w1, w8
    f514:	mov	w2, #0x5                   	// #5
    f518:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f51c:	stur	w0, [x29, #-52]
    f520:	ldur	x0, [x29, #-24]
    f524:	ldur	w1, [x29, #-52]
    f528:	ldur	x2, [x29, #-32]
    f52c:	ldur	x3, [x29, #-40]
    f530:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    f534:	sub	x9, x29, #0x8
    f538:	str	w0, [sp, #5864]
    f53c:	mov	x0, x9
    f540:	ldr	w1, [sp, #5864]
    f544:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f548:	tbnz	w0, #0, f554 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe0c8>
    f54c:	stur	wzr, [x29, #-4]
    f550:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f554:	ldur	w0, [x29, #-16]
    f558:	mov	w8, wzr
    f55c:	mov	w1, w8
    f560:	mov	w2, #0x5                   	// #5
    f564:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f568:	stur	w0, [x29, #-52]
    f56c:	ldur	x0, [x29, #-24]
    f570:	ldur	w1, [x29, #-52]
    f574:	ldur	x2, [x29, #-32]
    f578:	ldur	x3, [x29, #-40]
    f57c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
    f580:	sub	x9, x29, #0x8
    f584:	str	w0, [sp, #5860]
    f588:	mov	x0, x9
    f58c:	ldr	w1, [sp, #5860]
    f590:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f594:	tbnz	w0, #0, f5a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe114>
    f598:	stur	wzr, [x29, #-4]
    f59c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f5a0:	ldur	w0, [x29, #-16]
    f5a4:	mov	w1, #0x1e                  	// #30
    f5a8:	mov	w2, #0x1                   	// #1
    f5ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f5b0:	stur	w0, [x29, #-52]
    f5b4:	ldur	x0, [x29, #-24]
    f5b8:	ldur	w8, [x29, #-52]
    f5bc:	mov	w3, w8
    f5c0:	str	x0, [sp, #5848]
    f5c4:	mov	x0, x3
    f5c8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f5cc:	add	x9, sp, #0x2, lsl #12
    f5d0:	add	x9, x9, #0xe08
    f5d4:	str	x0, [sp, #11784]
    f5d8:	str	x1, [sp, #11792]
    f5dc:	ldr	x0, [sp, #5848]
    f5e0:	mov	x1, x9
    f5e4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f5e8:	ldur	w0, [x29, #-16]
    f5ec:	mov	w8, #0x5                   	// #5
    f5f0:	mov	w1, w8
    f5f4:	mov	w2, w8
    f5f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f5fc:	stur	w0, [x29, #-52]
    f600:	ldur	x0, [x29, #-24]
    f604:	ldur	w1, [x29, #-52]
    f608:	ldur	x2, [x29, #-32]
    f60c:	ldur	x3, [x29, #-40]
    f610:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    f614:	sub	x9, x29, #0x8
    f618:	str	w0, [sp, #5844]
    f61c:	mov	x0, x9
    f620:	ldr	w1, [sp, #5844]
    f624:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f628:	tbnz	w0, #0, f634 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe1a8>
    f62c:	stur	wzr, [x29, #-4]
    f630:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f634:	ldur	w8, [x29, #-8]
    f638:	stur	w8, [x29, #-4]
    f63c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f640:	ldur	w0, [x29, #-16]
    f644:	mov	w8, wzr
    f648:	mov	w1, w8
    f64c:	mov	w2, #0x5                   	// #5
    f650:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f654:	stur	w0, [x29, #-52]
    f658:	ldur	x0, [x29, #-24]
    f65c:	ldur	w1, [x29, #-52]
    f660:	ldur	x2, [x29, #-32]
    f664:	ldur	x3, [x29, #-40]
    f668:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    f66c:	sub	x9, x29, #0x8
    f670:	str	w0, [sp, #5840]
    f674:	mov	x0, x9
    f678:	ldr	w1, [sp, #5840]
    f67c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f680:	tbnz	w0, #0, f68c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe200>
    f684:	stur	wzr, [x29, #-4]
    f688:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f68c:	ldur	w0, [x29, #-16]
    f690:	mov	w8, wzr
    f694:	mov	w1, w8
    f698:	mov	w2, #0x5                   	// #5
    f69c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f6a0:	stur	w0, [x29, #-52]
    f6a4:	ldur	x0, [x29, #-24]
    f6a8:	ldur	w1, [x29, #-52]
    f6ac:	ldur	x2, [x29, #-32]
    f6b0:	ldur	x3, [x29, #-40]
    f6b4:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    f6b8:	sub	x9, x29, #0x8
    f6bc:	str	w0, [sp, #5836]
    f6c0:	mov	x0, x9
    f6c4:	ldr	w1, [sp, #5836]
    f6c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f6cc:	tbnz	w0, #0, f6d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe24c>
    f6d0:	stur	wzr, [x29, #-4]
    f6d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f6d8:	stur	wzr, [x29, #-52]
    f6dc:	ldur	w0, [x29, #-16]
    f6e0:	mov	w1, #0xc                   	// #12
    f6e4:	mov	w8, #0x1                   	// #1
    f6e8:	mov	w2, w8
    f6ec:	str	w8, [sp, #5832]
    f6f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f6f4:	ldur	w8, [x29, #-52]
    f6f8:	orr	w8, w8, w0
    f6fc:	stur	w8, [x29, #-52]
    f700:	ldur	w0, [x29, #-16]
    f704:	mov	w1, #0x1e                  	// #30
    f708:	ldr	w2, [sp, #5832]
    f70c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f710:	ldur	w8, [x29, #-52]
    f714:	orr	w8, w8, w0, lsl #1
    f718:	stur	w8, [x29, #-52]
    f71c:	ldur	x0, [x29, #-24]
    f720:	ldur	w8, [x29, #-52]
    f724:	mov	w3, w8
    f728:	str	x0, [sp, #5824]
    f72c:	mov	x0, x3
    f730:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f734:	add	x9, sp, #0x2, lsl #12
    f738:	add	x9, x9, #0xdf8
    f73c:	str	x0, [sp, #11768]
    f740:	str	x1, [sp, #11776]
    f744:	ldr	x0, [sp, #5824]
    f748:	mov	x1, x9
    f74c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f750:	ldur	w0, [x29, #-16]
    f754:	mov	w8, #0x5                   	// #5
    f758:	mov	w1, w8
    f75c:	mov	w2, w8
    f760:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f764:	stur	w0, [x29, #-52]
    f768:	ldur	x0, [x29, #-24]
    f76c:	ldur	w1, [x29, #-52]
    f770:	ldur	x2, [x29, #-32]
    f774:	ldur	x3, [x29, #-40]
    f778:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    f77c:	sub	x9, x29, #0x8
    f780:	str	w0, [sp, #5820]
    f784:	mov	x0, x9
    f788:	ldr	w1, [sp, #5820]
    f78c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f790:	tbnz	w0, #0, f79c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe310>
    f794:	stur	wzr, [x29, #-4]
    f798:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f79c:	ldur	w8, [x29, #-8]
    f7a0:	stur	w8, [x29, #-4]
    f7a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f7a8:	ldur	w0, [x29, #-16]
    f7ac:	mov	w8, wzr
    f7b0:	mov	w1, w8
    f7b4:	mov	w2, #0x5                   	// #5
    f7b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f7bc:	stur	w0, [x29, #-52]
    f7c0:	ldur	x0, [x29, #-24]
    f7c4:	ldur	w1, [x29, #-52]
    f7c8:	ldur	x2, [x29, #-32]
    f7cc:	ldur	x3, [x29, #-40]
    f7d0:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    f7d4:	sub	x9, x29, #0x8
    f7d8:	str	w0, [sp, #5816]
    f7dc:	mov	x0, x9
    f7e0:	ldr	w1, [sp, #5816]
    f7e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f7e8:	tbnz	w0, #0, f7f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe368>
    f7ec:	stur	wzr, [x29, #-4]
    f7f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f7f4:	ldur	w0, [x29, #-16]
    f7f8:	mov	w8, wzr
    f7fc:	mov	w1, w8
    f800:	mov	w2, #0x5                   	// #5
    f804:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f808:	stur	w0, [x29, #-52]
    f80c:	ldur	x0, [x29, #-24]
    f810:	ldur	w1, [x29, #-52]
    f814:	ldur	x2, [x29, #-32]
    f818:	ldur	x3, [x29, #-40]
    f81c:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
    f820:	sub	x9, x29, #0x8
    f824:	str	w0, [sp, #5812]
    f828:	mov	x0, x9
    f82c:	ldr	w1, [sp, #5812]
    f830:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f834:	tbnz	w0, #0, f840 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe3b4>
    f838:	stur	wzr, [x29, #-4]
    f83c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f840:	ldur	w0, [x29, #-16]
    f844:	mov	w1, #0x1e                  	// #30
    f848:	mov	w2, #0x1                   	// #1
    f84c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f850:	stur	w0, [x29, #-52]
    f854:	ldur	x0, [x29, #-24]
    f858:	ldur	w8, [x29, #-52]
    f85c:	mov	w3, w8
    f860:	str	x0, [sp, #5800]
    f864:	mov	x0, x3
    f868:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f86c:	add	x9, sp, #0x2, lsl #12
    f870:	add	x9, x9, #0xde8
    f874:	str	x0, [sp, #11752]
    f878:	str	x1, [sp, #11760]
    f87c:	ldr	x0, [sp, #5800]
    f880:	mov	x1, x9
    f884:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f888:	ldur	w0, [x29, #-16]
    f88c:	mov	w8, #0x5                   	// #5
    f890:	mov	w1, w8
    f894:	mov	w2, w8
    f898:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f89c:	stur	w0, [x29, #-52]
    f8a0:	ldur	x0, [x29, #-24]
    f8a4:	ldur	w1, [x29, #-52]
    f8a8:	ldur	x2, [x29, #-32]
    f8ac:	ldur	x3, [x29, #-40]
    f8b0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    f8b4:	sub	x9, x29, #0x8
    f8b8:	str	w0, [sp, #5796]
    f8bc:	mov	x0, x9
    f8c0:	ldr	w1, [sp, #5796]
    f8c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f8c8:	tbnz	w0, #0, f8d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe448>
    f8cc:	stur	wzr, [x29, #-4]
    f8d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f8d4:	ldur	w8, [x29, #-8]
    f8d8:	stur	w8, [x29, #-4]
    f8dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f8e0:	ldur	w0, [x29, #-16]
    f8e4:	mov	w8, wzr
    f8e8:	mov	w1, w8
    f8ec:	mov	w2, #0x5                   	// #5
    f8f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f8f4:	stur	w0, [x29, #-52]
    f8f8:	ldur	x0, [x29, #-24]
    f8fc:	ldur	w1, [x29, #-52]
    f900:	ldur	x2, [x29, #-32]
    f904:	ldur	x3, [x29, #-40]
    f908:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    f90c:	sub	x9, x29, #0x8
    f910:	str	w0, [sp, #5792]
    f914:	mov	x0, x9
    f918:	ldr	w1, [sp, #5792]
    f91c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f920:	tbnz	w0, #0, f92c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe4a0>
    f924:	stur	wzr, [x29, #-4]
    f928:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f92c:	ldur	w0, [x29, #-16]
    f930:	mov	w8, wzr
    f934:	mov	w1, w8
    f938:	mov	w2, #0x5                   	// #5
    f93c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f940:	stur	w0, [x29, #-52]
    f944:	ldur	x0, [x29, #-24]
    f948:	ldur	w1, [x29, #-52]
    f94c:	ldur	x2, [x29, #-32]
    f950:	ldur	x3, [x29, #-40]
    f954:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    f958:	sub	x9, x29, #0x8
    f95c:	str	w0, [sp, #5788]
    f960:	mov	x0, x9
    f964:	ldr	w1, [sp, #5788]
    f968:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f96c:	tbnz	w0, #0, f978 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe4ec>
    f970:	stur	wzr, [x29, #-4]
    f974:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    f978:	stur	wzr, [x29, #-52]
    f97c:	ldur	w0, [x29, #-16]
    f980:	mov	w1, #0xa                   	// #10
    f984:	mov	w2, #0x3                   	// #3
    f988:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f98c:	ldur	w8, [x29, #-52]
    f990:	orr	w8, w8, w0
    f994:	stur	w8, [x29, #-52]
    f998:	ldur	w0, [x29, #-16]
    f99c:	mov	w1, #0x1e                  	// #30
    f9a0:	mov	w2, #0x1                   	// #1
    f9a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f9a8:	ldur	w8, [x29, #-52]
    f9ac:	orr	w8, w8, w0, lsl #3
    f9b0:	stur	w8, [x29, #-52]
    f9b4:	ldur	x0, [x29, #-24]
    f9b8:	ldur	w8, [x29, #-52]
    f9bc:	mov	w3, w8
    f9c0:	str	x0, [sp, #5776]
    f9c4:	mov	x0, x3
    f9c8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f9cc:	add	x9, sp, #0x2, lsl #12
    f9d0:	add	x9, x9, #0xdd8
    f9d4:	str	x0, [sp, #11736]
    f9d8:	str	x1, [sp, #11744]
    f9dc:	ldr	x0, [sp, #5776]
    f9e0:	mov	x1, x9
    f9e4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    f9e8:	ldur	w0, [x29, #-16]
    f9ec:	mov	w8, #0x5                   	// #5
    f9f0:	mov	w1, w8
    f9f4:	mov	w2, w8
    f9f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    f9fc:	stur	w0, [x29, #-52]
    fa00:	ldur	x0, [x29, #-24]
    fa04:	ldur	w1, [x29, #-52]
    fa08:	ldur	x2, [x29, #-32]
    fa0c:	ldur	x3, [x29, #-40]
    fa10:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    fa14:	sub	x9, x29, #0x8
    fa18:	str	w0, [sp, #5772]
    fa1c:	mov	x0, x9
    fa20:	ldr	w1, [sp, #5772]
    fa24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fa28:	tbnz	w0, #0, fa34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe5a8>
    fa2c:	stur	wzr, [x29, #-4]
    fa30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fa34:	ldur	w8, [x29, #-8]
    fa38:	stur	w8, [x29, #-4]
    fa3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fa40:	ldur	w0, [x29, #-16]
    fa44:	mov	w8, wzr
    fa48:	mov	w1, w8
    fa4c:	mov	w2, #0x5                   	// #5
    fa50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fa54:	stur	w0, [x29, #-52]
    fa58:	ldur	x0, [x29, #-24]
    fa5c:	ldur	w1, [x29, #-52]
    fa60:	ldur	x2, [x29, #-32]
    fa64:	ldur	x3, [x29, #-40]
    fa68:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
    fa6c:	sub	x9, x29, #0x8
    fa70:	str	w0, [sp, #5768]
    fa74:	mov	x0, x9
    fa78:	ldr	w1, [sp, #5768]
    fa7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fa80:	tbnz	w0, #0, fa8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe600>
    fa84:	stur	wzr, [x29, #-4]
    fa88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fa8c:	ldur	w0, [x29, #-16]
    fa90:	mov	w8, wzr
    fa94:	mov	w1, w8
    fa98:	mov	w2, #0x5                   	// #5
    fa9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    faa0:	stur	w0, [x29, #-52]
    faa4:	ldur	x0, [x29, #-24]
    faa8:	ldur	w1, [x29, #-52]
    faac:	ldur	x2, [x29, #-32]
    fab0:	ldur	x3, [x29, #-40]
    fab4:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
    fab8:	sub	x9, x29, #0x8
    fabc:	str	w0, [sp, #5764]
    fac0:	mov	x0, x9
    fac4:	ldr	w1, [sp, #5764]
    fac8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    facc:	tbnz	w0, #0, fad8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe64c>
    fad0:	stur	wzr, [x29, #-4]
    fad4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fad8:	stur	wzr, [x29, #-52]
    fadc:	ldur	w0, [x29, #-16]
    fae0:	mov	w1, #0xa                   	// #10
    fae4:	mov	w2, #0x3                   	// #3
    fae8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    faec:	ldur	w8, [x29, #-52]
    faf0:	orr	w8, w8, w0
    faf4:	stur	w8, [x29, #-52]
    faf8:	ldur	w0, [x29, #-16]
    fafc:	mov	w1, #0x1e                  	// #30
    fb00:	mov	w2, #0x1                   	// #1
    fb04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fb08:	ldur	w8, [x29, #-52]
    fb0c:	orr	w8, w8, w0, lsl #3
    fb10:	stur	w8, [x29, #-52]
    fb14:	ldur	x0, [x29, #-24]
    fb18:	ldur	w8, [x29, #-52]
    fb1c:	mov	w3, w8
    fb20:	str	x0, [sp, #5752]
    fb24:	mov	x0, x3
    fb28:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    fb2c:	add	x9, sp, #0x2, lsl #12
    fb30:	add	x9, x9, #0xdc8
    fb34:	str	x0, [sp, #11720]
    fb38:	str	x1, [sp, #11728]
    fb3c:	ldr	x0, [sp, #5752]
    fb40:	mov	x1, x9
    fb44:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    fb48:	ldur	w0, [x29, #-16]
    fb4c:	mov	w8, #0x5                   	// #5
    fb50:	mov	w1, w8
    fb54:	mov	w2, w8
    fb58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fb5c:	stur	w0, [x29, #-52]
    fb60:	ldur	x0, [x29, #-24]
    fb64:	ldur	w1, [x29, #-52]
    fb68:	ldur	x2, [x29, #-32]
    fb6c:	ldur	x3, [x29, #-40]
    fb70:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    fb74:	sub	x9, x29, #0x8
    fb78:	str	w0, [sp, #5748]
    fb7c:	mov	x0, x9
    fb80:	ldr	w1, [sp, #5748]
    fb84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fb88:	tbnz	w0, #0, fb94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe708>
    fb8c:	stur	wzr, [x29, #-4]
    fb90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fb94:	ldur	w8, [x29, #-8]
    fb98:	stur	w8, [x29, #-4]
    fb9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fba0:	ldur	w0, [x29, #-16]
    fba4:	mov	w8, wzr
    fba8:	mov	w1, w8
    fbac:	mov	w2, #0x5                   	// #5
    fbb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fbb4:	stur	w0, [x29, #-52]
    fbb8:	ldur	x0, [x29, #-24]
    fbbc:	ldur	w1, [x29, #-52]
    fbc0:	ldur	x2, [x29, #-32]
    fbc4:	ldur	x3, [x29, #-40]
    fbc8:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    fbcc:	sub	x9, x29, #0x8
    fbd0:	str	w0, [sp, #5744]
    fbd4:	mov	x0, x9
    fbd8:	ldr	w1, [sp, #5744]
    fbdc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fbe0:	tbnz	w0, #0, fbec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe760>
    fbe4:	stur	wzr, [x29, #-4]
    fbe8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fbec:	ldur	w0, [x29, #-16]
    fbf0:	mov	w8, wzr
    fbf4:	mov	w1, w8
    fbf8:	mov	w2, #0x5                   	// #5
    fbfc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fc00:	stur	w0, [x29, #-52]
    fc04:	ldur	x0, [x29, #-24]
    fc08:	ldur	w1, [x29, #-52]
    fc0c:	ldur	x2, [x29, #-32]
    fc10:	ldur	x3, [x29, #-40]
    fc14:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    fc18:	sub	x9, x29, #0x8
    fc1c:	str	w0, [sp, #5740]
    fc20:	mov	x0, x9
    fc24:	ldr	w1, [sp, #5740]
    fc28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fc2c:	tbnz	w0, #0, fc38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe7ac>
    fc30:	stur	wzr, [x29, #-4]
    fc34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fc38:	stur	wzr, [x29, #-52]
    fc3c:	ldur	w0, [x29, #-16]
    fc40:	mov	w1, #0xb                   	// #11
    fc44:	mov	w2, #0x2                   	// #2
    fc48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fc4c:	ldur	w8, [x29, #-52]
    fc50:	orr	w8, w8, w0
    fc54:	stur	w8, [x29, #-52]
    fc58:	ldur	w0, [x29, #-16]
    fc5c:	mov	w1, #0x1e                  	// #30
    fc60:	mov	w2, #0x1                   	// #1
    fc64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fc68:	ldur	w8, [x29, #-52]
    fc6c:	orr	w8, w8, w0, lsl #2
    fc70:	stur	w8, [x29, #-52]
    fc74:	ldur	x0, [x29, #-24]
    fc78:	ldur	w8, [x29, #-52]
    fc7c:	mov	w3, w8
    fc80:	str	x0, [sp, #5728]
    fc84:	mov	x0, x3
    fc88:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    fc8c:	add	x9, sp, #0x2, lsl #12
    fc90:	add	x9, x9, #0xdb8
    fc94:	str	x0, [sp, #11704]
    fc98:	str	x1, [sp, #11712]
    fc9c:	ldr	x0, [sp, #5728]
    fca0:	mov	x1, x9
    fca4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    fca8:	ldur	w0, [x29, #-16]
    fcac:	mov	w8, #0x5                   	// #5
    fcb0:	mov	w1, w8
    fcb4:	mov	w2, w8
    fcb8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fcbc:	stur	w0, [x29, #-52]
    fcc0:	ldur	x0, [x29, #-24]
    fcc4:	ldur	w1, [x29, #-52]
    fcc8:	ldur	x2, [x29, #-32]
    fccc:	ldur	x3, [x29, #-40]
    fcd0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    fcd4:	sub	x9, x29, #0x8
    fcd8:	str	w0, [sp, #5724]
    fcdc:	mov	x0, x9
    fce0:	ldr	w1, [sp, #5724]
    fce4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fce8:	tbnz	w0, #0, fcf4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe868>
    fcec:	stur	wzr, [x29, #-4]
    fcf0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fcf4:	ldur	w8, [x29, #-8]
    fcf8:	stur	w8, [x29, #-4]
    fcfc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fd00:	ldur	w0, [x29, #-16]
    fd04:	mov	w8, wzr
    fd08:	mov	w1, w8
    fd0c:	mov	w2, #0x5                   	// #5
    fd10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fd14:	stur	w0, [x29, #-52]
    fd18:	ldur	x0, [x29, #-24]
    fd1c:	ldur	w1, [x29, #-52]
    fd20:	ldur	x2, [x29, #-32]
    fd24:	ldur	x3, [x29, #-40]
    fd28:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
    fd2c:	sub	x9, x29, #0x8
    fd30:	str	w0, [sp, #5720]
    fd34:	mov	x0, x9
    fd38:	ldr	w1, [sp, #5720]
    fd3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fd40:	tbnz	w0, #0, fd4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8c0>
    fd44:	stur	wzr, [x29, #-4]
    fd48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fd4c:	ldur	w0, [x29, #-16]
    fd50:	mov	w8, wzr
    fd54:	mov	w1, w8
    fd58:	mov	w2, #0x5                   	// #5
    fd5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fd60:	stur	w0, [x29, #-52]
    fd64:	ldur	x0, [x29, #-24]
    fd68:	ldur	w1, [x29, #-52]
    fd6c:	ldur	x2, [x29, #-32]
    fd70:	ldur	x3, [x29, #-40]
    fd74:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
    fd78:	sub	x9, x29, #0x8
    fd7c:	str	w0, [sp, #5716]
    fd80:	mov	x0, x9
    fd84:	ldr	w1, [sp, #5716]
    fd88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fd8c:	tbnz	w0, #0, fd98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe90c>
    fd90:	stur	wzr, [x29, #-4]
    fd94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fd98:	stur	wzr, [x29, #-52]
    fd9c:	ldur	w0, [x29, #-16]
    fda0:	mov	w1, #0xb                   	// #11
    fda4:	mov	w2, #0x2                   	// #2
    fda8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fdac:	ldur	w8, [x29, #-52]
    fdb0:	orr	w8, w8, w0
    fdb4:	stur	w8, [x29, #-52]
    fdb8:	ldur	w0, [x29, #-16]
    fdbc:	mov	w1, #0x1e                  	// #30
    fdc0:	mov	w2, #0x1                   	// #1
    fdc4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fdc8:	ldur	w8, [x29, #-52]
    fdcc:	orr	w8, w8, w0, lsl #2
    fdd0:	stur	w8, [x29, #-52]
    fdd4:	ldur	x0, [x29, #-24]
    fdd8:	ldur	w8, [x29, #-52]
    fddc:	mov	w3, w8
    fde0:	str	x0, [sp, #5704]
    fde4:	mov	x0, x3
    fde8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    fdec:	add	x9, sp, #0x2, lsl #12
    fdf0:	add	x9, x9, #0xda8
    fdf4:	str	x0, [sp, #11688]
    fdf8:	str	x1, [sp, #11696]
    fdfc:	ldr	x0, [sp, #5704]
    fe00:	mov	x1, x9
    fe04:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    fe08:	ldur	w0, [x29, #-16]
    fe0c:	mov	w8, #0x5                   	// #5
    fe10:	mov	w1, w8
    fe14:	mov	w2, w8
    fe18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fe1c:	stur	w0, [x29, #-52]
    fe20:	ldur	x0, [x29, #-24]
    fe24:	ldur	w1, [x29, #-52]
    fe28:	ldur	x2, [x29, #-32]
    fe2c:	ldur	x3, [x29, #-40]
    fe30:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    fe34:	sub	x9, x29, #0x8
    fe38:	str	w0, [sp, #5700]
    fe3c:	mov	x0, x9
    fe40:	ldr	w1, [sp, #5700]
    fe44:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fe48:	tbnz	w0, #0, fe54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe9c8>
    fe4c:	stur	wzr, [x29, #-4]
    fe50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fe54:	ldur	w8, [x29, #-8]
    fe58:	stur	w8, [x29, #-4]
    fe5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fe60:	ldur	w0, [x29, #-16]
    fe64:	mov	w8, wzr
    fe68:	mov	w1, w8
    fe6c:	mov	w2, #0x5                   	// #5
    fe70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fe74:	stur	w0, [x29, #-52]
    fe78:	ldur	x0, [x29, #-24]
    fe7c:	ldur	w1, [x29, #-52]
    fe80:	ldur	x2, [x29, #-32]
    fe84:	ldur	x3, [x29, #-40]
    fe88:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    fe8c:	sub	x9, x29, #0x8
    fe90:	str	w0, [sp, #5696]
    fe94:	mov	x0, x9
    fe98:	ldr	w1, [sp, #5696]
    fe9c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fea0:	tbnz	w0, #0, feac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xea20>
    fea4:	stur	wzr, [x29, #-4]
    fea8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    feac:	ldur	w0, [x29, #-16]
    feb0:	mov	w8, wzr
    feb4:	mov	w1, w8
    feb8:	mov	w2, #0x5                   	// #5
    febc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    fec0:	stur	w0, [x29, #-52]
    fec4:	ldur	x0, [x29, #-24]
    fec8:	ldur	w1, [x29, #-52]
    fecc:	ldur	x2, [x29, #-32]
    fed0:	ldur	x3, [x29, #-40]
    fed4:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    fed8:	sub	x9, x29, #0x8
    fedc:	str	w0, [sp, #5692]
    fee0:	mov	x0, x9
    fee4:	ldr	w1, [sp, #5692]
    fee8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    feec:	tbnz	w0, #0, fef8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xea6c>
    fef0:	stur	wzr, [x29, #-4]
    fef4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    fef8:	stur	wzr, [x29, #-52]
    fefc:	ldur	w0, [x29, #-16]
    ff00:	mov	w1, #0xc                   	// #12
    ff04:	mov	w8, #0x1                   	// #1
    ff08:	mov	w2, w8
    ff0c:	str	w8, [sp, #5688]
    ff10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ff14:	ldur	w8, [x29, #-52]
    ff18:	orr	w8, w8, w0
    ff1c:	stur	w8, [x29, #-52]
    ff20:	ldur	w0, [x29, #-16]
    ff24:	mov	w1, #0x1e                  	// #30
    ff28:	ldr	w2, [sp, #5688]
    ff2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ff30:	ldur	w8, [x29, #-52]
    ff34:	orr	w8, w8, w0, lsl #1
    ff38:	stur	w8, [x29, #-52]
    ff3c:	ldur	x0, [x29, #-24]
    ff40:	ldur	w8, [x29, #-52]
    ff44:	mov	w3, w8
    ff48:	str	x0, [sp, #5680]
    ff4c:	mov	x0, x3
    ff50:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ff54:	add	x9, sp, #0x2, lsl #12
    ff58:	add	x9, x9, #0xd98
    ff5c:	str	x0, [sp, #11672]
    ff60:	str	x1, [sp, #11680]
    ff64:	ldr	x0, [sp, #5680]
    ff68:	mov	x1, x9
    ff6c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
    ff70:	ldur	w0, [x29, #-16]
    ff74:	mov	w8, #0x5                   	// #5
    ff78:	mov	w1, w8
    ff7c:	mov	w2, w8
    ff80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ff84:	stur	w0, [x29, #-52]
    ff88:	ldur	x0, [x29, #-24]
    ff8c:	ldur	w1, [x29, #-52]
    ff90:	ldur	x2, [x29, #-32]
    ff94:	ldur	x3, [x29, #-40]
    ff98:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
    ff9c:	sub	x9, x29, #0x8
    ffa0:	str	w0, [sp, #5676]
    ffa4:	mov	x0, x9
    ffa8:	ldr	w1, [sp, #5676]
    ffac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ffb0:	tbnz	w0, #0, ffbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xeb30>
    ffb4:	stur	wzr, [x29, #-4]
    ffb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ffbc:	ldur	w8, [x29, #-8]
    ffc0:	stur	w8, [x29, #-4]
    ffc4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
    ffc8:	ldur	w0, [x29, #-16]
    ffcc:	mov	w8, wzr
    ffd0:	mov	w1, w8
    ffd4:	mov	w2, #0x5                   	// #5
    ffd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
    ffdc:	stur	w0, [x29, #-52]
    ffe0:	ldur	x0, [x29, #-24]
    ffe4:	ldur	w1, [x29, #-52]
    ffe8:	ldur	x2, [x29, #-32]
    ffec:	ldur	x3, [x29, #-40]
    fff0:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
    fff4:	sub	x9, x29, #0x8
    fff8:	str	w0, [sp, #5672]
    fffc:	mov	x0, x9
   10000:	ldr	w1, [sp, #5672]
   10004:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10008:	tbnz	w0, #0, 10014 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xeb88>
   1000c:	stur	wzr, [x29, #-4]
   10010:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10014:	ldur	w0, [x29, #-16]
   10018:	mov	w8, wzr
   1001c:	mov	w1, w8
   10020:	mov	w2, #0x5                   	// #5
   10024:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10028:	stur	w0, [x29, #-52]
   1002c:	ldur	x0, [x29, #-24]
   10030:	ldur	w1, [x29, #-52]
   10034:	ldur	x2, [x29, #-32]
   10038:	ldur	x3, [x29, #-40]
   1003c:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   10040:	sub	x9, x29, #0x8
   10044:	str	w0, [sp, #5668]
   10048:	mov	x0, x9
   1004c:	ldr	w1, [sp, #5668]
   10050:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10054:	tbnz	w0, #0, 10060 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xebd4>
   10058:	stur	wzr, [x29, #-4]
   1005c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10060:	ldur	w0, [x29, #-16]
   10064:	mov	w1, #0x1e                  	// #30
   10068:	mov	w2, #0x1                   	// #1
   1006c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10070:	stur	w0, [x29, #-52]
   10074:	ldur	x0, [x29, #-24]
   10078:	ldur	w8, [x29, #-52]
   1007c:	mov	w3, w8
   10080:	str	x0, [sp, #5656]
   10084:	mov	x0, x3
   10088:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1008c:	add	x9, sp, #0x2, lsl #12
   10090:	add	x9, x9, #0xd88
   10094:	str	x0, [sp, #11656]
   10098:	str	x1, [sp, #11664]
   1009c:	ldr	x0, [sp, #5656]
   100a0:	mov	x1, x9
   100a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   100a8:	ldur	w0, [x29, #-16]
   100ac:	mov	w8, #0x5                   	// #5
   100b0:	mov	w1, w8
   100b4:	mov	w2, w8
   100b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   100bc:	stur	w0, [x29, #-52]
   100c0:	ldur	x0, [x29, #-24]
   100c4:	ldur	w1, [x29, #-52]
   100c8:	ldur	x2, [x29, #-32]
   100cc:	ldur	x3, [x29, #-40]
   100d0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   100d4:	sub	x9, x29, #0x8
   100d8:	str	w0, [sp, #5652]
   100dc:	mov	x0, x9
   100e0:	ldr	w1, [sp, #5652]
   100e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   100e8:	tbnz	w0, #0, 100f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xec68>
   100ec:	stur	wzr, [x29, #-4]
   100f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   100f4:	ldur	w8, [x29, #-8]
   100f8:	stur	w8, [x29, #-4]
   100fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10100:	ldur	w0, [x29, #-16]
   10104:	mov	w8, wzr
   10108:	mov	w1, w8
   1010c:	mov	w2, #0x5                   	// #5
   10110:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10114:	stur	w0, [x29, #-52]
   10118:	ldur	x0, [x29, #-24]
   1011c:	ldur	w1, [x29, #-52]
   10120:	ldur	x2, [x29, #-32]
   10124:	ldur	x3, [x29, #-40]
   10128:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   1012c:	sub	x9, x29, #0x8
   10130:	str	w0, [sp, #5648]
   10134:	mov	x0, x9
   10138:	ldr	w1, [sp, #5648]
   1013c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10140:	tbnz	w0, #0, 1014c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xecc0>
   10144:	stur	wzr, [x29, #-4]
   10148:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1014c:	ldur	w0, [x29, #-16]
   10150:	mov	w8, wzr
   10154:	mov	w1, w8
   10158:	mov	w2, #0x5                   	// #5
   1015c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10160:	stur	w0, [x29, #-52]
   10164:	ldur	x0, [x29, #-24]
   10168:	ldur	w1, [x29, #-52]
   1016c:	ldur	x2, [x29, #-32]
   10170:	ldur	x3, [x29, #-40]
   10174:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   10178:	sub	x9, x29, #0x8
   1017c:	str	w0, [sp, #5644]
   10180:	mov	x0, x9
   10184:	ldr	w1, [sp, #5644]
   10188:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1018c:	tbnz	w0, #0, 10198 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xed0c>
   10190:	stur	wzr, [x29, #-4]
   10194:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10198:	stur	wzr, [x29, #-52]
   1019c:	ldur	w0, [x29, #-16]
   101a0:	mov	w1, #0xc                   	// #12
   101a4:	mov	w8, #0x1                   	// #1
   101a8:	mov	w2, w8
   101ac:	str	w8, [sp, #5640]
   101b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   101b4:	ldur	w8, [x29, #-52]
   101b8:	orr	w8, w8, w0
   101bc:	stur	w8, [x29, #-52]
   101c0:	ldur	w0, [x29, #-16]
   101c4:	mov	w1, #0x1e                  	// #30
   101c8:	ldr	w2, [sp, #5640]
   101cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   101d0:	ldur	w8, [x29, #-52]
   101d4:	orr	w8, w8, w0, lsl #1
   101d8:	stur	w8, [x29, #-52]
   101dc:	ldur	x0, [x29, #-24]
   101e0:	ldur	w8, [x29, #-52]
   101e4:	mov	w3, w8
   101e8:	str	x0, [sp, #5632]
   101ec:	mov	x0, x3
   101f0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   101f4:	add	x9, sp, #0x2, lsl #12
   101f8:	add	x9, x9, #0xd78
   101fc:	str	x0, [sp, #11640]
   10200:	str	x1, [sp, #11648]
   10204:	ldr	x0, [sp, #5632]
   10208:	mov	x1, x9
   1020c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10210:	ldur	w0, [x29, #-16]
   10214:	mov	w8, #0x5                   	// #5
   10218:	mov	w1, w8
   1021c:	mov	w2, w8
   10220:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10224:	stur	w0, [x29, #-52]
   10228:	ldur	x0, [x29, #-24]
   1022c:	ldur	w1, [x29, #-52]
   10230:	ldur	x2, [x29, #-32]
   10234:	ldur	x3, [x29, #-40]
   10238:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1023c:	sub	x9, x29, #0x8
   10240:	str	w0, [sp, #5628]
   10244:	mov	x0, x9
   10248:	ldr	w1, [sp, #5628]
   1024c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10250:	tbnz	w0, #0, 1025c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xedd0>
   10254:	stur	wzr, [x29, #-4]
   10258:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1025c:	ldur	w8, [x29, #-8]
   10260:	stur	w8, [x29, #-4]
   10264:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10268:	ldur	w0, [x29, #-16]
   1026c:	mov	w8, wzr
   10270:	mov	w1, w8
   10274:	mov	w2, #0x5                   	// #5
   10278:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1027c:	stur	w0, [x29, #-52]
   10280:	ldur	x0, [x29, #-24]
   10284:	ldur	w1, [x29, #-52]
   10288:	ldur	x2, [x29, #-32]
   1028c:	ldur	x3, [x29, #-40]
   10290:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   10294:	sub	x9, x29, #0x8
   10298:	str	w0, [sp, #5624]
   1029c:	mov	x0, x9
   102a0:	ldr	w1, [sp, #5624]
   102a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   102a8:	tbnz	w0, #0, 102b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xee28>
   102ac:	stur	wzr, [x29, #-4]
   102b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   102b4:	ldur	w0, [x29, #-16]
   102b8:	mov	w8, wzr
   102bc:	mov	w1, w8
   102c0:	mov	w2, #0x5                   	// #5
   102c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   102c8:	stur	w0, [x29, #-52]
   102cc:	ldur	x0, [x29, #-24]
   102d0:	ldur	w1, [x29, #-52]
   102d4:	ldur	x2, [x29, #-32]
   102d8:	ldur	x3, [x29, #-40]
   102dc:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   102e0:	sub	x9, x29, #0x8
   102e4:	str	w0, [sp, #5620]
   102e8:	mov	x0, x9
   102ec:	ldr	w1, [sp, #5620]
   102f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   102f4:	tbnz	w0, #0, 10300 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xee74>
   102f8:	stur	wzr, [x29, #-4]
   102fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10300:	ldur	w0, [x29, #-16]
   10304:	mov	w1, #0x1e                  	// #30
   10308:	mov	w2, #0x1                   	// #1
   1030c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10310:	stur	w0, [x29, #-52]
   10314:	ldur	x0, [x29, #-24]
   10318:	ldur	w8, [x29, #-52]
   1031c:	mov	w3, w8
   10320:	str	x0, [sp, #5608]
   10324:	mov	x0, x3
   10328:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1032c:	add	x9, sp, #0x2, lsl #12
   10330:	add	x9, x9, #0xd68
   10334:	str	x0, [sp, #11624]
   10338:	str	x1, [sp, #11632]
   1033c:	ldr	x0, [sp, #5608]
   10340:	mov	x1, x9
   10344:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10348:	ldur	w0, [x29, #-16]
   1034c:	mov	w8, #0x5                   	// #5
   10350:	mov	w1, w8
   10354:	mov	w2, w8
   10358:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1035c:	stur	w0, [x29, #-52]
   10360:	ldur	x0, [x29, #-24]
   10364:	ldur	w1, [x29, #-52]
   10368:	ldur	x2, [x29, #-32]
   1036c:	ldur	x3, [x29, #-40]
   10370:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   10374:	sub	x9, x29, #0x8
   10378:	str	w0, [sp, #5604]
   1037c:	mov	x0, x9
   10380:	ldr	w1, [sp, #5604]
   10384:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10388:	tbnz	w0, #0, 10394 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xef08>
   1038c:	stur	wzr, [x29, #-4]
   10390:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10394:	ldur	w8, [x29, #-8]
   10398:	stur	w8, [x29, #-4]
   1039c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   103a0:	ldur	w0, [x29, #-16]
   103a4:	mov	w8, #0x5                   	// #5
   103a8:	mov	w1, w8
   103ac:	mov	w2, w8
   103b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   103b4:	stur	w0, [x29, #-52]
   103b8:	ldur	x0, [x29, #-24]
   103bc:	ldur	w1, [x29, #-52]
   103c0:	ldur	x2, [x29, #-32]
   103c4:	ldur	x3, [x29, #-40]
   103c8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   103cc:	sub	x9, x29, #0x8
   103d0:	str	w0, [sp, #5600]
   103d4:	mov	x0, x9
   103d8:	ldr	w1, [sp, #5600]
   103dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   103e0:	tbnz	w0, #0, 103ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xef60>
   103e4:	stur	wzr, [x29, #-4]
   103e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   103ec:	ldur	w0, [x29, #-16]
   103f0:	mov	w8, wzr
   103f4:	mov	w1, w8
   103f8:	mov	w2, #0x5                   	// #5
   103fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10400:	stur	w0, [x29, #-52]
   10404:	ldur	x0, [x29, #-24]
   10408:	ldur	w1, [x29, #-52]
   1040c:	ldur	x2, [x29, #-32]
   10410:	ldur	x3, [x29, #-40]
   10414:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   10418:	sub	x9, x29, #0x8
   1041c:	str	w0, [sp, #5596]
   10420:	mov	x0, x9
   10424:	ldr	w1, [sp, #5596]
   10428:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1042c:	tbnz	w0, #0, 10438 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xefac>
   10430:	stur	wzr, [x29, #-4]
   10434:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10438:	stur	wzr, [x29, #-52]
   1043c:	ldur	w0, [x29, #-16]
   10440:	mov	w1, #0xa                   	// #10
   10444:	mov	w2, #0x3                   	// #3
   10448:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1044c:	ldur	w8, [x29, #-52]
   10450:	orr	w8, w8, w0
   10454:	stur	w8, [x29, #-52]
   10458:	ldur	w0, [x29, #-16]
   1045c:	mov	w1, #0x1e                  	// #30
   10460:	mov	w2, #0x1                   	// #1
   10464:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10468:	ldur	w8, [x29, #-52]
   1046c:	orr	w8, w8, w0, lsl #3
   10470:	stur	w8, [x29, #-52]
   10474:	ldur	x0, [x29, #-24]
   10478:	ldur	w8, [x29, #-52]
   1047c:	mov	w3, w8
   10480:	str	x0, [sp, #5584]
   10484:	mov	x0, x3
   10488:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1048c:	add	x9, sp, #0x2, lsl #12
   10490:	add	x9, x9, #0xd58
   10494:	str	x0, [sp, #11608]
   10498:	str	x1, [sp, #11616]
   1049c:	ldr	x0, [sp, #5584]
   104a0:	mov	x1, x9
   104a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   104a8:	ldur	w0, [x29, #-16]
   104ac:	mov	w8, #0x5                   	// #5
   104b0:	mov	w1, w8
   104b4:	mov	w2, w8
   104b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   104bc:	stur	w0, [x29, #-52]
   104c0:	ldur	x0, [x29, #-24]
   104c4:	ldur	w1, [x29, #-52]
   104c8:	ldur	x2, [x29, #-32]
   104cc:	ldur	x3, [x29, #-40]
   104d0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   104d4:	sub	x9, x29, #0x8
   104d8:	str	w0, [sp, #5580]
   104dc:	mov	x0, x9
   104e0:	ldr	w1, [sp, #5580]
   104e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   104e8:	tbnz	w0, #0, 104f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf068>
   104ec:	stur	wzr, [x29, #-4]
   104f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   104f4:	ldur	w0, [x29, #-16]
   104f8:	mov	w1, #0x10                  	// #16
   104fc:	mov	w2, #0x5                   	// #5
   10500:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10504:	stur	w0, [x29, #-52]
   10508:	ldur	x0, [x29, #-24]
   1050c:	ldur	w1, [x29, #-52]
   10510:	ldur	x2, [x29, #-32]
   10514:	ldur	x3, [x29, #-40]
   10518:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1051c:	sub	x8, x29, #0x8
   10520:	str	w0, [sp, #5576]
   10524:	mov	x0, x8
   10528:	ldr	w1, [sp, #5576]
   1052c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10530:	tbnz	w0, #0, 1053c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf0b0>
   10534:	stur	wzr, [x29, #-4]
   10538:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1053c:	ldur	w8, [x29, #-8]
   10540:	stur	w8, [x29, #-4]
   10544:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10548:	ldur	w0, [x29, #-16]
   1054c:	mov	w8, #0x5                   	// #5
   10550:	mov	w1, w8
   10554:	mov	w2, w8
   10558:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1055c:	stur	w0, [x29, #-52]
   10560:	ldur	x0, [x29, #-24]
   10564:	ldur	w1, [x29, #-52]
   10568:	ldur	x2, [x29, #-32]
   1056c:	ldur	x3, [x29, #-40]
   10570:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   10574:	sub	x9, x29, #0x8
   10578:	str	w0, [sp, #5572]
   1057c:	mov	x0, x9
   10580:	ldr	w1, [sp, #5572]
   10584:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10588:	tbnz	w0, #0, 10594 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf108>
   1058c:	stur	wzr, [x29, #-4]
   10590:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10594:	ldur	w0, [x29, #-16]
   10598:	mov	w8, wzr
   1059c:	mov	w1, w8
   105a0:	mov	w2, #0x5                   	// #5
   105a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   105a8:	stur	w0, [x29, #-52]
   105ac:	ldur	x0, [x29, #-24]
   105b0:	ldur	w1, [x29, #-52]
   105b4:	ldur	x2, [x29, #-32]
   105b8:	ldur	x3, [x29, #-40]
   105bc:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   105c0:	sub	x9, x29, #0x8
   105c4:	str	w0, [sp, #5568]
   105c8:	mov	x0, x9
   105cc:	ldr	w1, [sp, #5568]
   105d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   105d4:	tbnz	w0, #0, 105e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf154>
   105d8:	stur	wzr, [x29, #-4]
   105dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   105e0:	stur	wzr, [x29, #-52]
   105e4:	ldur	w0, [x29, #-16]
   105e8:	mov	w1, #0xa                   	// #10
   105ec:	mov	w2, #0x3                   	// #3
   105f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   105f4:	ldur	w8, [x29, #-52]
   105f8:	orr	w8, w8, w0
   105fc:	stur	w8, [x29, #-52]
   10600:	ldur	w0, [x29, #-16]
   10604:	mov	w1, #0x1e                  	// #30
   10608:	mov	w2, #0x1                   	// #1
   1060c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10610:	ldur	w8, [x29, #-52]
   10614:	orr	w8, w8, w0, lsl #3
   10618:	stur	w8, [x29, #-52]
   1061c:	ldur	x0, [x29, #-24]
   10620:	ldur	w8, [x29, #-52]
   10624:	mov	w3, w8
   10628:	str	x0, [sp, #5560]
   1062c:	mov	x0, x3
   10630:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10634:	add	x9, sp, #0x2, lsl #12
   10638:	add	x9, x9, #0xd48
   1063c:	str	x0, [sp, #11592]
   10640:	str	x1, [sp, #11600]
   10644:	ldr	x0, [sp, #5560]
   10648:	mov	x1, x9
   1064c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10650:	ldur	w0, [x29, #-16]
   10654:	mov	w8, #0x5                   	// #5
   10658:	mov	w1, w8
   1065c:	mov	w2, w8
   10660:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10664:	stur	w0, [x29, #-52]
   10668:	ldur	x0, [x29, #-24]
   1066c:	ldur	w1, [x29, #-52]
   10670:	ldur	x2, [x29, #-32]
   10674:	ldur	x3, [x29, #-40]
   10678:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1067c:	sub	x9, x29, #0x8
   10680:	str	w0, [sp, #5556]
   10684:	mov	x0, x9
   10688:	ldr	w1, [sp, #5556]
   1068c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10690:	tbnz	w0, #0, 1069c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf210>
   10694:	stur	wzr, [x29, #-4]
   10698:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1069c:	ldur	w0, [x29, #-16]
   106a0:	mov	w1, #0x10                  	// #16
   106a4:	mov	w2, #0x5                   	// #5
   106a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   106ac:	stur	w0, [x29, #-52]
   106b0:	ldur	x0, [x29, #-24]
   106b4:	ldur	w1, [x29, #-52]
   106b8:	ldur	x2, [x29, #-32]
   106bc:	ldur	x3, [x29, #-40]
   106c0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   106c4:	sub	x8, x29, #0x8
   106c8:	str	w0, [sp, #5552]
   106cc:	mov	x0, x8
   106d0:	ldr	w1, [sp, #5552]
   106d4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   106d8:	tbnz	w0, #0, 106e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf258>
   106dc:	stur	wzr, [x29, #-4]
   106e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   106e4:	ldur	w8, [x29, #-8]
   106e8:	stur	w8, [x29, #-4]
   106ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   106f0:	ldur	w0, [x29, #-16]
   106f4:	mov	w8, #0x5                   	// #5
   106f8:	mov	w1, w8
   106fc:	mov	w2, w8
   10700:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10704:	stur	w0, [x29, #-52]
   10708:	ldur	x0, [x29, #-24]
   1070c:	ldur	w1, [x29, #-52]
   10710:	ldur	x2, [x29, #-32]
   10714:	ldur	x3, [x29, #-40]
   10718:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1071c:	sub	x9, x29, #0x8
   10720:	str	w0, [sp, #5548]
   10724:	mov	x0, x9
   10728:	ldr	w1, [sp, #5548]
   1072c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10730:	tbnz	w0, #0, 1073c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf2b0>
   10734:	stur	wzr, [x29, #-4]
   10738:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1073c:	ldur	w0, [x29, #-16]
   10740:	mov	w8, wzr
   10744:	mov	w1, w8
   10748:	mov	w2, #0x5                   	// #5
   1074c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10750:	stur	w0, [x29, #-52]
   10754:	ldur	x0, [x29, #-24]
   10758:	ldur	w1, [x29, #-52]
   1075c:	ldur	x2, [x29, #-32]
   10760:	ldur	x3, [x29, #-40]
   10764:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   10768:	sub	x9, x29, #0x8
   1076c:	str	w0, [sp, #5544]
   10770:	mov	x0, x9
   10774:	ldr	w1, [sp, #5544]
   10778:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1077c:	tbnz	w0, #0, 10788 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf2fc>
   10780:	stur	wzr, [x29, #-4]
   10784:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10788:	stur	wzr, [x29, #-52]
   1078c:	ldur	w0, [x29, #-16]
   10790:	mov	w1, #0xa                   	// #10
   10794:	mov	w2, #0x3                   	// #3
   10798:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1079c:	ldur	w8, [x29, #-52]
   107a0:	orr	w8, w8, w0
   107a4:	stur	w8, [x29, #-52]
   107a8:	ldur	w0, [x29, #-16]
   107ac:	mov	w1, #0x1e                  	// #30
   107b0:	mov	w2, #0x1                   	// #1
   107b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   107b8:	ldur	w8, [x29, #-52]
   107bc:	orr	w8, w8, w0, lsl #3
   107c0:	stur	w8, [x29, #-52]
   107c4:	ldur	x0, [x29, #-24]
   107c8:	ldur	w8, [x29, #-52]
   107cc:	mov	w3, w8
   107d0:	str	x0, [sp, #5536]
   107d4:	mov	x0, x3
   107d8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   107dc:	add	x9, sp, #0x2, lsl #12
   107e0:	add	x9, x9, #0xd38
   107e4:	str	x0, [sp, #11576]
   107e8:	str	x1, [sp, #11584]
   107ec:	ldr	x0, [sp, #5536]
   107f0:	mov	x1, x9
   107f4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   107f8:	ldur	w0, [x29, #-16]
   107fc:	mov	w8, #0x5                   	// #5
   10800:	mov	w1, w8
   10804:	mov	w2, w8
   10808:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1080c:	stur	w0, [x29, #-52]
   10810:	ldur	x0, [x29, #-24]
   10814:	ldur	w1, [x29, #-52]
   10818:	ldur	x2, [x29, #-32]
   1081c:	ldur	x3, [x29, #-40]
   10820:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   10824:	sub	x9, x29, #0x8
   10828:	str	w0, [sp, #5532]
   1082c:	mov	x0, x9
   10830:	ldr	w1, [sp, #5532]
   10834:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10838:	tbnz	w0, #0, 10844 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf3b8>
   1083c:	stur	wzr, [x29, #-4]
   10840:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10844:	ldur	w0, [x29, #-16]
   10848:	mov	w1, #0x10                  	// #16
   1084c:	mov	w2, #0x5                   	// #5
   10850:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10854:	stur	w0, [x29, #-52]
   10858:	ldur	x0, [x29, #-24]
   1085c:	ldur	w1, [x29, #-52]
   10860:	ldur	x2, [x29, #-32]
   10864:	ldur	x3, [x29, #-40]
   10868:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1086c:	sub	x8, x29, #0x8
   10870:	str	w0, [sp, #5528]
   10874:	mov	x0, x8
   10878:	ldr	w1, [sp, #5528]
   1087c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10880:	tbnz	w0, #0, 1088c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf400>
   10884:	stur	wzr, [x29, #-4]
   10888:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1088c:	ldur	w8, [x29, #-8]
   10890:	stur	w8, [x29, #-4]
   10894:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10898:	ldur	w0, [x29, #-16]
   1089c:	mov	w8, #0x5                   	// #5
   108a0:	mov	w1, w8
   108a4:	mov	w2, w8
   108a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   108ac:	stur	w0, [x29, #-52]
   108b0:	ldur	x0, [x29, #-24]
   108b4:	ldur	w1, [x29, #-52]
   108b8:	ldur	x2, [x29, #-32]
   108bc:	ldur	x3, [x29, #-40]
   108c0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   108c4:	sub	x9, x29, #0x8
   108c8:	str	w0, [sp, #5524]
   108cc:	mov	x0, x9
   108d0:	ldr	w1, [sp, #5524]
   108d4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   108d8:	tbnz	w0, #0, 108e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf458>
   108dc:	stur	wzr, [x29, #-4]
   108e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   108e4:	ldur	w0, [x29, #-16]
   108e8:	mov	w8, wzr
   108ec:	mov	w1, w8
   108f0:	mov	w2, #0x5                   	// #5
   108f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   108f8:	stur	w0, [x29, #-52]
   108fc:	ldur	x0, [x29, #-24]
   10900:	ldur	w1, [x29, #-52]
   10904:	ldur	x2, [x29, #-32]
   10908:	ldur	x3, [x29, #-40]
   1090c:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   10910:	sub	x9, x29, #0x8
   10914:	str	w0, [sp, #5520]
   10918:	mov	x0, x9
   1091c:	ldr	w1, [sp, #5520]
   10920:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10924:	tbnz	w0, #0, 10930 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf4a4>
   10928:	stur	wzr, [x29, #-4]
   1092c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10930:	stur	wzr, [x29, #-52]
   10934:	ldur	w0, [x29, #-16]
   10938:	mov	w1, #0xa                   	// #10
   1093c:	mov	w2, #0x3                   	// #3
   10940:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10944:	ldur	w8, [x29, #-52]
   10948:	orr	w8, w8, w0
   1094c:	stur	w8, [x29, #-52]
   10950:	ldur	w0, [x29, #-16]
   10954:	mov	w1, #0x1e                  	// #30
   10958:	mov	w2, #0x1                   	// #1
   1095c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10960:	ldur	w8, [x29, #-52]
   10964:	orr	w8, w8, w0, lsl #3
   10968:	stur	w8, [x29, #-52]
   1096c:	ldur	x0, [x29, #-24]
   10970:	ldur	w8, [x29, #-52]
   10974:	mov	w3, w8
   10978:	str	x0, [sp, #5512]
   1097c:	mov	x0, x3
   10980:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10984:	add	x9, sp, #0x2, lsl #12
   10988:	add	x9, x9, #0xd28
   1098c:	str	x0, [sp, #11560]
   10990:	str	x1, [sp, #11568]
   10994:	ldr	x0, [sp, #5512]
   10998:	mov	x1, x9
   1099c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   109a0:	ldur	w0, [x29, #-16]
   109a4:	mov	w8, #0x5                   	// #5
   109a8:	mov	w1, w8
   109ac:	mov	w2, w8
   109b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   109b4:	stur	w0, [x29, #-52]
   109b8:	ldur	x0, [x29, #-24]
   109bc:	ldur	w1, [x29, #-52]
   109c0:	ldur	x2, [x29, #-32]
   109c4:	ldur	x3, [x29, #-40]
   109c8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   109cc:	sub	x9, x29, #0x8
   109d0:	str	w0, [sp, #5508]
   109d4:	mov	x0, x9
   109d8:	ldr	w1, [sp, #5508]
   109dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   109e0:	tbnz	w0, #0, 109ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf560>
   109e4:	stur	wzr, [x29, #-4]
   109e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   109ec:	ldur	w0, [x29, #-16]
   109f0:	mov	w1, #0x10                  	// #16
   109f4:	mov	w2, #0x5                   	// #5
   109f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   109fc:	stur	w0, [x29, #-52]
   10a00:	ldur	x0, [x29, #-24]
   10a04:	ldur	w1, [x29, #-52]
   10a08:	ldur	x2, [x29, #-32]
   10a0c:	ldur	x3, [x29, #-40]
   10a10:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   10a14:	sub	x8, x29, #0x8
   10a18:	str	w0, [sp, #5504]
   10a1c:	mov	x0, x8
   10a20:	ldr	w1, [sp, #5504]
   10a24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10a28:	tbnz	w0, #0, 10a34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf5a8>
   10a2c:	stur	wzr, [x29, #-4]
   10a30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10a34:	ldur	w8, [x29, #-8]
   10a38:	stur	w8, [x29, #-4]
   10a3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10a40:	ldur	w0, [x29, #-16]
   10a44:	mov	w8, #0x5                   	// #5
   10a48:	mov	w1, w8
   10a4c:	mov	w2, w8
   10a50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10a54:	stur	w0, [x29, #-52]
   10a58:	ldur	x0, [x29, #-24]
   10a5c:	ldur	w1, [x29, #-52]
   10a60:	ldur	x2, [x29, #-32]
   10a64:	ldur	x3, [x29, #-40]
   10a68:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   10a6c:	sub	x9, x29, #0x8
   10a70:	str	w0, [sp, #5500]
   10a74:	mov	x0, x9
   10a78:	ldr	w1, [sp, #5500]
   10a7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10a80:	tbnz	w0, #0, 10a8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf600>
   10a84:	stur	wzr, [x29, #-4]
   10a88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10a8c:	ldur	w0, [x29, #-16]
   10a90:	mov	w8, wzr
   10a94:	mov	w1, w8
   10a98:	mov	w2, #0x5                   	// #5
   10a9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10aa0:	stur	w0, [x29, #-52]
   10aa4:	ldur	x0, [x29, #-24]
   10aa8:	ldur	w1, [x29, #-52]
   10aac:	ldur	x2, [x29, #-32]
   10ab0:	ldur	x3, [x29, #-40]
   10ab4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   10ab8:	sub	x9, x29, #0x8
   10abc:	str	w0, [sp, #5496]
   10ac0:	mov	x0, x9
   10ac4:	ldr	w1, [sp, #5496]
   10ac8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10acc:	tbnz	w0, #0, 10ad8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf64c>
   10ad0:	stur	wzr, [x29, #-4]
   10ad4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10ad8:	stur	wzr, [x29, #-52]
   10adc:	ldur	w0, [x29, #-16]
   10ae0:	mov	w1, #0xb                   	// #11
   10ae4:	mov	w2, #0x2                   	// #2
   10ae8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10aec:	ldur	w8, [x29, #-52]
   10af0:	orr	w8, w8, w0
   10af4:	stur	w8, [x29, #-52]
   10af8:	ldur	w0, [x29, #-16]
   10afc:	mov	w1, #0x1e                  	// #30
   10b00:	mov	w2, #0x1                   	// #1
   10b04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10b08:	ldur	w8, [x29, #-52]
   10b0c:	orr	w8, w8, w0, lsl #2
   10b10:	stur	w8, [x29, #-52]
   10b14:	ldur	x0, [x29, #-24]
   10b18:	ldur	w8, [x29, #-52]
   10b1c:	mov	w3, w8
   10b20:	str	x0, [sp, #5488]
   10b24:	mov	x0, x3
   10b28:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10b2c:	add	x9, sp, #0x2, lsl #12
   10b30:	add	x9, x9, #0xd18
   10b34:	str	x0, [sp, #11544]
   10b38:	str	x1, [sp, #11552]
   10b3c:	ldr	x0, [sp, #5488]
   10b40:	mov	x1, x9
   10b44:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10b48:	ldur	w0, [x29, #-16]
   10b4c:	mov	w8, #0x5                   	// #5
   10b50:	mov	w1, w8
   10b54:	mov	w2, w8
   10b58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10b5c:	stur	w0, [x29, #-52]
   10b60:	ldur	x0, [x29, #-24]
   10b64:	ldur	w1, [x29, #-52]
   10b68:	ldur	x2, [x29, #-32]
   10b6c:	ldur	x3, [x29, #-40]
   10b70:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   10b74:	sub	x9, x29, #0x8
   10b78:	str	w0, [sp, #5484]
   10b7c:	mov	x0, x9
   10b80:	ldr	w1, [sp, #5484]
   10b84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10b88:	tbnz	w0, #0, 10b94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf708>
   10b8c:	stur	wzr, [x29, #-4]
   10b90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10b94:	ldur	w0, [x29, #-16]
   10b98:	mov	w1, #0x10                  	// #16
   10b9c:	mov	w2, #0x5                   	// #5
   10ba0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10ba4:	stur	w0, [x29, #-52]
   10ba8:	ldur	x0, [x29, #-24]
   10bac:	ldur	w1, [x29, #-52]
   10bb0:	ldur	x2, [x29, #-32]
   10bb4:	ldur	x3, [x29, #-40]
   10bb8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   10bbc:	sub	x8, x29, #0x8
   10bc0:	str	w0, [sp, #5480]
   10bc4:	mov	x0, x8
   10bc8:	ldr	w1, [sp, #5480]
   10bcc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10bd0:	tbnz	w0, #0, 10bdc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf750>
   10bd4:	stur	wzr, [x29, #-4]
   10bd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10bdc:	ldur	w8, [x29, #-8]
   10be0:	stur	w8, [x29, #-4]
   10be4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10be8:	ldur	w0, [x29, #-16]
   10bec:	mov	w8, #0x5                   	// #5
   10bf0:	mov	w1, w8
   10bf4:	mov	w2, w8
   10bf8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10bfc:	stur	w0, [x29, #-52]
   10c00:	ldur	x0, [x29, #-24]
   10c04:	ldur	w1, [x29, #-52]
   10c08:	ldur	x2, [x29, #-32]
   10c0c:	ldur	x3, [x29, #-40]
   10c10:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   10c14:	sub	x9, x29, #0x8
   10c18:	str	w0, [sp, #5476]
   10c1c:	mov	x0, x9
   10c20:	ldr	w1, [sp, #5476]
   10c24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10c28:	tbnz	w0, #0, 10c34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf7a8>
   10c2c:	stur	wzr, [x29, #-4]
   10c30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10c34:	ldur	w0, [x29, #-16]
   10c38:	mov	w8, wzr
   10c3c:	mov	w1, w8
   10c40:	mov	w2, #0x5                   	// #5
   10c44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10c48:	stur	w0, [x29, #-52]
   10c4c:	ldur	x0, [x29, #-24]
   10c50:	ldur	w1, [x29, #-52]
   10c54:	ldur	x2, [x29, #-32]
   10c58:	ldur	x3, [x29, #-40]
   10c5c:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   10c60:	sub	x9, x29, #0x8
   10c64:	str	w0, [sp, #5472]
   10c68:	mov	x0, x9
   10c6c:	ldr	w1, [sp, #5472]
   10c70:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10c74:	tbnz	w0, #0, 10c80 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf7f4>
   10c78:	stur	wzr, [x29, #-4]
   10c7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10c80:	stur	wzr, [x29, #-52]
   10c84:	ldur	w0, [x29, #-16]
   10c88:	mov	w1, #0xb                   	// #11
   10c8c:	mov	w2, #0x2                   	// #2
   10c90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10c94:	ldur	w8, [x29, #-52]
   10c98:	orr	w8, w8, w0
   10c9c:	stur	w8, [x29, #-52]
   10ca0:	ldur	w0, [x29, #-16]
   10ca4:	mov	w1, #0x1e                  	// #30
   10ca8:	mov	w2, #0x1                   	// #1
   10cac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10cb0:	ldur	w8, [x29, #-52]
   10cb4:	orr	w8, w8, w0, lsl #2
   10cb8:	stur	w8, [x29, #-52]
   10cbc:	ldur	x0, [x29, #-24]
   10cc0:	ldur	w8, [x29, #-52]
   10cc4:	mov	w3, w8
   10cc8:	str	x0, [sp, #5464]
   10ccc:	mov	x0, x3
   10cd0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10cd4:	add	x9, sp, #0x2, lsl #12
   10cd8:	add	x9, x9, #0xd08
   10cdc:	str	x0, [sp, #11528]
   10ce0:	str	x1, [sp, #11536]
   10ce4:	ldr	x0, [sp, #5464]
   10ce8:	mov	x1, x9
   10cec:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10cf0:	ldur	w0, [x29, #-16]
   10cf4:	mov	w8, #0x5                   	// #5
   10cf8:	mov	w1, w8
   10cfc:	mov	w2, w8
   10d00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10d04:	stur	w0, [x29, #-52]
   10d08:	ldur	x0, [x29, #-24]
   10d0c:	ldur	w1, [x29, #-52]
   10d10:	ldur	x2, [x29, #-32]
   10d14:	ldur	x3, [x29, #-40]
   10d18:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   10d1c:	sub	x9, x29, #0x8
   10d20:	str	w0, [sp, #5460]
   10d24:	mov	x0, x9
   10d28:	ldr	w1, [sp, #5460]
   10d2c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10d30:	tbnz	w0, #0, 10d3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf8b0>
   10d34:	stur	wzr, [x29, #-4]
   10d38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10d3c:	ldur	w0, [x29, #-16]
   10d40:	mov	w1, #0x10                  	// #16
   10d44:	mov	w2, #0x5                   	// #5
   10d48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10d4c:	stur	w0, [x29, #-52]
   10d50:	ldur	x0, [x29, #-24]
   10d54:	ldur	w1, [x29, #-52]
   10d58:	ldur	x2, [x29, #-32]
   10d5c:	ldur	x3, [x29, #-40]
   10d60:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   10d64:	sub	x8, x29, #0x8
   10d68:	str	w0, [sp, #5456]
   10d6c:	mov	x0, x8
   10d70:	ldr	w1, [sp, #5456]
   10d74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10d78:	tbnz	w0, #0, 10d84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf8f8>
   10d7c:	stur	wzr, [x29, #-4]
   10d80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10d84:	ldur	w8, [x29, #-8]
   10d88:	stur	w8, [x29, #-4]
   10d8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10d90:	ldur	w0, [x29, #-16]
   10d94:	mov	w8, #0x5                   	// #5
   10d98:	mov	w1, w8
   10d9c:	mov	w2, w8
   10da0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10da4:	stur	w0, [x29, #-52]
   10da8:	ldur	x0, [x29, #-24]
   10dac:	ldur	w1, [x29, #-52]
   10db0:	ldur	x2, [x29, #-32]
   10db4:	ldur	x3, [x29, #-40]
   10db8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   10dbc:	sub	x9, x29, #0x8
   10dc0:	str	w0, [sp, #5452]
   10dc4:	mov	x0, x9
   10dc8:	ldr	w1, [sp, #5452]
   10dcc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10dd0:	tbnz	w0, #0, 10ddc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf950>
   10dd4:	stur	wzr, [x29, #-4]
   10dd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10ddc:	ldur	w0, [x29, #-16]
   10de0:	mov	w8, wzr
   10de4:	mov	w1, w8
   10de8:	mov	w2, #0x5                   	// #5
   10dec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10df0:	stur	w0, [x29, #-52]
   10df4:	ldur	x0, [x29, #-24]
   10df8:	ldur	w1, [x29, #-52]
   10dfc:	ldur	x2, [x29, #-32]
   10e00:	ldur	x3, [x29, #-40]
   10e04:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   10e08:	sub	x9, x29, #0x8
   10e0c:	str	w0, [sp, #5448]
   10e10:	mov	x0, x9
   10e14:	ldr	w1, [sp, #5448]
   10e18:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10e1c:	tbnz	w0, #0, 10e28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf99c>
   10e20:	stur	wzr, [x29, #-4]
   10e24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10e28:	stur	wzr, [x29, #-52]
   10e2c:	ldur	w0, [x29, #-16]
   10e30:	mov	w1, #0xb                   	// #11
   10e34:	mov	w2, #0x2                   	// #2
   10e38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10e3c:	ldur	w8, [x29, #-52]
   10e40:	orr	w8, w8, w0
   10e44:	stur	w8, [x29, #-52]
   10e48:	ldur	w0, [x29, #-16]
   10e4c:	mov	w1, #0x1e                  	// #30
   10e50:	mov	w2, #0x1                   	// #1
   10e54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10e58:	ldur	w8, [x29, #-52]
   10e5c:	orr	w8, w8, w0, lsl #2
   10e60:	stur	w8, [x29, #-52]
   10e64:	ldur	x0, [x29, #-24]
   10e68:	ldur	w8, [x29, #-52]
   10e6c:	mov	w3, w8
   10e70:	str	x0, [sp, #5440]
   10e74:	mov	x0, x3
   10e78:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10e7c:	add	x9, sp, #0x2, lsl #12
   10e80:	add	x9, x9, #0xcf8
   10e84:	str	x0, [sp, #11512]
   10e88:	str	x1, [sp, #11520]
   10e8c:	ldr	x0, [sp, #5440]
   10e90:	mov	x1, x9
   10e94:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   10e98:	ldur	w0, [x29, #-16]
   10e9c:	mov	w8, #0x5                   	// #5
   10ea0:	mov	w1, w8
   10ea4:	mov	w2, w8
   10ea8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10eac:	stur	w0, [x29, #-52]
   10eb0:	ldur	x0, [x29, #-24]
   10eb4:	ldur	w1, [x29, #-52]
   10eb8:	ldur	x2, [x29, #-32]
   10ebc:	ldur	x3, [x29, #-40]
   10ec0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   10ec4:	sub	x9, x29, #0x8
   10ec8:	str	w0, [sp, #5436]
   10ecc:	mov	x0, x9
   10ed0:	ldr	w1, [sp, #5436]
   10ed4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10ed8:	tbnz	w0, #0, 10ee4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfa58>
   10edc:	stur	wzr, [x29, #-4]
   10ee0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10ee4:	ldur	w0, [x29, #-16]
   10ee8:	mov	w1, #0x10                  	// #16
   10eec:	mov	w2, #0x5                   	// #5
   10ef0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10ef4:	stur	w0, [x29, #-52]
   10ef8:	ldur	x0, [x29, #-24]
   10efc:	ldur	w1, [x29, #-52]
   10f00:	ldur	x2, [x29, #-32]
   10f04:	ldur	x3, [x29, #-40]
   10f08:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   10f0c:	sub	x8, x29, #0x8
   10f10:	str	w0, [sp, #5432]
   10f14:	mov	x0, x8
   10f18:	ldr	w1, [sp, #5432]
   10f1c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10f20:	tbnz	w0, #0, 10f2c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfaa0>
   10f24:	stur	wzr, [x29, #-4]
   10f28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10f2c:	ldur	w8, [x29, #-8]
   10f30:	stur	w8, [x29, #-4]
   10f34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10f38:	ldur	w0, [x29, #-16]
   10f3c:	mov	w8, #0x5                   	// #5
   10f40:	mov	w1, w8
   10f44:	mov	w2, w8
   10f48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10f4c:	stur	w0, [x29, #-52]
   10f50:	ldur	x0, [x29, #-24]
   10f54:	ldur	w1, [x29, #-52]
   10f58:	ldur	x2, [x29, #-32]
   10f5c:	ldur	x3, [x29, #-40]
   10f60:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   10f64:	sub	x9, x29, #0x8
   10f68:	str	w0, [sp, #5428]
   10f6c:	mov	x0, x9
   10f70:	ldr	w1, [sp, #5428]
   10f74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10f78:	tbnz	w0, #0, 10f84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfaf8>
   10f7c:	stur	wzr, [x29, #-4]
   10f80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10f84:	ldur	w0, [x29, #-16]
   10f88:	mov	w8, wzr
   10f8c:	mov	w1, w8
   10f90:	mov	w2, #0x5                   	// #5
   10f94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10f98:	stur	w0, [x29, #-52]
   10f9c:	ldur	x0, [x29, #-24]
   10fa0:	ldur	w1, [x29, #-52]
   10fa4:	ldur	x2, [x29, #-32]
   10fa8:	ldur	x3, [x29, #-40]
   10fac:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   10fb0:	sub	x9, x29, #0x8
   10fb4:	str	w0, [sp, #5424]
   10fb8:	mov	x0, x9
   10fbc:	ldr	w1, [sp, #5424]
   10fc0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10fc4:	tbnz	w0, #0, 10fd0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfb44>
   10fc8:	stur	wzr, [x29, #-4]
   10fcc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   10fd0:	stur	wzr, [x29, #-52]
   10fd4:	ldur	w0, [x29, #-16]
   10fd8:	mov	w1, #0xb                   	// #11
   10fdc:	mov	w2, #0x2                   	// #2
   10fe0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   10fe4:	ldur	w8, [x29, #-52]
   10fe8:	orr	w8, w8, w0
   10fec:	stur	w8, [x29, #-52]
   10ff0:	ldur	w0, [x29, #-16]
   10ff4:	mov	w1, #0x1e                  	// #30
   10ff8:	mov	w2, #0x1                   	// #1
   10ffc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11000:	ldur	w8, [x29, #-52]
   11004:	orr	w8, w8, w0, lsl #2
   11008:	stur	w8, [x29, #-52]
   1100c:	ldur	x0, [x29, #-24]
   11010:	ldur	w8, [x29, #-52]
   11014:	mov	w3, w8
   11018:	str	x0, [sp, #5416]
   1101c:	mov	x0, x3
   11020:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11024:	add	x9, sp, #0x2, lsl #12
   11028:	add	x9, x9, #0xce8
   1102c:	str	x0, [sp, #11496]
   11030:	str	x1, [sp, #11504]
   11034:	ldr	x0, [sp, #5416]
   11038:	mov	x1, x9
   1103c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11040:	ldur	w0, [x29, #-16]
   11044:	mov	w8, #0x5                   	// #5
   11048:	mov	w1, w8
   1104c:	mov	w2, w8
   11050:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11054:	stur	w0, [x29, #-52]
   11058:	ldur	x0, [x29, #-24]
   1105c:	ldur	w1, [x29, #-52]
   11060:	ldur	x2, [x29, #-32]
   11064:	ldur	x3, [x29, #-40]
   11068:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1106c:	sub	x9, x29, #0x8
   11070:	str	w0, [sp, #5412]
   11074:	mov	x0, x9
   11078:	ldr	w1, [sp, #5412]
   1107c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11080:	tbnz	w0, #0, 1108c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfc00>
   11084:	stur	wzr, [x29, #-4]
   11088:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1108c:	ldur	w0, [x29, #-16]
   11090:	mov	w1, #0x10                  	// #16
   11094:	mov	w2, #0x5                   	// #5
   11098:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1109c:	stur	w0, [x29, #-52]
   110a0:	ldur	x0, [x29, #-24]
   110a4:	ldur	w1, [x29, #-52]
   110a8:	ldur	x2, [x29, #-32]
   110ac:	ldur	x3, [x29, #-40]
   110b0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   110b4:	sub	x8, x29, #0x8
   110b8:	str	w0, [sp, #5408]
   110bc:	mov	x0, x8
   110c0:	ldr	w1, [sp, #5408]
   110c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   110c8:	tbnz	w0, #0, 110d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfc48>
   110cc:	stur	wzr, [x29, #-4]
   110d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   110d4:	ldur	w8, [x29, #-8]
   110d8:	stur	w8, [x29, #-4]
   110dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   110e0:	ldur	w0, [x29, #-16]
   110e4:	mov	w8, #0x5                   	// #5
   110e8:	mov	w1, w8
   110ec:	mov	w2, w8
   110f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   110f4:	stur	w0, [x29, #-52]
   110f8:	ldur	x0, [x29, #-24]
   110fc:	ldur	w1, [x29, #-52]
   11100:	ldur	x2, [x29, #-32]
   11104:	ldur	x3, [x29, #-40]
   11108:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1110c:	sub	x9, x29, #0x8
   11110:	str	w0, [sp, #5404]
   11114:	mov	x0, x9
   11118:	ldr	w1, [sp, #5404]
   1111c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11120:	tbnz	w0, #0, 1112c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfca0>
   11124:	stur	wzr, [x29, #-4]
   11128:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1112c:	ldur	w0, [x29, #-16]
   11130:	mov	w8, wzr
   11134:	mov	w1, w8
   11138:	mov	w2, #0x5                   	// #5
   1113c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11140:	stur	w0, [x29, #-52]
   11144:	ldur	x0, [x29, #-24]
   11148:	ldur	w1, [x29, #-52]
   1114c:	ldur	x2, [x29, #-32]
   11150:	ldur	x3, [x29, #-40]
   11154:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   11158:	sub	x9, x29, #0x8
   1115c:	str	w0, [sp, #5400]
   11160:	mov	x0, x9
   11164:	ldr	w1, [sp, #5400]
   11168:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1116c:	tbnz	w0, #0, 11178 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfcec>
   11170:	stur	wzr, [x29, #-4]
   11174:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11178:	stur	wzr, [x29, #-52]
   1117c:	ldur	w0, [x29, #-16]
   11180:	mov	w1, #0xc                   	// #12
   11184:	mov	w8, #0x1                   	// #1
   11188:	mov	w2, w8
   1118c:	str	w8, [sp, #5396]
   11190:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11194:	ldur	w8, [x29, #-52]
   11198:	orr	w8, w8, w0
   1119c:	stur	w8, [x29, #-52]
   111a0:	ldur	w0, [x29, #-16]
   111a4:	mov	w1, #0x1e                  	// #30
   111a8:	ldr	w2, [sp, #5396]
   111ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   111b0:	ldur	w8, [x29, #-52]
   111b4:	orr	w8, w8, w0, lsl #1
   111b8:	stur	w8, [x29, #-52]
   111bc:	ldur	x0, [x29, #-24]
   111c0:	ldur	w8, [x29, #-52]
   111c4:	mov	w3, w8
   111c8:	str	x0, [sp, #5384]
   111cc:	mov	x0, x3
   111d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   111d4:	add	x9, sp, #0x2, lsl #12
   111d8:	add	x9, x9, #0xcd8
   111dc:	str	x0, [sp, #11480]
   111e0:	str	x1, [sp, #11488]
   111e4:	ldr	x0, [sp, #5384]
   111e8:	mov	x1, x9
   111ec:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   111f0:	ldur	w0, [x29, #-16]
   111f4:	mov	w8, #0x5                   	// #5
   111f8:	mov	w1, w8
   111fc:	mov	w2, w8
   11200:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11204:	stur	w0, [x29, #-52]
   11208:	ldur	x0, [x29, #-24]
   1120c:	ldur	w1, [x29, #-52]
   11210:	ldur	x2, [x29, #-32]
   11214:	ldur	x3, [x29, #-40]
   11218:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1121c:	sub	x9, x29, #0x8
   11220:	str	w0, [sp, #5380]
   11224:	mov	x0, x9
   11228:	ldr	w1, [sp, #5380]
   1122c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11230:	tbnz	w0, #0, 1123c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfdb0>
   11234:	stur	wzr, [x29, #-4]
   11238:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1123c:	ldur	w0, [x29, #-16]
   11240:	mov	w1, #0x10                  	// #16
   11244:	mov	w2, #0x5                   	// #5
   11248:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1124c:	stur	w0, [x29, #-52]
   11250:	ldur	x0, [x29, #-24]
   11254:	ldur	w1, [x29, #-52]
   11258:	ldur	x2, [x29, #-32]
   1125c:	ldur	x3, [x29, #-40]
   11260:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   11264:	sub	x8, x29, #0x8
   11268:	str	w0, [sp, #5376]
   1126c:	mov	x0, x8
   11270:	ldr	w1, [sp, #5376]
   11274:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11278:	tbnz	w0, #0, 11284 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfdf8>
   1127c:	stur	wzr, [x29, #-4]
   11280:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11284:	ldur	w8, [x29, #-8]
   11288:	stur	w8, [x29, #-4]
   1128c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11290:	ldur	w0, [x29, #-16]
   11294:	mov	w8, #0x5                   	// #5
   11298:	mov	w1, w8
   1129c:	mov	w2, w8
   112a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   112a4:	stur	w0, [x29, #-52]
   112a8:	ldur	x0, [x29, #-24]
   112ac:	ldur	w1, [x29, #-52]
   112b0:	ldur	x2, [x29, #-32]
   112b4:	ldur	x3, [x29, #-40]
   112b8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   112bc:	sub	x9, x29, #0x8
   112c0:	str	w0, [sp, #5372]
   112c4:	mov	x0, x9
   112c8:	ldr	w1, [sp, #5372]
   112cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   112d0:	tbnz	w0, #0, 112dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfe50>
   112d4:	stur	wzr, [x29, #-4]
   112d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   112dc:	ldur	w0, [x29, #-16]
   112e0:	mov	w8, wzr
   112e4:	mov	w1, w8
   112e8:	mov	w2, #0x5                   	// #5
   112ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   112f0:	stur	w0, [x29, #-52]
   112f4:	ldur	x0, [x29, #-24]
   112f8:	ldur	w1, [x29, #-52]
   112fc:	ldur	x2, [x29, #-32]
   11300:	ldur	x3, [x29, #-40]
   11304:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   11308:	sub	x9, x29, #0x8
   1130c:	str	w0, [sp, #5368]
   11310:	mov	x0, x9
   11314:	ldr	w1, [sp, #5368]
   11318:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1131c:	tbnz	w0, #0, 11328 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xfe9c>
   11320:	stur	wzr, [x29, #-4]
   11324:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11328:	stur	wzr, [x29, #-52]
   1132c:	ldur	w0, [x29, #-16]
   11330:	mov	w1, #0xc                   	// #12
   11334:	mov	w8, #0x1                   	// #1
   11338:	mov	w2, w8
   1133c:	str	w8, [sp, #5364]
   11340:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11344:	ldur	w8, [x29, #-52]
   11348:	orr	w8, w8, w0
   1134c:	stur	w8, [x29, #-52]
   11350:	ldur	w0, [x29, #-16]
   11354:	mov	w1, #0x1e                  	// #30
   11358:	ldr	w2, [sp, #5364]
   1135c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11360:	ldur	w8, [x29, #-52]
   11364:	orr	w8, w8, w0, lsl #1
   11368:	stur	w8, [x29, #-52]
   1136c:	ldur	x0, [x29, #-24]
   11370:	ldur	w8, [x29, #-52]
   11374:	mov	w3, w8
   11378:	str	x0, [sp, #5352]
   1137c:	mov	x0, x3
   11380:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11384:	add	x9, sp, #0x2, lsl #12
   11388:	add	x9, x9, #0xcc8
   1138c:	str	x0, [sp, #11464]
   11390:	str	x1, [sp, #11472]
   11394:	ldr	x0, [sp, #5352]
   11398:	mov	x1, x9
   1139c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   113a0:	ldur	w0, [x29, #-16]
   113a4:	mov	w8, #0x5                   	// #5
   113a8:	mov	w1, w8
   113ac:	mov	w2, w8
   113b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   113b4:	stur	w0, [x29, #-52]
   113b8:	ldur	x0, [x29, #-24]
   113bc:	ldur	w1, [x29, #-52]
   113c0:	ldur	x2, [x29, #-32]
   113c4:	ldur	x3, [x29, #-40]
   113c8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   113cc:	sub	x9, x29, #0x8
   113d0:	str	w0, [sp, #5348]
   113d4:	mov	x0, x9
   113d8:	ldr	w1, [sp, #5348]
   113dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   113e0:	tbnz	w0, #0, 113ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xff60>
   113e4:	stur	wzr, [x29, #-4]
   113e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   113ec:	ldur	w0, [x29, #-16]
   113f0:	mov	w1, #0x10                  	// #16
   113f4:	mov	w2, #0x5                   	// #5
   113f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   113fc:	stur	w0, [x29, #-52]
   11400:	ldur	x0, [x29, #-24]
   11404:	ldur	w1, [x29, #-52]
   11408:	ldur	x2, [x29, #-32]
   1140c:	ldur	x3, [x29, #-40]
   11410:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   11414:	sub	x8, x29, #0x8
   11418:	str	w0, [sp, #5344]
   1141c:	mov	x0, x8
   11420:	ldr	w1, [sp, #5344]
   11424:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11428:	tbnz	w0, #0, 11434 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xffa8>
   1142c:	stur	wzr, [x29, #-4]
   11430:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11434:	ldur	w8, [x29, #-8]
   11438:	stur	w8, [x29, #-4]
   1143c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11440:	ldur	w0, [x29, #-16]
   11444:	mov	w8, #0x5                   	// #5
   11448:	mov	w1, w8
   1144c:	mov	w2, w8
   11450:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11454:	stur	w0, [x29, #-52]
   11458:	ldur	x0, [x29, #-24]
   1145c:	ldur	w1, [x29, #-52]
   11460:	ldur	x2, [x29, #-32]
   11464:	ldur	x3, [x29, #-40]
   11468:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1146c:	sub	x9, x29, #0x8
   11470:	str	w0, [sp, #5340]
   11474:	mov	x0, x9
   11478:	ldr	w1, [sp, #5340]
   1147c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11480:	tbnz	w0, #0, 1148c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10000>
   11484:	stur	wzr, [x29, #-4]
   11488:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1148c:	ldur	w0, [x29, #-16]
   11490:	mov	w8, wzr
   11494:	mov	w1, w8
   11498:	mov	w2, #0x5                   	// #5
   1149c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   114a0:	stur	w0, [x29, #-52]
   114a4:	ldur	x0, [x29, #-24]
   114a8:	ldur	w1, [x29, #-52]
   114ac:	ldur	x2, [x29, #-32]
   114b0:	ldur	x3, [x29, #-40]
   114b4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   114b8:	sub	x9, x29, #0x8
   114bc:	str	w0, [sp, #5336]
   114c0:	mov	x0, x9
   114c4:	ldr	w1, [sp, #5336]
   114c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   114cc:	tbnz	w0, #0, 114d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1004c>
   114d0:	stur	wzr, [x29, #-4]
   114d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   114d8:	ldur	w0, [x29, #-16]
   114dc:	mov	w1, #0x1e                  	// #30
   114e0:	mov	w2, #0x1                   	// #1
   114e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   114e8:	stur	w0, [x29, #-52]
   114ec:	ldur	x0, [x29, #-24]
   114f0:	ldur	w8, [x29, #-52]
   114f4:	mov	w3, w8
   114f8:	str	x0, [sp, #5328]
   114fc:	mov	x0, x3
   11500:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11504:	add	x9, sp, #0x2, lsl #12
   11508:	add	x9, x9, #0xcb8
   1150c:	str	x0, [sp, #11448]
   11510:	str	x1, [sp, #11456]
   11514:	ldr	x0, [sp, #5328]
   11518:	mov	x1, x9
   1151c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11520:	ldur	w0, [x29, #-16]
   11524:	mov	w8, #0x5                   	// #5
   11528:	mov	w1, w8
   1152c:	mov	w2, w8
   11530:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11534:	stur	w0, [x29, #-52]
   11538:	ldur	x0, [x29, #-24]
   1153c:	ldur	w1, [x29, #-52]
   11540:	ldur	x2, [x29, #-32]
   11544:	ldur	x3, [x29, #-40]
   11548:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1154c:	sub	x9, x29, #0x8
   11550:	str	w0, [sp, #5324]
   11554:	mov	x0, x9
   11558:	ldr	w1, [sp, #5324]
   1155c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11560:	tbnz	w0, #0, 1156c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x100e0>
   11564:	stur	wzr, [x29, #-4]
   11568:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1156c:	ldur	w0, [x29, #-16]
   11570:	mov	w1, #0x10                  	// #16
   11574:	mov	w2, #0x5                   	// #5
   11578:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1157c:	stur	w0, [x29, #-52]
   11580:	ldur	x0, [x29, #-24]
   11584:	ldur	w1, [x29, #-52]
   11588:	ldur	x2, [x29, #-32]
   1158c:	ldur	x3, [x29, #-40]
   11590:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   11594:	sub	x8, x29, #0x8
   11598:	str	w0, [sp, #5320]
   1159c:	mov	x0, x8
   115a0:	ldr	w1, [sp, #5320]
   115a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   115a8:	tbnz	w0, #0, 115b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10128>
   115ac:	stur	wzr, [x29, #-4]
   115b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   115b4:	ldur	w8, [x29, #-8]
   115b8:	stur	w8, [x29, #-4]
   115bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   115c0:	ldur	w0, [x29, #-16]
   115c4:	mov	w8, #0x5                   	// #5
   115c8:	mov	w1, w8
   115cc:	mov	w2, w8
   115d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   115d4:	stur	w0, [x29, #-52]
   115d8:	ldur	x0, [x29, #-24]
   115dc:	ldur	w1, [x29, #-52]
   115e0:	ldur	x2, [x29, #-32]
   115e4:	ldur	x3, [x29, #-40]
   115e8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   115ec:	sub	x9, x29, #0x8
   115f0:	str	w0, [sp, #5316]
   115f4:	mov	x0, x9
   115f8:	ldr	w1, [sp, #5316]
   115fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11600:	tbnz	w0, #0, 1160c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10180>
   11604:	stur	wzr, [x29, #-4]
   11608:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1160c:	ldur	w0, [x29, #-16]
   11610:	mov	w8, wzr
   11614:	mov	w1, w8
   11618:	mov	w2, #0x5                   	// #5
   1161c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11620:	stur	w0, [x29, #-52]
   11624:	ldur	x0, [x29, #-24]
   11628:	ldur	w1, [x29, #-52]
   1162c:	ldur	x2, [x29, #-32]
   11630:	ldur	x3, [x29, #-40]
   11634:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   11638:	sub	x9, x29, #0x8
   1163c:	str	w0, [sp, #5312]
   11640:	mov	x0, x9
   11644:	ldr	w1, [sp, #5312]
   11648:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1164c:	tbnz	w0, #0, 11658 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x101cc>
   11650:	stur	wzr, [x29, #-4]
   11654:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11658:	ldur	w0, [x29, #-16]
   1165c:	mov	w1, #0x1e                  	// #30
   11660:	mov	w2, #0x1                   	// #1
   11664:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11668:	stur	w0, [x29, #-52]
   1166c:	ldur	x0, [x29, #-24]
   11670:	ldur	w8, [x29, #-52]
   11674:	mov	w3, w8
   11678:	str	x0, [sp, #5304]
   1167c:	mov	x0, x3
   11680:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11684:	add	x9, sp, #0x2, lsl #12
   11688:	add	x9, x9, #0xca8
   1168c:	str	x0, [sp, #11432]
   11690:	str	x1, [sp, #11440]
   11694:	ldr	x0, [sp, #5304]
   11698:	mov	x1, x9
   1169c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   116a0:	ldur	w0, [x29, #-16]
   116a4:	mov	w8, #0x5                   	// #5
   116a8:	mov	w1, w8
   116ac:	mov	w2, w8
   116b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   116b4:	stur	w0, [x29, #-52]
   116b8:	ldur	x0, [x29, #-24]
   116bc:	ldur	w1, [x29, #-52]
   116c0:	ldur	x2, [x29, #-32]
   116c4:	ldur	x3, [x29, #-40]
   116c8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   116cc:	sub	x9, x29, #0x8
   116d0:	str	w0, [sp, #5300]
   116d4:	mov	x0, x9
   116d8:	ldr	w1, [sp, #5300]
   116dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   116e0:	tbnz	w0, #0, 116ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10260>
   116e4:	stur	wzr, [x29, #-4]
   116e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   116ec:	ldur	w0, [x29, #-16]
   116f0:	mov	w1, #0x10                  	// #16
   116f4:	mov	w2, #0x5                   	// #5
   116f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   116fc:	stur	w0, [x29, #-52]
   11700:	ldur	x0, [x29, #-24]
   11704:	ldur	w1, [x29, #-52]
   11708:	ldur	x2, [x29, #-32]
   1170c:	ldur	x3, [x29, #-40]
   11710:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   11714:	sub	x8, x29, #0x8
   11718:	str	w0, [sp, #5296]
   1171c:	mov	x0, x8
   11720:	ldr	w1, [sp, #5296]
   11724:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11728:	tbnz	w0, #0, 11734 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x102a8>
   1172c:	stur	wzr, [x29, #-4]
   11730:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11734:	ldur	w8, [x29, #-8]
   11738:	stur	w8, [x29, #-4]
   1173c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11740:	ldur	w0, [x29, #-16]
   11744:	mov	w8, #0x5                   	// #5
   11748:	mov	w1, w8
   1174c:	mov	w2, w8
   11750:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11754:	stur	w0, [x29, #-52]
   11758:	ldur	x0, [x29, #-24]
   1175c:	ldur	w1, [x29, #-52]
   11760:	ldur	x2, [x29, #-32]
   11764:	ldur	x3, [x29, #-40]
   11768:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1176c:	sub	x9, x29, #0x8
   11770:	str	w0, [sp, #5292]
   11774:	mov	x0, x9
   11778:	ldr	w1, [sp, #5292]
   1177c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11780:	tbnz	w0, #0, 1178c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10300>
   11784:	stur	wzr, [x29, #-4]
   11788:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1178c:	ldur	w0, [x29, #-16]
   11790:	mov	w8, wzr
   11794:	mov	w1, w8
   11798:	mov	w2, #0x5                   	// #5
   1179c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   117a0:	stur	w0, [x29, #-52]
   117a4:	ldur	x0, [x29, #-24]
   117a8:	ldur	w1, [x29, #-52]
   117ac:	ldur	x2, [x29, #-32]
   117b0:	ldur	x3, [x29, #-40]
   117b4:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   117b8:	sub	x9, x29, #0x8
   117bc:	str	w0, [sp, #5288]
   117c0:	mov	x0, x9
   117c4:	ldr	w1, [sp, #5288]
   117c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   117cc:	tbnz	w0, #0, 117d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1034c>
   117d0:	stur	wzr, [x29, #-4]
   117d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   117d8:	stur	wzr, [x29, #-52]
   117dc:	ldur	w0, [x29, #-16]
   117e0:	mov	w1, #0xc                   	// #12
   117e4:	mov	w8, #0x1                   	// #1
   117e8:	mov	w2, w8
   117ec:	str	w8, [sp, #5284]
   117f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   117f4:	ldur	w8, [x29, #-52]
   117f8:	orr	w8, w8, w0
   117fc:	stur	w8, [x29, #-52]
   11800:	ldur	w0, [x29, #-16]
   11804:	mov	w1, #0x1e                  	// #30
   11808:	ldr	w2, [sp, #5284]
   1180c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11810:	ldur	w8, [x29, #-52]
   11814:	orr	w8, w8, w0, lsl #1
   11818:	stur	w8, [x29, #-52]
   1181c:	ldur	x0, [x29, #-24]
   11820:	ldur	w8, [x29, #-52]
   11824:	mov	w3, w8
   11828:	str	x0, [sp, #5272]
   1182c:	mov	x0, x3
   11830:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11834:	add	x9, sp, #0x2, lsl #12
   11838:	add	x9, x9, #0xc98
   1183c:	str	x0, [sp, #11416]
   11840:	str	x1, [sp, #11424]
   11844:	ldr	x0, [sp, #5272]
   11848:	mov	x1, x9
   1184c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11850:	ldur	w0, [x29, #-16]
   11854:	mov	w8, #0x5                   	// #5
   11858:	mov	w1, w8
   1185c:	mov	w2, w8
   11860:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11864:	stur	w0, [x29, #-52]
   11868:	ldur	x0, [x29, #-24]
   1186c:	ldur	w1, [x29, #-52]
   11870:	ldur	x2, [x29, #-32]
   11874:	ldur	x3, [x29, #-40]
   11878:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1187c:	sub	x9, x29, #0x8
   11880:	str	w0, [sp, #5268]
   11884:	mov	x0, x9
   11888:	ldr	w1, [sp, #5268]
   1188c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11890:	tbnz	w0, #0, 1189c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10410>
   11894:	stur	wzr, [x29, #-4]
   11898:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1189c:	ldur	w0, [x29, #-16]
   118a0:	mov	w1, #0x10                  	// #16
   118a4:	mov	w2, #0x5                   	// #5
   118a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   118ac:	stur	w0, [x29, #-52]
   118b0:	ldur	x0, [x29, #-24]
   118b4:	ldur	w1, [x29, #-52]
   118b8:	ldur	x2, [x29, #-32]
   118bc:	ldur	x3, [x29, #-40]
   118c0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   118c4:	sub	x8, x29, #0x8
   118c8:	str	w0, [sp, #5264]
   118cc:	mov	x0, x8
   118d0:	ldr	w1, [sp, #5264]
   118d4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   118d8:	tbnz	w0, #0, 118e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10458>
   118dc:	stur	wzr, [x29, #-4]
   118e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   118e4:	ldur	w8, [x29, #-8]
   118e8:	stur	w8, [x29, #-4]
   118ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   118f0:	ldur	w0, [x29, #-16]
   118f4:	mov	w8, #0x5                   	// #5
   118f8:	mov	w1, w8
   118fc:	mov	w2, w8
   11900:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11904:	stur	w0, [x29, #-52]
   11908:	ldur	x0, [x29, #-24]
   1190c:	ldur	w1, [x29, #-52]
   11910:	ldur	x2, [x29, #-32]
   11914:	ldur	x3, [x29, #-40]
   11918:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1191c:	sub	x9, x29, #0x8
   11920:	str	w0, [sp, #5260]
   11924:	mov	x0, x9
   11928:	ldr	w1, [sp, #5260]
   1192c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11930:	tbnz	w0, #0, 1193c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x104b0>
   11934:	stur	wzr, [x29, #-4]
   11938:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1193c:	ldur	w0, [x29, #-16]
   11940:	mov	w8, wzr
   11944:	mov	w1, w8
   11948:	mov	w2, #0x5                   	// #5
   1194c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11950:	stur	w0, [x29, #-52]
   11954:	ldur	x0, [x29, #-24]
   11958:	ldur	w1, [x29, #-52]
   1195c:	ldur	x2, [x29, #-32]
   11960:	ldur	x3, [x29, #-40]
   11964:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   11968:	sub	x9, x29, #0x8
   1196c:	str	w0, [sp, #5256]
   11970:	mov	x0, x9
   11974:	ldr	w1, [sp, #5256]
   11978:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1197c:	tbnz	w0, #0, 11988 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x104fc>
   11980:	stur	wzr, [x29, #-4]
   11984:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11988:	stur	wzr, [x29, #-52]
   1198c:	ldur	w0, [x29, #-16]
   11990:	mov	w1, #0xc                   	// #12
   11994:	mov	w8, #0x1                   	// #1
   11998:	mov	w2, w8
   1199c:	str	w8, [sp, #5252]
   119a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   119a4:	ldur	w8, [x29, #-52]
   119a8:	orr	w8, w8, w0
   119ac:	stur	w8, [x29, #-52]
   119b0:	ldur	w0, [x29, #-16]
   119b4:	mov	w1, #0x1e                  	// #30
   119b8:	ldr	w2, [sp, #5252]
   119bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   119c0:	ldur	w8, [x29, #-52]
   119c4:	orr	w8, w8, w0, lsl #1
   119c8:	stur	w8, [x29, #-52]
   119cc:	ldur	x0, [x29, #-24]
   119d0:	ldur	w8, [x29, #-52]
   119d4:	mov	w3, w8
   119d8:	str	x0, [sp, #5240]
   119dc:	mov	x0, x3
   119e0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   119e4:	add	x9, sp, #0x2, lsl #12
   119e8:	add	x9, x9, #0xc88
   119ec:	str	x0, [sp, #11400]
   119f0:	str	x1, [sp, #11408]
   119f4:	ldr	x0, [sp, #5240]
   119f8:	mov	x1, x9
   119fc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11a00:	ldur	w0, [x29, #-16]
   11a04:	mov	w8, #0x5                   	// #5
   11a08:	mov	w1, w8
   11a0c:	mov	w2, w8
   11a10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11a14:	stur	w0, [x29, #-52]
   11a18:	ldur	x0, [x29, #-24]
   11a1c:	ldur	w1, [x29, #-52]
   11a20:	ldur	x2, [x29, #-32]
   11a24:	ldur	x3, [x29, #-40]
   11a28:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   11a2c:	sub	x9, x29, #0x8
   11a30:	str	w0, [sp, #5236]
   11a34:	mov	x0, x9
   11a38:	ldr	w1, [sp, #5236]
   11a3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11a40:	tbnz	w0, #0, 11a4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x105c0>
   11a44:	stur	wzr, [x29, #-4]
   11a48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11a4c:	ldur	w0, [x29, #-16]
   11a50:	mov	w1, #0x10                  	// #16
   11a54:	mov	w2, #0x5                   	// #5
   11a58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11a5c:	stur	w0, [x29, #-52]
   11a60:	ldur	x0, [x29, #-24]
   11a64:	ldur	w1, [x29, #-52]
   11a68:	ldur	x2, [x29, #-32]
   11a6c:	ldur	x3, [x29, #-40]
   11a70:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   11a74:	sub	x8, x29, #0x8
   11a78:	str	w0, [sp, #5232]
   11a7c:	mov	x0, x8
   11a80:	ldr	w1, [sp, #5232]
   11a84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11a88:	tbnz	w0, #0, 11a94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10608>
   11a8c:	stur	wzr, [x29, #-4]
   11a90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11a94:	ldur	w8, [x29, #-8]
   11a98:	stur	w8, [x29, #-4]
   11a9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11aa0:	ldur	w0, [x29, #-16]
   11aa4:	mov	w8, #0x5                   	// #5
   11aa8:	mov	w1, w8
   11aac:	mov	w2, w8
   11ab0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11ab4:	stur	w0, [x29, #-52]
   11ab8:	ldur	x0, [x29, #-24]
   11abc:	ldur	w1, [x29, #-52]
   11ac0:	ldur	x2, [x29, #-32]
   11ac4:	ldur	x3, [x29, #-40]
   11ac8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   11acc:	sub	x9, x29, #0x8
   11ad0:	str	w0, [sp, #5228]
   11ad4:	mov	x0, x9
   11ad8:	ldr	w1, [sp, #5228]
   11adc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11ae0:	tbnz	w0, #0, 11aec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10660>
   11ae4:	stur	wzr, [x29, #-4]
   11ae8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11aec:	ldur	w0, [x29, #-16]
   11af0:	mov	w8, wzr
   11af4:	mov	w1, w8
   11af8:	mov	w2, #0x5                   	// #5
   11afc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11b00:	stur	w0, [x29, #-52]
   11b04:	ldur	x0, [x29, #-24]
   11b08:	ldur	w1, [x29, #-52]
   11b0c:	ldur	x2, [x29, #-32]
   11b10:	ldur	x3, [x29, #-40]
   11b14:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   11b18:	sub	x9, x29, #0x8
   11b1c:	str	w0, [sp, #5224]
   11b20:	mov	x0, x9
   11b24:	ldr	w1, [sp, #5224]
   11b28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11b2c:	tbnz	w0, #0, 11b38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x106ac>
   11b30:	stur	wzr, [x29, #-4]
   11b34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11b38:	ldur	w0, [x29, #-16]
   11b3c:	mov	w1, #0x1e                  	// #30
   11b40:	mov	w2, #0x1                   	// #1
   11b44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11b48:	stur	w0, [x29, #-52]
   11b4c:	ldur	x0, [x29, #-24]
   11b50:	ldur	w8, [x29, #-52]
   11b54:	mov	w3, w8
   11b58:	str	x0, [sp, #5216]
   11b5c:	mov	x0, x3
   11b60:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11b64:	add	x9, sp, #0x2, lsl #12
   11b68:	add	x9, x9, #0xc78
   11b6c:	str	x0, [sp, #11384]
   11b70:	str	x1, [sp, #11392]
   11b74:	ldr	x0, [sp, #5216]
   11b78:	mov	x1, x9
   11b7c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11b80:	ldur	w0, [x29, #-16]
   11b84:	mov	w8, #0x5                   	// #5
   11b88:	mov	w1, w8
   11b8c:	mov	w2, w8
   11b90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11b94:	stur	w0, [x29, #-52]
   11b98:	ldur	x0, [x29, #-24]
   11b9c:	ldur	w1, [x29, #-52]
   11ba0:	ldur	x2, [x29, #-32]
   11ba4:	ldur	x3, [x29, #-40]
   11ba8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   11bac:	sub	x9, x29, #0x8
   11bb0:	str	w0, [sp, #5212]
   11bb4:	mov	x0, x9
   11bb8:	ldr	w1, [sp, #5212]
   11bbc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11bc0:	tbnz	w0, #0, 11bcc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10740>
   11bc4:	stur	wzr, [x29, #-4]
   11bc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11bcc:	ldur	w0, [x29, #-16]
   11bd0:	mov	w1, #0x10                  	// #16
   11bd4:	mov	w2, #0x5                   	// #5
   11bd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11bdc:	stur	w0, [x29, #-52]
   11be0:	ldur	x0, [x29, #-24]
   11be4:	ldur	w1, [x29, #-52]
   11be8:	ldur	x2, [x29, #-32]
   11bec:	ldur	x3, [x29, #-40]
   11bf0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   11bf4:	sub	x8, x29, #0x8
   11bf8:	str	w0, [sp, #5208]
   11bfc:	mov	x0, x8
   11c00:	ldr	w1, [sp, #5208]
   11c04:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11c08:	tbnz	w0, #0, 11c14 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10788>
   11c0c:	stur	wzr, [x29, #-4]
   11c10:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11c14:	ldur	w8, [x29, #-8]
   11c18:	stur	w8, [x29, #-4]
   11c1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11c20:	ldur	w0, [x29, #-16]
   11c24:	mov	w8, #0x5                   	// #5
   11c28:	mov	w1, w8
   11c2c:	mov	w2, w8
   11c30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11c34:	stur	w0, [x29, #-52]
   11c38:	ldur	x0, [x29, #-24]
   11c3c:	ldur	w1, [x29, #-52]
   11c40:	ldur	x2, [x29, #-32]
   11c44:	ldur	x3, [x29, #-40]
   11c48:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   11c4c:	sub	x9, x29, #0x8
   11c50:	str	w0, [sp, #5204]
   11c54:	mov	x0, x9
   11c58:	ldr	w1, [sp, #5204]
   11c5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11c60:	tbnz	w0, #0, 11c6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x107e0>
   11c64:	stur	wzr, [x29, #-4]
   11c68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11c6c:	ldur	w0, [x29, #-16]
   11c70:	mov	w8, wzr
   11c74:	mov	w1, w8
   11c78:	mov	w2, #0x5                   	// #5
   11c7c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11c80:	stur	w0, [x29, #-52]
   11c84:	ldur	x0, [x29, #-24]
   11c88:	ldur	w1, [x29, #-52]
   11c8c:	ldur	x2, [x29, #-32]
   11c90:	ldur	x3, [x29, #-40]
   11c94:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   11c98:	sub	x9, x29, #0x8
   11c9c:	str	w0, [sp, #5200]
   11ca0:	mov	x0, x9
   11ca4:	ldr	w1, [sp, #5200]
   11ca8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11cac:	tbnz	w0, #0, 11cb8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1082c>
   11cb0:	stur	wzr, [x29, #-4]
   11cb4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11cb8:	ldur	w0, [x29, #-16]
   11cbc:	mov	w1, #0x1e                  	// #30
   11cc0:	mov	w2, #0x1                   	// #1
   11cc4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11cc8:	stur	w0, [x29, #-52]
   11ccc:	ldur	x0, [x29, #-24]
   11cd0:	ldur	w8, [x29, #-52]
   11cd4:	mov	w3, w8
   11cd8:	str	x0, [sp, #5192]
   11cdc:	mov	x0, x3
   11ce0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11ce4:	add	x9, sp, #0x2, lsl #12
   11ce8:	add	x9, x9, #0xc68
   11cec:	str	x0, [sp, #11368]
   11cf0:	str	x1, [sp, #11376]
   11cf4:	ldr	x0, [sp, #5192]
   11cf8:	mov	x1, x9
   11cfc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11d00:	ldur	w0, [x29, #-16]
   11d04:	mov	w8, #0x5                   	// #5
   11d08:	mov	w1, w8
   11d0c:	mov	w2, w8
   11d10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11d14:	stur	w0, [x29, #-52]
   11d18:	ldur	x0, [x29, #-24]
   11d1c:	ldur	w1, [x29, #-52]
   11d20:	ldur	x2, [x29, #-32]
   11d24:	ldur	x3, [x29, #-40]
   11d28:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   11d2c:	sub	x9, x29, #0x8
   11d30:	str	w0, [sp, #5188]
   11d34:	mov	x0, x9
   11d38:	ldr	w1, [sp, #5188]
   11d3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11d40:	tbnz	w0, #0, 11d4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x108c0>
   11d44:	stur	wzr, [x29, #-4]
   11d48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11d4c:	ldur	w0, [x29, #-16]
   11d50:	mov	w1, #0x10                  	// #16
   11d54:	mov	w2, #0x5                   	// #5
   11d58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11d5c:	stur	w0, [x29, #-52]
   11d60:	ldur	x0, [x29, #-24]
   11d64:	ldur	w1, [x29, #-52]
   11d68:	ldur	x2, [x29, #-32]
   11d6c:	ldur	x3, [x29, #-40]
   11d70:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   11d74:	sub	x8, x29, #0x8
   11d78:	str	w0, [sp, #5184]
   11d7c:	mov	x0, x8
   11d80:	ldr	w1, [sp, #5184]
   11d84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11d88:	tbnz	w0, #0, 11d94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10908>
   11d8c:	stur	wzr, [x29, #-4]
   11d90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11d94:	ldur	w8, [x29, #-8]
   11d98:	stur	w8, [x29, #-4]
   11d9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11da0:	ldur	w0, [x29, #-16]
   11da4:	mov	w8, #0x5                   	// #5
   11da8:	mov	w1, w8
   11dac:	mov	w2, w8
   11db0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11db4:	stur	w0, [x29, #-52]
   11db8:	ldur	x0, [x29, #-24]
   11dbc:	ldur	w1, [x29, #-52]
   11dc0:	ldur	x2, [x29, #-32]
   11dc4:	ldur	x3, [x29, #-40]
   11dc8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   11dcc:	sub	x9, x29, #0x8
   11dd0:	str	w0, [sp, #5180]
   11dd4:	mov	x0, x9
   11dd8:	ldr	w1, [sp, #5180]
   11ddc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11de0:	tbnz	w0, #0, 11dec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10960>
   11de4:	stur	wzr, [x29, #-4]
   11de8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11dec:	ldur	w0, [x29, #-16]
   11df0:	mov	w8, wzr
   11df4:	mov	w1, w8
   11df8:	mov	w2, #0x5                   	// #5
   11dfc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11e00:	stur	w0, [x29, #-52]
   11e04:	ldur	x0, [x29, #-24]
   11e08:	ldur	w1, [x29, #-52]
   11e0c:	ldur	x2, [x29, #-32]
   11e10:	ldur	x3, [x29, #-40]
   11e14:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   11e18:	sub	x9, x29, #0x8
   11e1c:	str	w0, [sp, #5176]
   11e20:	mov	x0, x9
   11e24:	ldr	w1, [sp, #5176]
   11e28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11e2c:	tbnz	w0, #0, 11e38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x109ac>
   11e30:	stur	wzr, [x29, #-4]
   11e34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11e38:	ldur	w0, [x29, #-16]
   11e3c:	mov	w8, wzr
   11e40:	mov	w1, w8
   11e44:	mov	w2, #0x5                   	// #5
   11e48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11e4c:	stur	w0, [x29, #-52]
   11e50:	ldur	x0, [x29, #-24]
   11e54:	ldur	w1, [x29, #-52]
   11e58:	ldur	x2, [x29, #-32]
   11e5c:	ldur	x3, [x29, #-40]
   11e60:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   11e64:	sub	x9, x29, #0x8
   11e68:	str	w0, [sp, #5172]
   11e6c:	mov	x0, x9
   11e70:	ldr	w1, [sp, #5172]
   11e74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11e78:	tbnz	w0, #0, 11e84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x109f8>
   11e7c:	stur	wzr, [x29, #-4]
   11e80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11e84:	stur	wzr, [x29, #-52]
   11e88:	ldur	w0, [x29, #-16]
   11e8c:	mov	w1, #0xa                   	// #10
   11e90:	mov	w2, #0x3                   	// #3
   11e94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11e98:	ldur	w8, [x29, #-52]
   11e9c:	orr	w8, w8, w0
   11ea0:	stur	w8, [x29, #-52]
   11ea4:	ldur	w0, [x29, #-16]
   11ea8:	mov	w1, #0x1e                  	// #30
   11eac:	mov	w2, #0x1                   	// #1
   11eb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11eb4:	ldur	w8, [x29, #-52]
   11eb8:	orr	w8, w8, w0, lsl #3
   11ebc:	stur	w8, [x29, #-52]
   11ec0:	ldur	x0, [x29, #-24]
   11ec4:	ldur	w8, [x29, #-52]
   11ec8:	mov	w3, w8
   11ecc:	str	x0, [sp, #5160]
   11ed0:	mov	x0, x3
   11ed4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11ed8:	add	x9, sp, #0x2, lsl #12
   11edc:	add	x9, x9, #0xc58
   11ee0:	str	x0, [sp, #11352]
   11ee4:	str	x1, [sp, #11360]
   11ee8:	ldr	x0, [sp, #5160]
   11eec:	mov	x1, x9
   11ef0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   11ef4:	ldur	w0, [x29, #-16]
   11ef8:	mov	w8, #0x5                   	// #5
   11efc:	mov	w1, w8
   11f00:	mov	w2, w8
   11f04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11f08:	stur	w0, [x29, #-52]
   11f0c:	ldur	x0, [x29, #-24]
   11f10:	ldur	w1, [x29, #-52]
   11f14:	ldur	x2, [x29, #-32]
   11f18:	ldur	x3, [x29, #-40]
   11f1c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   11f20:	sub	x9, x29, #0x8
   11f24:	str	w0, [sp, #5156]
   11f28:	mov	x0, x9
   11f2c:	ldr	w1, [sp, #5156]
   11f30:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11f34:	tbnz	w0, #0, 11f40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10ab4>
   11f38:	stur	wzr, [x29, #-4]
   11f3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11f40:	ldur	w0, [x29, #-16]
   11f44:	mov	w1, #0x10                  	// #16
   11f48:	mov	w2, #0x5                   	// #5
   11f4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11f50:	stur	w0, [x29, #-52]
   11f54:	ldur	x0, [x29, #-24]
   11f58:	ldur	w1, [x29, #-52]
   11f5c:	ldur	x2, [x29, #-32]
   11f60:	ldur	x3, [x29, #-40]
   11f64:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   11f68:	sub	x8, x29, #0x8
   11f6c:	str	w0, [sp, #5152]
   11f70:	mov	x0, x8
   11f74:	ldr	w1, [sp, #5152]
   11f78:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11f7c:	tbnz	w0, #0, 11f88 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10afc>
   11f80:	stur	wzr, [x29, #-4]
   11f84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11f88:	ldur	w8, [x29, #-8]
   11f8c:	stur	w8, [x29, #-4]
   11f90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11f94:	ldur	w0, [x29, #-16]
   11f98:	mov	w8, #0x5                   	// #5
   11f9c:	mov	w1, w8
   11fa0:	mov	w2, w8
   11fa4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11fa8:	stur	w0, [x29, #-52]
   11fac:	ldur	x0, [x29, #-24]
   11fb0:	ldur	w1, [x29, #-52]
   11fb4:	ldur	x2, [x29, #-32]
   11fb8:	ldur	x3, [x29, #-40]
   11fbc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   11fc0:	sub	x9, x29, #0x8
   11fc4:	str	w0, [sp, #5148]
   11fc8:	mov	x0, x9
   11fcc:	ldr	w1, [sp, #5148]
   11fd0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11fd4:	tbnz	w0, #0, 11fe0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10b54>
   11fd8:	stur	wzr, [x29, #-4]
   11fdc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   11fe0:	ldur	w0, [x29, #-16]
   11fe4:	mov	w8, wzr
   11fe8:	mov	w1, w8
   11fec:	mov	w2, #0x5                   	// #5
   11ff0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   11ff4:	stur	w0, [x29, #-52]
   11ff8:	ldur	x0, [x29, #-24]
   11ffc:	ldur	w1, [x29, #-52]
   12000:	ldur	x2, [x29, #-32]
   12004:	ldur	x3, [x29, #-40]
   12008:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   1200c:	sub	x9, x29, #0x8
   12010:	str	w0, [sp, #5144]
   12014:	mov	x0, x9
   12018:	ldr	w1, [sp, #5144]
   1201c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12020:	tbnz	w0, #0, 1202c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10ba0>
   12024:	stur	wzr, [x29, #-4]
   12028:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1202c:	ldur	w0, [x29, #-16]
   12030:	mov	w8, wzr
   12034:	mov	w1, w8
   12038:	mov	w2, #0x5                   	// #5
   1203c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12040:	stur	w0, [x29, #-52]
   12044:	ldur	x0, [x29, #-24]
   12048:	ldur	w1, [x29, #-52]
   1204c:	ldur	x2, [x29, #-32]
   12050:	ldur	x3, [x29, #-40]
   12054:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   12058:	sub	x9, x29, #0x8
   1205c:	str	w0, [sp, #5140]
   12060:	mov	x0, x9
   12064:	ldr	w1, [sp, #5140]
   12068:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1206c:	tbnz	w0, #0, 12078 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10bec>
   12070:	stur	wzr, [x29, #-4]
   12074:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12078:	stur	wzr, [x29, #-52]
   1207c:	ldur	w0, [x29, #-16]
   12080:	mov	w1, #0xa                   	// #10
   12084:	mov	w2, #0x3                   	// #3
   12088:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1208c:	ldur	w8, [x29, #-52]
   12090:	orr	w8, w8, w0
   12094:	stur	w8, [x29, #-52]
   12098:	ldur	w0, [x29, #-16]
   1209c:	mov	w1, #0x1e                  	// #30
   120a0:	mov	w2, #0x1                   	// #1
   120a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   120a8:	ldur	w8, [x29, #-52]
   120ac:	orr	w8, w8, w0, lsl #3
   120b0:	stur	w8, [x29, #-52]
   120b4:	ldur	x0, [x29, #-24]
   120b8:	ldur	w8, [x29, #-52]
   120bc:	mov	w3, w8
   120c0:	str	x0, [sp, #5128]
   120c4:	mov	x0, x3
   120c8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   120cc:	add	x9, sp, #0x2, lsl #12
   120d0:	add	x9, x9, #0xc48
   120d4:	str	x0, [sp, #11336]
   120d8:	str	x1, [sp, #11344]
   120dc:	ldr	x0, [sp, #5128]
   120e0:	mov	x1, x9
   120e4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   120e8:	ldur	w0, [x29, #-16]
   120ec:	mov	w8, #0x5                   	// #5
   120f0:	mov	w1, w8
   120f4:	mov	w2, w8
   120f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   120fc:	stur	w0, [x29, #-52]
   12100:	ldur	x0, [x29, #-24]
   12104:	ldur	w1, [x29, #-52]
   12108:	ldur	x2, [x29, #-32]
   1210c:	ldur	x3, [x29, #-40]
   12110:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   12114:	sub	x9, x29, #0x8
   12118:	str	w0, [sp, #5124]
   1211c:	mov	x0, x9
   12120:	ldr	w1, [sp, #5124]
   12124:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12128:	tbnz	w0, #0, 12134 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10ca8>
   1212c:	stur	wzr, [x29, #-4]
   12130:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12134:	ldur	w0, [x29, #-16]
   12138:	mov	w1, #0x10                  	// #16
   1213c:	mov	w2, #0x5                   	// #5
   12140:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12144:	stur	w0, [x29, #-52]
   12148:	ldur	x0, [x29, #-24]
   1214c:	ldur	w1, [x29, #-52]
   12150:	ldur	x2, [x29, #-32]
   12154:	ldur	x3, [x29, #-40]
   12158:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1215c:	sub	x8, x29, #0x8
   12160:	str	w0, [sp, #5120]
   12164:	mov	x0, x8
   12168:	ldr	w1, [sp, #5120]
   1216c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12170:	tbnz	w0, #0, 1217c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10cf0>
   12174:	stur	wzr, [x29, #-4]
   12178:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1217c:	ldur	w8, [x29, #-8]
   12180:	stur	w8, [x29, #-4]
   12184:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12188:	ldur	w0, [x29, #-16]
   1218c:	mov	w8, #0x5                   	// #5
   12190:	mov	w1, w8
   12194:	mov	w2, w8
   12198:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1219c:	stur	w0, [x29, #-52]
   121a0:	ldur	x0, [x29, #-24]
   121a4:	ldur	w1, [x29, #-52]
   121a8:	ldur	x2, [x29, #-32]
   121ac:	ldur	x3, [x29, #-40]
   121b0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   121b4:	sub	x9, x29, #0x8
   121b8:	str	w0, [sp, #5116]
   121bc:	mov	x0, x9
   121c0:	ldr	w1, [sp, #5116]
   121c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   121c8:	tbnz	w0, #0, 121d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10d48>
   121cc:	stur	wzr, [x29, #-4]
   121d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   121d4:	ldur	w0, [x29, #-16]
   121d8:	mov	w8, wzr
   121dc:	mov	w1, w8
   121e0:	mov	w2, #0x5                   	// #5
   121e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   121e8:	stur	w0, [x29, #-52]
   121ec:	ldur	x0, [x29, #-24]
   121f0:	ldur	w1, [x29, #-52]
   121f4:	ldur	x2, [x29, #-32]
   121f8:	ldur	x3, [x29, #-40]
   121fc:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   12200:	sub	x9, x29, #0x8
   12204:	str	w0, [sp, #5112]
   12208:	mov	x0, x9
   1220c:	ldr	w1, [sp, #5112]
   12210:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12214:	tbnz	w0, #0, 12220 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10d94>
   12218:	stur	wzr, [x29, #-4]
   1221c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12220:	ldur	w0, [x29, #-16]
   12224:	mov	w8, wzr
   12228:	mov	w1, w8
   1222c:	mov	w2, #0x5                   	// #5
   12230:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12234:	stur	w0, [x29, #-52]
   12238:	ldur	x0, [x29, #-24]
   1223c:	ldur	w1, [x29, #-52]
   12240:	ldur	x2, [x29, #-32]
   12244:	ldur	x3, [x29, #-40]
   12248:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   1224c:	sub	x9, x29, #0x8
   12250:	str	w0, [sp, #5108]
   12254:	mov	x0, x9
   12258:	ldr	w1, [sp, #5108]
   1225c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12260:	tbnz	w0, #0, 1226c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10de0>
   12264:	stur	wzr, [x29, #-4]
   12268:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1226c:	stur	wzr, [x29, #-52]
   12270:	ldur	w0, [x29, #-16]
   12274:	mov	w1, #0xa                   	// #10
   12278:	mov	w2, #0x3                   	// #3
   1227c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12280:	ldur	w8, [x29, #-52]
   12284:	orr	w8, w8, w0
   12288:	stur	w8, [x29, #-52]
   1228c:	ldur	w0, [x29, #-16]
   12290:	mov	w1, #0x1e                  	// #30
   12294:	mov	w2, #0x1                   	// #1
   12298:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1229c:	ldur	w8, [x29, #-52]
   122a0:	orr	w8, w8, w0, lsl #3
   122a4:	stur	w8, [x29, #-52]
   122a8:	ldur	x0, [x29, #-24]
   122ac:	ldur	w8, [x29, #-52]
   122b0:	mov	w3, w8
   122b4:	str	x0, [sp, #5096]
   122b8:	mov	x0, x3
   122bc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   122c0:	add	x9, sp, #0x2, lsl #12
   122c4:	add	x9, x9, #0xc38
   122c8:	str	x0, [sp, #11320]
   122cc:	str	x1, [sp, #11328]
   122d0:	ldr	x0, [sp, #5096]
   122d4:	mov	x1, x9
   122d8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   122dc:	ldur	w0, [x29, #-16]
   122e0:	mov	w8, #0x5                   	// #5
   122e4:	mov	w1, w8
   122e8:	mov	w2, w8
   122ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   122f0:	stur	w0, [x29, #-52]
   122f4:	ldur	x0, [x29, #-24]
   122f8:	ldur	w1, [x29, #-52]
   122fc:	ldur	x2, [x29, #-32]
   12300:	ldur	x3, [x29, #-40]
   12304:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   12308:	sub	x9, x29, #0x8
   1230c:	str	w0, [sp, #5092]
   12310:	mov	x0, x9
   12314:	ldr	w1, [sp, #5092]
   12318:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1231c:	tbnz	w0, #0, 12328 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10e9c>
   12320:	stur	wzr, [x29, #-4]
   12324:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12328:	ldur	w0, [x29, #-16]
   1232c:	mov	w1, #0x10                  	// #16
   12330:	mov	w2, #0x5                   	// #5
   12334:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12338:	stur	w0, [x29, #-52]
   1233c:	ldur	x0, [x29, #-24]
   12340:	ldur	w1, [x29, #-52]
   12344:	ldur	x2, [x29, #-32]
   12348:	ldur	x3, [x29, #-40]
   1234c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   12350:	sub	x8, x29, #0x8
   12354:	str	w0, [sp, #5088]
   12358:	mov	x0, x8
   1235c:	ldr	w1, [sp, #5088]
   12360:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12364:	tbnz	w0, #0, 12370 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10ee4>
   12368:	stur	wzr, [x29, #-4]
   1236c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12370:	ldur	w8, [x29, #-8]
   12374:	stur	w8, [x29, #-4]
   12378:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1237c:	ldur	w0, [x29, #-16]
   12380:	mov	w8, #0x5                   	// #5
   12384:	mov	w1, w8
   12388:	mov	w2, w8
   1238c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12390:	stur	w0, [x29, #-52]
   12394:	ldur	x0, [x29, #-24]
   12398:	ldur	w1, [x29, #-52]
   1239c:	ldur	x2, [x29, #-32]
   123a0:	ldur	x3, [x29, #-40]
   123a4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   123a8:	sub	x9, x29, #0x8
   123ac:	str	w0, [sp, #5084]
   123b0:	mov	x0, x9
   123b4:	ldr	w1, [sp, #5084]
   123b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   123bc:	tbnz	w0, #0, 123c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10f3c>
   123c0:	stur	wzr, [x29, #-4]
   123c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   123c8:	ldur	w0, [x29, #-16]
   123cc:	mov	w8, wzr
   123d0:	mov	w1, w8
   123d4:	mov	w2, #0x5                   	// #5
   123d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   123dc:	stur	w0, [x29, #-52]
   123e0:	ldur	x0, [x29, #-24]
   123e4:	ldur	w1, [x29, #-52]
   123e8:	ldur	x2, [x29, #-32]
   123ec:	ldur	x3, [x29, #-40]
   123f0:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   123f4:	sub	x9, x29, #0x8
   123f8:	str	w0, [sp, #5080]
   123fc:	mov	x0, x9
   12400:	ldr	w1, [sp, #5080]
   12404:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12408:	tbnz	w0, #0, 12414 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10f88>
   1240c:	stur	wzr, [x29, #-4]
   12410:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12414:	ldur	w0, [x29, #-16]
   12418:	mov	w8, wzr
   1241c:	mov	w1, w8
   12420:	mov	w2, #0x5                   	// #5
   12424:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12428:	stur	w0, [x29, #-52]
   1242c:	ldur	x0, [x29, #-24]
   12430:	ldur	w1, [x29, #-52]
   12434:	ldur	x2, [x29, #-32]
   12438:	ldur	x3, [x29, #-40]
   1243c:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   12440:	sub	x9, x29, #0x8
   12444:	str	w0, [sp, #5076]
   12448:	mov	x0, x9
   1244c:	ldr	w1, [sp, #5076]
   12450:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12454:	tbnz	w0, #0, 12460 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x10fd4>
   12458:	stur	wzr, [x29, #-4]
   1245c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12460:	stur	wzr, [x29, #-52]
   12464:	ldur	w0, [x29, #-16]
   12468:	mov	w1, #0xa                   	// #10
   1246c:	mov	w2, #0x3                   	// #3
   12470:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12474:	ldur	w8, [x29, #-52]
   12478:	orr	w8, w8, w0
   1247c:	stur	w8, [x29, #-52]
   12480:	ldur	w0, [x29, #-16]
   12484:	mov	w1, #0x1e                  	// #30
   12488:	mov	w2, #0x1                   	// #1
   1248c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12490:	ldur	w8, [x29, #-52]
   12494:	orr	w8, w8, w0, lsl #3
   12498:	stur	w8, [x29, #-52]
   1249c:	ldur	x0, [x29, #-24]
   124a0:	ldur	w8, [x29, #-52]
   124a4:	mov	w3, w8
   124a8:	str	x0, [sp, #5064]
   124ac:	mov	x0, x3
   124b0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   124b4:	add	x9, sp, #0x2, lsl #12
   124b8:	add	x9, x9, #0xc28
   124bc:	str	x0, [sp, #11304]
   124c0:	str	x1, [sp, #11312]
   124c4:	ldr	x0, [sp, #5064]
   124c8:	mov	x1, x9
   124cc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   124d0:	ldur	w0, [x29, #-16]
   124d4:	mov	w8, #0x5                   	// #5
   124d8:	mov	w1, w8
   124dc:	mov	w2, w8
   124e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   124e4:	stur	w0, [x29, #-52]
   124e8:	ldur	x0, [x29, #-24]
   124ec:	ldur	w1, [x29, #-52]
   124f0:	ldur	x2, [x29, #-32]
   124f4:	ldur	x3, [x29, #-40]
   124f8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   124fc:	sub	x9, x29, #0x8
   12500:	str	w0, [sp, #5060]
   12504:	mov	x0, x9
   12508:	ldr	w1, [sp, #5060]
   1250c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12510:	tbnz	w0, #0, 1251c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11090>
   12514:	stur	wzr, [x29, #-4]
   12518:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1251c:	ldur	w0, [x29, #-16]
   12520:	mov	w1, #0x10                  	// #16
   12524:	mov	w2, #0x5                   	// #5
   12528:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1252c:	stur	w0, [x29, #-52]
   12530:	ldur	x0, [x29, #-24]
   12534:	ldur	w1, [x29, #-52]
   12538:	ldur	x2, [x29, #-32]
   1253c:	ldur	x3, [x29, #-40]
   12540:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   12544:	sub	x8, x29, #0x8
   12548:	str	w0, [sp, #5056]
   1254c:	mov	x0, x8
   12550:	ldr	w1, [sp, #5056]
   12554:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12558:	tbnz	w0, #0, 12564 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x110d8>
   1255c:	stur	wzr, [x29, #-4]
   12560:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12564:	ldur	w8, [x29, #-8]
   12568:	stur	w8, [x29, #-4]
   1256c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12570:	ldur	w0, [x29, #-16]
   12574:	mov	w8, #0x5                   	// #5
   12578:	mov	w1, w8
   1257c:	mov	w2, w8
   12580:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12584:	stur	w0, [x29, #-52]
   12588:	ldur	x0, [x29, #-24]
   1258c:	ldur	w1, [x29, #-52]
   12590:	ldur	x2, [x29, #-32]
   12594:	ldur	x3, [x29, #-40]
   12598:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1259c:	sub	x9, x29, #0x8
   125a0:	str	w0, [sp, #5052]
   125a4:	mov	x0, x9
   125a8:	ldr	w1, [sp, #5052]
   125ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   125b0:	tbnz	w0, #0, 125bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11130>
   125b4:	stur	wzr, [x29, #-4]
   125b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   125bc:	ldur	w0, [x29, #-16]
   125c0:	mov	w8, wzr
   125c4:	mov	w1, w8
   125c8:	mov	w2, #0x5                   	// #5
   125cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   125d0:	stur	w0, [x29, #-52]
   125d4:	ldur	x0, [x29, #-24]
   125d8:	ldur	w1, [x29, #-52]
   125dc:	ldur	x2, [x29, #-32]
   125e0:	ldur	x3, [x29, #-40]
   125e4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   125e8:	sub	x9, x29, #0x8
   125ec:	str	w0, [sp, #5048]
   125f0:	mov	x0, x9
   125f4:	ldr	w1, [sp, #5048]
   125f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   125fc:	tbnz	w0, #0, 12608 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1117c>
   12600:	stur	wzr, [x29, #-4]
   12604:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12608:	ldur	w0, [x29, #-16]
   1260c:	mov	w8, wzr
   12610:	mov	w1, w8
   12614:	mov	w2, #0x5                   	// #5
   12618:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1261c:	stur	w0, [x29, #-52]
   12620:	ldur	x0, [x29, #-24]
   12624:	ldur	w1, [x29, #-52]
   12628:	ldur	x2, [x29, #-32]
   1262c:	ldur	x3, [x29, #-40]
   12630:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   12634:	sub	x9, x29, #0x8
   12638:	str	w0, [sp, #5044]
   1263c:	mov	x0, x9
   12640:	ldr	w1, [sp, #5044]
   12644:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12648:	tbnz	w0, #0, 12654 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x111c8>
   1264c:	stur	wzr, [x29, #-4]
   12650:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12654:	stur	wzr, [x29, #-52]
   12658:	ldur	w0, [x29, #-16]
   1265c:	mov	w1, #0xb                   	// #11
   12660:	mov	w2, #0x2                   	// #2
   12664:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12668:	ldur	w8, [x29, #-52]
   1266c:	orr	w8, w8, w0
   12670:	stur	w8, [x29, #-52]
   12674:	ldur	w0, [x29, #-16]
   12678:	mov	w1, #0x1e                  	// #30
   1267c:	mov	w2, #0x1                   	// #1
   12680:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12684:	ldur	w8, [x29, #-52]
   12688:	orr	w8, w8, w0, lsl #2
   1268c:	stur	w8, [x29, #-52]
   12690:	ldur	x0, [x29, #-24]
   12694:	ldur	w8, [x29, #-52]
   12698:	mov	w3, w8
   1269c:	str	x0, [sp, #5032]
   126a0:	mov	x0, x3
   126a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   126a8:	add	x9, sp, #0x2, lsl #12
   126ac:	add	x9, x9, #0xc18
   126b0:	str	x0, [sp, #11288]
   126b4:	str	x1, [sp, #11296]
   126b8:	ldr	x0, [sp, #5032]
   126bc:	mov	x1, x9
   126c0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   126c4:	ldur	w0, [x29, #-16]
   126c8:	mov	w8, #0x5                   	// #5
   126cc:	mov	w1, w8
   126d0:	mov	w2, w8
   126d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   126d8:	stur	w0, [x29, #-52]
   126dc:	ldur	x0, [x29, #-24]
   126e0:	ldur	w1, [x29, #-52]
   126e4:	ldur	x2, [x29, #-32]
   126e8:	ldur	x3, [x29, #-40]
   126ec:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   126f0:	sub	x9, x29, #0x8
   126f4:	str	w0, [sp, #5028]
   126f8:	mov	x0, x9
   126fc:	ldr	w1, [sp, #5028]
   12700:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12704:	tbnz	w0, #0, 12710 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11284>
   12708:	stur	wzr, [x29, #-4]
   1270c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12710:	ldur	w0, [x29, #-16]
   12714:	mov	w1, #0x10                  	// #16
   12718:	mov	w2, #0x5                   	// #5
   1271c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12720:	stur	w0, [x29, #-52]
   12724:	ldur	x0, [x29, #-24]
   12728:	ldur	w1, [x29, #-52]
   1272c:	ldur	x2, [x29, #-32]
   12730:	ldur	x3, [x29, #-40]
   12734:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   12738:	sub	x8, x29, #0x8
   1273c:	str	w0, [sp, #5024]
   12740:	mov	x0, x8
   12744:	ldr	w1, [sp, #5024]
   12748:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1274c:	tbnz	w0, #0, 12758 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x112cc>
   12750:	stur	wzr, [x29, #-4]
   12754:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12758:	ldur	w8, [x29, #-8]
   1275c:	stur	w8, [x29, #-4]
   12760:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12764:	ldur	w0, [x29, #-16]
   12768:	mov	w8, #0x5                   	// #5
   1276c:	mov	w1, w8
   12770:	mov	w2, w8
   12774:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12778:	stur	w0, [x29, #-52]
   1277c:	ldur	x0, [x29, #-24]
   12780:	ldur	w1, [x29, #-52]
   12784:	ldur	x2, [x29, #-32]
   12788:	ldur	x3, [x29, #-40]
   1278c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   12790:	sub	x9, x29, #0x8
   12794:	str	w0, [sp, #5020]
   12798:	mov	x0, x9
   1279c:	ldr	w1, [sp, #5020]
   127a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   127a4:	tbnz	w0, #0, 127b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11324>
   127a8:	stur	wzr, [x29, #-4]
   127ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   127b0:	ldur	w0, [x29, #-16]
   127b4:	mov	w8, wzr
   127b8:	mov	w1, w8
   127bc:	mov	w2, #0x5                   	// #5
   127c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   127c4:	stur	w0, [x29, #-52]
   127c8:	ldur	x0, [x29, #-24]
   127cc:	ldur	w1, [x29, #-52]
   127d0:	ldur	x2, [x29, #-32]
   127d4:	ldur	x3, [x29, #-40]
   127d8:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   127dc:	sub	x9, x29, #0x8
   127e0:	str	w0, [sp, #5016]
   127e4:	mov	x0, x9
   127e8:	ldr	w1, [sp, #5016]
   127ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   127f0:	tbnz	w0, #0, 127fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11370>
   127f4:	stur	wzr, [x29, #-4]
   127f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   127fc:	ldur	w0, [x29, #-16]
   12800:	mov	w8, wzr
   12804:	mov	w1, w8
   12808:	mov	w2, #0x5                   	// #5
   1280c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12810:	stur	w0, [x29, #-52]
   12814:	ldur	x0, [x29, #-24]
   12818:	ldur	w1, [x29, #-52]
   1281c:	ldur	x2, [x29, #-32]
   12820:	ldur	x3, [x29, #-40]
   12824:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   12828:	sub	x9, x29, #0x8
   1282c:	str	w0, [sp, #5012]
   12830:	mov	x0, x9
   12834:	ldr	w1, [sp, #5012]
   12838:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1283c:	tbnz	w0, #0, 12848 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x113bc>
   12840:	stur	wzr, [x29, #-4]
   12844:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12848:	stur	wzr, [x29, #-52]
   1284c:	ldur	w0, [x29, #-16]
   12850:	mov	w1, #0xb                   	// #11
   12854:	mov	w2, #0x2                   	// #2
   12858:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1285c:	ldur	w8, [x29, #-52]
   12860:	orr	w8, w8, w0
   12864:	stur	w8, [x29, #-52]
   12868:	ldur	w0, [x29, #-16]
   1286c:	mov	w1, #0x1e                  	// #30
   12870:	mov	w2, #0x1                   	// #1
   12874:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12878:	ldur	w8, [x29, #-52]
   1287c:	orr	w8, w8, w0, lsl #2
   12880:	stur	w8, [x29, #-52]
   12884:	ldur	x0, [x29, #-24]
   12888:	ldur	w8, [x29, #-52]
   1288c:	mov	w3, w8
   12890:	str	x0, [sp, #5000]
   12894:	mov	x0, x3
   12898:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1289c:	add	x9, sp, #0x2, lsl #12
   128a0:	add	x9, x9, #0xc08
   128a4:	str	x0, [sp, #11272]
   128a8:	str	x1, [sp, #11280]
   128ac:	ldr	x0, [sp, #5000]
   128b0:	mov	x1, x9
   128b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   128b8:	ldur	w0, [x29, #-16]
   128bc:	mov	w8, #0x5                   	// #5
   128c0:	mov	w1, w8
   128c4:	mov	w2, w8
   128c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   128cc:	stur	w0, [x29, #-52]
   128d0:	ldur	x0, [x29, #-24]
   128d4:	ldur	w1, [x29, #-52]
   128d8:	ldur	x2, [x29, #-32]
   128dc:	ldur	x3, [x29, #-40]
   128e0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   128e4:	sub	x9, x29, #0x8
   128e8:	str	w0, [sp, #4996]
   128ec:	mov	x0, x9
   128f0:	ldr	w1, [sp, #4996]
   128f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   128f8:	tbnz	w0, #0, 12904 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11478>
   128fc:	stur	wzr, [x29, #-4]
   12900:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12904:	ldur	w0, [x29, #-16]
   12908:	mov	w1, #0x10                  	// #16
   1290c:	mov	w2, #0x5                   	// #5
   12910:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12914:	stur	w0, [x29, #-52]
   12918:	ldur	x0, [x29, #-24]
   1291c:	ldur	w1, [x29, #-52]
   12920:	ldur	x2, [x29, #-32]
   12924:	ldur	x3, [x29, #-40]
   12928:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1292c:	sub	x8, x29, #0x8
   12930:	str	w0, [sp, #4992]
   12934:	mov	x0, x8
   12938:	ldr	w1, [sp, #4992]
   1293c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12940:	tbnz	w0, #0, 1294c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x114c0>
   12944:	stur	wzr, [x29, #-4]
   12948:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1294c:	ldur	w8, [x29, #-8]
   12950:	stur	w8, [x29, #-4]
   12954:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12958:	ldur	w0, [x29, #-16]
   1295c:	mov	w8, #0x5                   	// #5
   12960:	mov	w1, w8
   12964:	mov	w2, w8
   12968:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1296c:	stur	w0, [x29, #-52]
   12970:	ldur	x0, [x29, #-24]
   12974:	ldur	w1, [x29, #-52]
   12978:	ldur	x2, [x29, #-32]
   1297c:	ldur	x3, [x29, #-40]
   12980:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   12984:	sub	x9, x29, #0x8
   12988:	str	w0, [sp, #4988]
   1298c:	mov	x0, x9
   12990:	ldr	w1, [sp, #4988]
   12994:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12998:	tbnz	w0, #0, 129a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11518>
   1299c:	stur	wzr, [x29, #-4]
   129a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   129a4:	ldur	w0, [x29, #-16]
   129a8:	mov	w8, wzr
   129ac:	mov	w1, w8
   129b0:	mov	w2, #0x5                   	// #5
   129b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   129b8:	stur	w0, [x29, #-52]
   129bc:	ldur	x0, [x29, #-24]
   129c0:	ldur	w1, [x29, #-52]
   129c4:	ldur	x2, [x29, #-32]
   129c8:	ldur	x3, [x29, #-40]
   129cc:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   129d0:	sub	x9, x29, #0x8
   129d4:	str	w0, [sp, #4984]
   129d8:	mov	x0, x9
   129dc:	ldr	w1, [sp, #4984]
   129e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   129e4:	tbnz	w0, #0, 129f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11564>
   129e8:	stur	wzr, [x29, #-4]
   129ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   129f0:	ldur	w0, [x29, #-16]
   129f4:	mov	w8, wzr
   129f8:	mov	w1, w8
   129fc:	mov	w2, #0x5                   	// #5
   12a00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12a04:	stur	w0, [x29, #-52]
   12a08:	ldur	x0, [x29, #-24]
   12a0c:	ldur	w1, [x29, #-52]
   12a10:	ldur	x2, [x29, #-32]
   12a14:	ldur	x3, [x29, #-40]
   12a18:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   12a1c:	sub	x9, x29, #0x8
   12a20:	str	w0, [sp, #4980]
   12a24:	mov	x0, x9
   12a28:	ldr	w1, [sp, #4980]
   12a2c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12a30:	tbnz	w0, #0, 12a3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x115b0>
   12a34:	stur	wzr, [x29, #-4]
   12a38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12a3c:	stur	wzr, [x29, #-52]
   12a40:	ldur	w0, [x29, #-16]
   12a44:	mov	w1, #0xb                   	// #11
   12a48:	mov	w2, #0x2                   	// #2
   12a4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12a50:	ldur	w8, [x29, #-52]
   12a54:	orr	w8, w8, w0
   12a58:	stur	w8, [x29, #-52]
   12a5c:	ldur	w0, [x29, #-16]
   12a60:	mov	w1, #0x1e                  	// #30
   12a64:	mov	w2, #0x1                   	// #1
   12a68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12a6c:	ldur	w8, [x29, #-52]
   12a70:	orr	w8, w8, w0, lsl #2
   12a74:	stur	w8, [x29, #-52]
   12a78:	ldur	x0, [x29, #-24]
   12a7c:	ldur	w8, [x29, #-52]
   12a80:	mov	w3, w8
   12a84:	str	x0, [sp, #4968]
   12a88:	mov	x0, x3
   12a8c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   12a90:	add	x9, sp, #0x2, lsl #12
   12a94:	add	x9, x9, #0xbf8
   12a98:	str	x0, [sp, #11256]
   12a9c:	str	x1, [sp, #11264]
   12aa0:	ldr	x0, [sp, #4968]
   12aa4:	mov	x1, x9
   12aa8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   12aac:	ldur	w0, [x29, #-16]
   12ab0:	mov	w8, #0x5                   	// #5
   12ab4:	mov	w1, w8
   12ab8:	mov	w2, w8
   12abc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12ac0:	stur	w0, [x29, #-52]
   12ac4:	ldur	x0, [x29, #-24]
   12ac8:	ldur	w1, [x29, #-52]
   12acc:	ldur	x2, [x29, #-32]
   12ad0:	ldur	x3, [x29, #-40]
   12ad4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   12ad8:	sub	x9, x29, #0x8
   12adc:	str	w0, [sp, #4964]
   12ae0:	mov	x0, x9
   12ae4:	ldr	w1, [sp, #4964]
   12ae8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12aec:	tbnz	w0, #0, 12af8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1166c>
   12af0:	stur	wzr, [x29, #-4]
   12af4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12af8:	ldur	w0, [x29, #-16]
   12afc:	mov	w1, #0x10                  	// #16
   12b00:	mov	w2, #0x5                   	// #5
   12b04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12b08:	stur	w0, [x29, #-52]
   12b0c:	ldur	x0, [x29, #-24]
   12b10:	ldur	w1, [x29, #-52]
   12b14:	ldur	x2, [x29, #-32]
   12b18:	ldur	x3, [x29, #-40]
   12b1c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   12b20:	sub	x8, x29, #0x8
   12b24:	str	w0, [sp, #4960]
   12b28:	mov	x0, x8
   12b2c:	ldr	w1, [sp, #4960]
   12b30:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12b34:	tbnz	w0, #0, 12b40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x116b4>
   12b38:	stur	wzr, [x29, #-4]
   12b3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12b40:	ldur	w8, [x29, #-8]
   12b44:	stur	w8, [x29, #-4]
   12b48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12b4c:	ldur	w0, [x29, #-16]
   12b50:	mov	w8, #0x5                   	// #5
   12b54:	mov	w1, w8
   12b58:	mov	w2, w8
   12b5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12b60:	stur	w0, [x29, #-52]
   12b64:	ldur	x0, [x29, #-24]
   12b68:	ldur	w1, [x29, #-52]
   12b6c:	ldur	x2, [x29, #-32]
   12b70:	ldur	x3, [x29, #-40]
   12b74:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   12b78:	sub	x9, x29, #0x8
   12b7c:	str	w0, [sp, #4956]
   12b80:	mov	x0, x9
   12b84:	ldr	w1, [sp, #4956]
   12b88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12b8c:	tbnz	w0, #0, 12b98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1170c>
   12b90:	stur	wzr, [x29, #-4]
   12b94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12b98:	ldur	w0, [x29, #-16]
   12b9c:	mov	w8, wzr
   12ba0:	mov	w1, w8
   12ba4:	mov	w2, #0x5                   	// #5
   12ba8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12bac:	stur	w0, [x29, #-52]
   12bb0:	ldur	x0, [x29, #-24]
   12bb4:	ldur	w1, [x29, #-52]
   12bb8:	ldur	x2, [x29, #-32]
   12bbc:	ldur	x3, [x29, #-40]
   12bc0:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   12bc4:	sub	x9, x29, #0x8
   12bc8:	str	w0, [sp, #4952]
   12bcc:	mov	x0, x9
   12bd0:	ldr	w1, [sp, #4952]
   12bd4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12bd8:	tbnz	w0, #0, 12be4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11758>
   12bdc:	stur	wzr, [x29, #-4]
   12be0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12be4:	ldur	w0, [x29, #-16]
   12be8:	mov	w8, wzr
   12bec:	mov	w1, w8
   12bf0:	mov	w2, #0x5                   	// #5
   12bf4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12bf8:	stur	w0, [x29, #-52]
   12bfc:	ldur	x0, [x29, #-24]
   12c00:	ldur	w1, [x29, #-52]
   12c04:	ldur	x2, [x29, #-32]
   12c08:	ldur	x3, [x29, #-40]
   12c0c:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   12c10:	sub	x9, x29, #0x8
   12c14:	str	w0, [sp, #4948]
   12c18:	mov	x0, x9
   12c1c:	ldr	w1, [sp, #4948]
   12c20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12c24:	tbnz	w0, #0, 12c30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x117a4>
   12c28:	stur	wzr, [x29, #-4]
   12c2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12c30:	stur	wzr, [x29, #-52]
   12c34:	ldur	w0, [x29, #-16]
   12c38:	mov	w1, #0xb                   	// #11
   12c3c:	mov	w2, #0x2                   	// #2
   12c40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12c44:	ldur	w8, [x29, #-52]
   12c48:	orr	w8, w8, w0
   12c4c:	stur	w8, [x29, #-52]
   12c50:	ldur	w0, [x29, #-16]
   12c54:	mov	w1, #0x1e                  	// #30
   12c58:	mov	w2, #0x1                   	// #1
   12c5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12c60:	ldur	w8, [x29, #-52]
   12c64:	orr	w8, w8, w0, lsl #2
   12c68:	stur	w8, [x29, #-52]
   12c6c:	ldur	x0, [x29, #-24]
   12c70:	ldur	w8, [x29, #-52]
   12c74:	mov	w3, w8
   12c78:	str	x0, [sp, #4936]
   12c7c:	mov	x0, x3
   12c80:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   12c84:	add	x9, sp, #0x2, lsl #12
   12c88:	add	x9, x9, #0xbe8
   12c8c:	str	x0, [sp, #11240]
   12c90:	str	x1, [sp, #11248]
   12c94:	ldr	x0, [sp, #4936]
   12c98:	mov	x1, x9
   12c9c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   12ca0:	ldur	w0, [x29, #-16]
   12ca4:	mov	w8, #0x5                   	// #5
   12ca8:	mov	w1, w8
   12cac:	mov	w2, w8
   12cb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12cb4:	stur	w0, [x29, #-52]
   12cb8:	ldur	x0, [x29, #-24]
   12cbc:	ldur	w1, [x29, #-52]
   12cc0:	ldur	x2, [x29, #-32]
   12cc4:	ldur	x3, [x29, #-40]
   12cc8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   12ccc:	sub	x9, x29, #0x8
   12cd0:	str	w0, [sp, #4932]
   12cd4:	mov	x0, x9
   12cd8:	ldr	w1, [sp, #4932]
   12cdc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12ce0:	tbnz	w0, #0, 12cec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11860>
   12ce4:	stur	wzr, [x29, #-4]
   12ce8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12cec:	ldur	w0, [x29, #-16]
   12cf0:	mov	w1, #0x10                  	// #16
   12cf4:	mov	w2, #0x5                   	// #5
   12cf8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12cfc:	stur	w0, [x29, #-52]
   12d00:	ldur	x0, [x29, #-24]
   12d04:	ldur	w1, [x29, #-52]
   12d08:	ldur	x2, [x29, #-32]
   12d0c:	ldur	x3, [x29, #-40]
   12d10:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   12d14:	sub	x8, x29, #0x8
   12d18:	str	w0, [sp, #4928]
   12d1c:	mov	x0, x8
   12d20:	ldr	w1, [sp, #4928]
   12d24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12d28:	tbnz	w0, #0, 12d34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x118a8>
   12d2c:	stur	wzr, [x29, #-4]
   12d30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12d34:	ldur	w8, [x29, #-8]
   12d38:	stur	w8, [x29, #-4]
   12d3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12d40:	ldur	w0, [x29, #-16]
   12d44:	mov	w8, #0x5                   	// #5
   12d48:	mov	w1, w8
   12d4c:	mov	w2, w8
   12d50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12d54:	stur	w0, [x29, #-52]
   12d58:	ldur	x0, [x29, #-24]
   12d5c:	ldur	w1, [x29, #-52]
   12d60:	ldur	x2, [x29, #-32]
   12d64:	ldur	x3, [x29, #-40]
   12d68:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   12d6c:	sub	x9, x29, #0x8
   12d70:	str	w0, [sp, #4924]
   12d74:	mov	x0, x9
   12d78:	ldr	w1, [sp, #4924]
   12d7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12d80:	tbnz	w0, #0, 12d8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11900>
   12d84:	stur	wzr, [x29, #-4]
   12d88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12d8c:	ldur	w0, [x29, #-16]
   12d90:	mov	w8, wzr
   12d94:	mov	w1, w8
   12d98:	mov	w2, #0x5                   	// #5
   12d9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12da0:	stur	w0, [x29, #-52]
   12da4:	ldur	x0, [x29, #-24]
   12da8:	ldur	w1, [x29, #-52]
   12dac:	ldur	x2, [x29, #-32]
   12db0:	ldur	x3, [x29, #-40]
   12db4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   12db8:	sub	x9, x29, #0x8
   12dbc:	str	w0, [sp, #4920]
   12dc0:	mov	x0, x9
   12dc4:	ldr	w1, [sp, #4920]
   12dc8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12dcc:	tbnz	w0, #0, 12dd8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1194c>
   12dd0:	stur	wzr, [x29, #-4]
   12dd4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12dd8:	ldur	w0, [x29, #-16]
   12ddc:	mov	w8, wzr
   12de0:	mov	w1, w8
   12de4:	mov	w2, #0x5                   	// #5
   12de8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12dec:	stur	w0, [x29, #-52]
   12df0:	ldur	x0, [x29, #-24]
   12df4:	ldur	w1, [x29, #-52]
   12df8:	ldur	x2, [x29, #-32]
   12dfc:	ldur	x3, [x29, #-40]
   12e00:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   12e04:	sub	x9, x29, #0x8
   12e08:	str	w0, [sp, #4916]
   12e0c:	mov	x0, x9
   12e10:	ldr	w1, [sp, #4916]
   12e14:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12e18:	tbnz	w0, #0, 12e24 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11998>
   12e1c:	stur	wzr, [x29, #-4]
   12e20:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12e24:	stur	wzr, [x29, #-52]
   12e28:	ldur	w0, [x29, #-16]
   12e2c:	mov	w1, #0xc                   	// #12
   12e30:	mov	w8, #0x1                   	// #1
   12e34:	mov	w2, w8
   12e38:	str	w8, [sp, #4912]
   12e3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12e40:	ldur	w8, [x29, #-52]
   12e44:	orr	w8, w8, w0
   12e48:	stur	w8, [x29, #-52]
   12e4c:	ldur	w0, [x29, #-16]
   12e50:	mov	w1, #0x1e                  	// #30
   12e54:	ldr	w2, [sp, #4912]
   12e58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12e5c:	ldur	w8, [x29, #-52]
   12e60:	orr	w8, w8, w0, lsl #1
   12e64:	stur	w8, [x29, #-52]
   12e68:	ldur	x0, [x29, #-24]
   12e6c:	ldur	w8, [x29, #-52]
   12e70:	mov	w3, w8
   12e74:	str	x0, [sp, #4904]
   12e78:	mov	x0, x3
   12e7c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   12e80:	add	x9, sp, #0x2, lsl #12
   12e84:	add	x9, x9, #0xbd8
   12e88:	str	x0, [sp, #11224]
   12e8c:	str	x1, [sp, #11232]
   12e90:	ldr	x0, [sp, #4904]
   12e94:	mov	x1, x9
   12e98:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   12e9c:	ldur	w0, [x29, #-16]
   12ea0:	mov	w8, #0x5                   	// #5
   12ea4:	mov	w1, w8
   12ea8:	mov	w2, w8
   12eac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12eb0:	stur	w0, [x29, #-52]
   12eb4:	ldur	x0, [x29, #-24]
   12eb8:	ldur	w1, [x29, #-52]
   12ebc:	ldur	x2, [x29, #-32]
   12ec0:	ldur	x3, [x29, #-40]
   12ec4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   12ec8:	sub	x9, x29, #0x8
   12ecc:	str	w0, [sp, #4900]
   12ed0:	mov	x0, x9
   12ed4:	ldr	w1, [sp, #4900]
   12ed8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12edc:	tbnz	w0, #0, 12ee8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11a5c>
   12ee0:	stur	wzr, [x29, #-4]
   12ee4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12ee8:	ldur	w0, [x29, #-16]
   12eec:	mov	w1, #0x10                  	// #16
   12ef0:	mov	w2, #0x5                   	// #5
   12ef4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12ef8:	stur	w0, [x29, #-52]
   12efc:	ldur	x0, [x29, #-24]
   12f00:	ldur	w1, [x29, #-52]
   12f04:	ldur	x2, [x29, #-32]
   12f08:	ldur	x3, [x29, #-40]
   12f0c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   12f10:	sub	x8, x29, #0x8
   12f14:	str	w0, [sp, #4896]
   12f18:	mov	x0, x8
   12f1c:	ldr	w1, [sp, #4896]
   12f20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12f24:	tbnz	w0, #0, 12f30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11aa4>
   12f28:	stur	wzr, [x29, #-4]
   12f2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12f30:	ldur	w8, [x29, #-8]
   12f34:	stur	w8, [x29, #-4]
   12f38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12f3c:	ldur	w0, [x29, #-16]
   12f40:	mov	w8, #0x5                   	// #5
   12f44:	mov	w1, w8
   12f48:	mov	w2, w8
   12f4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12f50:	stur	w0, [x29, #-52]
   12f54:	ldur	x0, [x29, #-24]
   12f58:	ldur	w1, [x29, #-52]
   12f5c:	ldur	x2, [x29, #-32]
   12f60:	ldur	x3, [x29, #-40]
   12f64:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   12f68:	sub	x9, x29, #0x8
   12f6c:	str	w0, [sp, #4892]
   12f70:	mov	x0, x9
   12f74:	ldr	w1, [sp, #4892]
   12f78:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12f7c:	tbnz	w0, #0, 12f88 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11afc>
   12f80:	stur	wzr, [x29, #-4]
   12f84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12f88:	ldur	w0, [x29, #-16]
   12f8c:	mov	w8, wzr
   12f90:	mov	w1, w8
   12f94:	mov	w2, #0x5                   	// #5
   12f98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12f9c:	stur	w0, [x29, #-52]
   12fa0:	ldur	x0, [x29, #-24]
   12fa4:	ldur	w1, [x29, #-52]
   12fa8:	ldur	x2, [x29, #-32]
   12fac:	ldur	x3, [x29, #-40]
   12fb0:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   12fb4:	sub	x9, x29, #0x8
   12fb8:	str	w0, [sp, #4888]
   12fbc:	mov	x0, x9
   12fc0:	ldr	w1, [sp, #4888]
   12fc4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12fc8:	tbnz	w0, #0, 12fd4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11b48>
   12fcc:	stur	wzr, [x29, #-4]
   12fd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   12fd4:	ldur	w0, [x29, #-16]
   12fd8:	mov	w8, wzr
   12fdc:	mov	w1, w8
   12fe0:	mov	w2, #0x5                   	// #5
   12fe4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   12fe8:	stur	w0, [x29, #-52]
   12fec:	ldur	x0, [x29, #-24]
   12ff0:	ldur	w1, [x29, #-52]
   12ff4:	ldur	x2, [x29, #-32]
   12ff8:	ldur	x3, [x29, #-40]
   12ffc:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   13000:	sub	x9, x29, #0x8
   13004:	str	w0, [sp, #4884]
   13008:	mov	x0, x9
   1300c:	ldr	w1, [sp, #4884]
   13010:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13014:	tbnz	w0, #0, 13020 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11b94>
   13018:	stur	wzr, [x29, #-4]
   1301c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13020:	stur	wzr, [x29, #-52]
   13024:	ldur	w0, [x29, #-16]
   13028:	mov	w1, #0xc                   	// #12
   1302c:	mov	w8, #0x1                   	// #1
   13030:	mov	w2, w8
   13034:	str	w8, [sp, #4880]
   13038:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1303c:	ldur	w8, [x29, #-52]
   13040:	orr	w8, w8, w0
   13044:	stur	w8, [x29, #-52]
   13048:	ldur	w0, [x29, #-16]
   1304c:	mov	w1, #0x1e                  	// #30
   13050:	ldr	w2, [sp, #4880]
   13054:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13058:	ldur	w8, [x29, #-52]
   1305c:	orr	w8, w8, w0, lsl #1
   13060:	stur	w8, [x29, #-52]
   13064:	ldur	x0, [x29, #-24]
   13068:	ldur	w8, [x29, #-52]
   1306c:	mov	w3, w8
   13070:	str	x0, [sp, #4872]
   13074:	mov	x0, x3
   13078:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1307c:	add	x9, sp, #0x2, lsl #12
   13080:	add	x9, x9, #0xbc8
   13084:	str	x0, [sp, #11208]
   13088:	str	x1, [sp, #11216]
   1308c:	ldr	x0, [sp, #4872]
   13090:	mov	x1, x9
   13094:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13098:	ldur	w0, [x29, #-16]
   1309c:	mov	w8, #0x5                   	// #5
   130a0:	mov	w1, w8
   130a4:	mov	w2, w8
   130a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   130ac:	stur	w0, [x29, #-52]
   130b0:	ldur	x0, [x29, #-24]
   130b4:	ldur	w1, [x29, #-52]
   130b8:	ldur	x2, [x29, #-32]
   130bc:	ldur	x3, [x29, #-40]
   130c0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   130c4:	sub	x9, x29, #0x8
   130c8:	str	w0, [sp, #4868]
   130cc:	mov	x0, x9
   130d0:	ldr	w1, [sp, #4868]
   130d4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   130d8:	tbnz	w0, #0, 130e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11c58>
   130dc:	stur	wzr, [x29, #-4]
   130e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   130e4:	ldur	w0, [x29, #-16]
   130e8:	mov	w1, #0x10                  	// #16
   130ec:	mov	w2, #0x5                   	// #5
   130f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   130f4:	stur	w0, [x29, #-52]
   130f8:	ldur	x0, [x29, #-24]
   130fc:	ldur	w1, [x29, #-52]
   13100:	ldur	x2, [x29, #-32]
   13104:	ldur	x3, [x29, #-40]
   13108:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1310c:	sub	x8, x29, #0x8
   13110:	str	w0, [sp, #4864]
   13114:	mov	x0, x8
   13118:	ldr	w1, [sp, #4864]
   1311c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13120:	tbnz	w0, #0, 1312c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11ca0>
   13124:	stur	wzr, [x29, #-4]
   13128:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1312c:	ldur	w8, [x29, #-8]
   13130:	stur	w8, [x29, #-4]
   13134:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13138:	ldur	w0, [x29, #-16]
   1313c:	mov	w8, #0x5                   	// #5
   13140:	mov	w1, w8
   13144:	mov	w2, w8
   13148:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1314c:	stur	w0, [x29, #-52]
   13150:	ldur	x0, [x29, #-24]
   13154:	ldur	w1, [x29, #-52]
   13158:	ldur	x2, [x29, #-32]
   1315c:	ldur	x3, [x29, #-40]
   13160:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   13164:	sub	x9, x29, #0x8
   13168:	str	w0, [sp, #4860]
   1316c:	mov	x0, x9
   13170:	ldr	w1, [sp, #4860]
   13174:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13178:	tbnz	w0, #0, 13184 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11cf8>
   1317c:	stur	wzr, [x29, #-4]
   13180:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13184:	ldur	w0, [x29, #-16]
   13188:	mov	w8, wzr
   1318c:	mov	w1, w8
   13190:	mov	w2, #0x5                   	// #5
   13194:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13198:	stur	w0, [x29, #-52]
   1319c:	ldur	x0, [x29, #-24]
   131a0:	ldur	w1, [x29, #-52]
   131a4:	ldur	x2, [x29, #-32]
   131a8:	ldur	x3, [x29, #-40]
   131ac:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   131b0:	sub	x9, x29, #0x8
   131b4:	str	w0, [sp, #4856]
   131b8:	mov	x0, x9
   131bc:	ldr	w1, [sp, #4856]
   131c0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   131c4:	tbnz	w0, #0, 131d0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11d44>
   131c8:	stur	wzr, [x29, #-4]
   131cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   131d0:	ldur	w0, [x29, #-16]
   131d4:	mov	w8, wzr
   131d8:	mov	w1, w8
   131dc:	mov	w2, #0x5                   	// #5
   131e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   131e4:	stur	w0, [x29, #-52]
   131e8:	ldur	x0, [x29, #-24]
   131ec:	ldur	w1, [x29, #-52]
   131f0:	ldur	x2, [x29, #-32]
   131f4:	ldur	x3, [x29, #-40]
   131f8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   131fc:	sub	x9, x29, #0x8
   13200:	str	w0, [sp, #4852]
   13204:	mov	x0, x9
   13208:	ldr	w1, [sp, #4852]
   1320c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13210:	tbnz	w0, #0, 1321c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11d90>
   13214:	stur	wzr, [x29, #-4]
   13218:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1321c:	ldur	w0, [x29, #-16]
   13220:	mov	w1, #0x1e                  	// #30
   13224:	mov	w2, #0x1                   	// #1
   13228:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1322c:	stur	w0, [x29, #-52]
   13230:	ldur	x0, [x29, #-24]
   13234:	ldur	w8, [x29, #-52]
   13238:	mov	w3, w8
   1323c:	str	x0, [sp, #4840]
   13240:	mov	x0, x3
   13244:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13248:	add	x9, sp, #0x2, lsl #12
   1324c:	add	x9, x9, #0xbb8
   13250:	str	x0, [sp, #11192]
   13254:	str	x1, [sp, #11200]
   13258:	ldr	x0, [sp, #4840]
   1325c:	mov	x1, x9
   13260:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13264:	ldur	w0, [x29, #-16]
   13268:	mov	w8, #0x5                   	// #5
   1326c:	mov	w1, w8
   13270:	mov	w2, w8
   13274:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13278:	stur	w0, [x29, #-52]
   1327c:	ldur	x0, [x29, #-24]
   13280:	ldur	w1, [x29, #-52]
   13284:	ldur	x2, [x29, #-32]
   13288:	ldur	x3, [x29, #-40]
   1328c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   13290:	sub	x9, x29, #0x8
   13294:	str	w0, [sp, #4836]
   13298:	mov	x0, x9
   1329c:	ldr	w1, [sp, #4836]
   132a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   132a4:	tbnz	w0, #0, 132b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11e24>
   132a8:	stur	wzr, [x29, #-4]
   132ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   132b0:	ldur	w0, [x29, #-16]
   132b4:	mov	w1, #0x10                  	// #16
   132b8:	mov	w2, #0x5                   	// #5
   132bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   132c0:	stur	w0, [x29, #-52]
   132c4:	ldur	x0, [x29, #-24]
   132c8:	ldur	w1, [x29, #-52]
   132cc:	ldur	x2, [x29, #-32]
   132d0:	ldur	x3, [x29, #-40]
   132d4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   132d8:	sub	x8, x29, #0x8
   132dc:	str	w0, [sp, #4832]
   132e0:	mov	x0, x8
   132e4:	ldr	w1, [sp, #4832]
   132e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   132ec:	tbnz	w0, #0, 132f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11e6c>
   132f0:	stur	wzr, [x29, #-4]
   132f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   132f8:	ldur	w8, [x29, #-8]
   132fc:	stur	w8, [x29, #-4]
   13300:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13304:	ldur	w0, [x29, #-16]
   13308:	mov	w8, #0x5                   	// #5
   1330c:	mov	w1, w8
   13310:	mov	w2, w8
   13314:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13318:	stur	w0, [x29, #-52]
   1331c:	ldur	x0, [x29, #-24]
   13320:	ldur	w1, [x29, #-52]
   13324:	ldur	x2, [x29, #-32]
   13328:	ldur	x3, [x29, #-40]
   1332c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   13330:	sub	x9, x29, #0x8
   13334:	str	w0, [sp, #4828]
   13338:	mov	x0, x9
   1333c:	ldr	w1, [sp, #4828]
   13340:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13344:	tbnz	w0, #0, 13350 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11ec4>
   13348:	stur	wzr, [x29, #-4]
   1334c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13350:	ldur	w0, [x29, #-16]
   13354:	mov	w8, wzr
   13358:	mov	w1, w8
   1335c:	mov	w2, #0x5                   	// #5
   13360:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13364:	stur	w0, [x29, #-52]
   13368:	ldur	x0, [x29, #-24]
   1336c:	ldur	w1, [x29, #-52]
   13370:	ldur	x2, [x29, #-32]
   13374:	ldur	x3, [x29, #-40]
   13378:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   1337c:	sub	x9, x29, #0x8
   13380:	str	w0, [sp, #4824]
   13384:	mov	x0, x9
   13388:	ldr	w1, [sp, #4824]
   1338c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13390:	tbnz	w0, #0, 1339c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11f10>
   13394:	stur	wzr, [x29, #-4]
   13398:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1339c:	ldur	w0, [x29, #-16]
   133a0:	mov	w8, wzr
   133a4:	mov	w1, w8
   133a8:	mov	w2, #0x5                   	// #5
   133ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   133b0:	stur	w0, [x29, #-52]
   133b4:	ldur	x0, [x29, #-24]
   133b8:	ldur	w1, [x29, #-52]
   133bc:	ldur	x2, [x29, #-32]
   133c0:	ldur	x3, [x29, #-40]
   133c4:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   133c8:	sub	x9, x29, #0x8
   133cc:	str	w0, [sp, #4820]
   133d0:	mov	x0, x9
   133d4:	ldr	w1, [sp, #4820]
   133d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   133dc:	tbnz	w0, #0, 133e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11f5c>
   133e0:	stur	wzr, [x29, #-4]
   133e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   133e8:	ldur	w0, [x29, #-16]
   133ec:	mov	w1, #0x1e                  	// #30
   133f0:	mov	w2, #0x1                   	// #1
   133f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   133f8:	stur	w0, [x29, #-52]
   133fc:	ldur	x0, [x29, #-24]
   13400:	ldur	w8, [x29, #-52]
   13404:	mov	w3, w8
   13408:	str	x0, [sp, #4808]
   1340c:	mov	x0, x3
   13410:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13414:	add	x9, sp, #0x2, lsl #12
   13418:	add	x9, x9, #0xba8
   1341c:	str	x0, [sp, #11176]
   13420:	str	x1, [sp, #11184]
   13424:	ldr	x0, [sp, #4808]
   13428:	mov	x1, x9
   1342c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13430:	ldur	w0, [x29, #-16]
   13434:	mov	w8, #0x5                   	// #5
   13438:	mov	w1, w8
   1343c:	mov	w2, w8
   13440:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13444:	stur	w0, [x29, #-52]
   13448:	ldur	x0, [x29, #-24]
   1344c:	ldur	w1, [x29, #-52]
   13450:	ldur	x2, [x29, #-32]
   13454:	ldur	x3, [x29, #-40]
   13458:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1345c:	sub	x9, x29, #0x8
   13460:	str	w0, [sp, #4804]
   13464:	mov	x0, x9
   13468:	ldr	w1, [sp, #4804]
   1346c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13470:	tbnz	w0, #0, 1347c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x11ff0>
   13474:	stur	wzr, [x29, #-4]
   13478:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1347c:	ldur	w0, [x29, #-16]
   13480:	mov	w1, #0x10                  	// #16
   13484:	mov	w2, #0x5                   	// #5
   13488:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1348c:	stur	w0, [x29, #-52]
   13490:	ldur	x0, [x29, #-24]
   13494:	ldur	w1, [x29, #-52]
   13498:	ldur	x2, [x29, #-32]
   1349c:	ldur	x3, [x29, #-40]
   134a0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   134a4:	sub	x8, x29, #0x8
   134a8:	str	w0, [sp, #4800]
   134ac:	mov	x0, x8
   134b0:	ldr	w1, [sp, #4800]
   134b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   134b8:	tbnz	w0, #0, 134c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12038>
   134bc:	stur	wzr, [x29, #-4]
   134c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   134c4:	ldur	w8, [x29, #-8]
   134c8:	stur	w8, [x29, #-4]
   134cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   134d0:	ldur	w0, [x29, #-16]
   134d4:	mov	w8, #0x5                   	// #5
   134d8:	mov	w1, w8
   134dc:	mov	w2, w8
   134e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   134e4:	stur	w0, [x29, #-52]
   134e8:	ldur	x0, [x29, #-24]
   134ec:	ldur	w1, [x29, #-52]
   134f0:	ldur	x2, [x29, #-32]
   134f4:	ldur	x3, [x29, #-40]
   134f8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   134fc:	sub	x9, x29, #0x8
   13500:	str	w0, [sp, #4796]
   13504:	mov	x0, x9
   13508:	ldr	w1, [sp, #4796]
   1350c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13510:	tbnz	w0, #0, 1351c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12090>
   13514:	stur	wzr, [x29, #-4]
   13518:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1351c:	ldur	w0, [x29, #-16]
   13520:	mov	w8, wzr
   13524:	mov	w1, w8
   13528:	mov	w2, #0x5                   	// #5
   1352c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13530:	stur	w0, [x29, #-52]
   13534:	ldur	x0, [x29, #-24]
   13538:	ldur	w1, [x29, #-52]
   1353c:	ldur	x2, [x29, #-32]
   13540:	ldur	x3, [x29, #-40]
   13544:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   13548:	sub	x9, x29, #0x8
   1354c:	str	w0, [sp, #4792]
   13550:	mov	x0, x9
   13554:	ldr	w1, [sp, #4792]
   13558:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1355c:	tbnz	w0, #0, 13568 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x120dc>
   13560:	stur	wzr, [x29, #-4]
   13564:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13568:	ldur	w0, [x29, #-16]
   1356c:	mov	w8, wzr
   13570:	mov	w1, w8
   13574:	mov	w2, #0x5                   	// #5
   13578:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1357c:	stur	w0, [x29, #-52]
   13580:	ldur	x0, [x29, #-24]
   13584:	ldur	w1, [x29, #-52]
   13588:	ldur	x2, [x29, #-32]
   1358c:	ldur	x3, [x29, #-40]
   13590:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   13594:	sub	x9, x29, #0x8
   13598:	str	w0, [sp, #4788]
   1359c:	mov	x0, x9
   135a0:	ldr	w1, [sp, #4788]
   135a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   135a8:	tbnz	w0, #0, 135b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12128>
   135ac:	stur	wzr, [x29, #-4]
   135b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   135b4:	stur	wzr, [x29, #-52]
   135b8:	ldur	w0, [x29, #-16]
   135bc:	mov	w1, #0xc                   	// #12
   135c0:	mov	w8, #0x1                   	// #1
   135c4:	mov	w2, w8
   135c8:	str	w8, [sp, #4784]
   135cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   135d0:	ldur	w8, [x29, #-52]
   135d4:	orr	w8, w8, w0
   135d8:	stur	w8, [x29, #-52]
   135dc:	ldur	w0, [x29, #-16]
   135e0:	mov	w1, #0x1e                  	// #30
   135e4:	ldr	w2, [sp, #4784]
   135e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   135ec:	ldur	w8, [x29, #-52]
   135f0:	orr	w8, w8, w0, lsl #1
   135f4:	stur	w8, [x29, #-52]
   135f8:	ldur	x0, [x29, #-24]
   135fc:	ldur	w8, [x29, #-52]
   13600:	mov	w3, w8
   13604:	str	x0, [sp, #4776]
   13608:	mov	x0, x3
   1360c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13610:	add	x9, sp, #0x2, lsl #12
   13614:	add	x9, x9, #0xb98
   13618:	str	x0, [sp, #11160]
   1361c:	str	x1, [sp, #11168]
   13620:	ldr	x0, [sp, #4776]
   13624:	mov	x1, x9
   13628:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1362c:	ldur	w0, [x29, #-16]
   13630:	mov	w8, #0x5                   	// #5
   13634:	mov	w1, w8
   13638:	mov	w2, w8
   1363c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13640:	stur	w0, [x29, #-52]
   13644:	ldur	x0, [x29, #-24]
   13648:	ldur	w1, [x29, #-52]
   1364c:	ldur	x2, [x29, #-32]
   13650:	ldur	x3, [x29, #-40]
   13654:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   13658:	sub	x9, x29, #0x8
   1365c:	str	w0, [sp, #4772]
   13660:	mov	x0, x9
   13664:	ldr	w1, [sp, #4772]
   13668:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1366c:	tbnz	w0, #0, 13678 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x121ec>
   13670:	stur	wzr, [x29, #-4]
   13674:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13678:	ldur	w0, [x29, #-16]
   1367c:	mov	w1, #0x10                  	// #16
   13680:	mov	w2, #0x5                   	// #5
   13684:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13688:	stur	w0, [x29, #-52]
   1368c:	ldur	x0, [x29, #-24]
   13690:	ldur	w1, [x29, #-52]
   13694:	ldur	x2, [x29, #-32]
   13698:	ldur	x3, [x29, #-40]
   1369c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   136a0:	sub	x8, x29, #0x8
   136a4:	str	w0, [sp, #4768]
   136a8:	mov	x0, x8
   136ac:	ldr	w1, [sp, #4768]
   136b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   136b4:	tbnz	w0, #0, 136c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12234>
   136b8:	stur	wzr, [x29, #-4]
   136bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   136c0:	ldur	w8, [x29, #-8]
   136c4:	stur	w8, [x29, #-4]
   136c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   136cc:	ldur	w0, [x29, #-16]
   136d0:	mov	w8, #0x5                   	// #5
   136d4:	mov	w1, w8
   136d8:	mov	w2, w8
   136dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   136e0:	stur	w0, [x29, #-52]
   136e4:	ldur	x0, [x29, #-24]
   136e8:	ldur	w1, [x29, #-52]
   136ec:	ldur	x2, [x29, #-32]
   136f0:	ldur	x3, [x29, #-40]
   136f4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   136f8:	sub	x9, x29, #0x8
   136fc:	str	w0, [sp, #4764]
   13700:	mov	x0, x9
   13704:	ldr	w1, [sp, #4764]
   13708:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1370c:	tbnz	w0, #0, 13718 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1228c>
   13710:	stur	wzr, [x29, #-4]
   13714:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13718:	ldur	w0, [x29, #-16]
   1371c:	mov	w8, wzr
   13720:	mov	w1, w8
   13724:	mov	w2, #0x5                   	// #5
   13728:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1372c:	stur	w0, [x29, #-52]
   13730:	ldur	x0, [x29, #-24]
   13734:	ldur	w1, [x29, #-52]
   13738:	ldur	x2, [x29, #-32]
   1373c:	ldur	x3, [x29, #-40]
   13740:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   13744:	sub	x9, x29, #0x8
   13748:	str	w0, [sp, #4760]
   1374c:	mov	x0, x9
   13750:	ldr	w1, [sp, #4760]
   13754:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13758:	tbnz	w0, #0, 13764 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x122d8>
   1375c:	stur	wzr, [x29, #-4]
   13760:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13764:	ldur	w0, [x29, #-16]
   13768:	mov	w8, wzr
   1376c:	mov	w1, w8
   13770:	mov	w2, #0x5                   	// #5
   13774:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13778:	stur	w0, [x29, #-52]
   1377c:	ldur	x0, [x29, #-24]
   13780:	ldur	w1, [x29, #-52]
   13784:	ldur	x2, [x29, #-32]
   13788:	ldur	x3, [x29, #-40]
   1378c:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   13790:	sub	x9, x29, #0x8
   13794:	str	w0, [sp, #4756]
   13798:	mov	x0, x9
   1379c:	ldr	w1, [sp, #4756]
   137a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   137a4:	tbnz	w0, #0, 137b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12324>
   137a8:	stur	wzr, [x29, #-4]
   137ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   137b0:	stur	wzr, [x29, #-52]
   137b4:	ldur	w0, [x29, #-16]
   137b8:	mov	w1, #0xc                   	// #12
   137bc:	mov	w8, #0x1                   	// #1
   137c0:	mov	w2, w8
   137c4:	str	w8, [sp, #4752]
   137c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   137cc:	ldur	w8, [x29, #-52]
   137d0:	orr	w8, w8, w0
   137d4:	stur	w8, [x29, #-52]
   137d8:	ldur	w0, [x29, #-16]
   137dc:	mov	w1, #0x1e                  	// #30
   137e0:	ldr	w2, [sp, #4752]
   137e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   137e8:	ldur	w8, [x29, #-52]
   137ec:	orr	w8, w8, w0, lsl #1
   137f0:	stur	w8, [x29, #-52]
   137f4:	ldur	x0, [x29, #-24]
   137f8:	ldur	w8, [x29, #-52]
   137fc:	mov	w3, w8
   13800:	str	x0, [sp, #4744]
   13804:	mov	x0, x3
   13808:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1380c:	add	x9, sp, #0x2, lsl #12
   13810:	add	x9, x9, #0xb88
   13814:	str	x0, [sp, #11144]
   13818:	str	x1, [sp, #11152]
   1381c:	ldr	x0, [sp, #4744]
   13820:	mov	x1, x9
   13824:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13828:	ldur	w0, [x29, #-16]
   1382c:	mov	w8, #0x5                   	// #5
   13830:	mov	w1, w8
   13834:	mov	w2, w8
   13838:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1383c:	stur	w0, [x29, #-52]
   13840:	ldur	x0, [x29, #-24]
   13844:	ldur	w1, [x29, #-52]
   13848:	ldur	x2, [x29, #-32]
   1384c:	ldur	x3, [x29, #-40]
   13850:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   13854:	sub	x9, x29, #0x8
   13858:	str	w0, [sp, #4740]
   1385c:	mov	x0, x9
   13860:	ldr	w1, [sp, #4740]
   13864:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13868:	tbnz	w0, #0, 13874 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x123e8>
   1386c:	stur	wzr, [x29, #-4]
   13870:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13874:	ldur	w0, [x29, #-16]
   13878:	mov	w1, #0x10                  	// #16
   1387c:	mov	w2, #0x5                   	// #5
   13880:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13884:	stur	w0, [x29, #-52]
   13888:	ldur	x0, [x29, #-24]
   1388c:	ldur	w1, [x29, #-52]
   13890:	ldur	x2, [x29, #-32]
   13894:	ldur	x3, [x29, #-40]
   13898:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1389c:	sub	x8, x29, #0x8
   138a0:	str	w0, [sp, #4736]
   138a4:	mov	x0, x8
   138a8:	ldr	w1, [sp, #4736]
   138ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   138b0:	tbnz	w0, #0, 138bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12430>
   138b4:	stur	wzr, [x29, #-4]
   138b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   138bc:	ldur	w8, [x29, #-8]
   138c0:	stur	w8, [x29, #-4]
   138c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   138c8:	ldur	w0, [x29, #-16]
   138cc:	mov	w8, #0x5                   	// #5
   138d0:	mov	w1, w8
   138d4:	mov	w2, w8
   138d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   138dc:	stur	w0, [x29, #-52]
   138e0:	ldur	x0, [x29, #-24]
   138e4:	ldur	w1, [x29, #-52]
   138e8:	ldur	x2, [x29, #-32]
   138ec:	ldur	x3, [x29, #-40]
   138f0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   138f4:	sub	x9, x29, #0x8
   138f8:	str	w0, [sp, #4732]
   138fc:	mov	x0, x9
   13900:	ldr	w1, [sp, #4732]
   13904:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13908:	tbnz	w0, #0, 13914 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12488>
   1390c:	stur	wzr, [x29, #-4]
   13910:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13914:	ldur	w0, [x29, #-16]
   13918:	mov	w8, wzr
   1391c:	mov	w1, w8
   13920:	mov	w2, #0x5                   	// #5
   13924:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13928:	stur	w0, [x29, #-52]
   1392c:	ldur	x0, [x29, #-24]
   13930:	ldur	w1, [x29, #-52]
   13934:	ldur	x2, [x29, #-32]
   13938:	ldur	x3, [x29, #-40]
   1393c:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   13940:	sub	x9, x29, #0x8
   13944:	str	w0, [sp, #4728]
   13948:	mov	x0, x9
   1394c:	ldr	w1, [sp, #4728]
   13950:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13954:	tbnz	w0, #0, 13960 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x124d4>
   13958:	stur	wzr, [x29, #-4]
   1395c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13960:	ldur	w0, [x29, #-16]
   13964:	mov	w8, wzr
   13968:	mov	w1, w8
   1396c:	mov	w2, #0x5                   	// #5
   13970:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13974:	stur	w0, [x29, #-52]
   13978:	ldur	x0, [x29, #-24]
   1397c:	ldur	w1, [x29, #-52]
   13980:	ldur	x2, [x29, #-32]
   13984:	ldur	x3, [x29, #-40]
   13988:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   1398c:	sub	x9, x29, #0x8
   13990:	str	w0, [sp, #4724]
   13994:	mov	x0, x9
   13998:	ldr	w1, [sp, #4724]
   1399c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   139a0:	tbnz	w0, #0, 139ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12520>
   139a4:	stur	wzr, [x29, #-4]
   139a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   139ac:	ldur	w0, [x29, #-16]
   139b0:	mov	w1, #0x1e                  	// #30
   139b4:	mov	w2, #0x1                   	// #1
   139b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   139bc:	stur	w0, [x29, #-52]
   139c0:	ldur	x0, [x29, #-24]
   139c4:	ldur	w8, [x29, #-52]
   139c8:	mov	w3, w8
   139cc:	str	x0, [sp, #4712]
   139d0:	mov	x0, x3
   139d4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   139d8:	add	x9, sp, #0x2, lsl #12
   139dc:	add	x9, x9, #0xb78
   139e0:	str	x0, [sp, #11128]
   139e4:	str	x1, [sp, #11136]
   139e8:	ldr	x0, [sp, #4712]
   139ec:	mov	x1, x9
   139f0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   139f4:	ldur	w0, [x29, #-16]
   139f8:	mov	w8, #0x5                   	// #5
   139fc:	mov	w1, w8
   13a00:	mov	w2, w8
   13a04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13a08:	stur	w0, [x29, #-52]
   13a0c:	ldur	x0, [x29, #-24]
   13a10:	ldur	w1, [x29, #-52]
   13a14:	ldur	x2, [x29, #-32]
   13a18:	ldur	x3, [x29, #-40]
   13a1c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   13a20:	sub	x9, x29, #0x8
   13a24:	str	w0, [sp, #4708]
   13a28:	mov	x0, x9
   13a2c:	ldr	w1, [sp, #4708]
   13a30:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13a34:	tbnz	w0, #0, 13a40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x125b4>
   13a38:	stur	wzr, [x29, #-4]
   13a3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13a40:	ldur	w0, [x29, #-16]
   13a44:	mov	w1, #0x10                  	// #16
   13a48:	mov	w2, #0x5                   	// #5
   13a4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13a50:	stur	w0, [x29, #-52]
   13a54:	ldur	x0, [x29, #-24]
   13a58:	ldur	w1, [x29, #-52]
   13a5c:	ldur	x2, [x29, #-32]
   13a60:	ldur	x3, [x29, #-40]
   13a64:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   13a68:	sub	x8, x29, #0x8
   13a6c:	str	w0, [sp, #4704]
   13a70:	mov	x0, x8
   13a74:	ldr	w1, [sp, #4704]
   13a78:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13a7c:	tbnz	w0, #0, 13a88 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x125fc>
   13a80:	stur	wzr, [x29, #-4]
   13a84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13a88:	ldur	w8, [x29, #-8]
   13a8c:	stur	w8, [x29, #-4]
   13a90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13a94:	ldur	w0, [x29, #-16]
   13a98:	mov	w8, #0x5                   	// #5
   13a9c:	mov	w1, w8
   13aa0:	mov	w2, w8
   13aa4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13aa8:	stur	w0, [x29, #-52]
   13aac:	ldur	x0, [x29, #-24]
   13ab0:	ldur	w1, [x29, #-52]
   13ab4:	ldur	x2, [x29, #-32]
   13ab8:	ldur	x3, [x29, #-40]
   13abc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   13ac0:	sub	x9, x29, #0x8
   13ac4:	str	w0, [sp, #4700]
   13ac8:	mov	x0, x9
   13acc:	ldr	w1, [sp, #4700]
   13ad0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13ad4:	tbnz	w0, #0, 13ae0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12654>
   13ad8:	stur	wzr, [x29, #-4]
   13adc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13ae0:	ldur	w0, [x29, #-16]
   13ae4:	mov	w8, wzr
   13ae8:	mov	w1, w8
   13aec:	mov	w2, #0x5                   	// #5
   13af0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13af4:	stur	w0, [x29, #-52]
   13af8:	ldur	x0, [x29, #-24]
   13afc:	ldur	w1, [x29, #-52]
   13b00:	ldur	x2, [x29, #-32]
   13b04:	ldur	x3, [x29, #-40]
   13b08:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   13b0c:	sub	x9, x29, #0x8
   13b10:	str	w0, [sp, #4696]
   13b14:	mov	x0, x9
   13b18:	ldr	w1, [sp, #4696]
   13b1c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13b20:	tbnz	w0, #0, 13b2c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x126a0>
   13b24:	stur	wzr, [x29, #-4]
   13b28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13b2c:	ldur	w0, [x29, #-16]
   13b30:	mov	w8, wzr
   13b34:	mov	w1, w8
   13b38:	mov	w2, #0x5                   	// #5
   13b3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13b40:	stur	w0, [x29, #-52]
   13b44:	ldur	x0, [x29, #-24]
   13b48:	ldur	w1, [x29, #-52]
   13b4c:	ldur	x2, [x29, #-32]
   13b50:	ldur	x3, [x29, #-40]
   13b54:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   13b58:	sub	x9, x29, #0x8
   13b5c:	str	w0, [sp, #4692]
   13b60:	mov	x0, x9
   13b64:	ldr	w1, [sp, #4692]
   13b68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13b6c:	tbnz	w0, #0, 13b78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x126ec>
   13b70:	stur	wzr, [x29, #-4]
   13b74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13b78:	ldur	w0, [x29, #-16]
   13b7c:	mov	w1, #0x1e                  	// #30
   13b80:	mov	w2, #0x1                   	// #1
   13b84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13b88:	stur	w0, [x29, #-52]
   13b8c:	ldur	x0, [x29, #-24]
   13b90:	ldur	w8, [x29, #-52]
   13b94:	mov	w3, w8
   13b98:	str	x0, [sp, #4680]
   13b9c:	mov	x0, x3
   13ba0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13ba4:	add	x9, sp, #0x2, lsl #12
   13ba8:	add	x9, x9, #0xb68
   13bac:	str	x0, [sp, #11112]
   13bb0:	str	x1, [sp, #11120]
   13bb4:	ldr	x0, [sp, #4680]
   13bb8:	mov	x1, x9
   13bbc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13bc0:	ldur	w0, [x29, #-16]
   13bc4:	mov	w8, #0x5                   	// #5
   13bc8:	mov	w1, w8
   13bcc:	mov	w2, w8
   13bd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13bd4:	stur	w0, [x29, #-52]
   13bd8:	ldur	x0, [x29, #-24]
   13bdc:	ldur	w1, [x29, #-52]
   13be0:	ldur	x2, [x29, #-32]
   13be4:	ldur	x3, [x29, #-40]
   13be8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   13bec:	sub	x9, x29, #0x8
   13bf0:	str	w0, [sp, #4676]
   13bf4:	mov	x0, x9
   13bf8:	ldr	w1, [sp, #4676]
   13bfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13c00:	tbnz	w0, #0, 13c0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12780>
   13c04:	stur	wzr, [x29, #-4]
   13c08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13c0c:	ldur	w0, [x29, #-16]
   13c10:	mov	w1, #0x10                  	// #16
   13c14:	mov	w2, #0x5                   	// #5
   13c18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13c1c:	stur	w0, [x29, #-52]
   13c20:	ldur	x0, [x29, #-24]
   13c24:	ldur	w1, [x29, #-52]
   13c28:	ldur	x2, [x29, #-32]
   13c2c:	ldur	x3, [x29, #-40]
   13c30:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   13c34:	sub	x8, x29, #0x8
   13c38:	str	w0, [sp, #4672]
   13c3c:	mov	x0, x8
   13c40:	ldr	w1, [sp, #4672]
   13c44:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13c48:	tbnz	w0, #0, 13c54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x127c8>
   13c4c:	stur	wzr, [x29, #-4]
   13c50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13c54:	ldur	w8, [x29, #-8]
   13c58:	stur	w8, [x29, #-4]
   13c5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13c60:	ldur	w0, [x29, #-16]
   13c64:	mov	w8, wzr
   13c68:	mov	w1, w8
   13c6c:	mov	w2, #0x5                   	// #5
   13c70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13c74:	stur	w0, [x29, #-52]
   13c78:	ldur	x0, [x29, #-24]
   13c7c:	ldur	w1, [x29, #-52]
   13c80:	ldur	x2, [x29, #-32]
   13c84:	ldur	x3, [x29, #-40]
   13c88:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   13c8c:	sub	x9, x29, #0x8
   13c90:	str	w0, [sp, #4668]
   13c94:	mov	x0, x9
   13c98:	ldr	w1, [sp, #4668]
   13c9c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13ca0:	tbnz	w0, #0, 13cac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12820>
   13ca4:	stur	wzr, [x29, #-4]
   13ca8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13cac:	ldur	w0, [x29, #-16]
   13cb0:	mov	w8, #0x5                   	// #5
   13cb4:	mov	w1, w8
   13cb8:	mov	w2, w8
   13cbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13cc0:	stur	w0, [x29, #-52]
   13cc4:	ldur	x0, [x29, #-24]
   13cc8:	ldur	w1, [x29, #-52]
   13ccc:	ldur	x2, [x29, #-32]
   13cd0:	ldur	x3, [x29, #-40]
   13cd4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   13cd8:	sub	x9, x29, #0x8
   13cdc:	str	w0, [sp, #4664]
   13ce0:	mov	x0, x9
   13ce4:	ldr	w1, [sp, #4664]
   13ce8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13cec:	tbnz	w0, #0, 13cf8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1286c>
   13cf0:	stur	wzr, [x29, #-4]
   13cf4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13cf8:	ldur	w0, [x29, #-16]
   13cfc:	mov	w1, #0x10                  	// #16
   13d00:	mov	w2, #0x5                   	// #5
   13d04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13d08:	stur	w0, [x29, #-52]
   13d0c:	ldur	x0, [x29, #-24]
   13d10:	ldur	w1, [x29, #-52]
   13d14:	ldur	x2, [x29, #-32]
   13d18:	ldur	x3, [x29, #-40]
   13d1c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   13d20:	sub	x8, x29, #0x8
   13d24:	str	w0, [sp, #4660]
   13d28:	mov	x0, x8
   13d2c:	ldr	w1, [sp, #4660]
   13d30:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13d34:	tbnz	w0, #0, 13d40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x128b4>
   13d38:	stur	wzr, [x29, #-4]
   13d3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13d40:	ldur	w8, [x29, #-8]
   13d44:	stur	w8, [x29, #-4]
   13d48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13d4c:	ldur	w0, [x29, #-16]
   13d50:	mov	w8, wzr
   13d54:	mov	w1, w8
   13d58:	mov	w2, #0x5                   	// #5
   13d5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13d60:	stur	w0, [x29, #-52]
   13d64:	ldur	x0, [x29, #-24]
   13d68:	ldur	w1, [x29, #-52]
   13d6c:	ldur	x2, [x29, #-32]
   13d70:	ldur	x3, [x29, #-40]
   13d74:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   13d78:	sub	x9, x29, #0x8
   13d7c:	str	w0, [sp, #4656]
   13d80:	mov	x0, x9
   13d84:	ldr	w1, [sp, #4656]
   13d88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13d8c:	tbnz	w0, #0, 13d98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1290c>
   13d90:	stur	wzr, [x29, #-4]
   13d94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13d98:	ldur	w0, [x29, #-16]
   13d9c:	mov	w8, #0x5                   	// #5
   13da0:	mov	w1, w8
   13da4:	mov	w2, w8
   13da8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13dac:	stur	w0, [x29, #-52]
   13db0:	ldur	x0, [x29, #-24]
   13db4:	ldur	w1, [x29, #-52]
   13db8:	ldur	x2, [x29, #-32]
   13dbc:	ldur	x3, [x29, #-40]
   13dc0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   13dc4:	sub	x9, x29, #0x8
   13dc8:	str	w0, [sp, #4652]
   13dcc:	mov	x0, x9
   13dd0:	ldr	w1, [sp, #4652]
   13dd4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13dd8:	tbnz	w0, #0, 13de4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12958>
   13ddc:	stur	wzr, [x29, #-4]
   13de0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13de4:	ldur	w0, [x29, #-16]
   13de8:	mov	w1, #0x10                  	// #16
   13dec:	mov	w2, #0x5                   	// #5
   13df0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13df4:	stur	w0, [x29, #-52]
   13df8:	ldur	x0, [x29, #-24]
   13dfc:	ldur	w1, [x29, #-52]
   13e00:	ldur	x2, [x29, #-32]
   13e04:	ldur	x3, [x29, #-40]
   13e08:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   13e0c:	sub	x8, x29, #0x8
   13e10:	str	w0, [sp, #4648]
   13e14:	mov	x0, x8
   13e18:	ldr	w1, [sp, #4648]
   13e1c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13e20:	tbnz	w0, #0, 13e2c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x129a0>
   13e24:	stur	wzr, [x29, #-4]
   13e28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13e2c:	ldur	w8, [x29, #-8]
   13e30:	stur	w8, [x29, #-4]
   13e34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13e38:	ldur	w0, [x29, #-16]
   13e3c:	mov	w8, wzr
   13e40:	mov	w1, w8
   13e44:	mov	w2, #0x5                   	// #5
   13e48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13e4c:	stur	w0, [x29, #-52]
   13e50:	ldur	x0, [x29, #-24]
   13e54:	ldur	w1, [x29, #-52]
   13e58:	ldur	x2, [x29, #-32]
   13e5c:	ldur	x3, [x29, #-40]
   13e60:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   13e64:	sub	x9, x29, #0x8
   13e68:	str	w0, [sp, #4644]
   13e6c:	mov	x0, x9
   13e70:	ldr	w1, [sp, #4644]
   13e74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13e78:	tbnz	w0, #0, 13e84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x129f8>
   13e7c:	stur	wzr, [x29, #-4]
   13e80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13e84:	ldur	w0, [x29, #-16]
   13e88:	mov	w8, #0x5                   	// #5
   13e8c:	mov	w1, w8
   13e90:	mov	w2, w8
   13e94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13e98:	stur	w0, [x29, #-52]
   13e9c:	ldur	x0, [x29, #-24]
   13ea0:	ldur	w1, [x29, #-52]
   13ea4:	ldur	x2, [x29, #-32]
   13ea8:	ldur	x3, [x29, #-40]
   13eac:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   13eb0:	sub	x9, x29, #0x8
   13eb4:	str	w0, [sp, #4640]
   13eb8:	mov	x0, x9
   13ebc:	ldr	w1, [sp, #4640]
   13ec0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13ec4:	tbnz	w0, #0, 13ed0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12a44>
   13ec8:	stur	wzr, [x29, #-4]
   13ecc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13ed0:	ldur	w0, [x29, #-16]
   13ed4:	mov	w1, #0x13                  	// #19
   13ed8:	mov	w2, #0x2                   	// #2
   13edc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13ee0:	stur	w0, [x29, #-52]
   13ee4:	ldur	x0, [x29, #-24]
   13ee8:	ldur	w8, [x29, #-52]
   13eec:	mov	w3, w8
   13ef0:	str	x0, [sp, #4632]
   13ef4:	mov	x0, x3
   13ef8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13efc:	add	x9, sp, #0x2, lsl #12
   13f00:	add	x9, x9, #0xb58
   13f04:	str	x0, [sp, #11096]
   13f08:	str	x1, [sp, #11104]
   13f0c:	ldr	x0, [sp, #4632]
   13f10:	mov	x1, x9
   13f14:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13f18:	ldur	w8, [x29, #-8]
   13f1c:	stur	w8, [x29, #-4]
   13f20:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13f24:	ldur	w0, [x29, #-16]
   13f28:	mov	w8, wzr
   13f2c:	mov	w1, w8
   13f30:	mov	w2, #0x5                   	// #5
   13f34:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13f38:	stur	w0, [x29, #-52]
   13f3c:	ldur	x0, [x29, #-24]
   13f40:	ldur	w1, [x29, #-52]
   13f44:	ldur	x2, [x29, #-32]
   13f48:	ldur	x3, [x29, #-40]
   13f4c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   13f50:	sub	x9, x29, #0x8
   13f54:	str	w0, [sp, #4628]
   13f58:	mov	x0, x9
   13f5c:	ldr	w1, [sp, #4628]
   13f60:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13f64:	tbnz	w0, #0, 13f70 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12ae4>
   13f68:	stur	wzr, [x29, #-4]
   13f6c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13f70:	ldur	w0, [x29, #-16]
   13f74:	mov	w8, #0x5                   	// #5
   13f78:	mov	w1, w8
   13f7c:	mov	w2, w8
   13f80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13f84:	stur	w0, [x29, #-52]
   13f88:	ldur	x0, [x29, #-24]
   13f8c:	ldur	w1, [x29, #-52]
   13f90:	ldur	x2, [x29, #-32]
   13f94:	ldur	x3, [x29, #-40]
   13f98:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   13f9c:	sub	x9, x29, #0x8
   13fa0:	str	w0, [sp, #4624]
   13fa4:	mov	x0, x9
   13fa8:	ldr	w1, [sp, #4624]
   13fac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13fb0:	tbnz	w0, #0, 13fbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12b30>
   13fb4:	stur	wzr, [x29, #-4]
   13fb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   13fbc:	ldur	w0, [x29, #-16]
   13fc0:	mov	w1, #0x12                  	// #18
   13fc4:	mov	w2, #0x3                   	// #3
   13fc8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   13fcc:	stur	w0, [x29, #-52]
   13fd0:	ldur	x0, [x29, #-24]
   13fd4:	ldur	w8, [x29, #-52]
   13fd8:	mov	w3, w8
   13fdc:	str	x0, [sp, #4616]
   13fe0:	mov	x0, x3
   13fe4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   13fe8:	add	x9, sp, #0x2, lsl #12
   13fec:	add	x9, x9, #0xb48
   13ff0:	str	x0, [sp, #11080]
   13ff4:	str	x1, [sp, #11088]
   13ff8:	ldr	x0, [sp, #4616]
   13ffc:	mov	x1, x9
   14000:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   14004:	ldur	w8, [x29, #-8]
   14008:	stur	w8, [x29, #-4]
   1400c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14010:	ldur	w0, [x29, #-16]
   14014:	mov	w8, wzr
   14018:	mov	w1, w8
   1401c:	mov	w2, #0x5                   	// #5
   14020:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14024:	stur	w0, [x29, #-52]
   14028:	ldur	x0, [x29, #-24]
   1402c:	ldur	w1, [x29, #-52]
   14030:	ldur	x2, [x29, #-32]
   14034:	ldur	x3, [x29, #-40]
   14038:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1403c:	sub	x9, x29, #0x8
   14040:	str	w0, [sp, #4612]
   14044:	mov	x0, x9
   14048:	ldr	w1, [sp, #4612]
   1404c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14050:	tbnz	w0, #0, 1405c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12bd0>
   14054:	stur	wzr, [x29, #-4]
   14058:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1405c:	ldur	w0, [x29, #-16]
   14060:	mov	w8, #0x5                   	// #5
   14064:	mov	w1, w8
   14068:	mov	w2, w8
   1406c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14070:	stur	w0, [x29, #-52]
   14074:	ldur	x0, [x29, #-24]
   14078:	ldur	w1, [x29, #-52]
   1407c:	ldur	x2, [x29, #-32]
   14080:	ldur	x3, [x29, #-40]
   14084:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   14088:	sub	x9, x29, #0x8
   1408c:	str	w0, [sp, #4608]
   14090:	mov	x0, x9
   14094:	ldr	w1, [sp, #4608]
   14098:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1409c:	tbnz	w0, #0, 140a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12c1c>
   140a0:	stur	wzr, [x29, #-4]
   140a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   140a8:	ldur	w0, [x29, #-16]
   140ac:	mov	w1, #0x11                  	// #17
   140b0:	mov	w2, #0x4                   	// #4
   140b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   140b8:	stur	w0, [x29, #-52]
   140bc:	ldur	x0, [x29, #-24]
   140c0:	ldur	w8, [x29, #-52]
   140c4:	mov	w3, w8
   140c8:	str	x0, [sp, #4600]
   140cc:	mov	x0, x3
   140d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   140d4:	add	x9, sp, #0x2, lsl #12
   140d8:	add	x9, x9, #0xb38
   140dc:	str	x0, [sp, #11064]
   140e0:	str	x1, [sp, #11072]
   140e4:	ldr	x0, [sp, #4600]
   140e8:	mov	x1, x9
   140ec:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   140f0:	ldur	w8, [x29, #-8]
   140f4:	stur	w8, [x29, #-4]
   140f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   140fc:	ldur	w0, [x29, #-16]
   14100:	mov	w8, wzr
   14104:	mov	w1, w8
   14108:	mov	w2, #0x5                   	// #5
   1410c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14110:	stur	w0, [x29, #-52]
   14114:	ldur	x0, [x29, #-24]
   14118:	ldur	w1, [x29, #-52]
   1411c:	ldur	x2, [x29, #-32]
   14120:	ldur	x3, [x29, #-40]
   14124:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14128:	sub	x9, x29, #0x8
   1412c:	str	w0, [sp, #4596]
   14130:	mov	x0, x9
   14134:	ldr	w1, [sp, #4596]
   14138:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1413c:	tbnz	w0, #0, 14148 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12cbc>
   14140:	stur	wzr, [x29, #-4]
   14144:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14148:	ldur	w0, [x29, #-16]
   1414c:	mov	w8, #0x5                   	// #5
   14150:	mov	w1, w8
   14154:	mov	w2, w8
   14158:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1415c:	stur	w0, [x29, #-52]
   14160:	ldur	x0, [x29, #-24]
   14164:	ldur	w1, [x29, #-52]
   14168:	ldur	x2, [x29, #-32]
   1416c:	ldur	x3, [x29, #-40]
   14170:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14174:	sub	x9, x29, #0x8
   14178:	str	w0, [sp, #4592]
   1417c:	mov	x0, x9
   14180:	ldr	w1, [sp, #4592]
   14184:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14188:	tbnz	w0, #0, 14194 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12d08>
   1418c:	stur	wzr, [x29, #-4]
   14190:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14194:	ldur	w0, [x29, #-16]
   14198:	mov	w1, #0x10                  	// #16
   1419c:	mov	w2, #0x5                   	// #5
   141a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   141a4:	stur	w0, [x29, #-52]
   141a8:	ldur	x0, [x29, #-24]
   141ac:	ldur	w1, [x29, #-52]
   141b0:	ldur	x2, [x29, #-32]
   141b4:	ldur	x3, [x29, #-40]
   141b8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   141bc:	sub	x8, x29, #0x8
   141c0:	str	w0, [sp, #4588]
   141c4:	mov	x0, x8
   141c8:	ldr	w1, [sp, #4588]
   141cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   141d0:	tbnz	w0, #0, 141dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12d50>
   141d4:	stur	wzr, [x29, #-4]
   141d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   141dc:	ldur	w8, [x29, #-8]
   141e0:	stur	w8, [x29, #-4]
   141e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   141e8:	ldur	w0, [x29, #-16]
   141ec:	mov	w8, wzr
   141f0:	mov	w1, w8
   141f4:	mov	w2, #0x5                   	// #5
   141f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   141fc:	stur	w0, [x29, #-52]
   14200:	ldur	x0, [x29, #-24]
   14204:	ldur	w1, [x29, #-52]
   14208:	ldur	x2, [x29, #-32]
   1420c:	ldur	x3, [x29, #-40]
   14210:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14214:	sub	x9, x29, #0x8
   14218:	str	w0, [sp, #4584]
   1421c:	mov	x0, x9
   14220:	ldr	w1, [sp, #4584]
   14224:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14228:	tbnz	w0, #0, 14234 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12da8>
   1422c:	stur	wzr, [x29, #-4]
   14230:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14234:	ldur	w0, [x29, #-16]
   14238:	mov	w8, #0x5                   	// #5
   1423c:	mov	w1, w8
   14240:	mov	w2, w8
   14244:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14248:	stur	w0, [x29, #-52]
   1424c:	ldur	x0, [x29, #-24]
   14250:	ldur	w1, [x29, #-52]
   14254:	ldur	x2, [x29, #-32]
   14258:	ldur	x3, [x29, #-40]
   1425c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14260:	sub	x9, x29, #0x8
   14264:	str	w0, [sp, #4580]
   14268:	mov	x0, x9
   1426c:	ldr	w1, [sp, #4580]
   14270:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14274:	tbnz	w0, #0, 14280 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12df4>
   14278:	stur	wzr, [x29, #-4]
   1427c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14280:	ldur	w8, [x29, #-8]
   14284:	stur	w8, [x29, #-4]
   14288:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1428c:	ldur	w0, [x29, #-16]
   14290:	mov	w8, wzr
   14294:	mov	w1, w8
   14298:	mov	w2, #0x5                   	// #5
   1429c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   142a0:	stur	w0, [x29, #-52]
   142a4:	ldur	x0, [x29, #-24]
   142a8:	ldur	w1, [x29, #-52]
   142ac:	ldur	x2, [x29, #-32]
   142b0:	ldur	x3, [x29, #-40]
   142b4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   142b8:	sub	x9, x29, #0x8
   142bc:	str	w0, [sp, #4576]
   142c0:	mov	x0, x9
   142c4:	ldr	w1, [sp, #4576]
   142c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   142cc:	tbnz	w0, #0, 142d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12e4c>
   142d0:	stur	wzr, [x29, #-4]
   142d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   142d8:	ldur	w0, [x29, #-16]
   142dc:	mov	w8, #0x5                   	// #5
   142e0:	mov	w1, w8
   142e4:	mov	w2, w8
   142e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   142ec:	stur	w0, [x29, #-52]
   142f0:	ldur	x0, [x29, #-24]
   142f4:	ldur	w1, [x29, #-52]
   142f8:	ldur	x2, [x29, #-32]
   142fc:	ldur	x3, [x29, #-40]
   14300:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   14304:	sub	x9, x29, #0x8
   14308:	str	w0, [sp, #4572]
   1430c:	mov	x0, x9
   14310:	ldr	w1, [sp, #4572]
   14314:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14318:	tbnz	w0, #0, 14324 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12e98>
   1431c:	stur	wzr, [x29, #-4]
   14320:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14324:	ldur	w8, [x29, #-8]
   14328:	stur	w8, [x29, #-4]
   1432c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14330:	ldur	w0, [x29, #-16]
   14334:	mov	w8, wzr
   14338:	mov	w1, w8
   1433c:	mov	w2, #0x5                   	// #5
   14340:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14344:	stur	w0, [x29, #-52]
   14348:	ldur	x0, [x29, #-24]
   1434c:	ldur	w1, [x29, #-52]
   14350:	ldur	x2, [x29, #-32]
   14354:	ldur	x3, [x29, #-40]
   14358:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1435c:	sub	x9, x29, #0x8
   14360:	str	w0, [sp, #4568]
   14364:	mov	x0, x9
   14368:	ldr	w1, [sp, #4568]
   1436c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14370:	tbnz	w0, #0, 1437c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12ef0>
   14374:	stur	wzr, [x29, #-4]
   14378:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1437c:	ldur	w0, [x29, #-16]
   14380:	mov	w8, wzr
   14384:	mov	w1, w8
   14388:	mov	w2, #0x5                   	// #5
   1438c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14390:	stur	w0, [x29, #-52]
   14394:	ldur	x0, [x29, #-24]
   14398:	ldur	w1, [x29, #-52]
   1439c:	ldur	x2, [x29, #-32]
   143a0:	ldur	x3, [x29, #-40]
   143a4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   143a8:	sub	x9, x29, #0x8
   143ac:	str	w0, [sp, #4564]
   143b0:	mov	x0, x9
   143b4:	ldr	w1, [sp, #4564]
   143b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   143bc:	tbnz	w0, #0, 143c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12f3c>
   143c0:	stur	wzr, [x29, #-4]
   143c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   143c8:	ldur	w0, [x29, #-16]
   143cc:	mov	w8, #0x5                   	// #5
   143d0:	mov	w1, w8
   143d4:	mov	w2, w8
   143d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   143dc:	stur	w0, [x29, #-52]
   143e0:	ldur	x0, [x29, #-24]
   143e4:	ldur	w1, [x29, #-52]
   143e8:	ldur	x2, [x29, #-32]
   143ec:	ldur	x3, [x29, #-40]
   143f0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   143f4:	sub	x9, x29, #0x8
   143f8:	str	w0, [sp, #4560]
   143fc:	mov	x0, x9
   14400:	ldr	w1, [sp, #4560]
   14404:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14408:	tbnz	w0, #0, 14414 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12f88>
   1440c:	stur	wzr, [x29, #-4]
   14410:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14414:	ldur	w0, [x29, #-16]
   14418:	mov	w1, #0x10                  	// #16
   1441c:	mov	w2, #0x5                   	// #5
   14420:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14424:	stur	w0, [x29, #-52]
   14428:	ldur	x0, [x29, #-24]
   1442c:	ldur	w1, [x29, #-52]
   14430:	ldur	x2, [x29, #-32]
   14434:	ldur	x3, [x29, #-40]
   14438:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1443c:	sub	x8, x29, #0x8
   14440:	str	w0, [sp, #4556]
   14444:	mov	x0, x8
   14448:	ldr	w1, [sp, #4556]
   1444c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14450:	tbnz	w0, #0, 1445c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12fd0>
   14454:	stur	wzr, [x29, #-4]
   14458:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1445c:	ldur	w8, [x29, #-8]
   14460:	stur	w8, [x29, #-4]
   14464:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14468:	ldur	w0, [x29, #-16]
   1446c:	mov	w8, wzr
   14470:	mov	w1, w8
   14474:	mov	w2, #0x5                   	// #5
   14478:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1447c:	stur	w0, [x29, #-52]
   14480:	ldur	x0, [x29, #-24]
   14484:	ldur	w1, [x29, #-52]
   14488:	ldur	x2, [x29, #-32]
   1448c:	ldur	x3, [x29, #-40]
   14490:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   14494:	sub	x9, x29, #0x8
   14498:	str	w0, [sp, #4552]
   1449c:	mov	x0, x9
   144a0:	ldr	w1, [sp, #4552]
   144a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   144a8:	tbnz	w0, #0, 144b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13028>
   144ac:	stur	wzr, [x29, #-4]
   144b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   144b4:	ldur	w0, [x29, #-16]
   144b8:	mov	w8, #0x5                   	// #5
   144bc:	mov	w1, w8
   144c0:	mov	w2, w8
   144c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   144c8:	stur	w0, [x29, #-52]
   144cc:	ldur	x0, [x29, #-24]
   144d0:	ldur	w1, [x29, #-52]
   144d4:	ldur	x2, [x29, #-32]
   144d8:	ldur	x3, [x29, #-40]
   144dc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   144e0:	sub	x9, x29, #0x8
   144e4:	str	w0, [sp, #4548]
   144e8:	mov	x0, x9
   144ec:	ldr	w1, [sp, #4548]
   144f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   144f4:	tbnz	w0, #0, 14500 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13074>
   144f8:	stur	wzr, [x29, #-4]
   144fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14500:	ldur	w0, [x29, #-16]
   14504:	mov	w1, #0x10                  	// #16
   14508:	mov	w2, #0x5                   	// #5
   1450c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14510:	stur	w0, [x29, #-52]
   14514:	ldur	x0, [x29, #-24]
   14518:	ldur	w1, [x29, #-52]
   1451c:	ldur	x2, [x29, #-32]
   14520:	ldur	x3, [x29, #-40]
   14524:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14528:	sub	x8, x29, #0x8
   1452c:	str	w0, [sp, #4544]
   14530:	mov	x0, x8
   14534:	ldr	w1, [sp, #4544]
   14538:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1453c:	tbnz	w0, #0, 14548 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x130bc>
   14540:	stur	wzr, [x29, #-4]
   14544:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14548:	ldur	w8, [x29, #-8]
   1454c:	stur	w8, [x29, #-4]
   14550:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14554:	ldur	w0, [x29, #-16]
   14558:	mov	w8, wzr
   1455c:	mov	w1, w8
   14560:	mov	w2, #0x5                   	// #5
   14564:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14568:	stur	w0, [x29, #-52]
   1456c:	ldur	x0, [x29, #-24]
   14570:	ldur	w1, [x29, #-52]
   14574:	ldur	x2, [x29, #-32]
   14578:	ldur	x3, [x29, #-40]
   1457c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14580:	sub	x9, x29, #0x8
   14584:	str	w0, [sp, #4540]
   14588:	mov	x0, x9
   1458c:	ldr	w1, [sp, #4540]
   14590:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14594:	tbnz	w0, #0, 145a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13114>
   14598:	stur	wzr, [x29, #-4]
   1459c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   145a0:	ldur	w0, [x29, #-16]
   145a4:	mov	w8, #0x5                   	// #5
   145a8:	mov	w1, w8
   145ac:	mov	w2, w8
   145b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   145b4:	stur	w0, [x29, #-52]
   145b8:	ldur	x0, [x29, #-24]
   145bc:	ldur	w1, [x29, #-52]
   145c0:	ldur	x2, [x29, #-32]
   145c4:	ldur	x3, [x29, #-40]
   145c8:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   145cc:	sub	x9, x29, #0x8
   145d0:	str	w0, [sp, #4536]
   145d4:	mov	x0, x9
   145d8:	ldr	w1, [sp, #4536]
   145dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   145e0:	tbnz	w0, #0, 145ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13160>
   145e4:	stur	wzr, [x29, #-4]
   145e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   145ec:	ldur	w0, [x29, #-16]
   145f0:	mov	w1, #0x10                  	// #16
   145f4:	mov	w2, #0x5                   	// #5
   145f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   145fc:	stur	w0, [x29, #-52]
   14600:	ldur	x0, [x29, #-24]
   14604:	ldur	w1, [x29, #-52]
   14608:	ldur	x2, [x29, #-32]
   1460c:	ldur	x3, [x29, #-40]
   14610:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14614:	sub	x8, x29, #0x8
   14618:	str	w0, [sp, #4532]
   1461c:	mov	x0, x8
   14620:	ldr	w1, [sp, #4532]
   14624:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14628:	tbnz	w0, #0, 14634 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x131a8>
   1462c:	stur	wzr, [x29, #-4]
   14630:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14634:	ldur	w8, [x29, #-8]
   14638:	stur	w8, [x29, #-4]
   1463c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14640:	ldur	w0, [x29, #-16]
   14644:	mov	w8, wzr
   14648:	mov	w1, w8
   1464c:	mov	w2, #0x5                   	// #5
   14650:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14654:	stur	w0, [x29, #-52]
   14658:	ldur	x0, [x29, #-24]
   1465c:	ldur	w1, [x29, #-52]
   14660:	ldur	x2, [x29, #-32]
   14664:	ldur	x3, [x29, #-40]
   14668:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1466c:	sub	x9, x29, #0x8
   14670:	str	w0, [sp, #4528]
   14674:	mov	x0, x9
   14678:	ldr	w1, [sp, #4528]
   1467c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14680:	tbnz	w0, #0, 1468c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13200>
   14684:	stur	wzr, [x29, #-4]
   14688:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1468c:	ldur	w0, [x29, #-16]
   14690:	mov	w8, #0x5                   	// #5
   14694:	mov	w1, w8
   14698:	mov	w2, w8
   1469c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   146a0:	stur	w0, [x29, #-52]
   146a4:	ldur	x0, [x29, #-24]
   146a8:	ldur	w1, [x29, #-52]
   146ac:	ldur	x2, [x29, #-32]
   146b0:	ldur	x3, [x29, #-40]
   146b4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   146b8:	sub	x9, x29, #0x8
   146bc:	str	w0, [sp, #4524]
   146c0:	mov	x0, x9
   146c4:	ldr	w1, [sp, #4524]
   146c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   146cc:	tbnz	w0, #0, 146d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1324c>
   146d0:	stur	wzr, [x29, #-4]
   146d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   146d8:	ldur	w8, [x29, #-8]
   146dc:	stur	w8, [x29, #-4]
   146e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   146e4:	ldur	w0, [x29, #-16]
   146e8:	mov	w8, wzr
   146ec:	mov	w1, w8
   146f0:	mov	w2, #0x5                   	// #5
   146f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   146f8:	stur	w0, [x29, #-52]
   146fc:	ldur	x0, [x29, #-24]
   14700:	ldur	w1, [x29, #-52]
   14704:	ldur	x2, [x29, #-32]
   14708:	ldur	x3, [x29, #-40]
   1470c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   14710:	sub	x9, x29, #0x8
   14714:	str	w0, [sp, #4520]
   14718:	mov	x0, x9
   1471c:	ldr	w1, [sp, #4520]
   14720:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14724:	tbnz	w0, #0, 14730 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x132a4>
   14728:	stur	wzr, [x29, #-4]
   1472c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14730:	ldur	w0, [x29, #-16]
   14734:	mov	w8, #0x5                   	// #5
   14738:	mov	w1, w8
   1473c:	mov	w2, w8
   14740:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14744:	stur	w0, [x29, #-52]
   14748:	ldur	x0, [x29, #-24]
   1474c:	ldur	w1, [x29, #-52]
   14750:	ldur	x2, [x29, #-32]
   14754:	ldur	x3, [x29, #-40]
   14758:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1475c:	sub	x9, x29, #0x8
   14760:	str	w0, [sp, #4516]
   14764:	mov	x0, x9
   14768:	ldr	w1, [sp, #4516]
   1476c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14770:	tbnz	w0, #0, 1477c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x132f0>
   14774:	stur	wzr, [x29, #-4]
   14778:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1477c:	ldur	w0, [x29, #-16]
   14780:	mov	w1, #0x12                  	// #18
   14784:	mov	w2, #0x3                   	// #3
   14788:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1478c:	stur	w0, [x29, #-52]
   14790:	ldur	x0, [x29, #-24]
   14794:	ldur	w8, [x29, #-52]
   14798:	mov	w3, w8
   1479c:	str	x0, [sp, #4504]
   147a0:	mov	x0, x3
   147a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   147a8:	add	x9, sp, #0x2, lsl #12
   147ac:	add	x9, x9, #0xb28
   147b0:	str	x0, [sp, #11048]
   147b4:	str	x1, [sp, #11056]
   147b8:	ldr	x0, [sp, #4504]
   147bc:	mov	x1, x9
   147c0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   147c4:	ldur	w8, [x29, #-8]
   147c8:	stur	w8, [x29, #-4]
   147cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   147d0:	ldur	w0, [x29, #-16]
   147d4:	mov	w8, wzr
   147d8:	mov	w1, w8
   147dc:	mov	w2, #0x5                   	// #5
   147e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   147e4:	stur	w0, [x29, #-52]
   147e8:	ldur	x0, [x29, #-24]
   147ec:	ldur	w1, [x29, #-52]
   147f0:	ldur	x2, [x29, #-32]
   147f4:	ldur	x3, [x29, #-40]
   147f8:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   147fc:	sub	x9, x29, #0x8
   14800:	str	w0, [sp, #4500]
   14804:	mov	x0, x9
   14808:	ldr	w1, [sp, #4500]
   1480c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14810:	tbnz	w0, #0, 1481c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13390>
   14814:	stur	wzr, [x29, #-4]
   14818:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1481c:	ldur	w0, [x29, #-16]
   14820:	mov	w8, #0x5                   	// #5
   14824:	mov	w1, w8
   14828:	mov	w2, w8
   1482c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14830:	stur	w0, [x29, #-52]
   14834:	ldur	x0, [x29, #-24]
   14838:	ldur	w1, [x29, #-52]
   1483c:	ldur	x2, [x29, #-32]
   14840:	ldur	x3, [x29, #-40]
   14844:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   14848:	sub	x9, x29, #0x8
   1484c:	str	w0, [sp, #4496]
   14850:	mov	x0, x9
   14854:	ldr	w1, [sp, #4496]
   14858:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1485c:	tbnz	w0, #0, 14868 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x133dc>
   14860:	stur	wzr, [x29, #-4]
   14864:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14868:	ldur	w0, [x29, #-16]
   1486c:	mov	w1, #0x11                  	// #17
   14870:	mov	w2, #0x4                   	// #4
   14874:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14878:	stur	w0, [x29, #-52]
   1487c:	ldur	x0, [x29, #-24]
   14880:	ldur	w8, [x29, #-52]
   14884:	mov	w3, w8
   14888:	str	x0, [sp, #4488]
   1488c:	mov	x0, x3
   14890:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   14894:	add	x9, sp, #0x2, lsl #12
   14898:	add	x9, x9, #0xb18
   1489c:	str	x0, [sp, #11032]
   148a0:	str	x1, [sp, #11040]
   148a4:	ldr	x0, [sp, #4488]
   148a8:	mov	x1, x9
   148ac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   148b0:	ldur	w8, [x29, #-8]
   148b4:	stur	w8, [x29, #-4]
   148b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   148bc:	ldur	w0, [x29, #-16]
   148c0:	mov	w8, wzr
   148c4:	mov	w1, w8
   148c8:	mov	w2, #0x5                   	// #5
   148cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   148d0:	stur	w0, [x29, #-52]
   148d4:	ldur	x0, [x29, #-24]
   148d8:	ldur	w1, [x29, #-52]
   148dc:	ldur	x2, [x29, #-32]
   148e0:	ldur	x3, [x29, #-40]
   148e4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   148e8:	sub	x9, x29, #0x8
   148ec:	str	w0, [sp, #4484]
   148f0:	mov	x0, x9
   148f4:	ldr	w1, [sp, #4484]
   148f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   148fc:	tbnz	w0, #0, 14908 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1347c>
   14900:	stur	wzr, [x29, #-4]
   14904:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14908:	ldur	w0, [x29, #-16]
   1490c:	mov	w8, wzr
   14910:	mov	w1, w8
   14914:	mov	w2, #0x5                   	// #5
   14918:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1491c:	stur	w0, [x29, #-52]
   14920:	ldur	x0, [x29, #-24]
   14924:	ldur	w1, [x29, #-52]
   14928:	ldur	x2, [x29, #-32]
   1492c:	ldur	x3, [x29, #-40]
   14930:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14934:	sub	x9, x29, #0x8
   14938:	str	w0, [sp, #4480]
   1493c:	mov	x0, x9
   14940:	ldr	w1, [sp, #4480]
   14944:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14948:	tbnz	w0, #0, 14954 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x134c8>
   1494c:	stur	wzr, [x29, #-4]
   14950:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14954:	ldur	w0, [x29, #-16]
   14958:	mov	w8, #0x5                   	// #5
   1495c:	mov	w1, w8
   14960:	mov	w2, w8
   14964:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14968:	stur	w0, [x29, #-52]
   1496c:	ldur	x0, [x29, #-24]
   14970:	ldur	w1, [x29, #-52]
   14974:	ldur	x2, [x29, #-32]
   14978:	ldur	x3, [x29, #-40]
   1497c:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   14980:	sub	x9, x29, #0x8
   14984:	str	w0, [sp, #4476]
   14988:	mov	x0, x9
   1498c:	ldr	w1, [sp, #4476]
   14990:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14994:	tbnz	w0, #0, 149a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13514>
   14998:	stur	wzr, [x29, #-4]
   1499c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   149a0:	ldur	w0, [x29, #-16]
   149a4:	mov	w1, #0x10                  	// #16
   149a8:	mov	w2, #0x5                   	// #5
   149ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   149b0:	stur	w0, [x29, #-52]
   149b4:	ldur	x0, [x29, #-24]
   149b8:	ldur	w1, [x29, #-52]
   149bc:	ldur	x2, [x29, #-32]
   149c0:	ldur	x3, [x29, #-40]
   149c4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   149c8:	sub	x8, x29, #0x8
   149cc:	str	w0, [sp, #4472]
   149d0:	mov	x0, x8
   149d4:	ldr	w1, [sp, #4472]
   149d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   149dc:	tbnz	w0, #0, 149e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1355c>
   149e0:	stur	wzr, [x29, #-4]
   149e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   149e8:	ldur	w8, [x29, #-8]
   149ec:	stur	w8, [x29, #-4]
   149f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   149f4:	ldur	w0, [x29, #-16]
   149f8:	mov	w8, wzr
   149fc:	mov	w1, w8
   14a00:	mov	w2, #0x5                   	// #5
   14a04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14a08:	stur	w0, [x29, #-52]
   14a0c:	ldur	x0, [x29, #-24]
   14a10:	ldur	w1, [x29, #-52]
   14a14:	ldur	x2, [x29, #-32]
   14a18:	ldur	x3, [x29, #-40]
   14a1c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14a20:	sub	x9, x29, #0x8
   14a24:	str	w0, [sp, #4468]
   14a28:	mov	x0, x9
   14a2c:	ldr	w1, [sp, #4468]
   14a30:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14a34:	tbnz	w0, #0, 14a40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x135b4>
   14a38:	stur	wzr, [x29, #-4]
   14a3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14a40:	ldur	w0, [x29, #-16]
   14a44:	mov	w8, wzr
   14a48:	mov	w1, w8
   14a4c:	mov	w2, #0x5                   	// #5
   14a50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14a54:	stur	w0, [x29, #-52]
   14a58:	ldur	x0, [x29, #-24]
   14a5c:	ldur	w1, [x29, #-52]
   14a60:	ldur	x2, [x29, #-32]
   14a64:	ldur	x3, [x29, #-40]
   14a68:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14a6c:	sub	x9, x29, #0x8
   14a70:	str	w0, [sp, #4464]
   14a74:	mov	x0, x9
   14a78:	ldr	w1, [sp, #4464]
   14a7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14a80:	tbnz	w0, #0, 14a8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13600>
   14a84:	stur	wzr, [x29, #-4]
   14a88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14a8c:	ldur	w0, [x29, #-16]
   14a90:	mov	w8, #0x5                   	// #5
   14a94:	mov	w1, w8
   14a98:	mov	w2, w8
   14a9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14aa0:	stur	w0, [x29, #-52]
   14aa4:	ldur	x0, [x29, #-24]
   14aa8:	ldur	w1, [x29, #-52]
   14aac:	ldur	x2, [x29, #-32]
   14ab0:	ldur	x3, [x29, #-40]
   14ab4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14ab8:	sub	x9, x29, #0x8
   14abc:	str	w0, [sp, #4460]
   14ac0:	mov	x0, x9
   14ac4:	ldr	w1, [sp, #4460]
   14ac8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14acc:	tbnz	w0, #0, 14ad8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1364c>
   14ad0:	stur	wzr, [x29, #-4]
   14ad4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14ad8:	ldur	w8, [x29, #-8]
   14adc:	stur	w8, [x29, #-4]
   14ae0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14ae4:	ldur	w0, [x29, #-16]
   14ae8:	mov	w8, wzr
   14aec:	mov	w1, w8
   14af0:	mov	w2, #0x5                   	// #5
   14af4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14af8:	stur	w0, [x29, #-52]
   14afc:	ldur	x0, [x29, #-24]
   14b00:	ldur	w1, [x29, #-52]
   14b04:	ldur	x2, [x29, #-32]
   14b08:	ldur	x3, [x29, #-40]
   14b0c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   14b10:	sub	x9, x29, #0x8
   14b14:	str	w0, [sp, #4456]
   14b18:	mov	x0, x9
   14b1c:	ldr	w1, [sp, #4456]
   14b20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14b24:	tbnz	w0, #0, 14b30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x136a4>
   14b28:	stur	wzr, [x29, #-4]
   14b2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14b30:	ldur	w0, [x29, #-16]
   14b34:	mov	w8, #0x5                   	// #5
   14b38:	mov	w1, w8
   14b3c:	mov	w2, w8
   14b40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14b44:	stur	w0, [x29, #-52]
   14b48:	ldur	x0, [x29, #-24]
   14b4c:	ldur	w1, [x29, #-52]
   14b50:	ldur	x2, [x29, #-32]
   14b54:	ldur	x3, [x29, #-40]
   14b58:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14b5c:	sub	x9, x29, #0x8
   14b60:	str	w0, [sp, #4452]
   14b64:	mov	x0, x9
   14b68:	ldr	w1, [sp, #4452]
   14b6c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14b70:	tbnz	w0, #0, 14b7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x136f0>
   14b74:	stur	wzr, [x29, #-4]
   14b78:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14b7c:	ldur	w8, [x29, #-8]
   14b80:	stur	w8, [x29, #-4]
   14b84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14b88:	ldur	w0, [x29, #-16]
   14b8c:	mov	w8, wzr
   14b90:	mov	w1, w8
   14b94:	mov	w2, #0x5                   	// #5
   14b98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14b9c:	stur	w0, [x29, #-52]
   14ba0:	ldur	x0, [x29, #-24]
   14ba4:	ldur	w1, [x29, #-52]
   14ba8:	ldur	x2, [x29, #-32]
   14bac:	ldur	x3, [x29, #-40]
   14bb0:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   14bb4:	sub	x9, x29, #0x8
   14bb8:	str	w0, [sp, #4448]
   14bbc:	mov	x0, x9
   14bc0:	ldr	w1, [sp, #4448]
   14bc4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14bc8:	tbnz	w0, #0, 14bd4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13748>
   14bcc:	stur	wzr, [x29, #-4]
   14bd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14bd4:	ldur	w0, [x29, #-16]
   14bd8:	mov	w8, #0x5                   	// #5
   14bdc:	mov	w1, w8
   14be0:	mov	w2, w8
   14be4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14be8:	stur	w0, [x29, #-52]
   14bec:	ldur	x0, [x29, #-24]
   14bf0:	ldur	w1, [x29, #-52]
   14bf4:	ldur	x2, [x29, #-32]
   14bf8:	ldur	x3, [x29, #-40]
   14bfc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   14c00:	sub	x9, x29, #0x8
   14c04:	str	w0, [sp, #4444]
   14c08:	mov	x0, x9
   14c0c:	ldr	w1, [sp, #4444]
   14c10:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14c14:	tbnz	w0, #0, 14c20 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13794>
   14c18:	stur	wzr, [x29, #-4]
   14c1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14c20:	ldur	w0, [x29, #-16]
   14c24:	mov	w1, #0x13                  	// #19
   14c28:	mov	w2, #0x2                   	// #2
   14c2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14c30:	stur	w0, [x29, #-52]
   14c34:	ldur	x0, [x29, #-24]
   14c38:	ldur	w8, [x29, #-52]
   14c3c:	mov	w3, w8
   14c40:	str	x0, [sp, #4432]
   14c44:	mov	x0, x3
   14c48:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   14c4c:	add	x9, sp, #0x2, lsl #12
   14c50:	add	x9, x9, #0xb08
   14c54:	str	x0, [sp, #11016]
   14c58:	str	x1, [sp, #11024]
   14c5c:	ldr	x0, [sp, #4432]
   14c60:	mov	x1, x9
   14c64:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   14c68:	ldur	w8, [x29, #-8]
   14c6c:	stur	w8, [x29, #-4]
   14c70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14c74:	ldur	w0, [x29, #-16]
   14c78:	mov	w8, wzr
   14c7c:	mov	w1, w8
   14c80:	mov	w2, #0x5                   	// #5
   14c84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14c88:	stur	w0, [x29, #-52]
   14c8c:	ldur	x0, [x29, #-24]
   14c90:	ldur	w1, [x29, #-52]
   14c94:	ldur	x2, [x29, #-32]
   14c98:	ldur	x3, [x29, #-40]
   14c9c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14ca0:	sub	x9, x29, #0x8
   14ca4:	str	w0, [sp, #4428]
   14ca8:	mov	x0, x9
   14cac:	ldr	w1, [sp, #4428]
   14cb0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14cb4:	tbnz	w0, #0, 14cc0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13834>
   14cb8:	stur	wzr, [x29, #-4]
   14cbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14cc0:	ldur	w0, [x29, #-16]
   14cc4:	mov	w8, #0x5                   	// #5
   14cc8:	mov	w1, w8
   14ccc:	mov	w2, w8
   14cd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14cd4:	stur	w0, [x29, #-52]
   14cd8:	ldur	x0, [x29, #-24]
   14cdc:	ldur	w1, [x29, #-52]
   14ce0:	ldur	x2, [x29, #-32]
   14ce4:	ldur	x3, [x29, #-40]
   14ce8:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   14cec:	sub	x9, x29, #0x8
   14cf0:	str	w0, [sp, #4424]
   14cf4:	mov	x0, x9
   14cf8:	ldr	w1, [sp, #4424]
   14cfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14d00:	tbnz	w0, #0, 14d0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13880>
   14d04:	stur	wzr, [x29, #-4]
   14d08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14d0c:	ldur	w0, [x29, #-16]
   14d10:	mov	w1, #0x10                  	// #16
   14d14:	mov	w2, #0x5                   	// #5
   14d18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14d1c:	stur	w0, [x29, #-52]
   14d20:	ldur	x0, [x29, #-24]
   14d24:	ldur	w1, [x29, #-52]
   14d28:	ldur	x2, [x29, #-32]
   14d2c:	ldur	x3, [x29, #-40]
   14d30:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14d34:	sub	x8, x29, #0x8
   14d38:	str	w0, [sp, #4420]
   14d3c:	mov	x0, x8
   14d40:	ldr	w1, [sp, #4420]
   14d44:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14d48:	tbnz	w0, #0, 14d54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x138c8>
   14d4c:	stur	wzr, [x29, #-4]
   14d50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14d54:	ldur	w8, [x29, #-8]
   14d58:	stur	w8, [x29, #-4]
   14d5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14d60:	ldur	w0, [x29, #-16]
   14d64:	mov	w8, wzr
   14d68:	mov	w1, w8
   14d6c:	mov	w2, #0x5                   	// #5
   14d70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14d74:	stur	w0, [x29, #-52]
   14d78:	ldur	x0, [x29, #-24]
   14d7c:	ldur	w1, [x29, #-52]
   14d80:	ldur	x2, [x29, #-32]
   14d84:	ldur	x3, [x29, #-40]
   14d88:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14d8c:	sub	x9, x29, #0x8
   14d90:	str	w0, [sp, #4416]
   14d94:	mov	x0, x9
   14d98:	ldr	w1, [sp, #4416]
   14d9c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14da0:	tbnz	w0, #0, 14dac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13920>
   14da4:	stur	wzr, [x29, #-4]
   14da8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14dac:	ldur	w0, [x29, #-16]
   14db0:	mov	w8, #0x5                   	// #5
   14db4:	mov	w1, w8
   14db8:	mov	w2, w8
   14dbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14dc0:	stur	w0, [x29, #-52]
   14dc4:	ldur	x0, [x29, #-24]
   14dc8:	ldur	w1, [x29, #-52]
   14dcc:	ldur	x2, [x29, #-32]
   14dd0:	ldur	x3, [x29, #-40]
   14dd4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   14dd8:	sub	x9, x29, #0x8
   14ddc:	str	w0, [sp, #4412]
   14de0:	mov	x0, x9
   14de4:	ldr	w1, [sp, #4412]
   14de8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14dec:	tbnz	w0, #0, 14df8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1396c>
   14df0:	stur	wzr, [x29, #-4]
   14df4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14df8:	ldur	w0, [x29, #-16]
   14dfc:	mov	w1, #0x10                  	// #16
   14e00:	mov	w2, #0x5                   	// #5
   14e04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14e08:	stur	w0, [x29, #-52]
   14e0c:	ldur	x0, [x29, #-24]
   14e10:	ldur	w1, [x29, #-52]
   14e14:	ldur	x2, [x29, #-32]
   14e18:	ldur	x3, [x29, #-40]
   14e1c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   14e20:	sub	x8, x29, #0x8
   14e24:	str	w0, [sp, #4408]
   14e28:	mov	x0, x8
   14e2c:	ldr	w1, [sp, #4408]
   14e30:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14e34:	tbnz	w0, #0, 14e40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x139b4>
   14e38:	stur	wzr, [x29, #-4]
   14e3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14e40:	ldur	w8, [x29, #-8]
   14e44:	stur	w8, [x29, #-4]
   14e48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14e4c:	ldur	w0, [x29, #-16]
   14e50:	mov	w8, wzr
   14e54:	mov	w1, w8
   14e58:	mov	w2, #0x5                   	// #5
   14e5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14e60:	stur	w0, [x29, #-52]
   14e64:	ldur	x0, [x29, #-24]
   14e68:	ldur	w1, [x29, #-52]
   14e6c:	ldur	x2, [x29, #-32]
   14e70:	ldur	x3, [x29, #-40]
   14e74:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14e78:	sub	x9, x29, #0x8
   14e7c:	str	w0, [sp, #4404]
   14e80:	mov	x0, x9
   14e84:	ldr	w1, [sp, #4404]
   14e88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14e8c:	tbnz	w0, #0, 14e98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13a0c>
   14e90:	stur	wzr, [x29, #-4]
   14e94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14e98:	ldur	w0, [x29, #-16]
   14e9c:	mov	w8, wzr
   14ea0:	mov	w1, w8
   14ea4:	mov	w2, #0x5                   	// #5
   14ea8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14eac:	stur	w0, [x29, #-52]
   14eb0:	ldur	x0, [x29, #-24]
   14eb4:	ldur	w1, [x29, #-52]
   14eb8:	ldur	x2, [x29, #-32]
   14ebc:	ldur	x3, [x29, #-40]
   14ec0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14ec4:	sub	x9, x29, #0x8
   14ec8:	str	w0, [sp, #4400]
   14ecc:	mov	x0, x9
   14ed0:	ldr	w1, [sp, #4400]
   14ed4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14ed8:	tbnz	w0, #0, 14ee4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13a58>
   14edc:	stur	wzr, [x29, #-4]
   14ee0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14ee4:	ldur	w0, [x29, #-16]
   14ee8:	mov	w8, #0x5                   	// #5
   14eec:	mov	w1, w8
   14ef0:	mov	w2, w8
   14ef4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14ef8:	stur	w0, [x29, #-52]
   14efc:	ldur	x0, [x29, #-24]
   14f00:	ldur	w1, [x29, #-52]
   14f04:	ldur	x2, [x29, #-32]
   14f08:	ldur	x3, [x29, #-40]
   14f0c:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   14f10:	sub	x9, x29, #0x8
   14f14:	str	w0, [sp, #4396]
   14f18:	mov	x0, x9
   14f1c:	ldr	w1, [sp, #4396]
   14f20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14f24:	tbnz	w0, #0, 14f30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13aa4>
   14f28:	stur	wzr, [x29, #-4]
   14f2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14f30:	ldur	w0, [x29, #-16]
   14f34:	mov	w1, #0x10                  	// #16
   14f38:	mov	w2, #0x5                   	// #5
   14f3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14f40:	stur	w0, [x29, #-52]
   14f44:	ldur	x0, [x29, #-24]
   14f48:	ldur	w1, [x29, #-52]
   14f4c:	ldur	x2, [x29, #-32]
   14f50:	ldur	x3, [x29, #-40]
   14f54:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   14f58:	sub	x8, x29, #0x8
   14f5c:	str	w0, [sp, #4392]
   14f60:	mov	x0, x8
   14f64:	ldr	w1, [sp, #4392]
   14f68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14f6c:	tbnz	w0, #0, 14f78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13aec>
   14f70:	stur	wzr, [x29, #-4]
   14f74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14f78:	ldur	w8, [x29, #-8]
   14f7c:	stur	w8, [x29, #-4]
   14f80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14f84:	ldur	w0, [x29, #-16]
   14f88:	mov	w8, wzr
   14f8c:	mov	w1, w8
   14f90:	mov	w2, #0x5                   	// #5
   14f94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14f98:	stur	w0, [x29, #-52]
   14f9c:	ldur	x0, [x29, #-24]
   14fa0:	ldur	w1, [x29, #-52]
   14fa4:	ldur	x2, [x29, #-32]
   14fa8:	ldur	x3, [x29, #-40]
   14fac:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   14fb0:	sub	x9, x29, #0x8
   14fb4:	str	w0, [sp, #4388]
   14fb8:	mov	x0, x9
   14fbc:	ldr	w1, [sp, #4388]
   14fc0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14fc4:	tbnz	w0, #0, 14fd0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13b44>
   14fc8:	stur	wzr, [x29, #-4]
   14fcc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   14fd0:	ldur	w0, [x29, #-16]
   14fd4:	mov	w8, wzr
   14fd8:	mov	w1, w8
   14fdc:	mov	w2, #0x5                   	// #5
   14fe0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   14fe4:	stur	w0, [x29, #-52]
   14fe8:	ldur	x0, [x29, #-24]
   14fec:	ldur	w1, [x29, #-52]
   14ff0:	ldur	x2, [x29, #-32]
   14ff4:	ldur	x3, [x29, #-40]
   14ff8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   14ffc:	sub	x9, x29, #0x8
   15000:	str	w0, [sp, #4384]
   15004:	mov	x0, x9
   15008:	ldr	w1, [sp, #4384]
   1500c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15010:	tbnz	w0, #0, 1501c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13b90>
   15014:	stur	wzr, [x29, #-4]
   15018:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1501c:	ldur	w0, [x29, #-16]
   15020:	mov	w8, #0x5                   	// #5
   15024:	mov	w1, w8
   15028:	mov	w2, w8
   1502c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15030:	stur	w0, [x29, #-52]
   15034:	ldur	x0, [x29, #-24]
   15038:	ldur	w1, [x29, #-52]
   1503c:	ldur	x2, [x29, #-32]
   15040:	ldur	x3, [x29, #-40]
   15044:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   15048:	sub	x9, x29, #0x8
   1504c:	str	w0, [sp, #4380]
   15050:	mov	x0, x9
   15054:	ldr	w1, [sp, #4380]
   15058:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1505c:	tbnz	w0, #0, 15068 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13bdc>
   15060:	stur	wzr, [x29, #-4]
   15064:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15068:	ldur	w0, [x29, #-16]
   1506c:	mov	w1, #0x10                  	// #16
   15070:	mov	w2, #0x5                   	// #5
   15074:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15078:	stur	w0, [x29, #-52]
   1507c:	ldur	x0, [x29, #-24]
   15080:	ldur	w1, [x29, #-52]
   15084:	ldur	x2, [x29, #-32]
   15088:	ldur	x3, [x29, #-40]
   1508c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   15090:	sub	x8, x29, #0x8
   15094:	str	w0, [sp, #4376]
   15098:	mov	x0, x8
   1509c:	ldr	w1, [sp, #4376]
   150a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   150a4:	tbnz	w0, #0, 150b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13c24>
   150a8:	stur	wzr, [x29, #-4]
   150ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   150b0:	ldur	w8, [x29, #-8]
   150b4:	stur	w8, [x29, #-4]
   150b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   150bc:	ldur	w0, [x29, #-16]
   150c0:	mov	w8, wzr
   150c4:	mov	w1, w8
   150c8:	mov	w2, #0x5                   	// #5
   150cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   150d0:	stur	w0, [x29, #-52]
   150d4:	ldur	x0, [x29, #-24]
   150d8:	ldur	w1, [x29, #-52]
   150dc:	ldur	x2, [x29, #-32]
   150e0:	ldur	x3, [x29, #-40]
   150e4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   150e8:	sub	x9, x29, #0x8
   150ec:	str	w0, [sp, #4372]
   150f0:	mov	x0, x9
   150f4:	ldr	w1, [sp, #4372]
   150f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   150fc:	tbnz	w0, #0, 15108 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13c7c>
   15100:	stur	wzr, [x29, #-4]
   15104:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15108:	ldur	w0, [x29, #-16]
   1510c:	mov	w8, #0x5                   	// #5
   15110:	mov	w1, w8
   15114:	mov	w2, w8
   15118:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1511c:	stur	w0, [x29, #-52]
   15120:	ldur	x0, [x29, #-24]
   15124:	ldur	w1, [x29, #-52]
   15128:	ldur	x2, [x29, #-32]
   1512c:	ldur	x3, [x29, #-40]
   15130:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   15134:	sub	x9, x29, #0x8
   15138:	str	w0, [sp, #4368]
   1513c:	mov	x0, x9
   15140:	ldr	w1, [sp, #4368]
   15144:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15148:	tbnz	w0, #0, 15154 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13cc8>
   1514c:	stur	wzr, [x29, #-4]
   15150:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15154:	ldur	w0, [x29, #-16]
   15158:	mov	w1, #0x10                  	// #16
   1515c:	mov	w2, #0x5                   	// #5
   15160:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15164:	stur	w0, [x29, #-52]
   15168:	ldur	x0, [x29, #-24]
   1516c:	ldur	w1, [x29, #-52]
   15170:	ldur	x2, [x29, #-32]
   15174:	ldur	x3, [x29, #-40]
   15178:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1517c:	sub	x8, x29, #0x8
   15180:	str	w0, [sp, #4364]
   15184:	mov	x0, x8
   15188:	ldr	w1, [sp, #4364]
   1518c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15190:	tbnz	w0, #0, 1519c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13d10>
   15194:	stur	wzr, [x29, #-4]
   15198:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1519c:	ldur	w8, [x29, #-8]
   151a0:	stur	w8, [x29, #-4]
   151a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   151a8:	ldur	w0, [x29, #-16]
   151ac:	mov	w8, wzr
   151b0:	mov	w1, w8
   151b4:	mov	w2, #0x5                   	// #5
   151b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   151bc:	stur	w0, [x29, #-52]
   151c0:	ldur	x0, [x29, #-24]
   151c4:	ldur	w1, [x29, #-52]
   151c8:	ldur	x2, [x29, #-32]
   151cc:	ldur	x3, [x29, #-40]
   151d0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   151d4:	sub	x9, x29, #0x8
   151d8:	str	w0, [sp, #4360]
   151dc:	mov	x0, x9
   151e0:	ldr	w1, [sp, #4360]
   151e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   151e8:	tbnz	w0, #0, 151f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13d68>
   151ec:	stur	wzr, [x29, #-4]
   151f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   151f4:	ldur	w0, [x29, #-16]
   151f8:	mov	w8, wzr
   151fc:	mov	w1, w8
   15200:	mov	w2, #0x5                   	// #5
   15204:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15208:	stur	w0, [x29, #-52]
   1520c:	ldur	x0, [x29, #-24]
   15210:	ldur	w1, [x29, #-52]
   15214:	ldur	x2, [x29, #-32]
   15218:	ldur	x3, [x29, #-40]
   1521c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   15220:	sub	x9, x29, #0x8
   15224:	str	w0, [sp, #4356]
   15228:	mov	x0, x9
   1522c:	ldr	w1, [sp, #4356]
   15230:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15234:	tbnz	w0, #0, 15240 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13db4>
   15238:	stur	wzr, [x29, #-4]
   1523c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15240:	ldur	w0, [x29, #-16]
   15244:	mov	w8, #0x5                   	// #5
   15248:	mov	w1, w8
   1524c:	mov	w2, w8
   15250:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15254:	stur	w0, [x29, #-52]
   15258:	ldur	x0, [x29, #-24]
   1525c:	ldur	w1, [x29, #-52]
   15260:	ldur	x2, [x29, #-32]
   15264:	ldur	x3, [x29, #-40]
   15268:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   1526c:	sub	x9, x29, #0x8
   15270:	str	w0, [sp, #4352]
   15274:	mov	x0, x9
   15278:	ldr	w1, [sp, #4352]
   1527c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15280:	tbnz	w0, #0, 1528c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13e00>
   15284:	stur	wzr, [x29, #-4]
   15288:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1528c:	ldur	w0, [x29, #-16]
   15290:	mov	w1, #0x10                  	// #16
   15294:	mov	w2, #0x5                   	// #5
   15298:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1529c:	stur	w0, [x29, #-52]
   152a0:	ldur	x0, [x29, #-24]
   152a4:	ldur	w1, [x29, #-52]
   152a8:	ldur	x2, [x29, #-32]
   152ac:	ldur	x3, [x29, #-40]
   152b0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   152b4:	sub	x8, x29, #0x8
   152b8:	str	w0, [sp, #4348]
   152bc:	mov	x0, x8
   152c0:	ldr	w1, [sp, #4348]
   152c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   152c8:	tbnz	w0, #0, 152d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13e48>
   152cc:	stur	wzr, [x29, #-4]
   152d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   152d4:	ldur	w8, [x29, #-8]
   152d8:	stur	w8, [x29, #-4]
   152dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   152e0:	ldur	w0, [x29, #-16]
   152e4:	mov	w8, wzr
   152e8:	mov	w1, w8
   152ec:	mov	w2, #0x5                   	// #5
   152f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   152f4:	stur	w0, [x29, #-52]
   152f8:	ldur	x0, [x29, #-24]
   152fc:	ldur	w1, [x29, #-52]
   15300:	ldur	x2, [x29, #-32]
   15304:	ldur	x3, [x29, #-40]
   15308:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1530c:	sub	x9, x29, #0x8
   15310:	str	w0, [sp, #4344]
   15314:	mov	x0, x9
   15318:	ldr	w1, [sp, #4344]
   1531c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15320:	tbnz	w0, #0, 1532c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13ea0>
   15324:	stur	wzr, [x29, #-4]
   15328:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1532c:	ldur	w0, [x29, #-16]
   15330:	mov	w8, #0x5                   	// #5
   15334:	mov	w1, w8
   15338:	mov	w2, w8
   1533c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15340:	stur	w0, [x29, #-52]
   15344:	ldur	x0, [x29, #-24]
   15348:	ldur	w1, [x29, #-52]
   1534c:	ldur	x2, [x29, #-32]
   15350:	ldur	x3, [x29, #-40]
   15354:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   15358:	sub	x9, x29, #0x8
   1535c:	str	w0, [sp, #4340]
   15360:	mov	x0, x9
   15364:	ldr	w1, [sp, #4340]
   15368:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1536c:	tbnz	w0, #0, 15378 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13eec>
   15370:	stur	wzr, [x29, #-4]
   15374:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15378:	ldur	w8, [x29, #-8]
   1537c:	stur	w8, [x29, #-4]
   15380:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15384:	ldur	w0, [x29, #-16]
   15388:	mov	w8, wzr
   1538c:	mov	w1, w8
   15390:	mov	w2, #0x5                   	// #5
   15394:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15398:	stur	w0, [x29, #-52]
   1539c:	ldur	x0, [x29, #-24]
   153a0:	ldur	w1, [x29, #-52]
   153a4:	ldur	x2, [x29, #-32]
   153a8:	ldur	x3, [x29, #-40]
   153ac:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   153b0:	sub	x9, x29, #0x8
   153b4:	str	w0, [sp, #4336]
   153b8:	mov	x0, x9
   153bc:	ldr	w1, [sp, #4336]
   153c0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   153c4:	tbnz	w0, #0, 153d0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13f44>
   153c8:	stur	wzr, [x29, #-4]
   153cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   153d0:	ldur	w0, [x29, #-16]
   153d4:	mov	w8, wzr
   153d8:	mov	w1, w8
   153dc:	mov	w2, #0x5                   	// #5
   153e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   153e4:	stur	w0, [x29, #-52]
   153e8:	ldur	x0, [x29, #-24]
   153ec:	ldur	w1, [x29, #-52]
   153f0:	ldur	x2, [x29, #-32]
   153f4:	ldur	x3, [x29, #-40]
   153f8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   153fc:	sub	x9, x29, #0x8
   15400:	str	w0, [sp, #4332]
   15404:	mov	x0, x9
   15408:	ldr	w1, [sp, #4332]
   1540c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15410:	tbnz	w0, #0, 1541c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13f90>
   15414:	stur	wzr, [x29, #-4]
   15418:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1541c:	ldur	w0, [x29, #-16]
   15420:	mov	w8, #0x5                   	// #5
   15424:	mov	w1, w8
   15428:	mov	w2, w8
   1542c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15430:	stur	w0, [x29, #-52]
   15434:	ldur	x0, [x29, #-24]
   15438:	ldur	w1, [x29, #-52]
   1543c:	ldur	x2, [x29, #-32]
   15440:	ldur	x3, [x29, #-40]
   15444:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   15448:	sub	x9, x29, #0x8
   1544c:	str	w0, [sp, #4328]
   15450:	mov	x0, x9
   15454:	ldr	w1, [sp, #4328]
   15458:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1545c:	tbnz	w0, #0, 15468 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13fdc>
   15460:	stur	wzr, [x29, #-4]
   15464:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15468:	ldur	w0, [x29, #-16]
   1546c:	mov	w1, #0x10                  	// #16
   15470:	mov	w2, #0x5                   	// #5
   15474:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15478:	stur	w0, [x29, #-52]
   1547c:	ldur	x0, [x29, #-24]
   15480:	ldur	w1, [x29, #-52]
   15484:	ldur	x2, [x29, #-32]
   15488:	ldur	x3, [x29, #-40]
   1548c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   15490:	sub	x8, x29, #0x8
   15494:	str	w0, [sp, #4324]
   15498:	mov	x0, x8
   1549c:	ldr	w1, [sp, #4324]
   154a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   154a4:	tbnz	w0, #0, 154b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14024>
   154a8:	stur	wzr, [x29, #-4]
   154ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   154b0:	ldur	w8, [x29, #-8]
   154b4:	stur	w8, [x29, #-4]
   154b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   154bc:	ldur	w0, [x29, #-16]
   154c0:	mov	w8, wzr
   154c4:	mov	w1, w8
   154c8:	mov	w2, #0x5                   	// #5
   154cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   154d0:	stur	w0, [x29, #-52]
   154d4:	ldur	x0, [x29, #-24]
   154d8:	ldur	w1, [x29, #-52]
   154dc:	ldur	x2, [x29, #-32]
   154e0:	ldur	x3, [x29, #-40]
   154e4:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   154e8:	sub	x9, x29, #0x8
   154ec:	str	w0, [sp, #4320]
   154f0:	mov	x0, x9
   154f4:	ldr	w1, [sp, #4320]
   154f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   154fc:	tbnz	w0, #0, 15508 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1407c>
   15500:	stur	wzr, [x29, #-4]
   15504:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15508:	ldur	w0, [x29, #-16]
   1550c:	mov	w8, #0x5                   	// #5
   15510:	mov	w1, w8
   15514:	mov	w2, w8
   15518:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1551c:	stur	w0, [x29, #-52]
   15520:	ldur	x0, [x29, #-24]
   15524:	ldur	w1, [x29, #-52]
   15528:	ldur	x2, [x29, #-32]
   1552c:	ldur	x3, [x29, #-40]
   15530:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   15534:	sub	x9, x29, #0x8
   15538:	str	w0, [sp, #4316]
   1553c:	mov	x0, x9
   15540:	ldr	w1, [sp, #4316]
   15544:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15548:	tbnz	w0, #0, 15554 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x140c8>
   1554c:	stur	wzr, [x29, #-4]
   15550:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15554:	ldur	w8, [x29, #-8]
   15558:	stur	w8, [x29, #-4]
   1555c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15560:	ldur	w0, [x29, #-16]
   15564:	mov	w8, wzr
   15568:	mov	w1, w8
   1556c:	mov	w2, #0x5                   	// #5
   15570:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15574:	stur	w0, [x29, #-52]
   15578:	ldur	x0, [x29, #-24]
   1557c:	ldur	w1, [x29, #-52]
   15580:	ldur	x2, [x29, #-32]
   15584:	ldur	x3, [x29, #-40]
   15588:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1558c:	sub	x9, x29, #0x8
   15590:	str	w0, [sp, #4312]
   15594:	mov	x0, x9
   15598:	ldr	w1, [sp, #4312]
   1559c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   155a0:	tbnz	w0, #0, 155ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14120>
   155a4:	stur	wzr, [x29, #-4]
   155a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   155ac:	ldur	w0, [x29, #-16]
   155b0:	mov	w8, #0x5                   	// #5
   155b4:	mov	w1, w8
   155b8:	mov	w2, w8
   155bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   155c0:	stur	w0, [x29, #-52]
   155c4:	ldur	x0, [x29, #-24]
   155c8:	ldur	w1, [x29, #-52]
   155cc:	ldur	x2, [x29, #-32]
   155d0:	ldur	x3, [x29, #-40]
   155d4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   155d8:	sub	x9, x29, #0x8
   155dc:	str	w0, [sp, #4308]
   155e0:	mov	x0, x9
   155e4:	ldr	w1, [sp, #4308]
   155e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   155ec:	tbnz	w0, #0, 155f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1416c>
   155f0:	stur	wzr, [x29, #-4]
   155f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   155f8:	ldur	w0, [x29, #-16]
   155fc:	mov	w1, #0x10                  	// #16
   15600:	mov	w2, #0x5                   	// #5
   15604:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15608:	stur	w0, [x29, #-52]
   1560c:	ldur	x0, [x29, #-24]
   15610:	ldur	w1, [x29, #-52]
   15614:	ldur	x2, [x29, #-32]
   15618:	ldur	x3, [x29, #-40]
   1561c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   15620:	sub	x8, x29, #0x8
   15624:	str	w0, [sp, #4304]
   15628:	mov	x0, x8
   1562c:	ldr	w1, [sp, #4304]
   15630:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15634:	tbnz	w0, #0, 15640 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x141b4>
   15638:	stur	wzr, [x29, #-4]
   1563c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15640:	ldur	w0, [x29, #-16]
   15644:	mov	w1, #0xb                   	// #11
   15648:	mov	w2, #0x3                   	// #3
   1564c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15650:	stur	w0, [x29, #-52]
   15654:	ldur	x0, [x29, #-24]
   15658:	ldur	w8, [x29, #-52]
   1565c:	mov	w3, w8
   15660:	str	x0, [sp, #4296]
   15664:	mov	x0, x3
   15668:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1566c:	add	x9, sp, #0x2, lsl #12
   15670:	add	x9, x9, #0xaf8
   15674:	str	x0, [sp, #11000]
   15678:	str	x1, [sp, #11008]
   1567c:	ldr	x0, [sp, #4296]
   15680:	mov	x1, x9
   15684:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   15688:	ldur	w8, [x29, #-8]
   1568c:	stur	w8, [x29, #-4]
   15690:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15694:	ldur	w0, [x29, #-16]
   15698:	mov	w8, wzr
   1569c:	mov	w1, w8
   156a0:	mov	w2, #0x5                   	// #5
   156a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   156a8:	stur	w0, [x29, #-52]
   156ac:	ldur	x0, [x29, #-24]
   156b0:	ldur	w1, [x29, #-52]
   156b4:	ldur	x2, [x29, #-32]
   156b8:	ldur	x3, [x29, #-40]
   156bc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   156c0:	sub	x9, x29, #0x8
   156c4:	str	w0, [sp, #4292]
   156c8:	mov	x0, x9
   156cc:	ldr	w1, [sp, #4292]
   156d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   156d4:	tbnz	w0, #0, 156e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14254>
   156d8:	stur	wzr, [x29, #-4]
   156dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   156e0:	ldur	w0, [x29, #-16]
   156e4:	mov	w8, #0x5                   	// #5
   156e8:	mov	w1, w8
   156ec:	mov	w2, w8
   156f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   156f4:	stur	w0, [x29, #-52]
   156f8:	ldur	x0, [x29, #-24]
   156fc:	ldur	w1, [x29, #-52]
   15700:	ldur	x2, [x29, #-32]
   15704:	ldur	x3, [x29, #-40]
   15708:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1570c:	sub	x9, x29, #0x8
   15710:	str	w0, [sp, #4288]
   15714:	mov	x0, x9
   15718:	ldr	w1, [sp, #4288]
   1571c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15720:	tbnz	w0, #0, 1572c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x142a0>
   15724:	stur	wzr, [x29, #-4]
   15728:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1572c:	ldur	w0, [x29, #-16]
   15730:	mov	w1, #0x10                  	// #16
   15734:	mov	w2, #0x5                   	// #5
   15738:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1573c:	stur	w0, [x29, #-52]
   15740:	ldur	x0, [x29, #-24]
   15744:	ldur	w1, [x29, #-52]
   15748:	ldur	x2, [x29, #-32]
   1574c:	ldur	x3, [x29, #-40]
   15750:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15754:	sub	x8, x29, #0x8
   15758:	str	w0, [sp, #4284]
   1575c:	mov	x0, x8
   15760:	ldr	w1, [sp, #4284]
   15764:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15768:	tbnz	w0, #0, 15774 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x142e8>
   1576c:	stur	wzr, [x29, #-4]
   15770:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15774:	ldur	w8, [x29, #-8]
   15778:	stur	w8, [x29, #-4]
   1577c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15780:	ldur	w0, [x29, #-16]
   15784:	mov	w8, wzr
   15788:	mov	w1, w8
   1578c:	mov	w2, #0x5                   	// #5
   15790:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15794:	stur	w0, [x29, #-52]
   15798:	ldur	x0, [x29, #-24]
   1579c:	ldur	w1, [x29, #-52]
   157a0:	ldur	x2, [x29, #-32]
   157a4:	ldur	x3, [x29, #-40]
   157a8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   157ac:	sub	x9, x29, #0x8
   157b0:	str	w0, [sp, #4280]
   157b4:	mov	x0, x9
   157b8:	ldr	w1, [sp, #4280]
   157bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   157c0:	tbnz	w0, #0, 157cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14340>
   157c4:	stur	wzr, [x29, #-4]
   157c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   157cc:	ldur	w0, [x29, #-16]
   157d0:	mov	w8, #0x5                   	// #5
   157d4:	mov	w1, w8
   157d8:	mov	w2, w8
   157dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   157e0:	stur	w0, [x29, #-52]
   157e4:	ldur	x0, [x29, #-24]
   157e8:	ldur	w1, [x29, #-52]
   157ec:	ldur	x2, [x29, #-32]
   157f0:	ldur	x3, [x29, #-40]
   157f4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   157f8:	sub	x9, x29, #0x8
   157fc:	str	w0, [sp, #4276]
   15800:	mov	x0, x9
   15804:	ldr	w1, [sp, #4276]
   15808:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1580c:	tbnz	w0, #0, 15818 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1438c>
   15810:	stur	wzr, [x29, #-4]
   15814:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15818:	ldur	w0, [x29, #-16]
   1581c:	mov	w1, #0x14                  	// #20
   15820:	mov	w2, #0x1                   	// #1
   15824:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15828:	stur	w0, [x29, #-52]
   1582c:	ldur	x0, [x29, #-24]
   15830:	ldur	w8, [x29, #-52]
   15834:	mov	w3, w8
   15838:	str	x0, [sp, #4264]
   1583c:	mov	x0, x3
   15840:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   15844:	add	x9, sp, #0x2, lsl #12
   15848:	add	x9, x9, #0xae8
   1584c:	str	x0, [sp, #10984]
   15850:	str	x1, [sp, #10992]
   15854:	ldr	x0, [sp, #4264]
   15858:	mov	x1, x9
   1585c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   15860:	ldur	w8, [x29, #-8]
   15864:	stur	w8, [x29, #-4]
   15868:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1586c:	ldur	w0, [x29, #-16]
   15870:	mov	w8, wzr
   15874:	mov	w1, w8
   15878:	mov	w2, #0x5                   	// #5
   1587c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15880:	stur	w0, [x29, #-52]
   15884:	ldur	x0, [x29, #-24]
   15888:	ldur	w1, [x29, #-52]
   1588c:	ldur	x2, [x29, #-32]
   15890:	ldur	x3, [x29, #-40]
   15894:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15898:	sub	x9, x29, #0x8
   1589c:	str	w0, [sp, #4260]
   158a0:	mov	x0, x9
   158a4:	ldr	w1, [sp, #4260]
   158a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   158ac:	tbnz	w0, #0, 158b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1442c>
   158b0:	stur	wzr, [x29, #-4]
   158b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   158b8:	ldur	w0, [x29, #-16]
   158bc:	mov	w8, #0x5                   	// #5
   158c0:	mov	w1, w8
   158c4:	mov	w2, w8
   158c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   158cc:	stur	w0, [x29, #-52]
   158d0:	ldur	x0, [x29, #-24]
   158d4:	ldur	w1, [x29, #-52]
   158d8:	ldur	x2, [x29, #-32]
   158dc:	ldur	x3, [x29, #-40]
   158e0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   158e4:	sub	x9, x29, #0x8
   158e8:	str	w0, [sp, #4256]
   158ec:	mov	x0, x9
   158f0:	ldr	w1, [sp, #4256]
   158f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   158f8:	tbnz	w0, #0, 15904 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14478>
   158fc:	stur	wzr, [x29, #-4]
   15900:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15904:	ldur	w0, [x29, #-16]
   15908:	mov	w1, #0x13                  	// #19
   1590c:	mov	w2, #0x2                   	// #2
   15910:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15914:	stur	w0, [x29, #-52]
   15918:	ldur	x0, [x29, #-24]
   1591c:	ldur	w8, [x29, #-52]
   15920:	mov	w3, w8
   15924:	str	x0, [sp, #4248]
   15928:	mov	x0, x3
   1592c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   15930:	add	x9, sp, #0x2, lsl #12
   15934:	add	x9, x9, #0xad8
   15938:	str	x0, [sp, #10968]
   1593c:	str	x1, [sp, #10976]
   15940:	ldr	x0, [sp, #4248]
   15944:	mov	x1, x9
   15948:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1594c:	ldur	w8, [x29, #-8]
   15950:	stur	w8, [x29, #-4]
   15954:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15958:	ldur	w0, [x29, #-16]
   1595c:	mov	w8, wzr
   15960:	mov	w1, w8
   15964:	mov	w2, #0x5                   	// #5
   15968:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1596c:	stur	w0, [x29, #-52]
   15970:	ldur	x0, [x29, #-24]
   15974:	ldur	w1, [x29, #-52]
   15978:	ldur	x2, [x29, #-32]
   1597c:	ldur	x3, [x29, #-40]
   15980:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15984:	sub	x9, x29, #0x8
   15988:	str	w0, [sp, #4244]
   1598c:	mov	x0, x9
   15990:	ldr	w1, [sp, #4244]
   15994:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15998:	tbnz	w0, #0, 159a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14518>
   1599c:	stur	wzr, [x29, #-4]
   159a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   159a4:	ldur	w0, [x29, #-16]
   159a8:	mov	w8, #0x5                   	// #5
   159ac:	mov	w1, w8
   159b0:	mov	w2, w8
   159b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   159b8:	stur	w0, [x29, #-52]
   159bc:	ldur	x0, [x29, #-24]
   159c0:	ldur	w1, [x29, #-52]
   159c4:	ldur	x2, [x29, #-32]
   159c8:	ldur	x3, [x29, #-40]
   159cc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   159d0:	sub	x9, x29, #0x8
   159d4:	str	w0, [sp, #4240]
   159d8:	mov	x0, x9
   159dc:	ldr	w1, [sp, #4240]
   159e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   159e4:	tbnz	w0, #0, 159f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14564>
   159e8:	stur	wzr, [x29, #-4]
   159ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   159f0:	ldur	w0, [x29, #-16]
   159f4:	mov	w1, #0x12                  	// #18
   159f8:	mov	w2, #0x3                   	// #3
   159fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15a00:	stur	w0, [x29, #-52]
   15a04:	ldur	x0, [x29, #-24]
   15a08:	ldur	w8, [x29, #-52]
   15a0c:	mov	w3, w8
   15a10:	str	x0, [sp, #4232]
   15a14:	mov	x0, x3
   15a18:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   15a1c:	add	x9, sp, #0x2, lsl #12
   15a20:	add	x9, x9, #0xac8
   15a24:	str	x0, [sp, #10952]
   15a28:	str	x1, [sp, #10960]
   15a2c:	ldr	x0, [sp, #4232]
   15a30:	mov	x1, x9
   15a34:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   15a38:	ldur	w8, [x29, #-8]
   15a3c:	stur	w8, [x29, #-4]
   15a40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15a44:	ldur	w0, [x29, #-16]
   15a48:	mov	w8, wzr
   15a4c:	mov	w1, w8
   15a50:	mov	w2, #0x5                   	// #5
   15a54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15a58:	stur	w0, [x29, #-52]
   15a5c:	ldur	x0, [x29, #-24]
   15a60:	ldur	w1, [x29, #-52]
   15a64:	ldur	x2, [x29, #-32]
   15a68:	ldur	x3, [x29, #-40]
   15a6c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15a70:	sub	x9, x29, #0x8
   15a74:	str	w0, [sp, #4228]
   15a78:	mov	x0, x9
   15a7c:	ldr	w1, [sp, #4228]
   15a80:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15a84:	tbnz	w0, #0, 15a90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14604>
   15a88:	stur	wzr, [x29, #-4]
   15a8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15a90:	ldur	w0, [x29, #-16]
   15a94:	mov	w8, #0x5                   	// #5
   15a98:	mov	w1, w8
   15a9c:	mov	w2, w8
   15aa0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15aa4:	stur	w0, [x29, #-52]
   15aa8:	ldur	x0, [x29, #-24]
   15aac:	ldur	w1, [x29, #-52]
   15ab0:	ldur	x2, [x29, #-32]
   15ab4:	ldur	x3, [x29, #-40]
   15ab8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15abc:	sub	x9, x29, #0x8
   15ac0:	str	w0, [sp, #4224]
   15ac4:	mov	x0, x9
   15ac8:	ldr	w1, [sp, #4224]
   15acc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15ad0:	tbnz	w0, #0, 15adc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14650>
   15ad4:	stur	wzr, [x29, #-4]
   15ad8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15adc:	ldur	w0, [x29, #-16]
   15ae0:	mov	w1, #0x11                  	// #17
   15ae4:	mov	w2, #0x4                   	// #4
   15ae8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15aec:	stur	w0, [x29, #-52]
   15af0:	ldur	x0, [x29, #-24]
   15af4:	ldur	w8, [x29, #-52]
   15af8:	mov	w3, w8
   15afc:	str	x0, [sp, #4216]
   15b00:	mov	x0, x3
   15b04:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   15b08:	add	x9, sp, #0x2, lsl #12
   15b0c:	add	x9, x9, #0xab8
   15b10:	str	x0, [sp, #10936]
   15b14:	str	x1, [sp, #10944]
   15b18:	ldr	x0, [sp, #4216]
   15b1c:	mov	x1, x9
   15b20:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   15b24:	ldur	w8, [x29, #-8]
   15b28:	stur	w8, [x29, #-4]
   15b2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15b30:	ldur	w0, [x29, #-16]
   15b34:	mov	w8, wzr
   15b38:	mov	w1, w8
   15b3c:	mov	w2, #0x5                   	// #5
   15b40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15b44:	stur	w0, [x29, #-52]
   15b48:	ldur	x0, [x29, #-24]
   15b4c:	ldur	w1, [x29, #-52]
   15b50:	ldur	x2, [x29, #-32]
   15b54:	ldur	x3, [x29, #-40]
   15b58:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15b5c:	sub	x9, x29, #0x8
   15b60:	str	w0, [sp, #4212]
   15b64:	mov	x0, x9
   15b68:	ldr	w1, [sp, #4212]
   15b6c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15b70:	tbnz	w0, #0, 15b7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x146f0>
   15b74:	stur	wzr, [x29, #-4]
   15b78:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15b7c:	ldur	w0, [x29, #-16]
   15b80:	mov	w8, #0x5                   	// #5
   15b84:	mov	w1, w8
   15b88:	mov	w2, w8
   15b8c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15b90:	stur	w0, [x29, #-52]
   15b94:	ldur	x0, [x29, #-24]
   15b98:	ldur	w1, [x29, #-52]
   15b9c:	ldur	x2, [x29, #-32]
   15ba0:	ldur	x3, [x29, #-40]
   15ba4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15ba8:	sub	x9, x29, #0x8
   15bac:	str	w0, [sp, #4208]
   15bb0:	mov	x0, x9
   15bb4:	ldr	w1, [sp, #4208]
   15bb8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15bbc:	tbnz	w0, #0, 15bc8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1473c>
   15bc0:	stur	wzr, [x29, #-4]
   15bc4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15bc8:	ldur	w8, [x29, #-8]
   15bcc:	stur	w8, [x29, #-4]
   15bd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15bd4:	ldur	w0, [x29, #-16]
   15bd8:	mov	w8, wzr
   15bdc:	mov	w1, w8
   15be0:	mov	w2, #0x5                   	// #5
   15be4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15be8:	stur	w0, [x29, #-52]
   15bec:	ldur	x0, [x29, #-24]
   15bf0:	ldur	w1, [x29, #-52]
   15bf4:	ldur	x2, [x29, #-32]
   15bf8:	ldur	x3, [x29, #-40]
   15bfc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15c00:	sub	x9, x29, #0x8
   15c04:	str	w0, [sp, #4204]
   15c08:	mov	x0, x9
   15c0c:	ldr	w1, [sp, #4204]
   15c10:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15c14:	tbnz	w0, #0, 15c20 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14794>
   15c18:	stur	wzr, [x29, #-4]
   15c1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15c20:	ldur	w0, [x29, #-16]
   15c24:	mov	w8, #0x5                   	// #5
   15c28:	mov	w1, w8
   15c2c:	mov	w2, w8
   15c30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15c34:	stur	w0, [x29, #-52]
   15c38:	ldur	x0, [x29, #-24]
   15c3c:	ldur	w1, [x29, #-52]
   15c40:	ldur	x2, [x29, #-32]
   15c44:	ldur	x3, [x29, #-40]
   15c48:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   15c4c:	sub	x9, x29, #0x8
   15c50:	str	w0, [sp, #4200]
   15c54:	mov	x0, x9
   15c58:	ldr	w1, [sp, #4200]
   15c5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15c60:	tbnz	w0, #0, 15c6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x147e0>
   15c64:	stur	wzr, [x29, #-4]
   15c68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15c6c:	ldur	w8, [x29, #-8]
   15c70:	stur	w8, [x29, #-4]
   15c74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15c78:	ldur	w0, [x29, #-16]
   15c7c:	mov	w8, wzr
   15c80:	mov	w1, w8
   15c84:	mov	w2, #0x5                   	// #5
   15c88:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15c8c:	stur	w0, [x29, #-52]
   15c90:	ldur	x0, [x29, #-24]
   15c94:	ldur	w1, [x29, #-52]
   15c98:	ldur	x2, [x29, #-32]
   15c9c:	ldur	x3, [x29, #-40]
   15ca0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15ca4:	sub	x9, x29, #0x8
   15ca8:	str	w0, [sp, #4196]
   15cac:	mov	x0, x9
   15cb0:	ldr	w1, [sp, #4196]
   15cb4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15cb8:	tbnz	w0, #0, 15cc4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14838>
   15cbc:	stur	wzr, [x29, #-4]
   15cc0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15cc4:	ldur	w0, [x29, #-16]
   15cc8:	mov	w8, #0x5                   	// #5
   15ccc:	mov	w1, w8
   15cd0:	mov	w2, w8
   15cd4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15cd8:	stur	w0, [x29, #-52]
   15cdc:	ldur	x0, [x29, #-24]
   15ce0:	ldur	w1, [x29, #-52]
   15ce4:	ldur	x2, [x29, #-32]
   15ce8:	ldur	x3, [x29, #-40]
   15cec:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   15cf0:	sub	x9, x29, #0x8
   15cf4:	str	w0, [sp, #4192]
   15cf8:	mov	x0, x9
   15cfc:	ldr	w1, [sp, #4192]
   15d00:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15d04:	tbnz	w0, #0, 15d10 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14884>
   15d08:	stur	wzr, [x29, #-4]
   15d0c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15d10:	ldur	w8, [x29, #-8]
   15d14:	stur	w8, [x29, #-4]
   15d18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15d1c:	ldur	w0, [x29, #-16]
   15d20:	mov	w8, wzr
   15d24:	mov	w1, w8
   15d28:	mov	w2, #0x5                   	// #5
   15d2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15d30:	stur	w0, [x29, #-52]
   15d34:	ldur	x0, [x29, #-24]
   15d38:	ldur	w1, [x29, #-52]
   15d3c:	ldur	x2, [x29, #-32]
   15d40:	ldur	x3, [x29, #-40]
   15d44:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15d48:	sub	x9, x29, #0x8
   15d4c:	str	w0, [sp, #4188]
   15d50:	mov	x0, x9
   15d54:	ldr	w1, [sp, #4188]
   15d58:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15d5c:	tbnz	w0, #0, 15d68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x148dc>
   15d60:	stur	wzr, [x29, #-4]
   15d64:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15d68:	ldur	w0, [x29, #-16]
   15d6c:	mov	w8, wzr
   15d70:	mov	w1, w8
   15d74:	mov	w2, #0x5                   	// #5
   15d78:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15d7c:	stur	w0, [x29, #-52]
   15d80:	ldur	x0, [x29, #-24]
   15d84:	ldur	w1, [x29, #-52]
   15d88:	ldur	x2, [x29, #-32]
   15d8c:	ldur	x3, [x29, #-40]
   15d90:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15d94:	sub	x9, x29, #0x8
   15d98:	str	w0, [sp, #4184]
   15d9c:	mov	x0, x9
   15da0:	ldr	w1, [sp, #4184]
   15da4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15da8:	tbnz	w0, #0, 15db4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14928>
   15dac:	stur	wzr, [x29, #-4]
   15db0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15db4:	ldur	w0, [x29, #-16]
   15db8:	mov	w8, #0x5                   	// #5
   15dbc:	mov	w1, w8
   15dc0:	mov	w2, w8
   15dc4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15dc8:	stur	w0, [x29, #-52]
   15dcc:	ldur	x0, [x29, #-24]
   15dd0:	ldur	w1, [x29, #-52]
   15dd4:	ldur	x2, [x29, #-32]
   15dd8:	ldur	x3, [x29, #-40]
   15ddc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15de0:	sub	x9, x29, #0x8
   15de4:	str	w0, [sp, #4180]
   15de8:	mov	x0, x9
   15dec:	ldr	w1, [sp, #4180]
   15df0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15df4:	tbnz	w0, #0, 15e00 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14974>
   15df8:	stur	wzr, [x29, #-4]
   15dfc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15e00:	ldur	w0, [x29, #-16]
   15e04:	mov	w1, #0x10                  	// #16
   15e08:	mov	w2, #0x5                   	// #5
   15e0c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15e10:	stur	w0, [x29, #-52]
   15e14:	ldur	x0, [x29, #-24]
   15e18:	ldur	w1, [x29, #-52]
   15e1c:	ldur	x2, [x29, #-32]
   15e20:	ldur	x3, [x29, #-40]
   15e24:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15e28:	sub	x8, x29, #0x8
   15e2c:	str	w0, [sp, #4176]
   15e30:	mov	x0, x8
   15e34:	ldr	w1, [sp, #4176]
   15e38:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15e3c:	tbnz	w0, #0, 15e48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x149bc>
   15e40:	stur	wzr, [x29, #-4]
   15e44:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15e48:	ldur	w8, [x29, #-8]
   15e4c:	stur	w8, [x29, #-4]
   15e50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15e54:	ldur	w0, [x29, #-16]
   15e58:	mov	w8, wzr
   15e5c:	mov	w1, w8
   15e60:	mov	w2, #0x5                   	// #5
   15e64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15e68:	stur	w0, [x29, #-52]
   15e6c:	ldur	x0, [x29, #-24]
   15e70:	ldur	w1, [x29, #-52]
   15e74:	ldur	x2, [x29, #-32]
   15e78:	ldur	x3, [x29, #-40]
   15e7c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15e80:	sub	x9, x29, #0x8
   15e84:	str	w0, [sp, #4172]
   15e88:	mov	x0, x9
   15e8c:	ldr	w1, [sp, #4172]
   15e90:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15e94:	tbnz	w0, #0, 15ea0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14a14>
   15e98:	stur	wzr, [x29, #-4]
   15e9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15ea0:	ldur	w0, [x29, #-16]
   15ea4:	mov	w8, wzr
   15ea8:	mov	w1, w8
   15eac:	mov	w2, #0x5                   	// #5
   15eb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15eb4:	stur	w0, [x29, #-52]
   15eb8:	ldur	x0, [x29, #-24]
   15ebc:	ldur	w1, [x29, #-52]
   15ec0:	ldur	x2, [x29, #-32]
   15ec4:	ldur	x3, [x29, #-40]
   15ec8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15ecc:	sub	x9, x29, #0x8
   15ed0:	str	w0, [sp, #4168]
   15ed4:	mov	x0, x9
   15ed8:	ldr	w1, [sp, #4168]
   15edc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15ee0:	tbnz	w0, #0, 15eec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14a60>
   15ee4:	stur	wzr, [x29, #-4]
   15ee8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15eec:	ldur	w0, [x29, #-16]
   15ef0:	mov	w1, #0x14                  	// #20
   15ef4:	mov	w2, #0x1                   	// #1
   15ef8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15efc:	stur	w0, [x29, #-52]
   15f00:	ldur	x0, [x29, #-24]
   15f04:	ldur	w8, [x29, #-52]
   15f08:	mov	w3, w8
   15f0c:	str	x0, [sp, #4160]
   15f10:	mov	x0, x3
   15f14:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   15f18:	add	x9, sp, #0x2, lsl #12
   15f1c:	add	x9, x9, #0xaa8
   15f20:	str	x0, [sp, #10920]
   15f24:	str	x1, [sp, #10928]
   15f28:	ldr	x0, [sp, #4160]
   15f2c:	mov	x1, x9
   15f30:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   15f34:	ldur	w0, [x29, #-16]
   15f38:	mov	w8, #0x5                   	// #5
   15f3c:	mov	w1, w8
   15f40:	mov	w2, w8
   15f44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15f48:	stur	w0, [x29, #-52]
   15f4c:	ldur	x0, [x29, #-24]
   15f50:	ldur	w1, [x29, #-52]
   15f54:	ldur	x2, [x29, #-32]
   15f58:	ldur	x3, [x29, #-40]
   15f5c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   15f60:	sub	x9, x29, #0x8
   15f64:	str	w0, [sp, #4156]
   15f68:	mov	x0, x9
   15f6c:	ldr	w1, [sp, #4156]
   15f70:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15f74:	tbnz	w0, #0, 15f80 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14af4>
   15f78:	stur	wzr, [x29, #-4]
   15f7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15f80:	ldur	w8, [x29, #-8]
   15f84:	stur	w8, [x29, #-4]
   15f88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15f8c:	ldur	w0, [x29, #-16]
   15f90:	mov	w8, wzr
   15f94:	mov	w1, w8
   15f98:	mov	w2, #0x5                   	// #5
   15f9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15fa0:	stur	w0, [x29, #-52]
   15fa4:	ldur	x0, [x29, #-24]
   15fa8:	ldur	w1, [x29, #-52]
   15fac:	ldur	x2, [x29, #-32]
   15fb0:	ldur	x3, [x29, #-40]
   15fb4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   15fb8:	sub	x9, x29, #0x8
   15fbc:	str	w0, [sp, #4152]
   15fc0:	mov	x0, x9
   15fc4:	ldr	w1, [sp, #4152]
   15fc8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15fcc:	tbnz	w0, #0, 15fd8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14b4c>
   15fd0:	stur	wzr, [x29, #-4]
   15fd4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   15fd8:	ldur	w0, [x29, #-16]
   15fdc:	mov	w8, wzr
   15fe0:	mov	w1, w8
   15fe4:	mov	w2, #0x5                   	// #5
   15fe8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   15fec:	stur	w0, [x29, #-52]
   15ff0:	ldur	x0, [x29, #-24]
   15ff4:	ldur	w1, [x29, #-52]
   15ff8:	ldur	x2, [x29, #-32]
   15ffc:	ldur	x3, [x29, #-40]
   16000:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16004:	sub	x9, x29, #0x8
   16008:	str	w0, [sp, #4148]
   1600c:	mov	x0, x9
   16010:	ldr	w1, [sp, #4148]
   16014:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16018:	tbnz	w0, #0, 16024 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14b98>
   1601c:	stur	wzr, [x29, #-4]
   16020:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16024:	ldur	w0, [x29, #-16]
   16028:	mov	w1, #0x13                  	// #19
   1602c:	mov	w2, #0x2                   	// #2
   16030:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16034:	stur	w0, [x29, #-52]
   16038:	ldur	x0, [x29, #-24]
   1603c:	ldur	w8, [x29, #-52]
   16040:	mov	w3, w8
   16044:	str	x0, [sp, #4136]
   16048:	mov	x0, x3
   1604c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   16050:	add	x9, sp, #0x2, lsl #12
   16054:	add	x9, x9, #0xa98
   16058:	str	x0, [sp, #10904]
   1605c:	str	x1, [sp, #10912]
   16060:	ldr	x0, [sp, #4136]
   16064:	mov	x1, x9
   16068:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1606c:	ldur	w0, [x29, #-16]
   16070:	mov	w8, #0x5                   	// #5
   16074:	mov	w1, w8
   16078:	mov	w2, w8
   1607c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16080:	stur	w0, [x29, #-52]
   16084:	ldur	x0, [x29, #-24]
   16088:	ldur	w1, [x29, #-52]
   1608c:	ldur	x2, [x29, #-32]
   16090:	ldur	x3, [x29, #-40]
   16094:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   16098:	sub	x9, x29, #0x8
   1609c:	str	w0, [sp, #4132]
   160a0:	mov	x0, x9
   160a4:	ldr	w1, [sp, #4132]
   160a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   160ac:	tbnz	w0, #0, 160b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14c2c>
   160b0:	stur	wzr, [x29, #-4]
   160b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   160b8:	ldur	w8, [x29, #-8]
   160bc:	stur	w8, [x29, #-4]
   160c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   160c4:	ldur	w0, [x29, #-16]
   160c8:	mov	w8, wzr
   160cc:	mov	w1, w8
   160d0:	mov	w2, #0x5                   	// #5
   160d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   160d8:	stur	w0, [x29, #-52]
   160dc:	ldur	x0, [x29, #-24]
   160e0:	ldur	w1, [x29, #-52]
   160e4:	ldur	x2, [x29, #-32]
   160e8:	ldur	x3, [x29, #-40]
   160ec:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   160f0:	sub	x9, x29, #0x8
   160f4:	str	w0, [sp, #4128]
   160f8:	mov	x0, x9
   160fc:	ldr	w1, [sp, #4128]
   16100:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16104:	tbnz	w0, #0, 16110 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14c84>
   16108:	stur	wzr, [x29, #-4]
   1610c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16110:	ldur	w0, [x29, #-16]
   16114:	mov	w8, wzr
   16118:	mov	w1, w8
   1611c:	mov	w2, #0x5                   	// #5
   16120:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16124:	stur	w0, [x29, #-52]
   16128:	ldur	x0, [x29, #-24]
   1612c:	ldur	w1, [x29, #-52]
   16130:	ldur	x2, [x29, #-32]
   16134:	ldur	x3, [x29, #-40]
   16138:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1613c:	sub	x9, x29, #0x8
   16140:	str	w0, [sp, #4124]
   16144:	mov	x0, x9
   16148:	ldr	w1, [sp, #4124]
   1614c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16150:	tbnz	w0, #0, 1615c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14cd0>
   16154:	stur	wzr, [x29, #-4]
   16158:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1615c:	ldur	w0, [x29, #-16]
   16160:	mov	w1, #0x12                  	// #18
   16164:	mov	w2, #0x3                   	// #3
   16168:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1616c:	stur	w0, [x29, #-52]
   16170:	ldur	x0, [x29, #-24]
   16174:	ldur	w8, [x29, #-52]
   16178:	mov	w3, w8
   1617c:	str	x0, [sp, #4112]
   16180:	mov	x0, x3
   16184:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   16188:	add	x9, sp, #0x2, lsl #12
   1618c:	add	x9, x9, #0xa88
   16190:	str	x0, [sp, #10888]
   16194:	str	x1, [sp, #10896]
   16198:	ldr	x0, [sp, #4112]
   1619c:	mov	x1, x9
   161a0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   161a4:	ldur	w0, [x29, #-16]
   161a8:	mov	w8, #0x5                   	// #5
   161ac:	mov	w1, w8
   161b0:	mov	w2, w8
   161b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   161b8:	stur	w0, [x29, #-52]
   161bc:	ldur	x0, [x29, #-24]
   161c0:	ldur	w1, [x29, #-52]
   161c4:	ldur	x2, [x29, #-32]
   161c8:	ldur	x3, [x29, #-40]
   161cc:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   161d0:	sub	x9, x29, #0x8
   161d4:	str	w0, [sp, #4108]
   161d8:	mov	x0, x9
   161dc:	ldr	w1, [sp, #4108]
   161e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   161e4:	tbnz	w0, #0, 161f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14d64>
   161e8:	stur	wzr, [x29, #-4]
   161ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   161f0:	ldur	w8, [x29, #-8]
   161f4:	stur	w8, [x29, #-4]
   161f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   161fc:	ldur	w0, [x29, #-16]
   16200:	mov	w8, wzr
   16204:	mov	w1, w8
   16208:	mov	w2, #0x5                   	// #5
   1620c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16210:	stur	w0, [x29, #-52]
   16214:	ldur	x0, [x29, #-24]
   16218:	ldur	w1, [x29, #-52]
   1621c:	ldur	x2, [x29, #-32]
   16220:	ldur	x3, [x29, #-40]
   16224:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16228:	sub	x9, x29, #0x8
   1622c:	str	w0, [sp, #4104]
   16230:	mov	x0, x9
   16234:	ldr	w1, [sp, #4104]
   16238:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1623c:	tbnz	w0, #0, 16248 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14dbc>
   16240:	stur	wzr, [x29, #-4]
   16244:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16248:	ldur	w0, [x29, #-16]
   1624c:	mov	w8, wzr
   16250:	mov	w1, w8
   16254:	mov	w2, #0x5                   	// #5
   16258:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1625c:	stur	w0, [x29, #-52]
   16260:	ldur	x0, [x29, #-24]
   16264:	ldur	w1, [x29, #-52]
   16268:	ldur	x2, [x29, #-32]
   1626c:	ldur	x3, [x29, #-40]
   16270:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16274:	sub	x9, x29, #0x8
   16278:	str	w0, [sp, #4100]
   1627c:	mov	x0, x9
   16280:	ldr	w1, [sp, #4100]
   16284:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16288:	tbnz	w0, #0, 16294 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14e08>
   1628c:	stur	wzr, [x29, #-4]
   16290:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16294:	ldur	w0, [x29, #-16]
   16298:	mov	w1, #0x11                  	// #17
   1629c:	mov	w2, #0x4                   	// #4
   162a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   162a4:	stur	w0, [x29, #-52]
   162a8:	ldur	x0, [x29, #-24]
   162ac:	ldur	w8, [x29, #-52]
   162b0:	mov	w3, w8
   162b4:	str	x0, [sp, #4088]
   162b8:	mov	x0, x3
   162bc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   162c0:	add	x9, sp, #0x2, lsl #12
   162c4:	add	x9, x9, #0xa78
   162c8:	str	x0, [sp, #10872]
   162cc:	str	x1, [sp, #10880]
   162d0:	ldr	x0, [sp, #4088]
   162d4:	mov	x1, x9
   162d8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   162dc:	ldur	w0, [x29, #-16]
   162e0:	mov	w8, #0x5                   	// #5
   162e4:	mov	w1, w8
   162e8:	mov	w2, w8
   162ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   162f0:	stur	w0, [x29, #-52]
   162f4:	ldur	x0, [x29, #-24]
   162f8:	ldur	w1, [x29, #-52]
   162fc:	ldur	x2, [x29, #-32]
   16300:	ldur	x3, [x29, #-40]
   16304:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   16308:	sub	x9, x29, #0x8
   1630c:	str	w0, [sp, #4084]
   16310:	mov	x0, x9
   16314:	ldr	w1, [sp, #4084]
   16318:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1631c:	tbnz	w0, #0, 16328 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14e9c>
   16320:	stur	wzr, [x29, #-4]
   16324:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16328:	ldur	w8, [x29, #-8]
   1632c:	stur	w8, [x29, #-4]
   16330:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16334:	ldur	w0, [x29, #-16]
   16338:	mov	w8, wzr
   1633c:	mov	w1, w8
   16340:	mov	w2, #0x5                   	// #5
   16344:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16348:	stur	w0, [x29, #-52]
   1634c:	ldur	x0, [x29, #-24]
   16350:	ldur	w1, [x29, #-52]
   16354:	ldur	x2, [x29, #-32]
   16358:	ldur	x3, [x29, #-40]
   1635c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16360:	sub	x9, x29, #0x8
   16364:	str	w0, [sp, #4080]
   16368:	mov	x0, x9
   1636c:	ldr	w1, [sp, #4080]
   16370:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16374:	tbnz	w0, #0, 16380 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14ef4>
   16378:	stur	wzr, [x29, #-4]
   1637c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16380:	ldur	w0, [x29, #-16]
   16384:	mov	w8, #0x5                   	// #5
   16388:	mov	w1, w8
   1638c:	mov	w2, w8
   16390:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16394:	stur	w0, [x29, #-52]
   16398:	ldur	x0, [x29, #-24]
   1639c:	ldur	w1, [x29, #-52]
   163a0:	ldur	x2, [x29, #-32]
   163a4:	ldur	x3, [x29, #-40]
   163a8:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   163ac:	sub	x9, x29, #0x8
   163b0:	str	w0, [sp, #4076]
   163b4:	mov	x0, x9
   163b8:	ldr	w1, [sp, #4076]
   163bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   163c0:	tbnz	w0, #0, 163cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14f40>
   163c4:	stur	wzr, [x29, #-4]
   163c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   163cc:	ldur	w0, [x29, #-16]
   163d0:	mov	w1, #0x10                  	// #16
   163d4:	mov	w2, #0x5                   	// #5
   163d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   163dc:	stur	w0, [x29, #-52]
   163e0:	ldur	x0, [x29, #-24]
   163e4:	ldur	w1, [x29, #-52]
   163e8:	ldur	x2, [x29, #-32]
   163ec:	ldur	x3, [x29, #-40]
   163f0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   163f4:	sub	x8, x29, #0x8
   163f8:	str	w0, [sp, #4072]
   163fc:	mov	x0, x8
   16400:	ldr	w1, [sp, #4072]
   16404:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16408:	tbnz	w0, #0, 16414 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14f88>
   1640c:	stur	wzr, [x29, #-4]
   16410:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16414:	ldur	w8, [x29, #-8]
   16418:	stur	w8, [x29, #-4]
   1641c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16420:	ldur	w0, [x29, #-16]
   16424:	mov	w8, wzr
   16428:	mov	w1, w8
   1642c:	mov	w2, #0x5                   	// #5
   16430:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16434:	stur	w0, [x29, #-52]
   16438:	ldur	x0, [x29, #-24]
   1643c:	ldur	w1, [x29, #-52]
   16440:	ldur	x2, [x29, #-32]
   16444:	ldur	x3, [x29, #-40]
   16448:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1644c:	sub	x9, x29, #0x8
   16450:	str	w0, [sp, #4068]
   16454:	mov	x0, x9
   16458:	ldr	w1, [sp, #4068]
   1645c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16460:	tbnz	w0, #0, 1646c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14fe0>
   16464:	stur	wzr, [x29, #-4]
   16468:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1646c:	ldur	w0, [x29, #-16]
   16470:	mov	w8, wzr
   16474:	mov	w1, w8
   16478:	mov	w2, #0x5                   	// #5
   1647c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16480:	stur	w0, [x29, #-52]
   16484:	ldur	x0, [x29, #-24]
   16488:	ldur	w1, [x29, #-52]
   1648c:	ldur	x2, [x29, #-32]
   16490:	ldur	x3, [x29, #-40]
   16494:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16498:	sub	x9, x29, #0x8
   1649c:	str	w0, [sp, #4064]
   164a0:	mov	x0, x9
   164a4:	ldr	w1, [sp, #4064]
   164a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   164ac:	tbnz	w0, #0, 164b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1502c>
   164b0:	stur	wzr, [x29, #-4]
   164b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   164b8:	ldur	w0, [x29, #-16]
   164bc:	mov	w8, #0x5                   	// #5
   164c0:	mov	w1, w8
   164c4:	mov	w2, w8
   164c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   164cc:	stur	w0, [x29, #-52]
   164d0:	ldur	x0, [x29, #-24]
   164d4:	ldur	w1, [x29, #-52]
   164d8:	ldur	x2, [x29, #-32]
   164dc:	ldur	x3, [x29, #-40]
   164e0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   164e4:	sub	x9, x29, #0x8
   164e8:	str	w0, [sp, #4060]
   164ec:	mov	x0, x9
   164f0:	ldr	w1, [sp, #4060]
   164f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   164f8:	tbnz	w0, #0, 16504 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15078>
   164fc:	stur	wzr, [x29, #-4]
   16500:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16504:	ldur	w8, [x29, #-8]
   16508:	stur	w8, [x29, #-4]
   1650c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16510:	ldur	w0, [x29, #-16]
   16514:	mov	w8, wzr
   16518:	mov	w1, w8
   1651c:	mov	w2, #0x5                   	// #5
   16520:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16524:	stur	w0, [x29, #-52]
   16528:	ldur	x0, [x29, #-24]
   1652c:	ldur	w1, [x29, #-52]
   16530:	ldur	x2, [x29, #-32]
   16534:	ldur	x3, [x29, #-40]
   16538:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1653c:	sub	x9, x29, #0x8
   16540:	str	w0, [sp, #4056]
   16544:	mov	x0, x9
   16548:	ldr	w1, [sp, #4056]
   1654c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16550:	tbnz	w0, #0, 1655c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x150d0>
   16554:	stur	wzr, [x29, #-4]
   16558:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1655c:	ldur	w0, [x29, #-16]
   16560:	mov	w8, #0x5                   	// #5
   16564:	mov	w1, w8
   16568:	mov	w2, w8
   1656c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16570:	stur	w0, [x29, #-52]
   16574:	ldur	x0, [x29, #-24]
   16578:	ldur	w1, [x29, #-52]
   1657c:	ldur	x2, [x29, #-32]
   16580:	ldur	x3, [x29, #-40]
   16584:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16588:	sub	x9, x29, #0x8
   1658c:	str	w0, [sp, #4052]
   16590:	mov	x0, x9
   16594:	ldr	w1, [sp, #4052]
   16598:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1659c:	tbnz	w0, #0, 165a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1511c>
   165a0:	stur	wzr, [x29, #-4]
   165a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   165a8:	ldur	w0, [x29, #-16]
   165ac:	mov	w1, #0x13                  	// #19
   165b0:	mov	w2, #0x2                   	// #2
   165b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   165b8:	stur	w0, [x29, #-52]
   165bc:	ldur	x0, [x29, #-24]
   165c0:	ldur	w8, [x29, #-52]
   165c4:	mov	w3, w8
   165c8:	str	x0, [sp, #4040]
   165cc:	mov	x0, x3
   165d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   165d4:	add	x9, sp, #0x2, lsl #12
   165d8:	add	x9, x9, #0xa68
   165dc:	str	x0, [sp, #10856]
   165e0:	str	x1, [sp, #10864]
   165e4:	ldr	x0, [sp, #4040]
   165e8:	mov	x1, x9
   165ec:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   165f0:	ldur	w8, [x29, #-8]
   165f4:	stur	w8, [x29, #-4]
   165f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   165fc:	ldur	w0, [x29, #-16]
   16600:	mov	w8, wzr
   16604:	mov	w1, w8
   16608:	mov	w2, #0x5                   	// #5
   1660c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16610:	stur	w0, [x29, #-52]
   16614:	ldur	x0, [x29, #-24]
   16618:	ldur	w1, [x29, #-52]
   1661c:	ldur	x2, [x29, #-32]
   16620:	ldur	x3, [x29, #-40]
   16624:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   16628:	sub	x9, x29, #0x8
   1662c:	str	w0, [sp, #4036]
   16630:	mov	x0, x9
   16634:	ldr	w1, [sp, #4036]
   16638:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1663c:	tbnz	w0, #0, 16648 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x151bc>
   16640:	stur	wzr, [x29, #-4]
   16644:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16648:	ldur	w0, [x29, #-16]
   1664c:	mov	w8, #0x5                   	// #5
   16650:	mov	w1, w8
   16654:	mov	w2, w8
   16658:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1665c:	stur	w0, [x29, #-52]
   16660:	ldur	x0, [x29, #-24]
   16664:	ldur	w1, [x29, #-52]
   16668:	ldur	x2, [x29, #-32]
   1666c:	ldur	x3, [x29, #-40]
   16670:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16674:	sub	x9, x29, #0x8
   16678:	str	w0, [sp, #4032]
   1667c:	mov	x0, x9
   16680:	ldr	w1, [sp, #4032]
   16684:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16688:	tbnz	w0, #0, 16694 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15208>
   1668c:	stur	wzr, [x29, #-4]
   16690:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16694:	ldur	w0, [x29, #-16]
   16698:	mov	w1, #0x12                  	// #18
   1669c:	mov	w2, #0x3                   	// #3
   166a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   166a4:	stur	w0, [x29, #-52]
   166a8:	ldur	x0, [x29, #-24]
   166ac:	ldur	w8, [x29, #-52]
   166b0:	mov	w3, w8
   166b4:	str	x0, [sp, #4024]
   166b8:	mov	x0, x3
   166bc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   166c0:	add	x9, sp, #0x2, lsl #12
   166c4:	add	x9, x9, #0xa58
   166c8:	str	x0, [sp, #10840]
   166cc:	str	x1, [sp, #10848]
   166d0:	ldr	x0, [sp, #4024]
   166d4:	mov	x1, x9
   166d8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   166dc:	ldur	w8, [x29, #-8]
   166e0:	stur	w8, [x29, #-4]
   166e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   166e8:	ldur	w0, [x29, #-16]
   166ec:	mov	w8, wzr
   166f0:	mov	w1, w8
   166f4:	mov	w2, #0x5                   	// #5
   166f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   166fc:	stur	w0, [x29, #-52]
   16700:	ldur	x0, [x29, #-24]
   16704:	ldur	w1, [x29, #-52]
   16708:	ldur	x2, [x29, #-32]
   1670c:	ldur	x3, [x29, #-40]
   16710:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   16714:	sub	x9, x29, #0x8
   16718:	str	w0, [sp, #4020]
   1671c:	mov	x0, x9
   16720:	ldr	w1, [sp, #4020]
   16724:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16728:	tbnz	w0, #0, 16734 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x152a8>
   1672c:	stur	wzr, [x29, #-4]
   16730:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16734:	ldur	w0, [x29, #-16]
   16738:	mov	w8, #0x5                   	// #5
   1673c:	mov	w1, w8
   16740:	mov	w2, w8
   16744:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16748:	stur	w0, [x29, #-52]
   1674c:	ldur	x0, [x29, #-24]
   16750:	ldur	w1, [x29, #-52]
   16754:	ldur	x2, [x29, #-32]
   16758:	ldur	x3, [x29, #-40]
   1675c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16760:	sub	x9, x29, #0x8
   16764:	str	w0, [sp, #4016]
   16768:	mov	x0, x9
   1676c:	ldr	w1, [sp, #4016]
   16770:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16774:	tbnz	w0, #0, 16780 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x152f4>
   16778:	stur	wzr, [x29, #-4]
   1677c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16780:	ldur	w0, [x29, #-16]
   16784:	mov	w1, #0x11                  	// #17
   16788:	mov	w2, #0x4                   	// #4
   1678c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16790:	stur	w0, [x29, #-52]
   16794:	ldur	x0, [x29, #-24]
   16798:	ldur	w8, [x29, #-52]
   1679c:	mov	w3, w8
   167a0:	str	x0, [sp, #4008]
   167a4:	mov	x0, x3
   167a8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   167ac:	add	x9, sp, #0x2, lsl #12
   167b0:	add	x9, x9, #0xa48
   167b4:	str	x0, [sp, #10824]
   167b8:	str	x1, [sp, #10832]
   167bc:	ldr	x0, [sp, #4008]
   167c0:	mov	x1, x9
   167c4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   167c8:	ldur	w8, [x29, #-8]
   167cc:	stur	w8, [x29, #-4]
   167d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   167d4:	ldur	w0, [x29, #-16]
   167d8:	mov	w8, wzr
   167dc:	mov	w1, w8
   167e0:	mov	w2, #0x5                   	// #5
   167e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   167e8:	stur	w0, [x29, #-52]
   167ec:	ldur	x0, [x29, #-24]
   167f0:	ldur	w1, [x29, #-52]
   167f4:	ldur	x2, [x29, #-32]
   167f8:	ldur	x3, [x29, #-40]
   167fc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16800:	sub	x9, x29, #0x8
   16804:	str	w0, [sp, #4004]
   16808:	mov	x0, x9
   1680c:	ldr	w1, [sp, #4004]
   16810:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16814:	tbnz	w0, #0, 16820 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15394>
   16818:	stur	wzr, [x29, #-4]
   1681c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16820:	ldur	w0, [x29, #-16]
   16824:	mov	w8, wzr
   16828:	mov	w1, w8
   1682c:	mov	w2, #0x5                   	// #5
   16830:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16834:	stur	w0, [x29, #-52]
   16838:	ldur	x0, [x29, #-24]
   1683c:	ldur	w1, [x29, #-52]
   16840:	ldur	x2, [x29, #-32]
   16844:	ldur	x3, [x29, #-40]
   16848:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1684c:	sub	x9, x29, #0x8
   16850:	str	w0, [sp, #4000]
   16854:	mov	x0, x9
   16858:	ldr	w1, [sp, #4000]
   1685c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16860:	tbnz	w0, #0, 1686c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x153e0>
   16864:	stur	wzr, [x29, #-4]
   16868:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1686c:	ldur	w0, [x29, #-16]
   16870:	mov	w8, #0x5                   	// #5
   16874:	mov	w1, w8
   16878:	mov	w2, w8
   1687c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16880:	stur	w0, [x29, #-52]
   16884:	ldur	x0, [x29, #-24]
   16888:	ldur	w1, [x29, #-52]
   1688c:	ldur	x2, [x29, #-32]
   16890:	ldur	x3, [x29, #-40]
   16894:	bl	28d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>
   16898:	sub	x9, x29, #0x8
   1689c:	str	w0, [sp, #3996]
   168a0:	mov	x0, x9
   168a4:	ldr	w1, [sp, #3996]
   168a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   168ac:	tbnz	w0, #0, 168b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1542c>
   168b0:	stur	wzr, [x29, #-4]
   168b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   168b8:	ldur	w0, [x29, #-16]
   168bc:	mov	w1, #0x10                  	// #16
   168c0:	mov	w2, #0x5                   	// #5
   168c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   168c8:	stur	w0, [x29, #-52]
   168cc:	ldur	x0, [x29, #-24]
   168d0:	ldur	w1, [x29, #-52]
   168d4:	ldur	x2, [x29, #-32]
   168d8:	ldur	x3, [x29, #-40]
   168dc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   168e0:	sub	x8, x29, #0x8
   168e4:	str	w0, [sp, #3992]
   168e8:	mov	x0, x8
   168ec:	ldr	w1, [sp, #3992]
   168f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   168f4:	tbnz	w0, #0, 16900 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15474>
   168f8:	stur	wzr, [x29, #-4]
   168fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16900:	ldur	w8, [x29, #-8]
   16904:	stur	w8, [x29, #-4]
   16908:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1690c:	ldur	w0, [x29, #-16]
   16910:	mov	w8, wzr
   16914:	mov	w1, w8
   16918:	mov	w2, #0x5                   	// #5
   1691c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16920:	stur	w0, [x29, #-52]
   16924:	ldur	x0, [x29, #-24]
   16928:	ldur	w1, [x29, #-52]
   1692c:	ldur	x2, [x29, #-32]
   16930:	ldur	x3, [x29, #-40]
   16934:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   16938:	sub	x9, x29, #0x8
   1693c:	str	w0, [sp, #3988]
   16940:	mov	x0, x9
   16944:	ldr	w1, [sp, #3988]
   16948:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1694c:	tbnz	w0, #0, 16958 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x154cc>
   16950:	stur	wzr, [x29, #-4]
   16954:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16958:	ldur	w0, [x29, #-16]
   1695c:	mov	w8, #0x5                   	// #5
   16960:	mov	w1, w8
   16964:	mov	w2, w8
   16968:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1696c:	stur	w0, [x29, #-52]
   16970:	ldur	x0, [x29, #-24]
   16974:	ldur	w1, [x29, #-52]
   16978:	ldur	x2, [x29, #-32]
   1697c:	ldur	x3, [x29, #-40]
   16980:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16984:	sub	x9, x29, #0x8
   16988:	str	w0, [sp, #3984]
   1698c:	mov	x0, x9
   16990:	ldr	w1, [sp, #3984]
   16994:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16998:	tbnz	w0, #0, 169a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15518>
   1699c:	stur	wzr, [x29, #-4]
   169a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   169a4:	ldur	w8, [x29, #-8]
   169a8:	stur	w8, [x29, #-4]
   169ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   169b0:	ldur	w0, [x29, #-16]
   169b4:	mov	w8, wzr
   169b8:	mov	w1, w8
   169bc:	mov	w2, #0x5                   	// #5
   169c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   169c4:	stur	w0, [x29, #-52]
   169c8:	ldur	x0, [x29, #-24]
   169cc:	ldur	w1, [x29, #-52]
   169d0:	ldur	x2, [x29, #-32]
   169d4:	ldur	x3, [x29, #-40]
   169d8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   169dc:	sub	x9, x29, #0x8
   169e0:	str	w0, [sp, #3980]
   169e4:	mov	x0, x9
   169e8:	ldr	w1, [sp, #3980]
   169ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   169f0:	tbnz	w0, #0, 169fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15570>
   169f4:	stur	wzr, [x29, #-4]
   169f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   169fc:	ldur	w0, [x29, #-16]
   16a00:	mov	w8, #0x5                   	// #5
   16a04:	mov	w1, w8
   16a08:	mov	w2, w8
   16a0c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16a10:	stur	w0, [x29, #-52]
   16a14:	ldur	x0, [x29, #-24]
   16a18:	ldur	w1, [x29, #-52]
   16a1c:	ldur	x2, [x29, #-32]
   16a20:	ldur	x3, [x29, #-40]
   16a24:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16a28:	sub	x9, x29, #0x8
   16a2c:	str	w0, [sp, #3976]
   16a30:	mov	x0, x9
   16a34:	ldr	w1, [sp, #3976]
   16a38:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16a3c:	tbnz	w0, #0, 16a48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x155bc>
   16a40:	stur	wzr, [x29, #-4]
   16a44:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16a48:	ldur	w0, [x29, #-16]
   16a4c:	mov	w1, #0x14                  	// #20
   16a50:	mov	w2, #0x1                   	// #1
   16a54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16a58:	stur	w0, [x29, #-52]
   16a5c:	ldur	x0, [x29, #-24]
   16a60:	ldur	w8, [x29, #-52]
   16a64:	mov	w3, w8
   16a68:	str	x0, [sp, #3968]
   16a6c:	mov	x0, x3
   16a70:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   16a74:	add	x9, sp, #0x2, lsl #12
   16a78:	add	x9, x9, #0xa38
   16a7c:	str	x0, [sp, #10808]
   16a80:	str	x1, [sp, #10816]
   16a84:	ldr	x0, [sp, #3968]
   16a88:	mov	x1, x9
   16a8c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   16a90:	ldur	w8, [x29, #-8]
   16a94:	stur	w8, [x29, #-4]
   16a98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16a9c:	ldur	w0, [x29, #-16]
   16aa0:	mov	w8, wzr
   16aa4:	mov	w1, w8
   16aa8:	mov	w2, #0x5                   	// #5
   16aac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16ab0:	stur	w0, [x29, #-52]
   16ab4:	ldur	x0, [x29, #-24]
   16ab8:	ldur	w1, [x29, #-52]
   16abc:	ldur	x2, [x29, #-32]
   16ac0:	ldur	x3, [x29, #-40]
   16ac4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16ac8:	sub	x9, x29, #0x8
   16acc:	str	w0, [sp, #3964]
   16ad0:	mov	x0, x9
   16ad4:	ldr	w1, [sp, #3964]
   16ad8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16adc:	tbnz	w0, #0, 16ae8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1565c>
   16ae0:	stur	wzr, [x29, #-4]
   16ae4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16ae8:	ldur	w0, [x29, #-16]
   16aec:	mov	w8, #0x5                   	// #5
   16af0:	mov	w1, w8
   16af4:	mov	w2, w8
   16af8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16afc:	stur	w0, [x29, #-52]
   16b00:	ldur	x0, [x29, #-24]
   16b04:	ldur	w1, [x29, #-52]
   16b08:	ldur	x2, [x29, #-32]
   16b0c:	ldur	x3, [x29, #-40]
   16b10:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   16b14:	sub	x9, x29, #0x8
   16b18:	str	w0, [sp, #3960]
   16b1c:	mov	x0, x9
   16b20:	ldr	w1, [sp, #3960]
   16b24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16b28:	tbnz	w0, #0, 16b34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x156a8>
   16b2c:	stur	wzr, [x29, #-4]
   16b30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16b34:	ldur	w0, [x29, #-16]
   16b38:	mov	w1, #0x10                  	// #16
   16b3c:	mov	w2, #0x5                   	// #5
   16b40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16b44:	stur	w0, [x29, #-52]
   16b48:	ldur	x0, [x29, #-24]
   16b4c:	ldur	w1, [x29, #-52]
   16b50:	ldur	x2, [x29, #-32]
   16b54:	ldur	x3, [x29, #-40]
   16b58:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16b5c:	sub	x8, x29, #0x8
   16b60:	str	w0, [sp, #3956]
   16b64:	mov	x0, x8
   16b68:	ldr	w1, [sp, #3956]
   16b6c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16b70:	tbnz	w0, #0, 16b7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x156f0>
   16b74:	stur	wzr, [x29, #-4]
   16b78:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16b7c:	ldur	w8, [x29, #-8]
   16b80:	stur	w8, [x29, #-4]
   16b84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16b88:	ldur	w0, [x29, #-16]
   16b8c:	mov	w8, wzr
   16b90:	mov	w1, w8
   16b94:	mov	w2, #0x5                   	// #5
   16b98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16b9c:	stur	w0, [x29, #-52]
   16ba0:	ldur	x0, [x29, #-24]
   16ba4:	ldur	w1, [x29, #-52]
   16ba8:	ldur	x2, [x29, #-32]
   16bac:	ldur	x3, [x29, #-40]
   16bb0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16bb4:	sub	x9, x29, #0x8
   16bb8:	str	w0, [sp, #3952]
   16bbc:	mov	x0, x9
   16bc0:	ldr	w1, [sp, #3952]
   16bc4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16bc8:	tbnz	w0, #0, 16bd4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15748>
   16bcc:	stur	wzr, [x29, #-4]
   16bd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16bd4:	ldur	w0, [x29, #-16]
   16bd8:	mov	w8, wzr
   16bdc:	mov	w1, w8
   16be0:	mov	w2, #0x5                   	// #5
   16be4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16be8:	stur	w0, [x29, #-52]
   16bec:	ldur	x0, [x29, #-24]
   16bf0:	ldur	w1, [x29, #-52]
   16bf4:	ldur	x2, [x29, #-32]
   16bf8:	ldur	x3, [x29, #-40]
   16bfc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16c00:	sub	x9, x29, #0x8
   16c04:	str	w0, [sp, #3948]
   16c08:	mov	x0, x9
   16c0c:	ldr	w1, [sp, #3948]
   16c10:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16c14:	tbnz	w0, #0, 16c20 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15794>
   16c18:	stur	wzr, [x29, #-4]
   16c1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16c20:	ldur	w0, [x29, #-16]
   16c24:	mov	w8, #0x5                   	// #5
   16c28:	mov	w1, w8
   16c2c:	mov	w2, w8
   16c30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16c34:	stur	w0, [x29, #-52]
   16c38:	ldur	x0, [x29, #-24]
   16c3c:	ldur	w1, [x29, #-52]
   16c40:	ldur	x2, [x29, #-32]
   16c44:	ldur	x3, [x29, #-40]
   16c48:	bl	28c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>
   16c4c:	sub	x9, x29, #0x8
   16c50:	str	w0, [sp, #3944]
   16c54:	mov	x0, x9
   16c58:	ldr	w1, [sp, #3944]
   16c5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16c60:	tbnz	w0, #0, 16c6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x157e0>
   16c64:	stur	wzr, [x29, #-4]
   16c68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16c6c:	ldur	w0, [x29, #-16]
   16c70:	mov	w1, #0x10                  	// #16
   16c74:	mov	w2, #0x5                   	// #5
   16c78:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16c7c:	stur	w0, [x29, #-52]
   16c80:	ldur	x0, [x29, #-24]
   16c84:	ldur	w1, [x29, #-52]
   16c88:	ldur	x2, [x29, #-32]
   16c8c:	ldur	x3, [x29, #-40]
   16c90:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16c94:	sub	x8, x29, #0x8
   16c98:	str	w0, [sp, #3940]
   16c9c:	mov	x0, x8
   16ca0:	ldr	w1, [sp, #3940]
   16ca4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16ca8:	tbnz	w0, #0, 16cb4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15828>
   16cac:	stur	wzr, [x29, #-4]
   16cb0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16cb4:	ldur	w8, [x29, #-8]
   16cb8:	stur	w8, [x29, #-4]
   16cbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16cc0:	ldur	w0, [x29, #-16]
   16cc4:	mov	w8, wzr
   16cc8:	mov	w1, w8
   16ccc:	mov	w2, #0x5                   	// #5
   16cd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16cd4:	stur	w0, [x29, #-52]
   16cd8:	ldur	x0, [x29, #-24]
   16cdc:	ldur	w1, [x29, #-52]
   16ce0:	ldur	x2, [x29, #-32]
   16ce4:	ldur	x3, [x29, #-40]
   16ce8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16cec:	sub	x9, x29, #0x8
   16cf0:	str	w0, [sp, #3936]
   16cf4:	mov	x0, x9
   16cf8:	ldr	w1, [sp, #3936]
   16cfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16d00:	tbnz	w0, #0, 16d0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15880>
   16d04:	stur	wzr, [x29, #-4]
   16d08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16d0c:	ldur	w0, [x29, #-16]
   16d10:	mov	w8, #0x5                   	// #5
   16d14:	mov	w1, w8
   16d18:	mov	w2, w8
   16d1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16d20:	stur	w0, [x29, #-52]
   16d24:	ldur	x0, [x29, #-24]
   16d28:	ldur	w1, [x29, #-52]
   16d2c:	ldur	x2, [x29, #-32]
   16d30:	ldur	x3, [x29, #-40]
   16d34:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   16d38:	sub	x9, x29, #0x8
   16d3c:	str	w0, [sp, #3932]
   16d40:	mov	x0, x9
   16d44:	ldr	w1, [sp, #3932]
   16d48:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16d4c:	tbnz	w0, #0, 16d58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x158cc>
   16d50:	stur	wzr, [x29, #-4]
   16d54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16d58:	ldur	w0, [x29, #-16]
   16d5c:	mov	w1, #0x10                  	// #16
   16d60:	mov	w2, #0x5                   	// #5
   16d64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16d68:	stur	w0, [x29, #-52]
   16d6c:	ldur	x0, [x29, #-24]
   16d70:	ldur	w1, [x29, #-52]
   16d74:	ldur	x2, [x29, #-32]
   16d78:	ldur	x3, [x29, #-40]
   16d7c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16d80:	sub	x8, x29, #0x8
   16d84:	str	w0, [sp, #3928]
   16d88:	mov	x0, x8
   16d8c:	ldr	w1, [sp, #3928]
   16d90:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16d94:	tbnz	w0, #0, 16da0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15914>
   16d98:	stur	wzr, [x29, #-4]
   16d9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16da0:	ldur	w8, [x29, #-8]
   16da4:	stur	w8, [x29, #-4]
   16da8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16dac:	ldur	w0, [x29, #-16]
   16db0:	mov	w8, wzr
   16db4:	mov	w1, w8
   16db8:	mov	w2, #0x5                   	// #5
   16dbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16dc0:	stur	w0, [x29, #-52]
   16dc4:	ldur	x0, [x29, #-24]
   16dc8:	ldur	w1, [x29, #-52]
   16dcc:	ldur	x2, [x29, #-32]
   16dd0:	ldur	x3, [x29, #-40]
   16dd4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16dd8:	sub	x9, x29, #0x8
   16ddc:	str	w0, [sp, #3924]
   16de0:	mov	x0, x9
   16de4:	ldr	w1, [sp, #3924]
   16de8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16dec:	tbnz	w0, #0, 16df8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1596c>
   16df0:	stur	wzr, [x29, #-4]
   16df4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16df8:	ldur	w0, [x29, #-16]
   16dfc:	mov	w8, wzr
   16e00:	mov	w1, w8
   16e04:	mov	w2, #0x5                   	// #5
   16e08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16e0c:	stur	w0, [x29, #-52]
   16e10:	ldur	x0, [x29, #-24]
   16e14:	ldur	w1, [x29, #-52]
   16e18:	ldur	x2, [x29, #-32]
   16e1c:	ldur	x3, [x29, #-40]
   16e20:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16e24:	sub	x9, x29, #0x8
   16e28:	str	w0, [sp, #3920]
   16e2c:	mov	x0, x9
   16e30:	ldr	w1, [sp, #3920]
   16e34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16e38:	tbnz	w0, #0, 16e44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x159b8>
   16e3c:	stur	wzr, [x29, #-4]
   16e40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16e44:	ldur	w0, [x29, #-16]
   16e48:	mov	w8, #0x5                   	// #5
   16e4c:	mov	w1, w8
   16e50:	mov	w2, w8
   16e54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16e58:	stur	w0, [x29, #-52]
   16e5c:	ldur	x0, [x29, #-24]
   16e60:	ldur	w1, [x29, #-52]
   16e64:	ldur	x2, [x29, #-32]
   16e68:	ldur	x3, [x29, #-40]
   16e6c:	bl	28bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>
   16e70:	sub	x9, x29, #0x8
   16e74:	str	w0, [sp, #3916]
   16e78:	mov	x0, x9
   16e7c:	ldr	w1, [sp, #3916]
   16e80:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16e84:	tbnz	w0, #0, 16e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15a04>
   16e88:	stur	wzr, [x29, #-4]
   16e8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16e90:	ldur	w0, [x29, #-16]
   16e94:	mov	w1, #0x10                  	// #16
   16e98:	mov	w2, #0x5                   	// #5
   16e9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16ea0:	stur	w0, [x29, #-52]
   16ea4:	ldur	x0, [x29, #-24]
   16ea8:	ldur	w1, [x29, #-52]
   16eac:	ldur	x2, [x29, #-32]
   16eb0:	ldur	x3, [x29, #-40]
   16eb4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16eb8:	sub	x8, x29, #0x8
   16ebc:	str	w0, [sp, #3912]
   16ec0:	mov	x0, x8
   16ec4:	ldr	w1, [sp, #3912]
   16ec8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16ecc:	tbnz	w0, #0, 16ed8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15a4c>
   16ed0:	stur	wzr, [x29, #-4]
   16ed4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16ed8:	ldur	w8, [x29, #-8]
   16edc:	stur	w8, [x29, #-4]
   16ee0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16ee4:	ldur	w0, [x29, #-16]
   16ee8:	mov	w8, wzr
   16eec:	mov	w1, w8
   16ef0:	mov	w2, #0x5                   	// #5
   16ef4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16ef8:	stur	w0, [x29, #-52]
   16efc:	ldur	x0, [x29, #-24]
   16f00:	ldur	w1, [x29, #-52]
   16f04:	ldur	x2, [x29, #-32]
   16f08:	ldur	x3, [x29, #-40]
   16f0c:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   16f10:	sub	x9, x29, #0x8
   16f14:	str	w0, [sp, #3908]
   16f18:	mov	x0, x9
   16f1c:	ldr	w1, [sp, #3908]
   16f20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16f24:	tbnz	w0, #0, 16f30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15aa4>
   16f28:	stur	wzr, [x29, #-4]
   16f2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16f30:	ldur	w0, [x29, #-16]
   16f34:	mov	w8, #0x5                   	// #5
   16f38:	mov	w1, w8
   16f3c:	mov	w2, w8
   16f40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16f44:	stur	w0, [x29, #-52]
   16f48:	ldur	x0, [x29, #-24]
   16f4c:	ldur	w1, [x29, #-52]
   16f50:	ldur	x2, [x29, #-32]
   16f54:	ldur	x3, [x29, #-40]
   16f58:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16f5c:	sub	x9, x29, #0x8
   16f60:	str	w0, [sp, #3904]
   16f64:	mov	x0, x9
   16f68:	ldr	w1, [sp, #3904]
   16f6c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16f70:	tbnz	w0, #0, 16f7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15af0>
   16f74:	stur	wzr, [x29, #-4]
   16f78:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16f7c:	ldur	w8, [x29, #-8]
   16f80:	stur	w8, [x29, #-4]
   16f84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16f88:	ldur	w0, [x29, #-16]
   16f8c:	mov	w8, wzr
   16f90:	mov	w1, w8
   16f94:	mov	w2, #0x5                   	// #5
   16f98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16f9c:	stur	w0, [x29, #-52]
   16fa0:	ldur	x0, [x29, #-24]
   16fa4:	ldur	w1, [x29, #-52]
   16fa8:	ldur	x2, [x29, #-32]
   16fac:	ldur	x3, [x29, #-40]
   16fb0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   16fb4:	sub	x9, x29, #0x8
   16fb8:	str	w0, [sp, #3900]
   16fbc:	mov	x0, x9
   16fc0:	ldr	w1, [sp, #3900]
   16fc4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16fc8:	tbnz	w0, #0, 16fd4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15b48>
   16fcc:	stur	wzr, [x29, #-4]
   16fd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   16fd4:	ldur	w0, [x29, #-16]
   16fd8:	mov	w8, #0x5                   	// #5
   16fdc:	mov	w1, w8
   16fe0:	mov	w2, w8
   16fe4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   16fe8:	stur	w0, [x29, #-52]
   16fec:	ldur	x0, [x29, #-24]
   16ff0:	ldur	w1, [x29, #-52]
   16ff4:	ldur	x2, [x29, #-32]
   16ff8:	ldur	x3, [x29, #-40]
   16ffc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17000:	sub	x9, x29, #0x8
   17004:	str	w0, [sp, #3896]
   17008:	mov	x0, x9
   1700c:	ldr	w1, [sp, #3896]
   17010:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17014:	tbnz	w0, #0, 17020 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15b94>
   17018:	stur	wzr, [x29, #-4]
   1701c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17020:	ldur	w0, [x29, #-16]
   17024:	mov	w1, #0x10                  	// #16
   17028:	mov	w2, #0x5                   	// #5
   1702c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17030:	stur	w0, [x29, #-52]
   17034:	ldur	x0, [x29, #-24]
   17038:	ldur	w1, [x29, #-52]
   1703c:	ldur	x2, [x29, #-32]
   17040:	ldur	x3, [x29, #-40]
   17044:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17048:	sub	x8, x29, #0x8
   1704c:	str	w0, [sp, #3892]
   17050:	mov	x0, x8
   17054:	ldr	w1, [sp, #3892]
   17058:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1705c:	tbnz	w0, #0, 17068 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15bdc>
   17060:	stur	wzr, [x29, #-4]
   17064:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17068:	ldur	w0, [x29, #-16]
   1706c:	mov	w1, #0xb                   	// #11
   17070:	mov	w2, #0x4                   	// #4
   17074:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17078:	stur	w0, [x29, #-52]
   1707c:	ldur	x0, [x29, #-24]
   17080:	ldur	w8, [x29, #-52]
   17084:	mov	w3, w8
   17088:	str	x0, [sp, #3880]
   1708c:	mov	x0, x3
   17090:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17094:	add	x9, sp, #0x2, lsl #12
   17098:	add	x9, x9, #0xa28
   1709c:	str	x0, [sp, #10792]
   170a0:	str	x1, [sp, #10800]
   170a4:	ldr	x0, [sp, #3880]
   170a8:	mov	x1, x9
   170ac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   170b0:	ldur	w8, [x29, #-8]
   170b4:	stur	w8, [x29, #-4]
   170b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   170bc:	ldur	w0, [x29, #-16]
   170c0:	mov	w8, wzr
   170c4:	mov	w1, w8
   170c8:	mov	w2, #0x5                   	// #5
   170cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   170d0:	stur	w0, [x29, #-52]
   170d4:	ldur	x0, [x29, #-24]
   170d8:	ldur	w1, [x29, #-52]
   170dc:	ldur	x2, [x29, #-32]
   170e0:	ldur	x3, [x29, #-40]
   170e4:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   170e8:	sub	x9, x29, #0x8
   170ec:	str	w0, [sp, #3876]
   170f0:	mov	x0, x9
   170f4:	ldr	w1, [sp, #3876]
   170f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   170fc:	tbnz	w0, #0, 17108 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15c7c>
   17100:	stur	wzr, [x29, #-4]
   17104:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17108:	ldur	w0, [x29, #-16]
   1710c:	mov	w8, #0x5                   	// #5
   17110:	mov	w1, w8
   17114:	mov	w2, w8
   17118:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1711c:	stur	w0, [x29, #-52]
   17120:	ldur	x0, [x29, #-24]
   17124:	ldur	w1, [x29, #-52]
   17128:	ldur	x2, [x29, #-32]
   1712c:	ldur	x3, [x29, #-40]
   17130:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17134:	sub	x9, x29, #0x8
   17138:	str	w0, [sp, #3872]
   1713c:	mov	x0, x9
   17140:	ldr	w1, [sp, #3872]
   17144:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17148:	tbnz	w0, #0, 17154 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15cc8>
   1714c:	stur	wzr, [x29, #-4]
   17150:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17154:	ldur	w8, [x29, #-8]
   17158:	stur	w8, [x29, #-4]
   1715c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17160:	ldur	w0, [x29, #-16]
   17164:	mov	w8, wzr
   17168:	mov	w1, w8
   1716c:	mov	w2, #0x5                   	// #5
   17170:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17174:	stur	w0, [x29, #-52]
   17178:	ldur	x0, [x29, #-24]
   1717c:	ldur	w1, [x29, #-52]
   17180:	ldur	x2, [x29, #-32]
   17184:	ldur	x3, [x29, #-40]
   17188:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1718c:	sub	x9, x29, #0x8
   17190:	str	w0, [sp, #3868]
   17194:	mov	x0, x9
   17198:	ldr	w1, [sp, #3868]
   1719c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   171a0:	tbnz	w0, #0, 171ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15d20>
   171a4:	stur	wzr, [x29, #-4]
   171a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   171ac:	ldur	w0, [x29, #-16]
   171b0:	mov	w8, wzr
   171b4:	mov	w1, w8
   171b8:	mov	w2, #0x5                   	// #5
   171bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   171c0:	stur	w0, [x29, #-52]
   171c4:	ldur	x0, [x29, #-24]
   171c8:	ldur	w1, [x29, #-52]
   171cc:	ldur	x2, [x29, #-32]
   171d0:	ldur	x3, [x29, #-40]
   171d4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   171d8:	sub	x9, x29, #0x8
   171dc:	str	w0, [sp, #3864]
   171e0:	mov	x0, x9
   171e4:	ldr	w1, [sp, #3864]
   171e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   171ec:	tbnz	w0, #0, 171f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15d6c>
   171f0:	stur	wzr, [x29, #-4]
   171f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   171f8:	ldur	w0, [x29, #-16]
   171fc:	mov	w1, #0x14                  	// #20
   17200:	mov	w2, #0x1                   	// #1
   17204:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17208:	stur	w0, [x29, #-52]
   1720c:	ldur	x0, [x29, #-24]
   17210:	ldur	w8, [x29, #-52]
   17214:	mov	w3, w8
   17218:	str	x0, [sp, #3856]
   1721c:	mov	x0, x3
   17220:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17224:	add	x9, sp, #0x2, lsl #12
   17228:	add	x9, x9, #0xa18
   1722c:	str	x0, [sp, #10776]
   17230:	str	x1, [sp, #10784]
   17234:	ldr	x0, [sp, #3856]
   17238:	mov	x1, x9
   1723c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17240:	ldur	w0, [x29, #-16]
   17244:	mov	w8, #0x5                   	// #5
   17248:	mov	w1, w8
   1724c:	mov	w2, w8
   17250:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17254:	stur	w0, [x29, #-52]
   17258:	ldur	x0, [x29, #-24]
   1725c:	ldur	w1, [x29, #-52]
   17260:	ldur	x2, [x29, #-32]
   17264:	ldur	x3, [x29, #-40]
   17268:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1726c:	sub	x9, x29, #0x8
   17270:	str	w0, [sp, #3852]
   17274:	mov	x0, x9
   17278:	ldr	w1, [sp, #3852]
   1727c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17280:	tbnz	w0, #0, 1728c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15e00>
   17284:	stur	wzr, [x29, #-4]
   17288:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1728c:	ldur	w0, [x29, #-16]
   17290:	mov	w1, #0xe                   	// #14
   17294:	mov	w2, #0x1                   	// #1
   17298:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1729c:	stur	w0, [x29, #-52]
   172a0:	ldur	x0, [x29, #-24]
   172a4:	ldur	w8, [x29, #-52]
   172a8:	mov	w3, w8
   172ac:	str	x0, [sp, #3840]
   172b0:	mov	x0, x3
   172b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   172b8:	add	x9, sp, #0x2, lsl #12
   172bc:	add	x9, x9, #0xa08
   172c0:	str	x0, [sp, #10760]
   172c4:	str	x1, [sp, #10768]
   172c8:	ldr	x0, [sp, #3840]
   172cc:	mov	x1, x9
   172d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   172d4:	ldur	w8, [x29, #-8]
   172d8:	stur	w8, [x29, #-4]
   172dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   172e0:	ldur	w0, [x29, #-16]
   172e4:	mov	w8, wzr
   172e8:	mov	w1, w8
   172ec:	mov	w2, #0x5                   	// #5
   172f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   172f4:	stur	w0, [x29, #-52]
   172f8:	ldur	x0, [x29, #-24]
   172fc:	ldur	w1, [x29, #-52]
   17300:	ldur	x2, [x29, #-32]
   17304:	ldur	x3, [x29, #-40]
   17308:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1730c:	sub	x9, x29, #0x8
   17310:	str	w0, [sp, #3836]
   17314:	mov	x0, x9
   17318:	ldr	w1, [sp, #3836]
   1731c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17320:	tbnz	w0, #0, 1732c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15ea0>
   17324:	stur	wzr, [x29, #-4]
   17328:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1732c:	ldur	w0, [x29, #-16]
   17330:	mov	w8, wzr
   17334:	mov	w1, w8
   17338:	mov	w2, #0x5                   	// #5
   1733c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17340:	stur	w0, [x29, #-52]
   17344:	ldur	x0, [x29, #-24]
   17348:	ldur	w1, [x29, #-52]
   1734c:	ldur	x2, [x29, #-32]
   17350:	ldur	x3, [x29, #-40]
   17354:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17358:	sub	x9, x29, #0x8
   1735c:	str	w0, [sp, #3832]
   17360:	mov	x0, x9
   17364:	ldr	w1, [sp, #3832]
   17368:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1736c:	tbnz	w0, #0, 17378 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15eec>
   17370:	stur	wzr, [x29, #-4]
   17374:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17378:	ldur	w0, [x29, #-16]
   1737c:	mov	w1, #0x13                  	// #19
   17380:	mov	w2, #0x2                   	// #2
   17384:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17388:	stur	w0, [x29, #-52]
   1738c:	ldur	x0, [x29, #-24]
   17390:	ldur	w8, [x29, #-52]
   17394:	mov	w3, w8
   17398:	str	x0, [sp, #3824]
   1739c:	mov	x0, x3
   173a0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   173a4:	add	x9, sp, #0x2, lsl #12
   173a8:	add	x9, x9, #0x9f8
   173ac:	str	x0, [sp, #10744]
   173b0:	str	x1, [sp, #10752]
   173b4:	ldr	x0, [sp, #3824]
   173b8:	mov	x1, x9
   173bc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   173c0:	ldur	w0, [x29, #-16]
   173c4:	mov	w8, #0x5                   	// #5
   173c8:	mov	w1, w8
   173cc:	mov	w2, w8
   173d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   173d4:	stur	w0, [x29, #-52]
   173d8:	ldur	x0, [x29, #-24]
   173dc:	ldur	w1, [x29, #-52]
   173e0:	ldur	x2, [x29, #-32]
   173e4:	ldur	x3, [x29, #-40]
   173e8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   173ec:	sub	x9, x29, #0x8
   173f0:	str	w0, [sp, #3820]
   173f4:	mov	x0, x9
   173f8:	ldr	w1, [sp, #3820]
   173fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17400:	tbnz	w0, #0, 1740c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x15f80>
   17404:	stur	wzr, [x29, #-4]
   17408:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1740c:	ldur	w0, [x29, #-16]
   17410:	mov	w1, #0xd                   	// #13
   17414:	mov	w2, #0x2                   	// #2
   17418:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1741c:	stur	w0, [x29, #-52]
   17420:	ldur	x0, [x29, #-24]
   17424:	ldur	w8, [x29, #-52]
   17428:	mov	w3, w8
   1742c:	str	x0, [sp, #3808]
   17430:	mov	x0, x3
   17434:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17438:	add	x9, sp, #0x2, lsl #12
   1743c:	add	x9, x9, #0x9e8
   17440:	str	x0, [sp, #10728]
   17444:	str	x1, [sp, #10736]
   17448:	ldr	x0, [sp, #3808]
   1744c:	mov	x1, x9
   17450:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17454:	ldur	w8, [x29, #-8]
   17458:	stur	w8, [x29, #-4]
   1745c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17460:	ldur	w0, [x29, #-16]
   17464:	mov	w8, wzr
   17468:	mov	w1, w8
   1746c:	mov	w2, #0x5                   	// #5
   17470:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17474:	stur	w0, [x29, #-52]
   17478:	ldur	x0, [x29, #-24]
   1747c:	ldur	w1, [x29, #-52]
   17480:	ldur	x2, [x29, #-32]
   17484:	ldur	x3, [x29, #-40]
   17488:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1748c:	sub	x9, x29, #0x8
   17490:	str	w0, [sp, #3804]
   17494:	mov	x0, x9
   17498:	ldr	w1, [sp, #3804]
   1749c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   174a0:	tbnz	w0, #0, 174ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16020>
   174a4:	stur	wzr, [x29, #-4]
   174a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   174ac:	ldur	w0, [x29, #-16]
   174b0:	mov	w8, wzr
   174b4:	mov	w1, w8
   174b8:	mov	w2, #0x5                   	// #5
   174bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   174c0:	stur	w0, [x29, #-52]
   174c4:	ldur	x0, [x29, #-24]
   174c8:	ldur	w1, [x29, #-52]
   174cc:	ldur	x2, [x29, #-32]
   174d0:	ldur	x3, [x29, #-40]
   174d4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   174d8:	sub	x9, x29, #0x8
   174dc:	str	w0, [sp, #3800]
   174e0:	mov	x0, x9
   174e4:	ldr	w1, [sp, #3800]
   174e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   174ec:	tbnz	w0, #0, 174f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1606c>
   174f0:	stur	wzr, [x29, #-4]
   174f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   174f8:	ldur	w0, [x29, #-16]
   174fc:	mov	w1, #0x12                  	// #18
   17500:	mov	w2, #0x3                   	// #3
   17504:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17508:	stur	w0, [x29, #-52]
   1750c:	ldur	x0, [x29, #-24]
   17510:	ldur	w8, [x29, #-52]
   17514:	mov	w3, w8
   17518:	str	x0, [sp, #3792]
   1751c:	mov	x0, x3
   17520:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17524:	add	x9, sp, #0x2, lsl #12
   17528:	add	x9, x9, #0x9d8
   1752c:	str	x0, [sp, #10712]
   17530:	str	x1, [sp, #10720]
   17534:	ldr	x0, [sp, #3792]
   17538:	mov	x1, x9
   1753c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17540:	ldur	w0, [x29, #-16]
   17544:	mov	w8, #0x5                   	// #5
   17548:	mov	w1, w8
   1754c:	mov	w2, w8
   17550:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17554:	stur	w0, [x29, #-52]
   17558:	ldur	x0, [x29, #-24]
   1755c:	ldur	w1, [x29, #-52]
   17560:	ldur	x2, [x29, #-32]
   17564:	ldur	x3, [x29, #-40]
   17568:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1756c:	sub	x9, x29, #0x8
   17570:	str	w0, [sp, #3788]
   17574:	mov	x0, x9
   17578:	ldr	w1, [sp, #3788]
   1757c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17580:	tbnz	w0, #0, 1758c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16100>
   17584:	stur	wzr, [x29, #-4]
   17588:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1758c:	ldur	w0, [x29, #-16]
   17590:	mov	w1, #0xc                   	// #12
   17594:	mov	w2, #0x3                   	// #3
   17598:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1759c:	stur	w0, [x29, #-52]
   175a0:	ldur	x0, [x29, #-24]
   175a4:	ldur	w8, [x29, #-52]
   175a8:	mov	w3, w8
   175ac:	str	x0, [sp, #3776]
   175b0:	mov	x0, x3
   175b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   175b8:	add	x9, sp, #0x2, lsl #12
   175bc:	add	x9, x9, #0x9c8
   175c0:	str	x0, [sp, #10696]
   175c4:	str	x1, [sp, #10704]
   175c8:	ldr	x0, [sp, #3776]
   175cc:	mov	x1, x9
   175d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   175d4:	ldur	w8, [x29, #-8]
   175d8:	stur	w8, [x29, #-4]
   175dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   175e0:	ldur	w0, [x29, #-16]
   175e4:	mov	w8, wzr
   175e8:	mov	w1, w8
   175ec:	mov	w2, #0x5                   	// #5
   175f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   175f4:	stur	w0, [x29, #-52]
   175f8:	ldur	x0, [x29, #-24]
   175fc:	ldur	w1, [x29, #-52]
   17600:	ldur	x2, [x29, #-32]
   17604:	ldur	x3, [x29, #-40]
   17608:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1760c:	sub	x9, x29, #0x8
   17610:	str	w0, [sp, #3772]
   17614:	mov	x0, x9
   17618:	ldr	w1, [sp, #3772]
   1761c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17620:	tbnz	w0, #0, 1762c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x161a0>
   17624:	stur	wzr, [x29, #-4]
   17628:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1762c:	ldur	w0, [x29, #-16]
   17630:	mov	w8, wzr
   17634:	mov	w1, w8
   17638:	mov	w2, #0x5                   	// #5
   1763c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17640:	stur	w0, [x29, #-52]
   17644:	ldur	x0, [x29, #-24]
   17648:	ldur	w1, [x29, #-52]
   1764c:	ldur	x2, [x29, #-32]
   17650:	ldur	x3, [x29, #-40]
   17654:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17658:	sub	x9, x29, #0x8
   1765c:	str	w0, [sp, #3768]
   17660:	mov	x0, x9
   17664:	ldr	w1, [sp, #3768]
   17668:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1766c:	tbnz	w0, #0, 17678 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x161ec>
   17670:	stur	wzr, [x29, #-4]
   17674:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17678:	ldur	w0, [x29, #-16]
   1767c:	mov	w1, #0x11                  	// #17
   17680:	mov	w2, #0x4                   	// #4
   17684:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17688:	stur	w0, [x29, #-52]
   1768c:	ldur	x0, [x29, #-24]
   17690:	ldur	w8, [x29, #-52]
   17694:	mov	w3, w8
   17698:	str	x0, [sp, #3760]
   1769c:	mov	x0, x3
   176a0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   176a4:	add	x9, sp, #0x2, lsl #12
   176a8:	add	x9, x9, #0x9b8
   176ac:	str	x0, [sp, #10680]
   176b0:	str	x1, [sp, #10688]
   176b4:	ldr	x0, [sp, #3760]
   176b8:	mov	x1, x9
   176bc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   176c0:	ldur	w0, [x29, #-16]
   176c4:	mov	w8, #0x5                   	// #5
   176c8:	mov	w1, w8
   176cc:	mov	w2, w8
   176d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   176d4:	stur	w0, [x29, #-52]
   176d8:	ldur	x0, [x29, #-24]
   176dc:	ldur	w1, [x29, #-52]
   176e0:	ldur	x2, [x29, #-32]
   176e4:	ldur	x3, [x29, #-40]
   176e8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   176ec:	sub	x9, x29, #0x8
   176f0:	str	w0, [sp, #3756]
   176f4:	mov	x0, x9
   176f8:	ldr	w1, [sp, #3756]
   176fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17700:	tbnz	w0, #0, 1770c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16280>
   17704:	stur	wzr, [x29, #-4]
   17708:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1770c:	ldur	w0, [x29, #-16]
   17710:	mov	w1, #0xb                   	// #11
   17714:	mov	w2, #0x4                   	// #4
   17718:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1771c:	stur	w0, [x29, #-52]
   17720:	ldur	x0, [x29, #-24]
   17724:	ldur	w8, [x29, #-52]
   17728:	mov	w3, w8
   1772c:	str	x0, [sp, #3744]
   17730:	mov	x0, x3
   17734:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17738:	add	x9, sp, #0x2, lsl #12
   1773c:	add	x9, x9, #0x9a8
   17740:	str	x0, [sp, #10664]
   17744:	str	x1, [sp, #10672]
   17748:	ldr	x0, [sp, #3744]
   1774c:	mov	x1, x9
   17750:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17754:	ldur	w8, [x29, #-8]
   17758:	stur	w8, [x29, #-4]
   1775c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17760:	ldur	w0, [x29, #-16]
   17764:	mov	w8, wzr
   17768:	mov	w1, w8
   1776c:	mov	w2, #0x5                   	// #5
   17770:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17774:	stur	w0, [x29, #-52]
   17778:	ldur	x0, [x29, #-24]
   1777c:	ldur	w1, [x29, #-52]
   17780:	ldur	x2, [x29, #-32]
   17784:	ldur	x3, [x29, #-40]
   17788:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1778c:	sub	x9, x29, #0x8
   17790:	str	w0, [sp, #3740]
   17794:	mov	x0, x9
   17798:	ldr	w1, [sp, #3740]
   1779c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   177a0:	tbnz	w0, #0, 177ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16320>
   177a4:	stur	wzr, [x29, #-4]
   177a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   177ac:	ldur	w0, [x29, #-16]
   177b0:	mov	w8, #0x5                   	// #5
   177b4:	mov	w1, w8
   177b8:	mov	w2, w8
   177bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   177c0:	stur	w0, [x29, #-52]
   177c4:	ldur	x0, [x29, #-24]
   177c8:	ldur	w1, [x29, #-52]
   177cc:	ldur	x2, [x29, #-32]
   177d0:	ldur	x3, [x29, #-40]
   177d4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   177d8:	sub	x9, x29, #0x8
   177dc:	str	w0, [sp, #3736]
   177e0:	mov	x0, x9
   177e4:	ldr	w1, [sp, #3736]
   177e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   177ec:	tbnz	w0, #0, 177f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1636c>
   177f0:	stur	wzr, [x29, #-4]
   177f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   177f8:	ldur	w0, [x29, #-16]
   177fc:	mov	w1, #0x10                  	// #16
   17800:	mov	w2, #0x5                   	// #5
   17804:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17808:	stur	w0, [x29, #-52]
   1780c:	ldur	x0, [x29, #-24]
   17810:	ldur	w1, [x29, #-52]
   17814:	ldur	x2, [x29, #-32]
   17818:	ldur	x3, [x29, #-40]
   1781c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17820:	sub	x8, x29, #0x8
   17824:	str	w0, [sp, #3732]
   17828:	mov	x0, x8
   1782c:	ldr	w1, [sp, #3732]
   17830:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17834:	tbnz	w0, #0, 17840 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x163b4>
   17838:	stur	wzr, [x29, #-4]
   1783c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17840:	ldur	w0, [x29, #-16]
   17844:	mov	w1, #0xa                   	// #10
   17848:	mov	w2, #0x5                   	// #5
   1784c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17850:	stur	w0, [x29, #-52]
   17854:	ldur	x0, [x29, #-24]
   17858:	ldur	w1, [x29, #-52]
   1785c:	ldur	x2, [x29, #-32]
   17860:	ldur	x3, [x29, #-40]
   17864:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17868:	sub	x8, x29, #0x8
   1786c:	str	w0, [sp, #3728]
   17870:	mov	x0, x8
   17874:	ldr	w1, [sp, #3728]
   17878:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1787c:	tbnz	w0, #0, 17888 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x163fc>
   17880:	stur	wzr, [x29, #-4]
   17884:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17888:	ldur	w8, [x29, #-8]
   1788c:	stur	w8, [x29, #-4]
   17890:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17894:	ldur	w0, [x29, #-16]
   17898:	mov	w8, wzr
   1789c:	mov	w1, w8
   178a0:	mov	w2, #0x5                   	// #5
   178a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   178a8:	stur	w0, [x29, #-52]
   178ac:	ldur	x0, [x29, #-24]
   178b0:	ldur	w1, [x29, #-52]
   178b4:	ldur	x2, [x29, #-32]
   178b8:	ldur	x3, [x29, #-40]
   178bc:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   178c0:	sub	x9, x29, #0x8
   178c4:	str	w0, [sp, #3724]
   178c8:	mov	x0, x9
   178cc:	ldr	w1, [sp, #3724]
   178d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   178d4:	tbnz	w0, #0, 178e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16454>
   178d8:	stur	wzr, [x29, #-4]
   178dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   178e0:	ldur	w0, [x29, #-16]
   178e4:	mov	w8, #0x5                   	// #5
   178e8:	mov	w1, w8
   178ec:	mov	w2, w8
   178f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   178f4:	stur	w0, [x29, #-52]
   178f8:	ldur	x0, [x29, #-24]
   178fc:	ldur	w1, [x29, #-52]
   17900:	ldur	x2, [x29, #-32]
   17904:	ldur	x3, [x29, #-40]
   17908:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1790c:	sub	x9, x29, #0x8
   17910:	str	w0, [sp, #3720]
   17914:	mov	x0, x9
   17918:	ldr	w1, [sp, #3720]
   1791c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17920:	tbnz	w0, #0, 1792c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x164a0>
   17924:	stur	wzr, [x29, #-4]
   17928:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1792c:	ldur	w8, [x29, #-8]
   17930:	stur	w8, [x29, #-4]
   17934:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17938:	ldur	w0, [x29, #-16]
   1793c:	mov	w8, wzr
   17940:	mov	w1, w8
   17944:	mov	w2, #0x5                   	// #5
   17948:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1794c:	stur	w0, [x29, #-52]
   17950:	ldur	x0, [x29, #-24]
   17954:	ldur	w1, [x29, #-52]
   17958:	ldur	x2, [x29, #-32]
   1795c:	ldur	x3, [x29, #-40]
   17960:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   17964:	sub	x9, x29, #0x8
   17968:	str	w0, [sp, #3716]
   1796c:	mov	x0, x9
   17970:	ldr	w1, [sp, #3716]
   17974:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17978:	tbnz	w0, #0, 17984 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x164f8>
   1797c:	stur	wzr, [x29, #-4]
   17980:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17984:	ldur	w0, [x29, #-16]
   17988:	mov	w8, wzr
   1798c:	mov	w1, w8
   17990:	mov	w2, #0x5                   	// #5
   17994:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17998:	stur	w0, [x29, #-52]
   1799c:	ldur	x0, [x29, #-24]
   179a0:	ldur	w1, [x29, #-52]
   179a4:	ldur	x2, [x29, #-32]
   179a8:	ldur	x3, [x29, #-40]
   179ac:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   179b0:	sub	x9, x29, #0x8
   179b4:	str	w0, [sp, #3712]
   179b8:	mov	x0, x9
   179bc:	ldr	w1, [sp, #3712]
   179c0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   179c4:	tbnz	w0, #0, 179d0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16544>
   179c8:	stur	wzr, [x29, #-4]
   179cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   179d0:	ldur	w0, [x29, #-16]
   179d4:	mov	w8, #0x5                   	// #5
   179d8:	mov	w1, w8
   179dc:	mov	w2, w8
   179e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   179e4:	stur	w0, [x29, #-52]
   179e8:	ldur	x0, [x29, #-24]
   179ec:	ldur	w1, [x29, #-52]
   179f0:	ldur	x2, [x29, #-32]
   179f4:	ldur	x3, [x29, #-40]
   179f8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   179fc:	sub	x9, x29, #0x8
   17a00:	str	w0, [sp, #3708]
   17a04:	mov	x0, x9
   17a08:	ldr	w1, [sp, #3708]
   17a0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17a10:	tbnz	w0, #0, 17a1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16590>
   17a14:	stur	wzr, [x29, #-4]
   17a18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17a1c:	ldur	w0, [x29, #-16]
   17a20:	mov	w1, #0x10                  	// #16
   17a24:	mov	w2, #0x5                   	// #5
   17a28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17a2c:	stur	w0, [x29, #-52]
   17a30:	ldur	x0, [x29, #-24]
   17a34:	ldur	w1, [x29, #-52]
   17a38:	ldur	x2, [x29, #-32]
   17a3c:	ldur	x3, [x29, #-40]
   17a40:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   17a44:	sub	x8, x29, #0x8
   17a48:	str	w0, [sp, #3704]
   17a4c:	mov	x0, x8
   17a50:	ldr	w1, [sp, #3704]
   17a54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17a58:	tbnz	w0, #0, 17a64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x165d8>
   17a5c:	stur	wzr, [x29, #-4]
   17a60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17a64:	ldur	w0, [x29, #-16]
   17a68:	mov	w1, #0xb                   	// #11
   17a6c:	mov	w2, #0x2                   	// #2
   17a70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17a74:	stur	w0, [x29, #-52]
   17a78:	ldur	x0, [x29, #-24]
   17a7c:	ldur	w8, [x29, #-52]
   17a80:	mov	w3, w8
   17a84:	str	x0, [sp, #3696]
   17a88:	mov	x0, x3
   17a8c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17a90:	add	x9, sp, #0x2, lsl #12
   17a94:	add	x9, x9, #0x998
   17a98:	str	x0, [sp, #10648]
   17a9c:	str	x1, [sp, #10656]
   17aa0:	ldr	x0, [sp, #3696]
   17aa4:	mov	x1, x9
   17aa8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17aac:	ldur	w8, [x29, #-8]
   17ab0:	stur	w8, [x29, #-4]
   17ab4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17ab8:	ldur	w0, [x29, #-16]
   17abc:	mov	w8, wzr
   17ac0:	mov	w1, w8
   17ac4:	mov	w2, #0x5                   	// #5
   17ac8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17acc:	stur	w0, [x29, #-52]
   17ad0:	ldur	x0, [x29, #-24]
   17ad4:	ldur	w1, [x29, #-52]
   17ad8:	ldur	x2, [x29, #-32]
   17adc:	ldur	x3, [x29, #-40]
   17ae0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   17ae4:	sub	x9, x29, #0x8
   17ae8:	str	w0, [sp, #3692]
   17aec:	mov	x0, x9
   17af0:	ldr	w1, [sp, #3692]
   17af4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17af8:	tbnz	w0, #0, 17b04 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16678>
   17afc:	stur	wzr, [x29, #-4]
   17b00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17b04:	ldur	w0, [x29, #-16]
   17b08:	mov	w8, #0x5                   	// #5
   17b0c:	mov	w1, w8
   17b10:	mov	w2, w8
   17b14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17b18:	stur	w0, [x29, #-52]
   17b1c:	ldur	x0, [x29, #-24]
   17b20:	ldur	w1, [x29, #-52]
   17b24:	ldur	x2, [x29, #-32]
   17b28:	ldur	x3, [x29, #-40]
   17b2c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   17b30:	sub	x9, x29, #0x8
   17b34:	str	w0, [sp, #3688]
   17b38:	mov	x0, x9
   17b3c:	ldr	w1, [sp, #3688]
   17b40:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17b44:	tbnz	w0, #0, 17b50 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x166c4>
   17b48:	stur	wzr, [x29, #-4]
   17b4c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17b50:	ldur	w0, [x29, #-16]
   17b54:	mov	w1, #0x10                  	// #16
   17b58:	mov	w2, #0x5                   	// #5
   17b5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17b60:	stur	w0, [x29, #-52]
   17b64:	ldur	x0, [x29, #-24]
   17b68:	ldur	w1, [x29, #-52]
   17b6c:	ldur	x2, [x29, #-32]
   17b70:	ldur	x3, [x29, #-40]
   17b74:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   17b78:	sub	x8, x29, #0x8
   17b7c:	str	w0, [sp, #3684]
   17b80:	mov	x0, x8
   17b84:	ldr	w1, [sp, #3684]
   17b88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17b8c:	tbnz	w0, #0, 17b98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1670c>
   17b90:	stur	wzr, [x29, #-4]
   17b94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17b98:	ldur	w0, [x29, #-16]
   17b9c:	mov	w1, #0xc                   	// #12
   17ba0:	mov	w2, #0x1                   	// #1
   17ba4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17ba8:	stur	w0, [x29, #-52]
   17bac:	ldur	x0, [x29, #-24]
   17bb0:	ldur	w8, [x29, #-52]
   17bb4:	mov	w3, w8
   17bb8:	str	x0, [sp, #3672]
   17bbc:	mov	x0, x3
   17bc0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17bc4:	add	x9, sp, #0x2, lsl #12
   17bc8:	add	x9, x9, #0x988
   17bcc:	str	x0, [sp, #10632]
   17bd0:	str	x1, [sp, #10640]
   17bd4:	ldr	x0, [sp, #3672]
   17bd8:	mov	x1, x9
   17bdc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17be0:	ldur	w8, [x29, #-8]
   17be4:	stur	w8, [x29, #-4]
   17be8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17bec:	ldur	w0, [x29, #-16]
   17bf0:	mov	w8, wzr
   17bf4:	mov	w1, w8
   17bf8:	mov	w2, #0x5                   	// #5
   17bfc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17c00:	stur	w0, [x29, #-52]
   17c04:	ldur	x0, [x29, #-24]
   17c08:	ldur	w1, [x29, #-52]
   17c0c:	ldur	x2, [x29, #-32]
   17c10:	ldur	x3, [x29, #-40]
   17c14:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17c18:	sub	x9, x29, #0x8
   17c1c:	str	w0, [sp, #3668]
   17c20:	mov	x0, x9
   17c24:	ldr	w1, [sp, #3668]
   17c28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17c2c:	tbnz	w0, #0, 17c38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x167ac>
   17c30:	stur	wzr, [x29, #-4]
   17c34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17c38:	ldur	w0, [x29, #-16]
   17c3c:	mov	w8, wzr
   17c40:	mov	w1, w8
   17c44:	mov	w2, #0x5                   	// #5
   17c48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17c4c:	stur	w0, [x29, #-52]
   17c50:	ldur	x0, [x29, #-24]
   17c54:	ldur	w1, [x29, #-52]
   17c58:	ldur	x2, [x29, #-32]
   17c5c:	ldur	x3, [x29, #-40]
   17c60:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17c64:	sub	x9, x29, #0x8
   17c68:	str	w0, [sp, #3664]
   17c6c:	mov	x0, x9
   17c70:	ldr	w1, [sp, #3664]
   17c74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17c78:	tbnz	w0, #0, 17c84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x167f8>
   17c7c:	stur	wzr, [x29, #-4]
   17c80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17c84:	ldur	w0, [x29, #-16]
   17c88:	mov	w8, #0x5                   	// #5
   17c8c:	mov	w1, w8
   17c90:	mov	w2, w8
   17c94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17c98:	stur	w0, [x29, #-52]
   17c9c:	ldur	x0, [x29, #-24]
   17ca0:	ldur	w1, [x29, #-52]
   17ca4:	ldur	x2, [x29, #-32]
   17ca8:	ldur	x3, [x29, #-40]
   17cac:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17cb0:	sub	x9, x29, #0x8
   17cb4:	str	w0, [sp, #3660]
   17cb8:	mov	x0, x9
   17cbc:	ldr	w1, [sp, #3660]
   17cc0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17cc4:	tbnz	w0, #0, 17cd0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16844>
   17cc8:	stur	wzr, [x29, #-4]
   17ccc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17cd0:	ldur	w0, [x29, #-16]
   17cd4:	mov	w1, #0x10                  	// #16
   17cd8:	mov	w2, #0x5                   	// #5
   17cdc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17ce0:	stur	w0, [x29, #-52]
   17ce4:	ldur	x0, [x29, #-24]
   17ce8:	ldur	w1, [x29, #-52]
   17cec:	ldur	x2, [x29, #-32]
   17cf0:	ldur	x3, [x29, #-40]
   17cf4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17cf8:	sub	x8, x29, #0x8
   17cfc:	str	w0, [sp, #3656]
   17d00:	mov	x0, x8
   17d04:	ldr	w1, [sp, #3656]
   17d08:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17d0c:	tbnz	w0, #0, 17d18 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1688c>
   17d10:	stur	wzr, [x29, #-4]
   17d14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17d18:	ldur	w0, [x29, #-16]
   17d1c:	mov	w1, #0xb                   	// #11
   17d20:	mov	w2, #0x2                   	// #2
   17d24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17d28:	stur	w0, [x29, #-52]
   17d2c:	ldur	x0, [x29, #-24]
   17d30:	ldur	w8, [x29, #-52]
   17d34:	mov	w3, w8
   17d38:	str	x0, [sp, #3648]
   17d3c:	mov	x0, x3
   17d40:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17d44:	add	x9, sp, #0x2, lsl #12
   17d48:	add	x9, x9, #0x978
   17d4c:	str	x0, [sp, #10616]
   17d50:	str	x1, [sp, #10624]
   17d54:	ldr	x0, [sp, #3648]
   17d58:	mov	x1, x9
   17d5c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17d60:	ldur	w8, [x29, #-8]
   17d64:	stur	w8, [x29, #-4]
   17d68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17d6c:	ldur	w0, [x29, #-16]
   17d70:	mov	w8, wzr
   17d74:	mov	w1, w8
   17d78:	mov	w2, #0x5                   	// #5
   17d7c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17d80:	stur	w0, [x29, #-52]
   17d84:	ldur	x0, [x29, #-24]
   17d88:	ldur	w1, [x29, #-52]
   17d8c:	ldur	x2, [x29, #-32]
   17d90:	ldur	x3, [x29, #-40]
   17d94:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17d98:	sub	x9, x29, #0x8
   17d9c:	str	w0, [sp, #3644]
   17da0:	mov	x0, x9
   17da4:	ldr	w1, [sp, #3644]
   17da8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17dac:	tbnz	w0, #0, 17db8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1692c>
   17db0:	stur	wzr, [x29, #-4]
   17db4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17db8:	ldur	w0, [x29, #-16]
   17dbc:	mov	w8, #0x5                   	// #5
   17dc0:	mov	w1, w8
   17dc4:	mov	w2, w8
   17dc8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17dcc:	stur	w0, [x29, #-52]
   17dd0:	ldur	x0, [x29, #-24]
   17dd4:	ldur	w1, [x29, #-52]
   17dd8:	ldur	x2, [x29, #-32]
   17ddc:	ldur	x3, [x29, #-40]
   17de0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17de4:	sub	x9, x29, #0x8
   17de8:	str	w0, [sp, #3640]
   17dec:	mov	x0, x9
   17df0:	ldr	w1, [sp, #3640]
   17df4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17df8:	tbnz	w0, #0, 17e04 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16978>
   17dfc:	stur	wzr, [x29, #-4]
   17e00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17e04:	ldur	w0, [x29, #-16]
   17e08:	mov	w1, #0x10                  	// #16
   17e0c:	mov	w2, #0x5                   	// #5
   17e10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17e14:	stur	w0, [x29, #-52]
   17e18:	ldur	x0, [x29, #-24]
   17e1c:	ldur	w1, [x29, #-52]
   17e20:	ldur	x2, [x29, #-32]
   17e24:	ldur	x3, [x29, #-40]
   17e28:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17e2c:	sub	x8, x29, #0x8
   17e30:	str	w0, [sp, #3636]
   17e34:	mov	x0, x8
   17e38:	ldr	w1, [sp, #3636]
   17e3c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17e40:	tbnz	w0, #0, 17e4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x169c0>
   17e44:	stur	wzr, [x29, #-4]
   17e48:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17e4c:	ldur	w0, [x29, #-16]
   17e50:	mov	w1, #0xc                   	// #12
   17e54:	mov	w2, #0x1                   	// #1
   17e58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17e5c:	stur	w0, [x29, #-52]
   17e60:	ldur	x0, [x29, #-24]
   17e64:	ldur	w8, [x29, #-52]
   17e68:	mov	w3, w8
   17e6c:	str	x0, [sp, #3624]
   17e70:	mov	x0, x3
   17e74:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17e78:	add	x9, sp, #0x2, lsl #12
   17e7c:	add	x9, x9, #0x968
   17e80:	str	x0, [sp, #10600]
   17e84:	str	x1, [sp, #10608]
   17e88:	ldr	x0, [sp, #3624]
   17e8c:	mov	x1, x9
   17e90:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17e94:	ldur	w8, [x29, #-8]
   17e98:	stur	w8, [x29, #-4]
   17e9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17ea0:	ldur	w0, [x29, #-16]
   17ea4:	mov	w8, wzr
   17ea8:	mov	w1, w8
   17eac:	mov	w2, #0x5                   	// #5
   17eb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17eb4:	stur	w0, [x29, #-52]
   17eb8:	ldur	x0, [x29, #-24]
   17ebc:	ldur	w1, [x29, #-52]
   17ec0:	ldur	x2, [x29, #-32]
   17ec4:	ldur	x3, [x29, #-40]
   17ec8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17ecc:	sub	x9, x29, #0x8
   17ed0:	str	w0, [sp, #3620]
   17ed4:	mov	x0, x9
   17ed8:	ldr	w1, [sp, #3620]
   17edc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17ee0:	tbnz	w0, #0, 17eec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16a60>
   17ee4:	stur	wzr, [x29, #-4]
   17ee8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17eec:	ldur	w0, [x29, #-16]
   17ef0:	mov	w8, wzr
   17ef4:	mov	w1, w8
   17ef8:	mov	w2, #0x5                   	// #5
   17efc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17f00:	stur	w0, [x29, #-52]
   17f04:	ldur	x0, [x29, #-24]
   17f08:	ldur	w1, [x29, #-52]
   17f0c:	ldur	x2, [x29, #-32]
   17f10:	ldur	x3, [x29, #-40]
   17f14:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17f18:	sub	x9, x29, #0x8
   17f1c:	str	w0, [sp, #3616]
   17f20:	mov	x0, x9
   17f24:	ldr	w1, [sp, #3616]
   17f28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17f2c:	tbnz	w0, #0, 17f38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16aac>
   17f30:	stur	wzr, [x29, #-4]
   17f34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17f38:	ldur	w0, [x29, #-16]
   17f3c:	mov	w8, #0x5                   	// #5
   17f40:	mov	w1, w8
   17f44:	mov	w2, w8
   17f48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17f4c:	stur	w0, [x29, #-52]
   17f50:	ldur	x0, [x29, #-24]
   17f54:	ldur	w1, [x29, #-52]
   17f58:	ldur	x2, [x29, #-32]
   17f5c:	ldur	x3, [x29, #-40]
   17f60:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17f64:	sub	x9, x29, #0x8
   17f68:	str	w0, [sp, #3612]
   17f6c:	mov	x0, x9
   17f70:	ldr	w1, [sp, #3612]
   17f74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17f78:	tbnz	w0, #0, 17f84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16af8>
   17f7c:	stur	wzr, [x29, #-4]
   17f80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17f84:	ldur	w0, [x29, #-16]
   17f88:	mov	w1, #0x10                  	// #16
   17f8c:	mov	w2, #0x5                   	// #5
   17f90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17f94:	stur	w0, [x29, #-52]
   17f98:	ldur	x0, [x29, #-24]
   17f9c:	ldur	w1, [x29, #-52]
   17fa0:	ldur	x2, [x29, #-32]
   17fa4:	ldur	x3, [x29, #-40]
   17fa8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   17fac:	sub	x8, x29, #0x8
   17fb0:	str	w0, [sp, #3608]
   17fb4:	mov	x0, x8
   17fb8:	ldr	w1, [sp, #3608]
   17fbc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17fc0:	tbnz	w0, #0, 17fcc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16b40>
   17fc4:	stur	wzr, [x29, #-4]
   17fc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   17fcc:	ldur	w0, [x29, #-16]
   17fd0:	mov	w1, #0xc                   	// #12
   17fd4:	mov	w2, #0x2                   	// #2
   17fd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   17fdc:	stur	w0, [x29, #-52]
   17fe0:	ldur	x0, [x29, #-24]
   17fe4:	ldur	w8, [x29, #-52]
   17fe8:	mov	w3, w8
   17fec:	str	x0, [sp, #3600]
   17ff0:	mov	x0, x3
   17ff4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   17ff8:	add	x9, sp, #0x2, lsl #12
   17ffc:	add	x9, x9, #0x958
   18000:	str	x0, [sp, #10584]
   18004:	str	x1, [sp, #10592]
   18008:	ldr	x0, [sp, #3600]
   1800c:	mov	x1, x9
   18010:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   18014:	ldur	w8, [x29, #-8]
   18018:	stur	w8, [x29, #-4]
   1801c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18020:	ldur	w0, [x29, #-16]
   18024:	mov	w8, wzr
   18028:	mov	w1, w8
   1802c:	mov	w2, #0x5                   	// #5
   18030:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18034:	stur	w0, [x29, #-52]
   18038:	ldur	x0, [x29, #-24]
   1803c:	ldur	w1, [x29, #-52]
   18040:	ldur	x2, [x29, #-32]
   18044:	ldur	x3, [x29, #-40]
   18048:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1804c:	sub	x9, x29, #0x8
   18050:	str	w0, [sp, #3596]
   18054:	mov	x0, x9
   18058:	ldr	w1, [sp, #3596]
   1805c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18060:	tbnz	w0, #0, 1806c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16be0>
   18064:	stur	wzr, [x29, #-4]
   18068:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1806c:	ldur	w0, [x29, #-16]
   18070:	mov	w8, #0x5                   	// #5
   18074:	mov	w1, w8
   18078:	mov	w2, w8
   1807c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18080:	stur	w0, [x29, #-52]
   18084:	ldur	x0, [x29, #-24]
   18088:	ldur	w1, [x29, #-52]
   1808c:	ldur	x2, [x29, #-32]
   18090:	ldur	x3, [x29, #-40]
   18094:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   18098:	sub	x9, x29, #0x8
   1809c:	str	w0, [sp, #3592]
   180a0:	mov	x0, x9
   180a4:	ldr	w1, [sp, #3592]
   180a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   180ac:	tbnz	w0, #0, 180b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16c2c>
   180b0:	stur	wzr, [x29, #-4]
   180b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   180b8:	ldur	w0, [x29, #-16]
   180bc:	mov	w1, #0x10                  	// #16
   180c0:	mov	w2, #0x5                   	// #5
   180c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   180c8:	stur	w0, [x29, #-52]
   180cc:	ldur	x0, [x29, #-24]
   180d0:	ldur	w1, [x29, #-52]
   180d4:	ldur	x2, [x29, #-32]
   180d8:	ldur	x3, [x29, #-40]
   180dc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   180e0:	sub	x8, x29, #0x8
   180e4:	str	w0, [sp, #3588]
   180e8:	mov	x0, x8
   180ec:	ldr	w1, [sp, #3588]
   180f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   180f4:	tbnz	w0, #0, 18100 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16c74>
   180f8:	stur	wzr, [x29, #-4]
   180fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18100:	ldur	w0, [x29, #-16]
   18104:	mov	w1, #0xa                   	// #10
   18108:	mov	w2, #0x6                   	// #6
   1810c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18110:	stur	w0, [x29, #-52]
   18114:	ldur	x0, [x29, #-24]
   18118:	ldur	w8, [x29, #-52]
   1811c:	mov	w3, w8
   18120:	str	x0, [sp, #3576]
   18124:	mov	x0, x3
   18128:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1812c:	add	x9, sp, #0x2, lsl #12
   18130:	add	x9, x9, #0x948
   18134:	str	x0, [sp, #10568]
   18138:	str	x1, [sp, #10576]
   1813c:	ldr	x0, [sp, #3576]
   18140:	mov	x1, x9
   18144:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   18148:	ldur	w8, [x29, #-8]
   1814c:	stur	w8, [x29, #-4]
   18150:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18154:	ldur	w0, [x29, #-16]
   18158:	mov	w8, wzr
   1815c:	mov	w1, w8
   18160:	mov	w2, #0x5                   	// #5
   18164:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18168:	stur	w0, [x29, #-52]
   1816c:	ldur	x0, [x29, #-24]
   18170:	ldur	w1, [x29, #-52]
   18174:	ldur	x2, [x29, #-32]
   18178:	ldur	x3, [x29, #-40]
   1817c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   18180:	sub	x9, x29, #0x8
   18184:	str	w0, [sp, #3572]
   18188:	mov	x0, x9
   1818c:	ldr	w1, [sp, #3572]
   18190:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18194:	tbnz	w0, #0, 181a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16d14>
   18198:	stur	wzr, [x29, #-4]
   1819c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   181a0:	ldur	w0, [x29, #-16]
   181a4:	mov	w8, #0x5                   	// #5
   181a8:	mov	w1, w8
   181ac:	mov	w2, w8
   181b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   181b4:	stur	w0, [x29, #-52]
   181b8:	ldur	x0, [x29, #-24]
   181bc:	ldur	w1, [x29, #-52]
   181c0:	ldur	x2, [x29, #-32]
   181c4:	ldur	x3, [x29, #-40]
   181c8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   181cc:	sub	x9, x29, #0x8
   181d0:	str	w0, [sp, #3568]
   181d4:	mov	x0, x9
   181d8:	ldr	w1, [sp, #3568]
   181dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   181e0:	tbnz	w0, #0, 181ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16d60>
   181e4:	stur	wzr, [x29, #-4]
   181e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   181ec:	ldur	w0, [x29, #-16]
   181f0:	mov	w8, wzr
   181f4:	mov	w1, w8
   181f8:	mov	w2, #0x5                   	// #5
   181fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18200:	stur	w0, [x29, #-52]
   18204:	ldur	x0, [x29, #-24]
   18208:	ldur	w1, [x29, #-52]
   1820c:	ldur	x2, [x29, #-32]
   18210:	ldur	x3, [x29, #-40]
   18214:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   18218:	sub	x9, x29, #0x8
   1821c:	str	w0, [sp, #3564]
   18220:	mov	x0, x9
   18224:	ldr	w1, [sp, #3564]
   18228:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1822c:	tbnz	w0, #0, 18238 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16dac>
   18230:	stur	wzr, [x29, #-4]
   18234:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18238:	ldur	w8, [x29, #-8]
   1823c:	stur	w8, [x29, #-4]
   18240:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18244:	ldur	w0, [x29, #-16]
   18248:	mov	w8, wzr
   1824c:	mov	w1, w8
   18250:	mov	w2, #0x5                   	// #5
   18254:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18258:	stur	w0, [x29, #-52]
   1825c:	ldur	x0, [x29, #-24]
   18260:	ldur	w1, [x29, #-52]
   18264:	ldur	x2, [x29, #-32]
   18268:	ldur	x3, [x29, #-40]
   1826c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18270:	sub	x9, x29, #0x8
   18274:	str	w0, [sp, #3560]
   18278:	mov	x0, x9
   1827c:	ldr	w1, [sp, #3560]
   18280:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18284:	tbnz	w0, #0, 18290 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16e04>
   18288:	stur	wzr, [x29, #-4]
   1828c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18290:	ldur	w0, [x29, #-16]
   18294:	mov	w8, wzr
   18298:	mov	w1, w8
   1829c:	mov	w2, #0x5                   	// #5
   182a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   182a4:	stur	w0, [x29, #-52]
   182a8:	ldur	x0, [x29, #-24]
   182ac:	ldur	w1, [x29, #-52]
   182b0:	ldur	x2, [x29, #-32]
   182b4:	ldur	x3, [x29, #-40]
   182b8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   182bc:	sub	x9, x29, #0x8
   182c0:	str	w0, [sp, #3556]
   182c4:	mov	x0, x9
   182c8:	ldr	w1, [sp, #3556]
   182cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   182d0:	tbnz	w0, #0, 182dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16e50>
   182d4:	stur	wzr, [x29, #-4]
   182d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   182dc:	ldur	w0, [x29, #-16]
   182e0:	mov	w8, #0x5                   	// #5
   182e4:	mov	w1, w8
   182e8:	mov	w2, w8
   182ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   182f0:	stur	w0, [x29, #-52]
   182f4:	ldur	x0, [x29, #-24]
   182f8:	ldur	w1, [x29, #-52]
   182fc:	ldur	x2, [x29, #-32]
   18300:	ldur	x3, [x29, #-40]
   18304:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18308:	sub	x9, x29, #0x8
   1830c:	str	w0, [sp, #3552]
   18310:	mov	x0, x9
   18314:	ldr	w1, [sp, #3552]
   18318:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1831c:	tbnz	w0, #0, 18328 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16e9c>
   18320:	stur	wzr, [x29, #-4]
   18324:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18328:	ldur	w0, [x29, #-16]
   1832c:	mov	w1, #0x10                  	// #16
   18330:	mov	w2, #0x4                   	// #4
   18334:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18338:	stur	w0, [x29, #-52]
   1833c:	ldur	x0, [x29, #-24]
   18340:	ldur	w1, [x29, #-52]
   18344:	ldur	x2, [x29, #-32]
   18348:	ldur	x3, [x29, #-40]
   1834c:	bl	28de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>
   18350:	sub	x8, x29, #0x8
   18354:	str	w0, [sp, #3548]
   18358:	mov	x0, x8
   1835c:	ldr	w1, [sp, #3548]
   18360:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18364:	tbnz	w0, #0, 18370 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16ee4>
   18368:	stur	wzr, [x29, #-4]
   1836c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18370:	stur	wzr, [x29, #-52]
   18374:	ldur	w0, [x29, #-16]
   18378:	mov	w1, #0xb                   	// #11
   1837c:	mov	w2, #0x1                   	// #1
   18380:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18384:	mov	w2, #0x2                   	// #2
   18388:	ldur	w8, [x29, #-52]
   1838c:	orr	w8, w8, w0, lsl #2
   18390:	stur	w8, [x29, #-52]
   18394:	ldur	w0, [x29, #-16]
   18398:	mov	w1, #0x14                  	// #20
   1839c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   183a0:	ldur	w8, [x29, #-52]
   183a4:	orr	w8, w8, w0
   183a8:	stur	w8, [x29, #-52]
   183ac:	ldur	x0, [x29, #-24]
   183b0:	ldur	w8, [x29, #-52]
   183b4:	mov	w3, w8
   183b8:	str	x0, [sp, #3536]
   183bc:	mov	x0, x3
   183c0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   183c4:	add	x9, sp, #0x2, lsl #12
   183c8:	add	x9, x9, #0x938
   183cc:	str	x0, [sp, #10552]
   183d0:	str	x1, [sp, #10560]
   183d4:	ldr	x0, [sp, #3536]
   183d8:	mov	x1, x9
   183dc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   183e0:	ldur	w8, [x29, #-8]
   183e4:	stur	w8, [x29, #-4]
   183e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   183ec:	ldur	w0, [x29, #-16]
   183f0:	mov	w8, wzr
   183f4:	mov	w1, w8
   183f8:	mov	w2, #0x5                   	// #5
   183fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18400:	stur	w0, [x29, #-52]
   18404:	ldur	x0, [x29, #-24]
   18408:	ldur	w1, [x29, #-52]
   1840c:	ldur	x2, [x29, #-32]
   18410:	ldur	x3, [x29, #-40]
   18414:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18418:	sub	x9, x29, #0x8
   1841c:	str	w0, [sp, #3532]
   18420:	mov	x0, x9
   18424:	ldr	w1, [sp, #3532]
   18428:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1842c:	tbnz	w0, #0, 18438 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16fac>
   18430:	stur	wzr, [x29, #-4]
   18434:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18438:	ldur	w0, [x29, #-16]
   1843c:	mov	w8, #0x5                   	// #5
   18440:	mov	w1, w8
   18444:	mov	w2, w8
   18448:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1844c:	stur	w0, [x29, #-52]
   18450:	ldur	x0, [x29, #-24]
   18454:	ldur	w1, [x29, #-52]
   18458:	ldur	x2, [x29, #-32]
   1845c:	ldur	x3, [x29, #-40]
   18460:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18464:	sub	x9, x29, #0x8
   18468:	str	w0, [sp, #3528]
   1846c:	mov	x0, x9
   18470:	ldr	w1, [sp, #3528]
   18474:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18478:	tbnz	w0, #0, 18484 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x16ff8>
   1847c:	stur	wzr, [x29, #-4]
   18480:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18484:	ldur	w0, [x29, #-16]
   18488:	mov	w1, #0x10                  	// #16
   1848c:	mov	w2, #0x4                   	// #4
   18490:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18494:	stur	w0, [x29, #-52]
   18498:	ldur	x0, [x29, #-24]
   1849c:	ldur	w1, [x29, #-52]
   184a0:	ldur	x2, [x29, #-32]
   184a4:	ldur	x3, [x29, #-40]
   184a8:	bl	28de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>
   184ac:	sub	x8, x29, #0x8
   184b0:	str	w0, [sp, #3524]
   184b4:	mov	x0, x8
   184b8:	ldr	w1, [sp, #3524]
   184bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   184c0:	tbnz	w0, #0, 184cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17040>
   184c4:	stur	wzr, [x29, #-4]
   184c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   184cc:	stur	wzr, [x29, #-52]
   184d0:	ldur	w0, [x29, #-16]
   184d4:	mov	w1, #0xb                   	// #11
   184d8:	mov	w2, #0x1                   	// #1
   184dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   184e0:	mov	w2, #0x2                   	// #2
   184e4:	ldur	w8, [x29, #-52]
   184e8:	orr	w8, w8, w0, lsl #2
   184ec:	stur	w8, [x29, #-52]
   184f0:	ldur	w0, [x29, #-16]
   184f4:	mov	w1, #0x14                  	// #20
   184f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   184fc:	ldur	w8, [x29, #-52]
   18500:	orr	w8, w8, w0
   18504:	stur	w8, [x29, #-52]
   18508:	ldur	x0, [x29, #-24]
   1850c:	ldur	w8, [x29, #-52]
   18510:	mov	w3, w8
   18514:	str	x0, [sp, #3512]
   18518:	mov	x0, x3
   1851c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   18520:	add	x9, sp, #0x2, lsl #12
   18524:	add	x9, x9, #0x928
   18528:	str	x0, [sp, #10536]
   1852c:	str	x1, [sp, #10544]
   18530:	ldr	x0, [sp, #3512]
   18534:	mov	x1, x9
   18538:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1853c:	ldur	w8, [x29, #-8]
   18540:	stur	w8, [x29, #-4]
   18544:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18548:	ldur	x0, [x29, #-24]
   1854c:	ldur	w1, [x29, #-16]
   18550:	ldur	x2, [x29, #-32]
   18554:	ldur	x3, [x29, #-40]
   18558:	bl	28e40 <_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv>
   1855c:	sub	x8, x29, #0x8
   18560:	str	w0, [sp, #3508]
   18564:	mov	x0, x8
   18568:	ldr	w1, [sp, #3508]
   1856c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18570:	tbnz	w0, #0, 1857c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x170f0>
   18574:	stur	wzr, [x29, #-4]
   18578:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1857c:	ldur	w8, [x29, #-8]
   18580:	stur	w8, [x29, #-4]
   18584:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18588:	ldur	w0, [x29, #-16]
   1858c:	mov	w8, wzr
   18590:	mov	w1, w8
   18594:	mov	w2, #0x5                   	// #5
   18598:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1859c:	stur	w0, [x29, #-52]
   185a0:	ldur	x0, [x29, #-24]
   185a4:	ldur	w1, [x29, #-52]
   185a8:	ldur	x2, [x29, #-32]
   185ac:	ldur	x3, [x29, #-40]
   185b0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   185b4:	sub	x9, x29, #0x8
   185b8:	str	w0, [sp, #3504]
   185bc:	mov	x0, x9
   185c0:	ldr	w1, [sp, #3504]
   185c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   185c8:	tbnz	w0, #0, 185d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17148>
   185cc:	stur	wzr, [x29, #-4]
   185d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   185d4:	ldur	w0, [x29, #-16]
   185d8:	mov	w8, #0x5                   	// #5
   185dc:	mov	w1, w8
   185e0:	mov	w2, w8
   185e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   185e8:	stur	w0, [x29, #-52]
   185ec:	ldur	x0, [x29, #-24]
   185f0:	ldur	w1, [x29, #-52]
   185f4:	ldur	x2, [x29, #-32]
   185f8:	ldur	x3, [x29, #-40]
   185fc:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18600:	sub	x9, x29, #0x8
   18604:	str	w0, [sp, #3500]
   18608:	mov	x0, x9
   1860c:	ldr	w1, [sp, #3500]
   18610:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18614:	tbnz	w0, #0, 18620 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17194>
   18618:	stur	wzr, [x29, #-4]
   1861c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18620:	ldur	w0, [x29, #-16]
   18624:	mov	w1, #0x10                  	// #16
   18628:	mov	w2, #0x3                   	// #3
   1862c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18630:	stur	w0, [x29, #-52]
   18634:	ldur	x0, [x29, #-24]
   18638:	ldur	w1, [x29, #-52]
   1863c:	ldur	x2, [x29, #-32]
   18640:	ldur	x3, [x29, #-40]
   18644:	bl	26950 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv>
   18648:	sub	x8, x29, #0x8
   1864c:	str	w0, [sp, #3496]
   18650:	mov	x0, x8
   18654:	ldr	w1, [sp, #3496]
   18658:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1865c:	tbnz	w0, #0, 18668 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x171dc>
   18660:	stur	wzr, [x29, #-4]
   18664:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18668:	ldur	w8, [x29, #-8]
   1866c:	stur	w8, [x29, #-4]
   18670:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18674:	ldur	w0, [x29, #-16]
   18678:	mov	w8, wzr
   1867c:	mov	w1, w8
   18680:	mov	w2, #0x5                   	// #5
   18684:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18688:	stur	w0, [x29, #-52]
   1868c:	ldur	x0, [x29, #-24]
   18690:	ldur	w1, [x29, #-52]
   18694:	ldur	x2, [x29, #-32]
   18698:	ldur	x3, [x29, #-40]
   1869c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   186a0:	sub	x9, x29, #0x8
   186a4:	str	w0, [sp, #3492]
   186a8:	mov	x0, x9
   186ac:	ldr	w1, [sp, #3492]
   186b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   186b4:	tbnz	w0, #0, 186c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17234>
   186b8:	stur	wzr, [x29, #-4]
   186bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   186c0:	ldur	w0, [x29, #-16]
   186c4:	mov	w8, #0x5                   	// #5
   186c8:	mov	w1, w8
   186cc:	mov	w2, w8
   186d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   186d4:	stur	w0, [x29, #-52]
   186d8:	ldur	x0, [x29, #-24]
   186dc:	ldur	w1, [x29, #-52]
   186e0:	ldur	x2, [x29, #-32]
   186e4:	ldur	x3, [x29, #-40]
   186e8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   186ec:	sub	x9, x29, #0x8
   186f0:	str	w0, [sp, #3488]
   186f4:	mov	x0, x9
   186f8:	ldr	w1, [sp, #3488]
   186fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18700:	tbnz	w0, #0, 1870c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17280>
   18704:	stur	wzr, [x29, #-4]
   18708:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1870c:	ldur	w0, [x29, #-16]
   18710:	mov	w1, #0x10                  	// #16
   18714:	mov	w2, #0x4                   	// #4
   18718:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1871c:	stur	w0, [x29, #-52]
   18720:	ldur	x0, [x29, #-24]
   18724:	ldur	w1, [x29, #-52]
   18728:	ldur	x2, [x29, #-32]
   1872c:	ldur	x3, [x29, #-40]
   18730:	bl	2698c <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv>
   18734:	sub	x8, x29, #0x8
   18738:	str	w0, [sp, #3484]
   1873c:	mov	x0, x8
   18740:	ldr	w1, [sp, #3484]
   18744:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18748:	tbnz	w0, #0, 18754 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x172c8>
   1874c:	stur	wzr, [x29, #-4]
   18750:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18754:	ldur	w8, [x29, #-8]
   18758:	stur	w8, [x29, #-4]
   1875c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18760:	ldur	w0, [x29, #-16]
   18764:	mov	w8, wzr
   18768:	mov	w1, w8
   1876c:	mov	w2, #0x5                   	// #5
   18770:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18774:	stur	w0, [x29, #-52]
   18778:	ldur	x0, [x29, #-24]
   1877c:	ldur	w1, [x29, #-52]
   18780:	ldur	x2, [x29, #-32]
   18784:	ldur	x3, [x29, #-40]
   18788:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1878c:	sub	x9, x29, #0x8
   18790:	str	w0, [sp, #3480]
   18794:	mov	x0, x9
   18798:	ldr	w1, [sp, #3480]
   1879c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   187a0:	tbnz	w0, #0, 187ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17320>
   187a4:	stur	wzr, [x29, #-4]
   187a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   187ac:	ldur	w0, [x29, #-16]
   187b0:	mov	w8, #0x5                   	// #5
   187b4:	mov	w1, w8
   187b8:	mov	w2, w8
   187bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   187c0:	stur	w0, [x29, #-52]
   187c4:	ldur	x0, [x29, #-24]
   187c8:	ldur	w1, [x29, #-52]
   187cc:	ldur	x2, [x29, #-32]
   187d0:	ldur	x3, [x29, #-40]
   187d4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   187d8:	sub	x9, x29, #0x8
   187dc:	str	w0, [sp, #3476]
   187e0:	mov	x0, x9
   187e4:	ldr	w1, [sp, #3476]
   187e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   187ec:	tbnz	w0, #0, 187f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1736c>
   187f0:	stur	wzr, [x29, #-4]
   187f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   187f8:	ldur	w0, [x29, #-16]
   187fc:	mov	w1, #0x10                  	// #16
   18800:	mov	w2, #0x5                   	// #5
   18804:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18808:	stur	w0, [x29, #-52]
   1880c:	ldur	x0, [x29, #-24]
   18810:	ldur	w1, [x29, #-52]
   18814:	ldur	x2, [x29, #-32]
   18818:	ldur	x3, [x29, #-40]
   1881c:	bl	269c8 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv>
   18820:	sub	x8, x29, #0x8
   18824:	str	w0, [sp, #3472]
   18828:	mov	x0, x8
   1882c:	ldr	w1, [sp, #3472]
   18830:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18834:	tbnz	w0, #0, 18840 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x173b4>
   18838:	stur	wzr, [x29, #-4]
   1883c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18840:	ldur	w8, [x29, #-8]
   18844:	stur	w8, [x29, #-4]
   18848:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1884c:	ldur	x0, [x29, #-24]
   18850:	ldur	w1, [x29, #-16]
   18854:	ldur	x2, [x29, #-32]
   18858:	ldur	x3, [x29, #-40]
   1885c:	bl	29020 <_ZL27DecodeModImmTiedInstructionRN4llvm6MCInstEjmPKv>
   18860:	sub	x8, x29, #0x8
   18864:	str	w0, [sp, #3468]
   18868:	mov	x0, x8
   1886c:	ldr	w1, [sp, #3468]
   18870:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18874:	tbnz	w0, #0, 18880 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x173f4>
   18878:	stur	wzr, [x29, #-4]
   1887c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18880:	ldur	w8, [x29, #-8]
   18884:	stur	w8, [x29, #-4]
   18888:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1888c:	ldur	w0, [x29, #-16]
   18890:	mov	w8, wzr
   18894:	mov	w1, w8
   18898:	mov	w2, #0x5                   	// #5
   1889c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   188a0:	stur	w0, [x29, #-52]
   188a4:	ldur	x0, [x29, #-24]
   188a8:	ldur	w1, [x29, #-52]
   188ac:	ldur	x2, [x29, #-32]
   188b0:	ldur	x3, [x29, #-40]
   188b4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   188b8:	sub	x9, x29, #0x8
   188bc:	str	w0, [sp, #3464]
   188c0:	mov	x0, x9
   188c4:	ldr	w1, [sp, #3464]
   188c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   188cc:	tbnz	w0, #0, 188d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1744c>
   188d0:	stur	wzr, [x29, #-4]
   188d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   188d8:	ldur	w0, [x29, #-16]
   188dc:	mov	w8, wzr
   188e0:	mov	w1, w8
   188e4:	mov	w2, #0x5                   	// #5
   188e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   188ec:	stur	w0, [x29, #-52]
   188f0:	ldur	x0, [x29, #-24]
   188f4:	ldur	w1, [x29, #-52]
   188f8:	ldur	x2, [x29, #-32]
   188fc:	ldur	x3, [x29, #-40]
   18900:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18904:	sub	x9, x29, #0x8
   18908:	str	w0, [sp, #3460]
   1890c:	mov	x0, x9
   18910:	ldr	w1, [sp, #3460]
   18914:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18918:	tbnz	w0, #0, 18924 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17498>
   1891c:	stur	wzr, [x29, #-4]
   18920:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18924:	ldur	w0, [x29, #-16]
   18928:	mov	w8, #0x5                   	// #5
   1892c:	mov	w1, w8
   18930:	mov	w2, w8
   18934:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18938:	stur	w0, [x29, #-52]
   1893c:	ldur	x0, [x29, #-24]
   18940:	ldur	w1, [x29, #-52]
   18944:	ldur	x2, [x29, #-32]
   18948:	ldur	x3, [x29, #-40]
   1894c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18950:	sub	x9, x29, #0x8
   18954:	str	w0, [sp, #3456]
   18958:	mov	x0, x9
   1895c:	ldr	w1, [sp, #3456]
   18960:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18964:	tbnz	w0, #0, 18970 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x174e4>
   18968:	stur	wzr, [x29, #-4]
   1896c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18970:	ldur	w0, [x29, #-16]
   18974:	mov	w1, #0x10                  	// #16
   18978:	mov	w2, #0x3                   	// #3
   1897c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18980:	stur	w0, [x29, #-52]
   18984:	ldur	x0, [x29, #-24]
   18988:	ldur	w1, [x29, #-52]
   1898c:	ldur	x2, [x29, #-32]
   18990:	ldur	x3, [x29, #-40]
   18994:	bl	26950 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv>
   18998:	sub	x8, x29, #0x8
   1899c:	str	w0, [sp, #3452]
   189a0:	mov	x0, x8
   189a4:	ldr	w1, [sp, #3452]
   189a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   189ac:	tbnz	w0, #0, 189b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1752c>
   189b0:	stur	wzr, [x29, #-4]
   189b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   189b8:	ldur	w8, [x29, #-8]
   189bc:	stur	w8, [x29, #-4]
   189c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   189c4:	ldur	w0, [x29, #-16]
   189c8:	mov	w8, wzr
   189cc:	mov	w1, w8
   189d0:	mov	w2, #0x5                   	// #5
   189d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   189d8:	stur	w0, [x29, #-52]
   189dc:	ldur	x0, [x29, #-24]
   189e0:	ldur	w1, [x29, #-52]
   189e4:	ldur	x2, [x29, #-32]
   189e8:	ldur	x3, [x29, #-40]
   189ec:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   189f0:	sub	x9, x29, #0x8
   189f4:	str	w0, [sp, #3448]
   189f8:	mov	x0, x9
   189fc:	ldr	w1, [sp, #3448]
   18a00:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18a04:	tbnz	w0, #0, 18a10 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17584>
   18a08:	stur	wzr, [x29, #-4]
   18a0c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18a10:	ldur	w0, [x29, #-16]
   18a14:	mov	w8, #0x5                   	// #5
   18a18:	mov	w1, w8
   18a1c:	mov	w2, w8
   18a20:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18a24:	stur	w0, [x29, #-52]
   18a28:	ldur	x0, [x29, #-24]
   18a2c:	ldur	w1, [x29, #-52]
   18a30:	ldur	x2, [x29, #-32]
   18a34:	ldur	x3, [x29, #-40]
   18a38:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18a3c:	sub	x9, x29, #0x8
   18a40:	str	w0, [sp, #3444]
   18a44:	mov	x0, x9
   18a48:	ldr	w1, [sp, #3444]
   18a4c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18a50:	tbnz	w0, #0, 18a5c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x175d0>
   18a54:	stur	wzr, [x29, #-4]
   18a58:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18a5c:	ldur	w0, [x29, #-16]
   18a60:	mov	w1, #0x10                  	// #16
   18a64:	mov	w2, #0x3                   	// #3
   18a68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18a6c:	stur	w0, [x29, #-52]
   18a70:	ldur	x0, [x29, #-24]
   18a74:	ldur	w1, [x29, #-52]
   18a78:	ldur	x2, [x29, #-32]
   18a7c:	ldur	x3, [x29, #-40]
   18a80:	bl	26a04 <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv>
   18a84:	sub	x8, x29, #0x8
   18a88:	str	w0, [sp, #3440]
   18a8c:	mov	x0, x8
   18a90:	ldr	w1, [sp, #3440]
   18a94:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18a98:	tbnz	w0, #0, 18aa4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17618>
   18a9c:	stur	wzr, [x29, #-4]
   18aa0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18aa4:	ldur	w8, [x29, #-8]
   18aa8:	stur	w8, [x29, #-4]
   18aac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18ab0:	ldur	w0, [x29, #-16]
   18ab4:	mov	w8, wzr
   18ab8:	mov	w1, w8
   18abc:	mov	w2, #0x5                   	// #5
   18ac0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18ac4:	stur	w0, [x29, #-52]
   18ac8:	ldur	x0, [x29, #-24]
   18acc:	ldur	w1, [x29, #-52]
   18ad0:	ldur	x2, [x29, #-32]
   18ad4:	ldur	x3, [x29, #-40]
   18ad8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18adc:	sub	x9, x29, #0x8
   18ae0:	str	w0, [sp, #3436]
   18ae4:	mov	x0, x9
   18ae8:	ldr	w1, [sp, #3436]
   18aec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18af0:	tbnz	w0, #0, 18afc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17670>
   18af4:	stur	wzr, [x29, #-4]
   18af8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18afc:	ldur	w0, [x29, #-16]
   18b00:	mov	w8, wzr
   18b04:	mov	w1, w8
   18b08:	mov	w2, #0x5                   	// #5
   18b0c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18b10:	stur	w0, [x29, #-52]
   18b14:	ldur	x0, [x29, #-24]
   18b18:	ldur	w1, [x29, #-52]
   18b1c:	ldur	x2, [x29, #-32]
   18b20:	ldur	x3, [x29, #-40]
   18b24:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18b28:	sub	x9, x29, #0x8
   18b2c:	str	w0, [sp, #3432]
   18b30:	mov	x0, x9
   18b34:	ldr	w1, [sp, #3432]
   18b38:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18b3c:	tbnz	w0, #0, 18b48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x176bc>
   18b40:	stur	wzr, [x29, #-4]
   18b44:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18b48:	ldur	w0, [x29, #-16]
   18b4c:	mov	w8, #0x5                   	// #5
   18b50:	mov	w1, w8
   18b54:	mov	w2, w8
   18b58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18b5c:	stur	w0, [x29, #-52]
   18b60:	ldur	x0, [x29, #-24]
   18b64:	ldur	w1, [x29, #-52]
   18b68:	ldur	x2, [x29, #-32]
   18b6c:	ldur	x3, [x29, #-40]
   18b70:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18b74:	sub	x9, x29, #0x8
   18b78:	str	w0, [sp, #3428]
   18b7c:	mov	x0, x9
   18b80:	ldr	w1, [sp, #3428]
   18b84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18b88:	tbnz	w0, #0, 18b94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17708>
   18b8c:	stur	wzr, [x29, #-4]
   18b90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18b94:	ldur	w0, [x29, #-16]
   18b98:	mov	w1, #0x10                  	// #16
   18b9c:	mov	w2, #0x4                   	// #4
   18ba0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18ba4:	stur	w0, [x29, #-52]
   18ba8:	ldur	x0, [x29, #-24]
   18bac:	ldur	w1, [x29, #-52]
   18bb0:	ldur	x2, [x29, #-32]
   18bb4:	ldur	x3, [x29, #-40]
   18bb8:	bl	2698c <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv>
   18bbc:	sub	x8, x29, #0x8
   18bc0:	str	w0, [sp, #3424]
   18bc4:	mov	x0, x8
   18bc8:	ldr	w1, [sp, #3424]
   18bcc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18bd0:	tbnz	w0, #0, 18bdc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17750>
   18bd4:	stur	wzr, [x29, #-4]
   18bd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18bdc:	ldur	w8, [x29, #-8]
   18be0:	stur	w8, [x29, #-4]
   18be4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18be8:	ldur	w0, [x29, #-16]
   18bec:	mov	w8, wzr
   18bf0:	mov	w1, w8
   18bf4:	mov	w2, #0x5                   	// #5
   18bf8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18bfc:	stur	w0, [x29, #-52]
   18c00:	ldur	x0, [x29, #-24]
   18c04:	ldur	w1, [x29, #-52]
   18c08:	ldur	x2, [x29, #-32]
   18c0c:	ldur	x3, [x29, #-40]
   18c10:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18c14:	sub	x9, x29, #0x8
   18c18:	str	w0, [sp, #3420]
   18c1c:	mov	x0, x9
   18c20:	ldr	w1, [sp, #3420]
   18c24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18c28:	tbnz	w0, #0, 18c34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x177a8>
   18c2c:	stur	wzr, [x29, #-4]
   18c30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18c34:	ldur	w0, [x29, #-16]
   18c38:	mov	w8, #0x5                   	// #5
   18c3c:	mov	w1, w8
   18c40:	mov	w2, w8
   18c44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18c48:	stur	w0, [x29, #-52]
   18c4c:	ldur	x0, [x29, #-24]
   18c50:	ldur	w1, [x29, #-52]
   18c54:	ldur	x2, [x29, #-32]
   18c58:	ldur	x3, [x29, #-40]
   18c5c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18c60:	sub	x9, x29, #0x8
   18c64:	str	w0, [sp, #3416]
   18c68:	mov	x0, x9
   18c6c:	ldr	w1, [sp, #3416]
   18c70:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18c74:	tbnz	w0, #0, 18c80 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x177f4>
   18c78:	stur	wzr, [x29, #-4]
   18c7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18c80:	ldur	w0, [x29, #-16]
   18c84:	mov	w1, #0x10                  	// #16
   18c88:	mov	w2, #0x4                   	// #4
   18c8c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18c90:	stur	w0, [x29, #-52]
   18c94:	ldur	x0, [x29, #-24]
   18c98:	ldur	w1, [x29, #-52]
   18c9c:	ldur	x2, [x29, #-32]
   18ca0:	ldur	x3, [x29, #-40]
   18ca4:	bl	26a40 <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv>
   18ca8:	sub	x8, x29, #0x8
   18cac:	str	w0, [sp, #3412]
   18cb0:	mov	x0, x8
   18cb4:	ldr	w1, [sp, #3412]
   18cb8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18cbc:	tbnz	w0, #0, 18cc8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1783c>
   18cc0:	stur	wzr, [x29, #-4]
   18cc4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18cc8:	ldur	w8, [x29, #-8]
   18ccc:	stur	w8, [x29, #-4]
   18cd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18cd4:	ldur	w0, [x29, #-16]
   18cd8:	mov	w8, wzr
   18cdc:	mov	w1, w8
   18ce0:	mov	w2, #0x5                   	// #5
   18ce4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18ce8:	stur	w0, [x29, #-52]
   18cec:	ldur	x0, [x29, #-24]
   18cf0:	ldur	w1, [x29, #-52]
   18cf4:	ldur	x2, [x29, #-32]
   18cf8:	ldur	x3, [x29, #-40]
   18cfc:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18d00:	sub	x9, x29, #0x8
   18d04:	str	w0, [sp, #3408]
   18d08:	mov	x0, x9
   18d0c:	ldr	w1, [sp, #3408]
   18d10:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18d14:	tbnz	w0, #0, 18d20 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17894>
   18d18:	stur	wzr, [x29, #-4]
   18d1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18d20:	ldur	w0, [x29, #-16]
   18d24:	mov	w8, wzr
   18d28:	mov	w1, w8
   18d2c:	mov	w2, #0x5                   	// #5
   18d30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18d34:	stur	w0, [x29, #-52]
   18d38:	ldur	x0, [x29, #-24]
   18d3c:	ldur	w1, [x29, #-52]
   18d40:	ldur	x2, [x29, #-32]
   18d44:	ldur	x3, [x29, #-40]
   18d48:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18d4c:	sub	x9, x29, #0x8
   18d50:	str	w0, [sp, #3404]
   18d54:	mov	x0, x9
   18d58:	ldr	w1, [sp, #3404]
   18d5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18d60:	tbnz	w0, #0, 18d6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x178e0>
   18d64:	stur	wzr, [x29, #-4]
   18d68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18d6c:	ldur	w0, [x29, #-16]
   18d70:	mov	w8, #0x5                   	// #5
   18d74:	mov	w1, w8
   18d78:	mov	w2, w8
   18d7c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18d80:	stur	w0, [x29, #-52]
   18d84:	ldur	x0, [x29, #-24]
   18d88:	ldur	w1, [x29, #-52]
   18d8c:	ldur	x2, [x29, #-32]
   18d90:	ldur	x3, [x29, #-40]
   18d94:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18d98:	sub	x9, x29, #0x8
   18d9c:	str	w0, [sp, #3400]
   18da0:	mov	x0, x9
   18da4:	ldr	w1, [sp, #3400]
   18da8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18dac:	tbnz	w0, #0, 18db8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1792c>
   18db0:	stur	wzr, [x29, #-4]
   18db4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18db8:	ldur	w0, [x29, #-16]
   18dbc:	mov	w1, #0x10                  	// #16
   18dc0:	mov	w2, #0x5                   	// #5
   18dc4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18dc8:	stur	w0, [x29, #-52]
   18dcc:	ldur	x0, [x29, #-24]
   18dd0:	ldur	w1, [x29, #-52]
   18dd4:	ldur	x2, [x29, #-32]
   18dd8:	ldur	x3, [x29, #-40]
   18ddc:	bl	269c8 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv>
   18de0:	sub	x8, x29, #0x8
   18de4:	str	w0, [sp, #3396]
   18de8:	mov	x0, x8
   18dec:	ldr	w1, [sp, #3396]
   18df0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18df4:	tbnz	w0, #0, 18e00 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17974>
   18df8:	stur	wzr, [x29, #-4]
   18dfc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18e00:	ldur	w8, [x29, #-8]
   18e04:	stur	w8, [x29, #-4]
   18e08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18e0c:	ldur	w0, [x29, #-16]
   18e10:	mov	w8, wzr
   18e14:	mov	w1, w8
   18e18:	mov	w2, #0x5                   	// #5
   18e1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18e20:	stur	w0, [x29, #-52]
   18e24:	ldur	x0, [x29, #-24]
   18e28:	ldur	w1, [x29, #-52]
   18e2c:	ldur	x2, [x29, #-32]
   18e30:	ldur	x3, [x29, #-40]
   18e34:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18e38:	sub	x9, x29, #0x8
   18e3c:	str	w0, [sp, #3392]
   18e40:	mov	x0, x9
   18e44:	ldr	w1, [sp, #3392]
   18e48:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18e4c:	tbnz	w0, #0, 18e58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x179cc>
   18e50:	stur	wzr, [x29, #-4]
   18e54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18e58:	ldur	w0, [x29, #-16]
   18e5c:	mov	w8, #0x5                   	// #5
   18e60:	mov	w1, w8
   18e64:	mov	w2, w8
   18e68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18e6c:	stur	w0, [x29, #-52]
   18e70:	ldur	x0, [x29, #-24]
   18e74:	ldur	w1, [x29, #-52]
   18e78:	ldur	x2, [x29, #-32]
   18e7c:	ldur	x3, [x29, #-40]
   18e80:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18e84:	sub	x9, x29, #0x8
   18e88:	str	w0, [sp, #3388]
   18e8c:	mov	x0, x9
   18e90:	ldr	w1, [sp, #3388]
   18e94:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18e98:	tbnz	w0, #0, 18ea4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17a18>
   18e9c:	stur	wzr, [x29, #-4]
   18ea0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18ea4:	ldur	w0, [x29, #-16]
   18ea8:	mov	w1, #0x10                  	// #16
   18eac:	mov	w2, #0x5                   	// #5
   18eb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18eb4:	stur	w0, [x29, #-52]
   18eb8:	ldur	x0, [x29, #-24]
   18ebc:	ldur	w1, [x29, #-52]
   18ec0:	ldur	x2, [x29, #-32]
   18ec4:	ldur	x3, [x29, #-40]
   18ec8:	bl	26a7c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv>
   18ecc:	sub	x8, x29, #0x8
   18ed0:	str	w0, [sp, #3384]
   18ed4:	mov	x0, x8
   18ed8:	ldr	w1, [sp, #3384]
   18edc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18ee0:	tbnz	w0, #0, 18eec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17a60>
   18ee4:	stur	wzr, [x29, #-4]
   18ee8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18eec:	ldur	w8, [x29, #-8]
   18ef0:	stur	w8, [x29, #-4]
   18ef4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18ef8:	ldur	w0, [x29, #-16]
   18efc:	mov	w8, wzr
   18f00:	mov	w1, w8
   18f04:	mov	w2, #0x5                   	// #5
   18f08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18f0c:	stur	w0, [x29, #-52]
   18f10:	ldur	x0, [x29, #-24]
   18f14:	ldur	w1, [x29, #-52]
   18f18:	ldur	x2, [x29, #-32]
   18f1c:	ldur	x3, [x29, #-40]
   18f20:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   18f24:	sub	x9, x29, #0x8
   18f28:	str	w0, [sp, #3380]
   18f2c:	mov	x0, x9
   18f30:	ldr	w1, [sp, #3380]
   18f34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18f38:	tbnz	w0, #0, 18f44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17ab8>
   18f3c:	stur	wzr, [x29, #-4]
   18f40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18f44:	ldur	w0, [x29, #-16]
   18f48:	mov	w8, #0x5                   	// #5
   18f4c:	mov	w1, w8
   18f50:	mov	w2, w8
   18f54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18f58:	stur	w0, [x29, #-52]
   18f5c:	ldur	x0, [x29, #-24]
   18f60:	ldur	w1, [x29, #-52]
   18f64:	ldur	x2, [x29, #-32]
   18f68:	ldur	x3, [x29, #-40]
   18f6c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   18f70:	sub	x9, x29, #0x8
   18f74:	str	w0, [sp, #3376]
   18f78:	mov	x0, x9
   18f7c:	ldr	w1, [sp, #3376]
   18f80:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18f84:	tbnz	w0, #0, 18f90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17b04>
   18f88:	stur	wzr, [x29, #-4]
   18f8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18f90:	ldur	w0, [x29, #-16]
   18f94:	mov	w1, #0x10                  	// #16
   18f98:	mov	w2, #0x3                   	// #3
   18f9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18fa0:	stur	w0, [x29, #-52]
   18fa4:	ldur	x0, [x29, #-24]
   18fa8:	ldur	w1, [x29, #-52]
   18fac:	ldur	x2, [x29, #-32]
   18fb0:	ldur	x3, [x29, #-40]
   18fb4:	bl	29174 <_ZL26DecodeVecShiftR16ImmNarrowRN4llvm6MCInstEjmPKv>
   18fb8:	sub	x8, x29, #0x8
   18fbc:	str	w0, [sp, #3372]
   18fc0:	mov	x0, x8
   18fc4:	ldr	w1, [sp, #3372]
   18fc8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18fcc:	tbnz	w0, #0, 18fd8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17b4c>
   18fd0:	stur	wzr, [x29, #-4]
   18fd4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18fd8:	ldur	w8, [x29, #-8]
   18fdc:	stur	w8, [x29, #-4]
   18fe0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   18fe4:	ldur	w0, [x29, #-16]
   18fe8:	mov	w8, wzr
   18fec:	mov	w1, w8
   18ff0:	mov	w2, #0x5                   	// #5
   18ff4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   18ff8:	stur	w0, [x29, #-52]
   18ffc:	ldur	x0, [x29, #-24]
   19000:	ldur	w1, [x29, #-52]
   19004:	ldur	x2, [x29, #-32]
   19008:	ldur	x3, [x29, #-40]
   1900c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19010:	sub	x9, x29, #0x8
   19014:	str	w0, [sp, #3368]
   19018:	mov	x0, x9
   1901c:	ldr	w1, [sp, #3368]
   19020:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19024:	tbnz	w0, #0, 19030 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17ba4>
   19028:	stur	wzr, [x29, #-4]
   1902c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19030:	ldur	w0, [x29, #-16]
   19034:	mov	w8, #0x5                   	// #5
   19038:	mov	w1, w8
   1903c:	mov	w2, w8
   19040:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19044:	stur	w0, [x29, #-52]
   19048:	ldur	x0, [x29, #-24]
   1904c:	ldur	w1, [x29, #-52]
   19050:	ldur	x2, [x29, #-32]
   19054:	ldur	x3, [x29, #-40]
   19058:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1905c:	sub	x9, x29, #0x8
   19060:	str	w0, [sp, #3364]
   19064:	mov	x0, x9
   19068:	ldr	w1, [sp, #3364]
   1906c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19070:	tbnz	w0, #0, 1907c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17bf0>
   19074:	stur	wzr, [x29, #-4]
   19078:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1907c:	ldur	w0, [x29, #-16]
   19080:	mov	w1, #0x10                  	// #16
   19084:	mov	w2, #0x3                   	// #3
   19088:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1908c:	stur	w0, [x29, #-52]
   19090:	ldur	x0, [x29, #-24]
   19094:	ldur	w1, [x29, #-52]
   19098:	ldur	x2, [x29, #-32]
   1909c:	ldur	x3, [x29, #-40]
   190a0:	bl	26a04 <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv>
   190a4:	sub	x8, x29, #0x8
   190a8:	str	w0, [sp, #3360]
   190ac:	mov	x0, x8
   190b0:	ldr	w1, [sp, #3360]
   190b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   190b8:	tbnz	w0, #0, 190c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17c38>
   190bc:	stur	wzr, [x29, #-4]
   190c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   190c4:	ldur	w8, [x29, #-8]
   190c8:	stur	w8, [x29, #-4]
   190cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   190d0:	ldur	w0, [x29, #-16]
   190d4:	mov	w8, wzr
   190d8:	mov	w1, w8
   190dc:	mov	w2, #0x5                   	// #5
   190e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   190e4:	stur	w0, [x29, #-52]
   190e8:	ldur	x0, [x29, #-24]
   190ec:	ldur	w1, [x29, #-52]
   190f0:	ldur	x2, [x29, #-32]
   190f4:	ldur	x3, [x29, #-40]
   190f8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   190fc:	sub	x9, x29, #0x8
   19100:	str	w0, [sp, #3356]
   19104:	mov	x0, x9
   19108:	ldr	w1, [sp, #3356]
   1910c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19110:	tbnz	w0, #0, 1911c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17c90>
   19114:	stur	wzr, [x29, #-4]
   19118:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1911c:	ldur	w0, [x29, #-16]
   19120:	mov	w8, #0x5                   	// #5
   19124:	mov	w1, w8
   19128:	mov	w2, w8
   1912c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19130:	stur	w0, [x29, #-52]
   19134:	ldur	x0, [x29, #-24]
   19138:	ldur	w1, [x29, #-52]
   1913c:	ldur	x2, [x29, #-32]
   19140:	ldur	x3, [x29, #-40]
   19144:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19148:	sub	x9, x29, #0x8
   1914c:	str	w0, [sp, #3352]
   19150:	mov	x0, x9
   19154:	ldr	w1, [sp, #3352]
   19158:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1915c:	tbnz	w0, #0, 19168 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17cdc>
   19160:	stur	wzr, [x29, #-4]
   19164:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19168:	ldur	w0, [x29, #-16]
   1916c:	mov	w1, #0x10                  	// #16
   19170:	mov	w2, #0x4                   	// #4
   19174:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19178:	stur	w0, [x29, #-52]
   1917c:	ldur	x0, [x29, #-24]
   19180:	ldur	w1, [x29, #-52]
   19184:	ldur	x2, [x29, #-32]
   19188:	ldur	x3, [x29, #-40]
   1918c:	bl	291b4 <_ZL26DecodeVecShiftR32ImmNarrowRN4llvm6MCInstEjmPKv>
   19190:	sub	x8, x29, #0x8
   19194:	str	w0, [sp, #3348]
   19198:	mov	x0, x8
   1919c:	ldr	w1, [sp, #3348]
   191a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   191a4:	tbnz	w0, #0, 191b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17d24>
   191a8:	stur	wzr, [x29, #-4]
   191ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   191b0:	ldur	w8, [x29, #-8]
   191b4:	stur	w8, [x29, #-4]
   191b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   191bc:	ldur	w0, [x29, #-16]
   191c0:	mov	w8, wzr
   191c4:	mov	w1, w8
   191c8:	mov	w2, #0x5                   	// #5
   191cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   191d0:	stur	w0, [x29, #-52]
   191d4:	ldur	x0, [x29, #-24]
   191d8:	ldur	w1, [x29, #-52]
   191dc:	ldur	x2, [x29, #-32]
   191e0:	ldur	x3, [x29, #-40]
   191e4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   191e8:	sub	x9, x29, #0x8
   191ec:	str	w0, [sp, #3344]
   191f0:	mov	x0, x9
   191f4:	ldr	w1, [sp, #3344]
   191f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   191fc:	tbnz	w0, #0, 19208 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17d7c>
   19200:	stur	wzr, [x29, #-4]
   19204:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19208:	ldur	w0, [x29, #-16]
   1920c:	mov	w8, #0x5                   	// #5
   19210:	mov	w1, w8
   19214:	mov	w2, w8
   19218:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1921c:	stur	w0, [x29, #-52]
   19220:	ldur	x0, [x29, #-24]
   19224:	ldur	w1, [x29, #-52]
   19228:	ldur	x2, [x29, #-32]
   1922c:	ldur	x3, [x29, #-40]
   19230:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   19234:	sub	x9, x29, #0x8
   19238:	str	w0, [sp, #3340]
   1923c:	mov	x0, x9
   19240:	ldr	w1, [sp, #3340]
   19244:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19248:	tbnz	w0, #0, 19254 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17dc8>
   1924c:	stur	wzr, [x29, #-4]
   19250:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19254:	ldur	w0, [x29, #-16]
   19258:	mov	w1, #0x10                  	// #16
   1925c:	mov	w2, #0x4                   	// #4
   19260:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19264:	stur	w0, [x29, #-52]
   19268:	ldur	x0, [x29, #-24]
   1926c:	ldur	w1, [x29, #-52]
   19270:	ldur	x2, [x29, #-32]
   19274:	ldur	x3, [x29, #-40]
   19278:	bl	26a40 <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv>
   1927c:	sub	x8, x29, #0x8
   19280:	str	w0, [sp, #3336]
   19284:	mov	x0, x8
   19288:	ldr	w1, [sp, #3336]
   1928c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19290:	tbnz	w0, #0, 1929c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17e10>
   19294:	stur	wzr, [x29, #-4]
   19298:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1929c:	ldur	w8, [x29, #-8]
   192a0:	stur	w8, [x29, #-4]
   192a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   192a8:	ldur	w0, [x29, #-16]
   192ac:	mov	w8, wzr
   192b0:	mov	w1, w8
   192b4:	mov	w2, #0x5                   	// #5
   192b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   192bc:	stur	w0, [x29, #-52]
   192c0:	ldur	x0, [x29, #-24]
   192c4:	ldur	w1, [x29, #-52]
   192c8:	ldur	x2, [x29, #-32]
   192cc:	ldur	x3, [x29, #-40]
   192d0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   192d4:	sub	x9, x29, #0x8
   192d8:	str	w0, [sp, #3332]
   192dc:	mov	x0, x9
   192e0:	ldr	w1, [sp, #3332]
   192e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   192e8:	tbnz	w0, #0, 192f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17e68>
   192ec:	stur	wzr, [x29, #-4]
   192f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   192f4:	ldur	w0, [x29, #-16]
   192f8:	mov	w8, #0x5                   	// #5
   192fc:	mov	w1, w8
   19300:	mov	w2, w8
   19304:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19308:	stur	w0, [x29, #-52]
   1930c:	ldur	x0, [x29, #-24]
   19310:	ldur	w1, [x29, #-52]
   19314:	ldur	x2, [x29, #-32]
   19318:	ldur	x3, [x29, #-40]
   1931c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19320:	sub	x9, x29, #0x8
   19324:	str	w0, [sp, #3328]
   19328:	mov	x0, x9
   1932c:	ldr	w1, [sp, #3328]
   19330:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19334:	tbnz	w0, #0, 19340 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17eb4>
   19338:	stur	wzr, [x29, #-4]
   1933c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19340:	ldur	w0, [x29, #-16]
   19344:	mov	w1, #0x10                  	// #16
   19348:	mov	w2, #0x5                   	// #5
   1934c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19350:	stur	w0, [x29, #-52]
   19354:	ldur	x0, [x29, #-24]
   19358:	ldur	w1, [x29, #-52]
   1935c:	ldur	x2, [x29, #-32]
   19360:	ldur	x3, [x29, #-40]
   19364:	bl	291f4 <_ZL26DecodeVecShiftR64ImmNarrowRN4llvm6MCInstEjmPKv>
   19368:	sub	x8, x29, #0x8
   1936c:	str	w0, [sp, #3324]
   19370:	mov	x0, x8
   19374:	ldr	w1, [sp, #3324]
   19378:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1937c:	tbnz	w0, #0, 19388 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17efc>
   19380:	stur	wzr, [x29, #-4]
   19384:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19388:	ldur	w8, [x29, #-8]
   1938c:	stur	w8, [x29, #-4]
   19390:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19394:	ldur	w0, [x29, #-16]
   19398:	mov	w8, wzr
   1939c:	mov	w1, w8
   193a0:	mov	w2, #0x5                   	// #5
   193a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   193a8:	stur	w0, [x29, #-52]
   193ac:	ldur	x0, [x29, #-24]
   193b0:	ldur	w1, [x29, #-52]
   193b4:	ldur	x2, [x29, #-32]
   193b8:	ldur	x3, [x29, #-40]
   193bc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   193c0:	sub	x9, x29, #0x8
   193c4:	str	w0, [sp, #3320]
   193c8:	mov	x0, x9
   193cc:	ldr	w1, [sp, #3320]
   193d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   193d4:	tbnz	w0, #0, 193e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17f54>
   193d8:	stur	wzr, [x29, #-4]
   193dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   193e0:	ldur	w0, [x29, #-16]
   193e4:	mov	w8, #0x5                   	// #5
   193e8:	mov	w1, w8
   193ec:	mov	w2, w8
   193f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   193f4:	stur	w0, [x29, #-52]
   193f8:	ldur	x0, [x29, #-24]
   193fc:	ldur	w1, [x29, #-52]
   19400:	ldur	x2, [x29, #-32]
   19404:	ldur	x3, [x29, #-40]
   19408:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1940c:	sub	x9, x29, #0x8
   19410:	str	w0, [sp, #3316]
   19414:	mov	x0, x9
   19418:	ldr	w1, [sp, #3316]
   1941c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19420:	tbnz	w0, #0, 1942c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17fa0>
   19424:	stur	wzr, [x29, #-4]
   19428:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1942c:	ldur	w0, [x29, #-16]
   19430:	mov	w1, #0x10                  	// #16
   19434:	mov	w2, #0x5                   	// #5
   19438:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1943c:	stur	w0, [x29, #-52]
   19440:	ldur	x0, [x29, #-24]
   19444:	ldur	w1, [x29, #-52]
   19448:	ldur	x2, [x29, #-32]
   1944c:	ldur	x3, [x29, #-40]
   19450:	bl	26a7c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv>
   19454:	sub	x8, x29, #0x8
   19458:	str	w0, [sp, #3312]
   1945c:	mov	x0, x8
   19460:	ldr	w1, [sp, #3312]
   19464:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19468:	tbnz	w0, #0, 19474 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x17fe8>
   1946c:	stur	wzr, [x29, #-4]
   19470:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19474:	ldur	w8, [x29, #-8]
   19478:	stur	w8, [x29, #-4]
   1947c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19480:	ldur	w0, [x29, #-16]
   19484:	mov	w8, wzr
   19488:	mov	w1, w8
   1948c:	mov	w2, #0x5                   	// #5
   19490:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19494:	stur	w0, [x29, #-52]
   19498:	ldur	x0, [x29, #-24]
   1949c:	ldur	w1, [x29, #-52]
   194a0:	ldur	x2, [x29, #-32]
   194a4:	ldur	x3, [x29, #-40]
   194a8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   194ac:	sub	x9, x29, #0x8
   194b0:	str	w0, [sp, #3308]
   194b4:	mov	x0, x9
   194b8:	ldr	w1, [sp, #3308]
   194bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   194c0:	tbnz	w0, #0, 194cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18040>
   194c4:	stur	wzr, [x29, #-4]
   194c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   194cc:	ldur	w0, [x29, #-16]
   194d0:	mov	w8, wzr
   194d4:	mov	w1, w8
   194d8:	mov	w2, #0x5                   	// #5
   194dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   194e0:	stur	w0, [x29, #-52]
   194e4:	ldur	x0, [x29, #-24]
   194e8:	ldur	w1, [x29, #-52]
   194ec:	ldur	x2, [x29, #-32]
   194f0:	ldur	x3, [x29, #-40]
   194f4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   194f8:	sub	x9, x29, #0x8
   194fc:	str	w0, [sp, #3304]
   19500:	mov	x0, x9
   19504:	ldr	w1, [sp, #3304]
   19508:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1950c:	tbnz	w0, #0, 19518 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1808c>
   19510:	stur	wzr, [x29, #-4]
   19514:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19518:	ldur	w0, [x29, #-16]
   1951c:	mov	w8, #0x5                   	// #5
   19520:	mov	w1, w8
   19524:	mov	w2, w8
   19528:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1952c:	stur	w0, [x29, #-52]
   19530:	ldur	x0, [x29, #-24]
   19534:	ldur	w1, [x29, #-52]
   19538:	ldur	x2, [x29, #-32]
   1953c:	ldur	x3, [x29, #-40]
   19540:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   19544:	sub	x9, x29, #0x8
   19548:	str	w0, [sp, #3300]
   1954c:	mov	x0, x9
   19550:	ldr	w1, [sp, #3300]
   19554:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19558:	tbnz	w0, #0, 19564 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x180d8>
   1955c:	stur	wzr, [x29, #-4]
   19560:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19564:	ldur	w0, [x29, #-16]
   19568:	mov	w1, #0x10                  	// #16
   1956c:	mov	w2, #0x3                   	// #3
   19570:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19574:	stur	w0, [x29, #-52]
   19578:	ldur	x0, [x29, #-24]
   1957c:	ldur	w1, [x29, #-52]
   19580:	ldur	x2, [x29, #-32]
   19584:	ldur	x3, [x29, #-40]
   19588:	bl	26a04 <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv>
   1958c:	sub	x8, x29, #0x8
   19590:	str	w0, [sp, #3296]
   19594:	mov	x0, x8
   19598:	ldr	w1, [sp, #3296]
   1959c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   195a0:	tbnz	w0, #0, 195ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18120>
   195a4:	stur	wzr, [x29, #-4]
   195a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   195ac:	ldur	w8, [x29, #-8]
   195b0:	stur	w8, [x29, #-4]
   195b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   195b8:	ldur	w0, [x29, #-16]
   195bc:	mov	w8, wzr
   195c0:	mov	w1, w8
   195c4:	mov	w2, #0x5                   	// #5
   195c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   195cc:	stur	w0, [x29, #-52]
   195d0:	ldur	x0, [x29, #-24]
   195d4:	ldur	w1, [x29, #-52]
   195d8:	ldur	x2, [x29, #-32]
   195dc:	ldur	x3, [x29, #-40]
   195e0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   195e4:	sub	x9, x29, #0x8
   195e8:	str	w0, [sp, #3292]
   195ec:	mov	x0, x9
   195f0:	ldr	w1, [sp, #3292]
   195f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   195f8:	tbnz	w0, #0, 19604 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18178>
   195fc:	stur	wzr, [x29, #-4]
   19600:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19604:	ldur	w0, [x29, #-16]
   19608:	mov	w8, wzr
   1960c:	mov	w1, w8
   19610:	mov	w2, #0x5                   	// #5
   19614:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19618:	stur	w0, [x29, #-52]
   1961c:	ldur	x0, [x29, #-24]
   19620:	ldur	w1, [x29, #-52]
   19624:	ldur	x2, [x29, #-32]
   19628:	ldur	x3, [x29, #-40]
   1962c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   19630:	sub	x9, x29, #0x8
   19634:	str	w0, [sp, #3288]
   19638:	mov	x0, x9
   1963c:	ldr	w1, [sp, #3288]
   19640:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19644:	tbnz	w0, #0, 19650 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x181c4>
   19648:	stur	wzr, [x29, #-4]
   1964c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19650:	ldur	w0, [x29, #-16]
   19654:	mov	w8, #0x5                   	// #5
   19658:	mov	w1, w8
   1965c:	mov	w2, w8
   19660:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19664:	stur	w0, [x29, #-52]
   19668:	ldur	x0, [x29, #-24]
   1966c:	ldur	w1, [x29, #-52]
   19670:	ldur	x2, [x29, #-32]
   19674:	ldur	x3, [x29, #-40]
   19678:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1967c:	sub	x9, x29, #0x8
   19680:	str	w0, [sp, #3284]
   19684:	mov	x0, x9
   19688:	ldr	w1, [sp, #3284]
   1968c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19690:	tbnz	w0, #0, 1969c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18210>
   19694:	stur	wzr, [x29, #-4]
   19698:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1969c:	ldur	w0, [x29, #-16]
   196a0:	mov	w1, #0x10                  	// #16
   196a4:	mov	w2, #0x4                   	// #4
   196a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   196ac:	stur	w0, [x29, #-52]
   196b0:	ldur	x0, [x29, #-24]
   196b4:	ldur	w1, [x29, #-52]
   196b8:	ldur	x2, [x29, #-32]
   196bc:	ldur	x3, [x29, #-40]
   196c0:	bl	26a40 <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv>
   196c4:	sub	x8, x29, #0x8
   196c8:	str	w0, [sp, #3280]
   196cc:	mov	x0, x8
   196d0:	ldr	w1, [sp, #3280]
   196d4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   196d8:	tbnz	w0, #0, 196e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18258>
   196dc:	stur	wzr, [x29, #-4]
   196e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   196e4:	ldur	w8, [x29, #-8]
   196e8:	stur	w8, [x29, #-4]
   196ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   196f0:	ldur	w0, [x29, #-16]
   196f4:	mov	w8, wzr
   196f8:	mov	w1, w8
   196fc:	mov	w2, #0x5                   	// #5
   19700:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19704:	stur	w0, [x29, #-52]
   19708:	ldur	x0, [x29, #-24]
   1970c:	ldur	w1, [x29, #-52]
   19710:	ldur	x2, [x29, #-32]
   19714:	ldur	x3, [x29, #-40]
   19718:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1971c:	sub	x9, x29, #0x8
   19720:	str	w0, [sp, #3276]
   19724:	mov	x0, x9
   19728:	ldr	w1, [sp, #3276]
   1972c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19730:	tbnz	w0, #0, 1973c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x182b0>
   19734:	stur	wzr, [x29, #-4]
   19738:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1973c:	ldur	w0, [x29, #-16]
   19740:	mov	w8, wzr
   19744:	mov	w1, w8
   19748:	mov	w2, #0x5                   	// #5
   1974c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19750:	stur	w0, [x29, #-52]
   19754:	ldur	x0, [x29, #-24]
   19758:	ldur	w1, [x29, #-52]
   1975c:	ldur	x2, [x29, #-32]
   19760:	ldur	x3, [x29, #-40]
   19764:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   19768:	sub	x9, x29, #0x8
   1976c:	str	w0, [sp, #3272]
   19770:	mov	x0, x9
   19774:	ldr	w1, [sp, #3272]
   19778:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1977c:	tbnz	w0, #0, 19788 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x182fc>
   19780:	stur	wzr, [x29, #-4]
   19784:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19788:	ldur	w0, [x29, #-16]
   1978c:	mov	w8, #0x5                   	// #5
   19790:	mov	w1, w8
   19794:	mov	w2, w8
   19798:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1979c:	stur	w0, [x29, #-52]
   197a0:	ldur	x0, [x29, #-24]
   197a4:	ldur	w1, [x29, #-52]
   197a8:	ldur	x2, [x29, #-32]
   197ac:	ldur	x3, [x29, #-40]
   197b0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   197b4:	sub	x9, x29, #0x8
   197b8:	str	w0, [sp, #3268]
   197bc:	mov	x0, x9
   197c0:	ldr	w1, [sp, #3268]
   197c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   197c8:	tbnz	w0, #0, 197d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18348>
   197cc:	stur	wzr, [x29, #-4]
   197d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   197d4:	ldur	w0, [x29, #-16]
   197d8:	mov	w1, #0x10                  	// #16
   197dc:	mov	w2, #0x5                   	// #5
   197e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   197e4:	stur	w0, [x29, #-52]
   197e8:	ldur	x0, [x29, #-24]
   197ec:	ldur	w1, [x29, #-52]
   197f0:	ldur	x2, [x29, #-32]
   197f4:	ldur	x3, [x29, #-40]
   197f8:	bl	26a7c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv>
   197fc:	sub	x8, x29, #0x8
   19800:	str	w0, [sp, #3264]
   19804:	mov	x0, x8
   19808:	ldr	w1, [sp, #3264]
   1980c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19810:	tbnz	w0, #0, 1981c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18390>
   19814:	stur	wzr, [x29, #-4]
   19818:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1981c:	ldur	w8, [x29, #-8]
   19820:	stur	w8, [x29, #-4]
   19824:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19828:	ldur	w0, [x29, #-16]
   1982c:	mov	w8, wzr
   19830:	mov	w1, w8
   19834:	mov	w2, #0x5                   	// #5
   19838:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1983c:	stur	w0, [x29, #-52]
   19840:	ldur	x0, [x29, #-24]
   19844:	ldur	w1, [x29, #-52]
   19848:	ldur	x2, [x29, #-32]
   1984c:	ldur	x3, [x29, #-40]
   19850:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19854:	sub	x9, x29, #0x8
   19858:	str	w0, [sp, #3260]
   1985c:	mov	x0, x9
   19860:	ldr	w1, [sp, #3260]
   19864:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19868:	tbnz	w0, #0, 19874 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x183e8>
   1986c:	stur	wzr, [x29, #-4]
   19870:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19874:	ldur	w0, [x29, #-16]
   19878:	mov	w8, wzr
   1987c:	mov	w1, w8
   19880:	mov	w2, #0x5                   	// #5
   19884:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19888:	stur	w0, [x29, #-52]
   1988c:	ldur	x0, [x29, #-24]
   19890:	ldur	w1, [x29, #-52]
   19894:	ldur	x2, [x29, #-32]
   19898:	ldur	x3, [x29, #-40]
   1989c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   198a0:	sub	x9, x29, #0x8
   198a4:	str	w0, [sp, #3256]
   198a8:	mov	x0, x9
   198ac:	ldr	w1, [sp, #3256]
   198b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   198b4:	tbnz	w0, #0, 198c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18434>
   198b8:	stur	wzr, [x29, #-4]
   198bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   198c0:	ldur	w0, [x29, #-16]
   198c4:	mov	w8, #0x5                   	// #5
   198c8:	mov	w1, w8
   198cc:	mov	w2, w8
   198d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   198d4:	stur	w0, [x29, #-52]
   198d8:	ldur	x0, [x29, #-24]
   198dc:	ldur	w1, [x29, #-52]
   198e0:	ldur	x2, [x29, #-32]
   198e4:	ldur	x3, [x29, #-40]
   198e8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   198ec:	sub	x9, x29, #0x8
   198f0:	str	w0, [sp, #3252]
   198f4:	mov	x0, x9
   198f8:	ldr	w1, [sp, #3252]
   198fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19900:	tbnz	w0, #0, 1990c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18480>
   19904:	stur	wzr, [x29, #-4]
   19908:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1990c:	ldur	w0, [x29, #-16]
   19910:	mov	w1, #0x10                  	// #16
   19914:	mov	w2, #0x4                   	// #4
   19918:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1991c:	stur	w0, [x29, #-52]
   19920:	ldur	x0, [x29, #-24]
   19924:	ldur	w1, [x29, #-52]
   19928:	ldur	x2, [x29, #-32]
   1992c:	ldur	x3, [x29, #-40]
   19930:	bl	28de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>
   19934:	sub	x8, x29, #0x8
   19938:	str	w0, [sp, #3248]
   1993c:	mov	x0, x8
   19940:	ldr	w1, [sp, #3248]
   19944:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19948:	tbnz	w0, #0, 19954 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x184c8>
   1994c:	stur	wzr, [x29, #-4]
   19950:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19954:	stur	wzr, [x29, #-52]
   19958:	ldur	w0, [x29, #-16]
   1995c:	mov	w1, #0xb                   	// #11
   19960:	mov	w2, #0x1                   	// #1
   19964:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19968:	mov	w2, #0x2                   	// #2
   1996c:	ldur	w8, [x29, #-52]
   19970:	orr	w8, w8, w0, lsl #2
   19974:	stur	w8, [x29, #-52]
   19978:	ldur	w0, [x29, #-16]
   1997c:	mov	w1, #0x14                  	// #20
   19980:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19984:	ldur	w8, [x29, #-52]
   19988:	orr	w8, w8, w0
   1998c:	stur	w8, [x29, #-52]
   19990:	ldur	x0, [x29, #-24]
   19994:	ldur	w8, [x29, #-52]
   19998:	mov	w3, w8
   1999c:	str	x0, [sp, #3240]
   199a0:	mov	x0, x3
   199a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   199a8:	add	x9, sp, #0x2, lsl #12
   199ac:	add	x9, x9, #0x918
   199b0:	str	x0, [sp, #10520]
   199b4:	str	x1, [sp, #10528]
   199b8:	ldr	x0, [sp, #3240]
   199bc:	mov	x1, x9
   199c0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   199c4:	ldur	w8, [x29, #-8]
   199c8:	stur	w8, [x29, #-4]
   199cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   199d0:	ldur	w0, [x29, #-16]
   199d4:	mov	w8, wzr
   199d8:	mov	w1, w8
   199dc:	mov	w2, #0x5                   	// #5
   199e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   199e4:	stur	w0, [x29, #-52]
   199e8:	ldur	x0, [x29, #-24]
   199ec:	ldur	w1, [x29, #-52]
   199f0:	ldur	x2, [x29, #-32]
   199f4:	ldur	x3, [x29, #-40]
   199f8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   199fc:	sub	x9, x29, #0x8
   19a00:	str	w0, [sp, #3236]
   19a04:	mov	x0, x9
   19a08:	ldr	w1, [sp, #3236]
   19a0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19a10:	tbnz	w0, #0, 19a1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18590>
   19a14:	stur	wzr, [x29, #-4]
   19a18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19a1c:	ldur	w0, [x29, #-16]
   19a20:	mov	w8, #0x5                   	// #5
   19a24:	mov	w1, w8
   19a28:	mov	w2, w8
   19a2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19a30:	stur	w0, [x29, #-52]
   19a34:	ldur	x0, [x29, #-24]
   19a38:	ldur	w1, [x29, #-52]
   19a3c:	ldur	x2, [x29, #-32]
   19a40:	ldur	x3, [x29, #-40]
   19a44:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19a48:	sub	x9, x29, #0x8
   19a4c:	str	w0, [sp, #3232]
   19a50:	mov	x0, x9
   19a54:	ldr	w1, [sp, #3232]
   19a58:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19a5c:	tbnz	w0, #0, 19a68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x185dc>
   19a60:	stur	wzr, [x29, #-4]
   19a64:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19a68:	ldur	w0, [x29, #-16]
   19a6c:	mov	w1, #0x10                  	// #16
   19a70:	mov	w2, #0x4                   	// #4
   19a74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19a78:	stur	w0, [x29, #-52]
   19a7c:	ldur	x0, [x29, #-24]
   19a80:	ldur	w1, [x29, #-52]
   19a84:	ldur	x2, [x29, #-32]
   19a88:	ldur	x3, [x29, #-40]
   19a8c:	bl	28de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>
   19a90:	sub	x8, x29, #0x8
   19a94:	str	w0, [sp, #3228]
   19a98:	mov	x0, x8
   19a9c:	ldr	w1, [sp, #3228]
   19aa0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19aa4:	tbnz	w0, #0, 19ab0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18624>
   19aa8:	stur	wzr, [x29, #-4]
   19aac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19ab0:	stur	wzr, [x29, #-52]
   19ab4:	ldur	w0, [x29, #-16]
   19ab8:	mov	w1, #0xb                   	// #11
   19abc:	mov	w2, #0x1                   	// #1
   19ac0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19ac4:	mov	w2, #0x2                   	// #2
   19ac8:	ldur	w8, [x29, #-52]
   19acc:	orr	w8, w8, w0, lsl #2
   19ad0:	stur	w8, [x29, #-52]
   19ad4:	ldur	w0, [x29, #-16]
   19ad8:	mov	w1, #0x14                  	// #20
   19adc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19ae0:	ldur	w8, [x29, #-52]
   19ae4:	orr	w8, w8, w0
   19ae8:	stur	w8, [x29, #-52]
   19aec:	ldur	x0, [x29, #-24]
   19af0:	ldur	w8, [x29, #-52]
   19af4:	mov	w3, w8
   19af8:	str	x0, [sp, #3216]
   19afc:	mov	x0, x3
   19b00:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   19b04:	add	x9, sp, #0x2, lsl #12
   19b08:	add	x9, x9, #0x908
   19b0c:	str	x0, [sp, #10504]
   19b10:	str	x1, [sp, #10512]
   19b14:	ldr	x0, [sp, #3216]
   19b18:	mov	x1, x9
   19b1c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   19b20:	ldur	w8, [x29, #-8]
   19b24:	stur	w8, [x29, #-4]
   19b28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19b2c:	ldur	w0, [x29, #-16]
   19b30:	mov	w8, wzr
   19b34:	mov	w1, w8
   19b38:	mov	w2, #0x5                   	// #5
   19b3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19b40:	stur	w0, [x29, #-52]
   19b44:	ldur	x0, [x29, #-24]
   19b48:	ldur	w1, [x29, #-52]
   19b4c:	ldur	x2, [x29, #-32]
   19b50:	ldur	x3, [x29, #-40]
   19b54:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19b58:	sub	x9, x29, #0x8
   19b5c:	str	w0, [sp, #3212]
   19b60:	mov	x0, x9
   19b64:	ldr	w1, [sp, #3212]
   19b68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19b6c:	tbnz	w0, #0, 19b78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x186ec>
   19b70:	stur	wzr, [x29, #-4]
   19b74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19b78:	ldur	w0, [x29, #-16]
   19b7c:	mov	w8, #0x5                   	// #5
   19b80:	mov	w1, w8
   19b84:	mov	w2, w8
   19b88:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19b8c:	stur	w0, [x29, #-52]
   19b90:	ldur	x0, [x29, #-24]
   19b94:	ldur	w1, [x29, #-52]
   19b98:	ldur	x2, [x29, #-32]
   19b9c:	ldur	x3, [x29, #-40]
   19ba0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19ba4:	sub	x9, x29, #0x8
   19ba8:	str	w0, [sp, #3208]
   19bac:	mov	x0, x9
   19bb0:	ldr	w1, [sp, #3208]
   19bb4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19bb8:	tbnz	w0, #0, 19bc4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18738>
   19bbc:	stur	wzr, [x29, #-4]
   19bc0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19bc4:	ldur	w0, [x29, #-16]
   19bc8:	mov	w1, #0x10                  	// #16
   19bcc:	mov	w2, #0x3                   	// #3
   19bd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19bd4:	stur	w0, [x29, #-52]
   19bd8:	ldur	x0, [x29, #-24]
   19bdc:	ldur	w1, [x29, #-52]
   19be0:	ldur	x2, [x29, #-32]
   19be4:	ldur	x3, [x29, #-40]
   19be8:	bl	26950 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv>
   19bec:	sub	x8, x29, #0x8
   19bf0:	str	w0, [sp, #3204]
   19bf4:	mov	x0, x8
   19bf8:	ldr	w1, [sp, #3204]
   19bfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19c00:	tbnz	w0, #0, 19c0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18780>
   19c04:	stur	wzr, [x29, #-4]
   19c08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19c0c:	ldur	w8, [x29, #-8]
   19c10:	stur	w8, [x29, #-4]
   19c14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19c18:	ldur	w0, [x29, #-16]
   19c1c:	mov	w8, wzr
   19c20:	mov	w1, w8
   19c24:	mov	w2, #0x5                   	// #5
   19c28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19c2c:	stur	w0, [x29, #-52]
   19c30:	ldur	x0, [x29, #-24]
   19c34:	ldur	w1, [x29, #-52]
   19c38:	ldur	x2, [x29, #-32]
   19c3c:	ldur	x3, [x29, #-40]
   19c40:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19c44:	sub	x9, x29, #0x8
   19c48:	str	w0, [sp, #3200]
   19c4c:	mov	x0, x9
   19c50:	ldr	w1, [sp, #3200]
   19c54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19c58:	tbnz	w0, #0, 19c64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x187d8>
   19c5c:	stur	wzr, [x29, #-4]
   19c60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19c64:	ldur	w0, [x29, #-16]
   19c68:	mov	w8, #0x5                   	// #5
   19c6c:	mov	w1, w8
   19c70:	mov	w2, w8
   19c74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19c78:	stur	w0, [x29, #-52]
   19c7c:	ldur	x0, [x29, #-24]
   19c80:	ldur	w1, [x29, #-52]
   19c84:	ldur	x2, [x29, #-32]
   19c88:	ldur	x3, [x29, #-40]
   19c8c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19c90:	sub	x9, x29, #0x8
   19c94:	str	w0, [sp, #3196]
   19c98:	mov	x0, x9
   19c9c:	ldr	w1, [sp, #3196]
   19ca0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19ca4:	tbnz	w0, #0, 19cb0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18824>
   19ca8:	stur	wzr, [x29, #-4]
   19cac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19cb0:	ldur	w0, [x29, #-16]
   19cb4:	mov	w1, #0x10                  	// #16
   19cb8:	mov	w2, #0x4                   	// #4
   19cbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19cc0:	stur	w0, [x29, #-52]
   19cc4:	ldur	x0, [x29, #-24]
   19cc8:	ldur	w1, [x29, #-52]
   19ccc:	ldur	x2, [x29, #-32]
   19cd0:	ldur	x3, [x29, #-40]
   19cd4:	bl	2698c <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv>
   19cd8:	sub	x8, x29, #0x8
   19cdc:	str	w0, [sp, #3192]
   19ce0:	mov	x0, x8
   19ce4:	ldr	w1, [sp, #3192]
   19ce8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19cec:	tbnz	w0, #0, 19cf8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1886c>
   19cf0:	stur	wzr, [x29, #-4]
   19cf4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19cf8:	ldur	w8, [x29, #-8]
   19cfc:	stur	w8, [x29, #-4]
   19d00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19d04:	ldur	w0, [x29, #-16]
   19d08:	mov	w8, wzr
   19d0c:	mov	w1, w8
   19d10:	mov	w2, #0x5                   	// #5
   19d14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19d18:	stur	w0, [x29, #-52]
   19d1c:	ldur	x0, [x29, #-24]
   19d20:	ldur	w1, [x29, #-52]
   19d24:	ldur	x2, [x29, #-32]
   19d28:	ldur	x3, [x29, #-40]
   19d2c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19d30:	sub	x9, x29, #0x8
   19d34:	str	w0, [sp, #3188]
   19d38:	mov	x0, x9
   19d3c:	ldr	w1, [sp, #3188]
   19d40:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19d44:	tbnz	w0, #0, 19d50 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x188c4>
   19d48:	stur	wzr, [x29, #-4]
   19d4c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19d50:	ldur	w0, [x29, #-16]
   19d54:	mov	w8, #0x5                   	// #5
   19d58:	mov	w1, w8
   19d5c:	mov	w2, w8
   19d60:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19d64:	stur	w0, [x29, #-52]
   19d68:	ldur	x0, [x29, #-24]
   19d6c:	ldur	w1, [x29, #-52]
   19d70:	ldur	x2, [x29, #-32]
   19d74:	ldur	x3, [x29, #-40]
   19d78:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19d7c:	sub	x9, x29, #0x8
   19d80:	str	w0, [sp, #3184]
   19d84:	mov	x0, x9
   19d88:	ldr	w1, [sp, #3184]
   19d8c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19d90:	tbnz	w0, #0, 19d9c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18910>
   19d94:	stur	wzr, [x29, #-4]
   19d98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19d9c:	ldur	w0, [x29, #-16]
   19da0:	mov	w1, #0x10                  	// #16
   19da4:	mov	w2, #0x5                   	// #5
   19da8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19dac:	stur	w0, [x29, #-52]
   19db0:	ldur	x0, [x29, #-24]
   19db4:	ldur	w1, [x29, #-52]
   19db8:	ldur	x2, [x29, #-32]
   19dbc:	ldur	x3, [x29, #-40]
   19dc0:	bl	269c8 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv>
   19dc4:	sub	x8, x29, #0x8
   19dc8:	str	w0, [sp, #3180]
   19dcc:	mov	x0, x8
   19dd0:	ldr	w1, [sp, #3180]
   19dd4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19dd8:	tbnz	w0, #0, 19de4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18958>
   19ddc:	stur	wzr, [x29, #-4]
   19de0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19de4:	ldur	w8, [x29, #-8]
   19de8:	stur	w8, [x29, #-4]
   19dec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19df0:	ldur	w0, [x29, #-16]
   19df4:	mov	w8, wzr
   19df8:	mov	w1, w8
   19dfc:	mov	w2, #0x5                   	// #5
   19e00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19e04:	stur	w0, [x29, #-52]
   19e08:	ldur	x0, [x29, #-24]
   19e0c:	ldur	w1, [x29, #-52]
   19e10:	ldur	x2, [x29, #-32]
   19e14:	ldur	x3, [x29, #-40]
   19e18:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19e1c:	sub	x9, x29, #0x8
   19e20:	str	w0, [sp, #3176]
   19e24:	mov	x0, x9
   19e28:	ldr	w1, [sp, #3176]
   19e2c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19e30:	tbnz	w0, #0, 19e3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x189b0>
   19e34:	stur	wzr, [x29, #-4]
   19e38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19e3c:	ldur	w0, [x29, #-16]
   19e40:	mov	w8, wzr
   19e44:	mov	w1, w8
   19e48:	mov	w2, #0x5                   	// #5
   19e4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19e50:	stur	w0, [x29, #-52]
   19e54:	ldur	x0, [x29, #-24]
   19e58:	ldur	w1, [x29, #-52]
   19e5c:	ldur	x2, [x29, #-32]
   19e60:	ldur	x3, [x29, #-40]
   19e64:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19e68:	sub	x9, x29, #0x8
   19e6c:	str	w0, [sp, #3172]
   19e70:	mov	x0, x9
   19e74:	ldr	w1, [sp, #3172]
   19e78:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19e7c:	tbnz	w0, #0, 19e88 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x189fc>
   19e80:	stur	wzr, [x29, #-4]
   19e84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19e88:	ldur	w0, [x29, #-16]
   19e8c:	mov	w8, #0x5                   	// #5
   19e90:	mov	w1, w8
   19e94:	mov	w2, w8
   19e98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19e9c:	stur	w0, [x29, #-52]
   19ea0:	ldur	x0, [x29, #-24]
   19ea4:	ldur	w1, [x29, #-52]
   19ea8:	ldur	x2, [x29, #-32]
   19eac:	ldur	x3, [x29, #-40]
   19eb0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19eb4:	sub	x9, x29, #0x8
   19eb8:	str	w0, [sp, #3168]
   19ebc:	mov	x0, x9
   19ec0:	ldr	w1, [sp, #3168]
   19ec4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19ec8:	tbnz	w0, #0, 19ed4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18a48>
   19ecc:	stur	wzr, [x29, #-4]
   19ed0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19ed4:	ldur	w0, [x29, #-16]
   19ed8:	mov	w1, #0x10                  	// #16
   19edc:	mov	w2, #0x3                   	// #3
   19ee0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19ee4:	stur	w0, [x29, #-52]
   19ee8:	ldur	x0, [x29, #-24]
   19eec:	ldur	w1, [x29, #-52]
   19ef0:	ldur	x2, [x29, #-32]
   19ef4:	ldur	x3, [x29, #-40]
   19ef8:	bl	26950 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv>
   19efc:	sub	x8, x29, #0x8
   19f00:	str	w0, [sp, #3164]
   19f04:	mov	x0, x8
   19f08:	ldr	w1, [sp, #3164]
   19f0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19f10:	tbnz	w0, #0, 19f1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18a90>
   19f14:	stur	wzr, [x29, #-4]
   19f18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19f1c:	ldur	w8, [x29, #-8]
   19f20:	stur	w8, [x29, #-4]
   19f24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19f28:	ldur	w0, [x29, #-16]
   19f2c:	mov	w8, wzr
   19f30:	mov	w1, w8
   19f34:	mov	w2, #0x5                   	// #5
   19f38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19f3c:	stur	w0, [x29, #-52]
   19f40:	ldur	x0, [x29, #-24]
   19f44:	ldur	w1, [x29, #-52]
   19f48:	ldur	x2, [x29, #-32]
   19f4c:	ldur	x3, [x29, #-40]
   19f50:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19f54:	sub	x9, x29, #0x8
   19f58:	str	w0, [sp, #3160]
   19f5c:	mov	x0, x9
   19f60:	ldr	w1, [sp, #3160]
   19f64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19f68:	tbnz	w0, #0, 19f74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18ae8>
   19f6c:	stur	wzr, [x29, #-4]
   19f70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19f74:	ldur	w0, [x29, #-16]
   19f78:	mov	w8, #0x5                   	// #5
   19f7c:	mov	w1, w8
   19f80:	mov	w2, w8
   19f84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19f88:	stur	w0, [x29, #-52]
   19f8c:	ldur	x0, [x29, #-24]
   19f90:	ldur	w1, [x29, #-52]
   19f94:	ldur	x2, [x29, #-32]
   19f98:	ldur	x3, [x29, #-40]
   19f9c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   19fa0:	sub	x9, x29, #0x8
   19fa4:	str	w0, [sp, #3156]
   19fa8:	mov	x0, x9
   19fac:	ldr	w1, [sp, #3156]
   19fb0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19fb4:	tbnz	w0, #0, 19fc0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18b34>
   19fb8:	stur	wzr, [x29, #-4]
   19fbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   19fc0:	ldur	w0, [x29, #-16]
   19fc4:	mov	w1, #0x10                  	// #16
   19fc8:	mov	w2, #0x3                   	// #3
   19fcc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   19fd0:	stur	w0, [x29, #-52]
   19fd4:	ldur	x0, [x29, #-24]
   19fd8:	ldur	w1, [x29, #-52]
   19fdc:	ldur	x2, [x29, #-32]
   19fe0:	ldur	x3, [x29, #-40]
   19fe4:	bl	26a04 <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv>
   19fe8:	sub	x8, x29, #0x8
   19fec:	str	w0, [sp, #3152]
   19ff0:	mov	x0, x8
   19ff4:	ldr	w1, [sp, #3152]
   19ff8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19ffc:	tbnz	w0, #0, 1a008 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18b7c>
   1a000:	stur	wzr, [x29, #-4]
   1a004:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a008:	ldur	w8, [x29, #-8]
   1a00c:	stur	w8, [x29, #-4]
   1a010:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a014:	ldur	w0, [x29, #-16]
   1a018:	mov	w8, wzr
   1a01c:	mov	w1, w8
   1a020:	mov	w2, #0x5                   	// #5
   1a024:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a028:	stur	w0, [x29, #-52]
   1a02c:	ldur	x0, [x29, #-24]
   1a030:	ldur	w1, [x29, #-52]
   1a034:	ldur	x2, [x29, #-32]
   1a038:	ldur	x3, [x29, #-40]
   1a03c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a040:	sub	x9, x29, #0x8
   1a044:	str	w0, [sp, #3148]
   1a048:	mov	x0, x9
   1a04c:	ldr	w1, [sp, #3148]
   1a050:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a054:	tbnz	w0, #0, 1a060 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18bd4>
   1a058:	stur	wzr, [x29, #-4]
   1a05c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a060:	ldur	w0, [x29, #-16]
   1a064:	mov	w8, wzr
   1a068:	mov	w1, w8
   1a06c:	mov	w2, #0x5                   	// #5
   1a070:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a074:	stur	w0, [x29, #-52]
   1a078:	ldur	x0, [x29, #-24]
   1a07c:	ldur	w1, [x29, #-52]
   1a080:	ldur	x2, [x29, #-32]
   1a084:	ldur	x3, [x29, #-40]
   1a088:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a08c:	sub	x9, x29, #0x8
   1a090:	str	w0, [sp, #3144]
   1a094:	mov	x0, x9
   1a098:	ldr	w1, [sp, #3144]
   1a09c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a0a0:	tbnz	w0, #0, 1a0ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18c20>
   1a0a4:	stur	wzr, [x29, #-4]
   1a0a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a0ac:	ldur	w0, [x29, #-16]
   1a0b0:	mov	w8, #0x5                   	// #5
   1a0b4:	mov	w1, w8
   1a0b8:	mov	w2, w8
   1a0bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a0c0:	stur	w0, [x29, #-52]
   1a0c4:	ldur	x0, [x29, #-24]
   1a0c8:	ldur	w1, [x29, #-52]
   1a0cc:	ldur	x2, [x29, #-32]
   1a0d0:	ldur	x3, [x29, #-40]
   1a0d4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a0d8:	sub	x9, x29, #0x8
   1a0dc:	str	w0, [sp, #3140]
   1a0e0:	mov	x0, x9
   1a0e4:	ldr	w1, [sp, #3140]
   1a0e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a0ec:	tbnz	w0, #0, 1a0f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18c6c>
   1a0f0:	stur	wzr, [x29, #-4]
   1a0f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a0f8:	ldur	w0, [x29, #-16]
   1a0fc:	mov	w1, #0x10                  	// #16
   1a100:	mov	w2, #0x4                   	// #4
   1a104:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a108:	stur	w0, [x29, #-52]
   1a10c:	ldur	x0, [x29, #-24]
   1a110:	ldur	w1, [x29, #-52]
   1a114:	ldur	x2, [x29, #-32]
   1a118:	ldur	x3, [x29, #-40]
   1a11c:	bl	2698c <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv>
   1a120:	sub	x8, x29, #0x8
   1a124:	str	w0, [sp, #3136]
   1a128:	mov	x0, x8
   1a12c:	ldr	w1, [sp, #3136]
   1a130:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a134:	tbnz	w0, #0, 1a140 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18cb4>
   1a138:	stur	wzr, [x29, #-4]
   1a13c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a140:	ldur	w8, [x29, #-8]
   1a144:	stur	w8, [x29, #-4]
   1a148:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a14c:	ldur	w0, [x29, #-16]
   1a150:	mov	w8, wzr
   1a154:	mov	w1, w8
   1a158:	mov	w2, #0x5                   	// #5
   1a15c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a160:	stur	w0, [x29, #-52]
   1a164:	ldur	x0, [x29, #-24]
   1a168:	ldur	w1, [x29, #-52]
   1a16c:	ldur	x2, [x29, #-32]
   1a170:	ldur	x3, [x29, #-40]
   1a174:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a178:	sub	x9, x29, #0x8
   1a17c:	str	w0, [sp, #3132]
   1a180:	mov	x0, x9
   1a184:	ldr	w1, [sp, #3132]
   1a188:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a18c:	tbnz	w0, #0, 1a198 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18d0c>
   1a190:	stur	wzr, [x29, #-4]
   1a194:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a198:	ldur	w0, [x29, #-16]
   1a19c:	mov	w8, #0x5                   	// #5
   1a1a0:	mov	w1, w8
   1a1a4:	mov	w2, w8
   1a1a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a1ac:	stur	w0, [x29, #-52]
   1a1b0:	ldur	x0, [x29, #-24]
   1a1b4:	ldur	w1, [x29, #-52]
   1a1b8:	ldur	x2, [x29, #-32]
   1a1bc:	ldur	x3, [x29, #-40]
   1a1c0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a1c4:	sub	x9, x29, #0x8
   1a1c8:	str	w0, [sp, #3128]
   1a1cc:	mov	x0, x9
   1a1d0:	ldr	w1, [sp, #3128]
   1a1d4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a1d8:	tbnz	w0, #0, 1a1e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18d58>
   1a1dc:	stur	wzr, [x29, #-4]
   1a1e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a1e4:	ldur	w0, [x29, #-16]
   1a1e8:	mov	w1, #0x10                  	// #16
   1a1ec:	mov	w2, #0x4                   	// #4
   1a1f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a1f4:	stur	w0, [x29, #-52]
   1a1f8:	ldur	x0, [x29, #-24]
   1a1fc:	ldur	w1, [x29, #-52]
   1a200:	ldur	x2, [x29, #-32]
   1a204:	ldur	x3, [x29, #-40]
   1a208:	bl	26a40 <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv>
   1a20c:	sub	x8, x29, #0x8
   1a210:	str	w0, [sp, #3124]
   1a214:	mov	x0, x8
   1a218:	ldr	w1, [sp, #3124]
   1a21c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a220:	tbnz	w0, #0, 1a22c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18da0>
   1a224:	stur	wzr, [x29, #-4]
   1a228:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a22c:	ldur	w8, [x29, #-8]
   1a230:	stur	w8, [x29, #-4]
   1a234:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a238:	ldur	w0, [x29, #-16]
   1a23c:	mov	w8, wzr
   1a240:	mov	w1, w8
   1a244:	mov	w2, #0x5                   	// #5
   1a248:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a24c:	stur	w0, [x29, #-52]
   1a250:	ldur	x0, [x29, #-24]
   1a254:	ldur	w1, [x29, #-52]
   1a258:	ldur	x2, [x29, #-32]
   1a25c:	ldur	x3, [x29, #-40]
   1a260:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a264:	sub	x9, x29, #0x8
   1a268:	str	w0, [sp, #3120]
   1a26c:	mov	x0, x9
   1a270:	ldr	w1, [sp, #3120]
   1a274:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a278:	tbnz	w0, #0, 1a284 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18df8>
   1a27c:	stur	wzr, [x29, #-4]
   1a280:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a284:	ldur	w0, [x29, #-16]
   1a288:	mov	w8, wzr
   1a28c:	mov	w1, w8
   1a290:	mov	w2, #0x5                   	// #5
   1a294:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a298:	stur	w0, [x29, #-52]
   1a29c:	ldur	x0, [x29, #-24]
   1a2a0:	ldur	w1, [x29, #-52]
   1a2a4:	ldur	x2, [x29, #-32]
   1a2a8:	ldur	x3, [x29, #-40]
   1a2ac:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a2b0:	sub	x9, x29, #0x8
   1a2b4:	str	w0, [sp, #3116]
   1a2b8:	mov	x0, x9
   1a2bc:	ldr	w1, [sp, #3116]
   1a2c0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a2c4:	tbnz	w0, #0, 1a2d0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18e44>
   1a2c8:	stur	wzr, [x29, #-4]
   1a2cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a2d0:	ldur	w0, [x29, #-16]
   1a2d4:	mov	w8, #0x5                   	// #5
   1a2d8:	mov	w1, w8
   1a2dc:	mov	w2, w8
   1a2e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a2e4:	stur	w0, [x29, #-52]
   1a2e8:	ldur	x0, [x29, #-24]
   1a2ec:	ldur	w1, [x29, #-52]
   1a2f0:	ldur	x2, [x29, #-32]
   1a2f4:	ldur	x3, [x29, #-40]
   1a2f8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a2fc:	sub	x9, x29, #0x8
   1a300:	str	w0, [sp, #3112]
   1a304:	mov	x0, x9
   1a308:	ldr	w1, [sp, #3112]
   1a30c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a310:	tbnz	w0, #0, 1a31c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18e90>
   1a314:	stur	wzr, [x29, #-4]
   1a318:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a31c:	ldur	w0, [x29, #-16]
   1a320:	mov	w1, #0x10                  	// #16
   1a324:	mov	w2, #0x5                   	// #5
   1a328:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a32c:	stur	w0, [x29, #-52]
   1a330:	ldur	x0, [x29, #-24]
   1a334:	ldur	w1, [x29, #-52]
   1a338:	ldur	x2, [x29, #-32]
   1a33c:	ldur	x3, [x29, #-40]
   1a340:	bl	269c8 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv>
   1a344:	sub	x8, x29, #0x8
   1a348:	str	w0, [sp, #3108]
   1a34c:	mov	x0, x8
   1a350:	ldr	w1, [sp, #3108]
   1a354:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a358:	tbnz	w0, #0, 1a364 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18ed8>
   1a35c:	stur	wzr, [x29, #-4]
   1a360:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a364:	ldur	w8, [x29, #-8]
   1a368:	stur	w8, [x29, #-4]
   1a36c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a370:	ldur	w0, [x29, #-16]
   1a374:	mov	w8, wzr
   1a378:	mov	w1, w8
   1a37c:	mov	w2, #0x5                   	// #5
   1a380:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a384:	stur	w0, [x29, #-52]
   1a388:	ldur	x0, [x29, #-24]
   1a38c:	ldur	w1, [x29, #-52]
   1a390:	ldur	x2, [x29, #-32]
   1a394:	ldur	x3, [x29, #-40]
   1a398:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a39c:	sub	x9, x29, #0x8
   1a3a0:	str	w0, [sp, #3104]
   1a3a4:	mov	x0, x9
   1a3a8:	ldr	w1, [sp, #3104]
   1a3ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a3b0:	tbnz	w0, #0, 1a3bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18f30>
   1a3b4:	stur	wzr, [x29, #-4]
   1a3b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a3bc:	ldur	w0, [x29, #-16]
   1a3c0:	mov	w8, #0x5                   	// #5
   1a3c4:	mov	w1, w8
   1a3c8:	mov	w2, w8
   1a3cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a3d0:	stur	w0, [x29, #-52]
   1a3d4:	ldur	x0, [x29, #-24]
   1a3d8:	ldur	w1, [x29, #-52]
   1a3dc:	ldur	x2, [x29, #-32]
   1a3e0:	ldur	x3, [x29, #-40]
   1a3e4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a3e8:	sub	x9, x29, #0x8
   1a3ec:	str	w0, [sp, #3100]
   1a3f0:	mov	x0, x9
   1a3f4:	ldr	w1, [sp, #3100]
   1a3f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a3fc:	tbnz	w0, #0, 1a408 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18f7c>
   1a400:	stur	wzr, [x29, #-4]
   1a404:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a408:	ldur	w0, [x29, #-16]
   1a40c:	mov	w1, #0x10                  	// #16
   1a410:	mov	w2, #0x5                   	// #5
   1a414:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a418:	stur	w0, [x29, #-52]
   1a41c:	ldur	x0, [x29, #-24]
   1a420:	ldur	w1, [x29, #-52]
   1a424:	ldur	x2, [x29, #-32]
   1a428:	ldur	x3, [x29, #-40]
   1a42c:	bl	26a7c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv>
   1a430:	sub	x8, x29, #0x8
   1a434:	str	w0, [sp, #3096]
   1a438:	mov	x0, x8
   1a43c:	ldr	w1, [sp, #3096]
   1a440:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a444:	tbnz	w0, #0, 1a450 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18fc4>
   1a448:	stur	wzr, [x29, #-4]
   1a44c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a450:	ldur	w8, [x29, #-8]
   1a454:	stur	w8, [x29, #-4]
   1a458:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a45c:	ldur	w0, [x29, #-16]
   1a460:	mov	w8, wzr
   1a464:	mov	w1, w8
   1a468:	mov	w2, #0x5                   	// #5
   1a46c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a470:	stur	w0, [x29, #-52]
   1a474:	ldur	x0, [x29, #-24]
   1a478:	ldur	w1, [x29, #-52]
   1a47c:	ldur	x2, [x29, #-32]
   1a480:	ldur	x3, [x29, #-40]
   1a484:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a488:	sub	x9, x29, #0x8
   1a48c:	str	w0, [sp, #3092]
   1a490:	mov	x0, x9
   1a494:	ldr	w1, [sp, #3092]
   1a498:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a49c:	tbnz	w0, #0, 1a4a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1901c>
   1a4a0:	stur	wzr, [x29, #-4]
   1a4a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a4a8:	ldur	w0, [x29, #-16]
   1a4ac:	mov	w8, wzr
   1a4b0:	mov	w1, w8
   1a4b4:	mov	w2, #0x5                   	// #5
   1a4b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a4bc:	stur	w0, [x29, #-52]
   1a4c0:	ldur	x0, [x29, #-24]
   1a4c4:	ldur	w1, [x29, #-52]
   1a4c8:	ldur	x2, [x29, #-32]
   1a4cc:	ldur	x3, [x29, #-40]
   1a4d0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a4d4:	sub	x9, x29, #0x8
   1a4d8:	str	w0, [sp, #3088]
   1a4dc:	mov	x0, x9
   1a4e0:	ldr	w1, [sp, #3088]
   1a4e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a4e8:	tbnz	w0, #0, 1a4f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19068>
   1a4ec:	stur	wzr, [x29, #-4]
   1a4f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a4f4:	ldur	w0, [x29, #-16]
   1a4f8:	mov	w8, #0x5                   	// #5
   1a4fc:	mov	w1, w8
   1a500:	mov	w2, w8
   1a504:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a508:	stur	w0, [x29, #-52]
   1a50c:	ldur	x0, [x29, #-24]
   1a510:	ldur	w1, [x29, #-52]
   1a514:	ldur	x2, [x29, #-32]
   1a518:	ldur	x3, [x29, #-40]
   1a51c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a520:	sub	x9, x29, #0x8
   1a524:	str	w0, [sp, #3084]
   1a528:	mov	x0, x9
   1a52c:	ldr	w1, [sp, #3084]
   1a530:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a534:	tbnz	w0, #0, 1a540 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x190b4>
   1a538:	stur	wzr, [x29, #-4]
   1a53c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a540:	ldur	w0, [x29, #-16]
   1a544:	mov	w1, #0x10                  	// #16
   1a548:	mov	w2, #0x3                   	// #3
   1a54c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a550:	stur	w0, [x29, #-52]
   1a554:	ldur	x0, [x29, #-24]
   1a558:	ldur	w1, [x29, #-52]
   1a55c:	ldur	x2, [x29, #-32]
   1a560:	ldur	x3, [x29, #-40]
   1a564:	bl	29174 <_ZL26DecodeVecShiftR16ImmNarrowRN4llvm6MCInstEjmPKv>
   1a568:	sub	x8, x29, #0x8
   1a56c:	str	w0, [sp, #3080]
   1a570:	mov	x0, x8
   1a574:	ldr	w1, [sp, #3080]
   1a578:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a57c:	tbnz	w0, #0, 1a588 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x190fc>
   1a580:	stur	wzr, [x29, #-4]
   1a584:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a588:	ldur	w8, [x29, #-8]
   1a58c:	stur	w8, [x29, #-4]
   1a590:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a594:	ldur	w0, [x29, #-16]
   1a598:	mov	w8, wzr
   1a59c:	mov	w1, w8
   1a5a0:	mov	w2, #0x5                   	// #5
   1a5a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a5a8:	stur	w0, [x29, #-52]
   1a5ac:	ldur	x0, [x29, #-24]
   1a5b0:	ldur	w1, [x29, #-52]
   1a5b4:	ldur	x2, [x29, #-32]
   1a5b8:	ldur	x3, [x29, #-40]
   1a5bc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a5c0:	sub	x9, x29, #0x8
   1a5c4:	str	w0, [sp, #3076]
   1a5c8:	mov	x0, x9
   1a5cc:	ldr	w1, [sp, #3076]
   1a5d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a5d4:	tbnz	w0, #0, 1a5e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19154>
   1a5d8:	stur	wzr, [x29, #-4]
   1a5dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a5e0:	ldur	w0, [x29, #-16]
   1a5e4:	mov	w8, wzr
   1a5e8:	mov	w1, w8
   1a5ec:	mov	w2, #0x5                   	// #5
   1a5f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a5f4:	stur	w0, [x29, #-52]
   1a5f8:	ldur	x0, [x29, #-24]
   1a5fc:	ldur	w1, [x29, #-52]
   1a600:	ldur	x2, [x29, #-32]
   1a604:	ldur	x3, [x29, #-40]
   1a608:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a60c:	sub	x9, x29, #0x8
   1a610:	str	w0, [sp, #3072]
   1a614:	mov	x0, x9
   1a618:	ldr	w1, [sp, #3072]
   1a61c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a620:	tbnz	w0, #0, 1a62c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x191a0>
   1a624:	stur	wzr, [x29, #-4]
   1a628:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a62c:	ldur	w0, [x29, #-16]
   1a630:	mov	w8, #0x5                   	// #5
   1a634:	mov	w1, w8
   1a638:	mov	w2, w8
   1a63c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a640:	stur	w0, [x29, #-52]
   1a644:	ldur	x0, [x29, #-24]
   1a648:	ldur	w1, [x29, #-52]
   1a64c:	ldur	x2, [x29, #-32]
   1a650:	ldur	x3, [x29, #-40]
   1a654:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a658:	sub	x9, x29, #0x8
   1a65c:	str	w0, [sp, #3068]
   1a660:	mov	x0, x9
   1a664:	ldr	w1, [sp, #3068]
   1a668:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a66c:	tbnz	w0, #0, 1a678 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x191ec>
   1a670:	stur	wzr, [x29, #-4]
   1a674:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a678:	ldur	w0, [x29, #-16]
   1a67c:	mov	w1, #0x10                  	// #16
   1a680:	mov	w2, #0x4                   	// #4
   1a684:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a688:	stur	w0, [x29, #-52]
   1a68c:	ldur	x0, [x29, #-24]
   1a690:	ldur	w1, [x29, #-52]
   1a694:	ldur	x2, [x29, #-32]
   1a698:	ldur	x3, [x29, #-40]
   1a69c:	bl	291b4 <_ZL26DecodeVecShiftR32ImmNarrowRN4llvm6MCInstEjmPKv>
   1a6a0:	sub	x8, x29, #0x8
   1a6a4:	str	w0, [sp, #3064]
   1a6a8:	mov	x0, x8
   1a6ac:	ldr	w1, [sp, #3064]
   1a6b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a6b4:	tbnz	w0, #0, 1a6c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19234>
   1a6b8:	stur	wzr, [x29, #-4]
   1a6bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a6c0:	ldur	w8, [x29, #-8]
   1a6c4:	stur	w8, [x29, #-4]
   1a6c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a6cc:	ldur	w0, [x29, #-16]
   1a6d0:	mov	w8, wzr
   1a6d4:	mov	w1, w8
   1a6d8:	mov	w2, #0x5                   	// #5
   1a6dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a6e0:	stur	w0, [x29, #-52]
   1a6e4:	ldur	x0, [x29, #-24]
   1a6e8:	ldur	w1, [x29, #-52]
   1a6ec:	ldur	x2, [x29, #-32]
   1a6f0:	ldur	x3, [x29, #-40]
   1a6f4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a6f8:	sub	x9, x29, #0x8
   1a6fc:	str	w0, [sp, #3060]
   1a700:	mov	x0, x9
   1a704:	ldr	w1, [sp, #3060]
   1a708:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a70c:	tbnz	w0, #0, 1a718 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1928c>
   1a710:	stur	wzr, [x29, #-4]
   1a714:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a718:	ldur	w0, [x29, #-16]
   1a71c:	mov	w8, wzr
   1a720:	mov	w1, w8
   1a724:	mov	w2, #0x5                   	// #5
   1a728:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a72c:	stur	w0, [x29, #-52]
   1a730:	ldur	x0, [x29, #-24]
   1a734:	ldur	w1, [x29, #-52]
   1a738:	ldur	x2, [x29, #-32]
   1a73c:	ldur	x3, [x29, #-40]
   1a740:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a744:	sub	x9, x29, #0x8
   1a748:	str	w0, [sp, #3056]
   1a74c:	mov	x0, x9
   1a750:	ldr	w1, [sp, #3056]
   1a754:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a758:	tbnz	w0, #0, 1a764 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x192d8>
   1a75c:	stur	wzr, [x29, #-4]
   1a760:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a764:	ldur	w0, [x29, #-16]
   1a768:	mov	w8, #0x5                   	// #5
   1a76c:	mov	w1, w8
   1a770:	mov	w2, w8
   1a774:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a778:	stur	w0, [x29, #-52]
   1a77c:	ldur	x0, [x29, #-24]
   1a780:	ldur	w1, [x29, #-52]
   1a784:	ldur	x2, [x29, #-32]
   1a788:	ldur	x3, [x29, #-40]
   1a78c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a790:	sub	x9, x29, #0x8
   1a794:	str	w0, [sp, #3052]
   1a798:	mov	x0, x9
   1a79c:	ldr	w1, [sp, #3052]
   1a7a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a7a4:	tbnz	w0, #0, 1a7b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19324>
   1a7a8:	stur	wzr, [x29, #-4]
   1a7ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a7b0:	ldur	w0, [x29, #-16]
   1a7b4:	mov	w1, #0x10                  	// #16
   1a7b8:	mov	w2, #0x5                   	// #5
   1a7bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a7c0:	stur	w0, [x29, #-52]
   1a7c4:	ldur	x0, [x29, #-24]
   1a7c8:	ldur	w1, [x29, #-52]
   1a7cc:	ldur	x2, [x29, #-32]
   1a7d0:	ldur	x3, [x29, #-40]
   1a7d4:	bl	291f4 <_ZL26DecodeVecShiftR64ImmNarrowRN4llvm6MCInstEjmPKv>
   1a7d8:	sub	x8, x29, #0x8
   1a7dc:	str	w0, [sp, #3048]
   1a7e0:	mov	x0, x8
   1a7e4:	ldr	w1, [sp, #3048]
   1a7e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a7ec:	tbnz	w0, #0, 1a7f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1936c>
   1a7f0:	stur	wzr, [x29, #-4]
   1a7f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a7f8:	ldur	w8, [x29, #-8]
   1a7fc:	stur	w8, [x29, #-4]
   1a800:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a804:	ldur	w0, [x29, #-16]
   1a808:	mov	w8, wzr
   1a80c:	mov	w1, w8
   1a810:	mov	w2, #0x5                   	// #5
   1a814:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a818:	stur	w0, [x29, #-52]
   1a81c:	ldur	x0, [x29, #-24]
   1a820:	ldur	w1, [x29, #-52]
   1a824:	ldur	x2, [x29, #-32]
   1a828:	ldur	x3, [x29, #-40]
   1a82c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a830:	sub	x9, x29, #0x8
   1a834:	str	w0, [sp, #3044]
   1a838:	mov	x0, x9
   1a83c:	ldr	w1, [sp, #3044]
   1a840:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a844:	tbnz	w0, #0, 1a850 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x193c4>
   1a848:	stur	wzr, [x29, #-4]
   1a84c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a850:	ldur	w0, [x29, #-16]
   1a854:	mov	w8, wzr
   1a858:	mov	w1, w8
   1a85c:	mov	w2, #0x5                   	// #5
   1a860:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a864:	stur	w0, [x29, #-52]
   1a868:	ldur	x0, [x29, #-24]
   1a86c:	ldur	w1, [x29, #-52]
   1a870:	ldur	x2, [x29, #-32]
   1a874:	ldur	x3, [x29, #-40]
   1a878:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a87c:	sub	x9, x29, #0x8
   1a880:	str	w0, [sp, #3040]
   1a884:	mov	x0, x9
   1a888:	ldr	w1, [sp, #3040]
   1a88c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a890:	tbnz	w0, #0, 1a89c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19410>
   1a894:	stur	wzr, [x29, #-4]
   1a898:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a89c:	ldur	w0, [x29, #-16]
   1a8a0:	mov	w8, #0x5                   	// #5
   1a8a4:	mov	w1, w8
   1a8a8:	mov	w2, w8
   1a8ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a8b0:	stur	w0, [x29, #-52]
   1a8b4:	ldur	x0, [x29, #-24]
   1a8b8:	ldur	w1, [x29, #-52]
   1a8bc:	ldur	x2, [x29, #-32]
   1a8c0:	ldur	x3, [x29, #-40]
   1a8c4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a8c8:	sub	x9, x29, #0x8
   1a8cc:	str	w0, [sp, #3036]
   1a8d0:	mov	x0, x9
   1a8d4:	ldr	w1, [sp, #3036]
   1a8d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a8dc:	tbnz	w0, #0, 1a8e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1945c>
   1a8e0:	stur	wzr, [x29, #-4]
   1a8e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a8e8:	ldur	w0, [x29, #-16]
   1a8ec:	mov	w1, #0x10                  	// #16
   1a8f0:	mov	w2, #0x3                   	// #3
   1a8f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a8f8:	stur	w0, [x29, #-52]
   1a8fc:	ldur	x0, [x29, #-24]
   1a900:	ldur	w1, [x29, #-52]
   1a904:	ldur	x2, [x29, #-32]
   1a908:	ldur	x3, [x29, #-40]
   1a90c:	bl	26a04 <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv>
   1a910:	sub	x8, x29, #0x8
   1a914:	str	w0, [sp, #3032]
   1a918:	mov	x0, x8
   1a91c:	ldr	w1, [sp, #3032]
   1a920:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a924:	tbnz	w0, #0, 1a930 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x194a4>
   1a928:	stur	wzr, [x29, #-4]
   1a92c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a930:	ldur	w8, [x29, #-8]
   1a934:	stur	w8, [x29, #-4]
   1a938:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a93c:	ldur	w0, [x29, #-16]
   1a940:	mov	w8, wzr
   1a944:	mov	w1, w8
   1a948:	mov	w2, #0x5                   	// #5
   1a94c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a950:	stur	w0, [x29, #-52]
   1a954:	ldur	x0, [x29, #-24]
   1a958:	ldur	w1, [x29, #-52]
   1a95c:	ldur	x2, [x29, #-32]
   1a960:	ldur	x3, [x29, #-40]
   1a964:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a968:	sub	x9, x29, #0x8
   1a96c:	str	w0, [sp, #3028]
   1a970:	mov	x0, x9
   1a974:	ldr	w1, [sp, #3028]
   1a978:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a97c:	tbnz	w0, #0, 1a988 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x194fc>
   1a980:	stur	wzr, [x29, #-4]
   1a984:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a988:	ldur	w0, [x29, #-16]
   1a98c:	mov	w8, wzr
   1a990:	mov	w1, w8
   1a994:	mov	w2, #0x5                   	// #5
   1a998:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a99c:	stur	w0, [x29, #-52]
   1a9a0:	ldur	x0, [x29, #-24]
   1a9a4:	ldur	w1, [x29, #-52]
   1a9a8:	ldur	x2, [x29, #-32]
   1a9ac:	ldur	x3, [x29, #-40]
   1a9b0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1a9b4:	sub	x9, x29, #0x8
   1a9b8:	str	w0, [sp, #3024]
   1a9bc:	mov	x0, x9
   1a9c0:	ldr	w1, [sp, #3024]
   1a9c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a9c8:	tbnz	w0, #0, 1a9d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19548>
   1a9cc:	stur	wzr, [x29, #-4]
   1a9d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1a9d4:	ldur	w0, [x29, #-16]
   1a9d8:	mov	w8, #0x5                   	// #5
   1a9dc:	mov	w1, w8
   1a9e0:	mov	w2, w8
   1a9e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1a9e8:	stur	w0, [x29, #-52]
   1a9ec:	ldur	x0, [x29, #-24]
   1a9f0:	ldur	w1, [x29, #-52]
   1a9f4:	ldur	x2, [x29, #-32]
   1a9f8:	ldur	x3, [x29, #-40]
   1a9fc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1aa00:	sub	x9, x29, #0x8
   1aa04:	str	w0, [sp, #3020]
   1aa08:	mov	x0, x9
   1aa0c:	ldr	w1, [sp, #3020]
   1aa10:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1aa14:	tbnz	w0, #0, 1aa20 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19594>
   1aa18:	stur	wzr, [x29, #-4]
   1aa1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1aa20:	ldur	w0, [x29, #-16]
   1aa24:	mov	w1, #0x10                  	// #16
   1aa28:	mov	w2, #0x4                   	// #4
   1aa2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1aa30:	stur	w0, [x29, #-52]
   1aa34:	ldur	x0, [x29, #-24]
   1aa38:	ldur	w1, [x29, #-52]
   1aa3c:	ldur	x2, [x29, #-32]
   1aa40:	ldur	x3, [x29, #-40]
   1aa44:	bl	26a40 <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv>
   1aa48:	sub	x8, x29, #0x8
   1aa4c:	str	w0, [sp, #3016]
   1aa50:	mov	x0, x8
   1aa54:	ldr	w1, [sp, #3016]
   1aa58:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1aa5c:	tbnz	w0, #0, 1aa68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x195dc>
   1aa60:	stur	wzr, [x29, #-4]
   1aa64:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1aa68:	ldur	w8, [x29, #-8]
   1aa6c:	stur	w8, [x29, #-4]
   1aa70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1aa74:	ldur	w0, [x29, #-16]
   1aa78:	mov	w8, wzr
   1aa7c:	mov	w1, w8
   1aa80:	mov	w2, #0x5                   	// #5
   1aa84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1aa88:	stur	w0, [x29, #-52]
   1aa8c:	ldur	x0, [x29, #-24]
   1aa90:	ldur	w1, [x29, #-52]
   1aa94:	ldur	x2, [x29, #-32]
   1aa98:	ldur	x3, [x29, #-40]
   1aa9c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1aaa0:	sub	x9, x29, #0x8
   1aaa4:	str	w0, [sp, #3012]
   1aaa8:	mov	x0, x9
   1aaac:	ldr	w1, [sp, #3012]
   1aab0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1aab4:	tbnz	w0, #0, 1aac0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19634>
   1aab8:	stur	wzr, [x29, #-4]
   1aabc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1aac0:	ldur	w0, [x29, #-16]
   1aac4:	mov	w8, wzr
   1aac8:	mov	w1, w8
   1aacc:	mov	w2, #0x5                   	// #5
   1aad0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1aad4:	stur	w0, [x29, #-52]
   1aad8:	ldur	x0, [x29, #-24]
   1aadc:	ldur	w1, [x29, #-52]
   1aae0:	ldur	x2, [x29, #-32]
   1aae4:	ldur	x3, [x29, #-40]
   1aae8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1aaec:	sub	x9, x29, #0x8
   1aaf0:	str	w0, [sp, #3008]
   1aaf4:	mov	x0, x9
   1aaf8:	ldr	w1, [sp, #3008]
   1aafc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ab00:	tbnz	w0, #0, 1ab0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19680>
   1ab04:	stur	wzr, [x29, #-4]
   1ab08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ab0c:	ldur	w0, [x29, #-16]
   1ab10:	mov	w8, #0x5                   	// #5
   1ab14:	mov	w1, w8
   1ab18:	mov	w2, w8
   1ab1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ab20:	stur	w0, [x29, #-52]
   1ab24:	ldur	x0, [x29, #-24]
   1ab28:	ldur	w1, [x29, #-52]
   1ab2c:	ldur	x2, [x29, #-32]
   1ab30:	ldur	x3, [x29, #-40]
   1ab34:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1ab38:	sub	x9, x29, #0x8
   1ab3c:	str	w0, [sp, #3004]
   1ab40:	mov	x0, x9
   1ab44:	ldr	w1, [sp, #3004]
   1ab48:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ab4c:	tbnz	w0, #0, 1ab58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x196cc>
   1ab50:	stur	wzr, [x29, #-4]
   1ab54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ab58:	ldur	w0, [x29, #-16]
   1ab5c:	mov	w1, #0x10                  	// #16
   1ab60:	mov	w2, #0x5                   	// #5
   1ab64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ab68:	stur	w0, [x29, #-52]
   1ab6c:	ldur	x0, [x29, #-24]
   1ab70:	ldur	w1, [x29, #-52]
   1ab74:	ldur	x2, [x29, #-32]
   1ab78:	ldur	x3, [x29, #-40]
   1ab7c:	bl	26a7c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv>
   1ab80:	sub	x8, x29, #0x8
   1ab84:	str	w0, [sp, #3000]
   1ab88:	mov	x0, x8
   1ab8c:	ldr	w1, [sp, #3000]
   1ab90:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ab94:	tbnz	w0, #0, 1aba0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19714>
   1ab98:	stur	wzr, [x29, #-4]
   1ab9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1aba0:	ldur	w8, [x29, #-8]
   1aba4:	stur	w8, [x29, #-4]
   1aba8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1abac:	ldur	w0, [x29, #-16]
   1abb0:	mov	w8, wzr
   1abb4:	mov	w1, w8
   1abb8:	mov	w2, #0x5                   	// #5
   1abbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1abc0:	stur	w0, [x29, #-52]
   1abc4:	ldur	x0, [x29, #-24]
   1abc8:	ldur	w1, [x29, #-52]
   1abcc:	ldur	x2, [x29, #-32]
   1abd0:	ldur	x3, [x29, #-40]
   1abd4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1abd8:	sub	x9, x29, #0x8
   1abdc:	str	w0, [sp, #2996]
   1abe0:	mov	x0, x9
   1abe4:	ldr	w1, [sp, #2996]
   1abe8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1abec:	tbnz	w0, #0, 1abf8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1976c>
   1abf0:	stur	wzr, [x29, #-4]
   1abf4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1abf8:	ldur	w0, [x29, #-16]
   1abfc:	mov	w8, wzr
   1ac00:	mov	w1, w8
   1ac04:	mov	w2, #0x5                   	// #5
   1ac08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ac0c:	stur	w0, [x29, #-52]
   1ac10:	ldur	x0, [x29, #-24]
   1ac14:	ldur	w1, [x29, #-52]
   1ac18:	ldur	x2, [x29, #-32]
   1ac1c:	ldur	x3, [x29, #-40]
   1ac20:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1ac24:	sub	x9, x29, #0x8
   1ac28:	str	w0, [sp, #2992]
   1ac2c:	mov	x0, x9
   1ac30:	ldr	w1, [sp, #2992]
   1ac34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ac38:	tbnz	w0, #0, 1ac44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x197b8>
   1ac3c:	stur	wzr, [x29, #-4]
   1ac40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ac44:	ldur	w0, [x29, #-16]
   1ac48:	mov	w8, #0x5                   	// #5
   1ac4c:	mov	w1, w8
   1ac50:	mov	w2, w8
   1ac54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ac58:	stur	w0, [x29, #-52]
   1ac5c:	ldur	x0, [x29, #-24]
   1ac60:	ldur	w1, [x29, #-52]
   1ac64:	ldur	x2, [x29, #-32]
   1ac68:	ldur	x3, [x29, #-40]
   1ac6c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1ac70:	sub	x9, x29, #0x8
   1ac74:	str	w0, [sp, #2988]
   1ac78:	mov	x0, x9
   1ac7c:	ldr	w1, [sp, #2988]
   1ac80:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ac84:	tbnz	w0, #0, 1ac90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19804>
   1ac88:	stur	wzr, [x29, #-4]
   1ac8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ac90:	ldur	w0, [x29, #-16]
   1ac94:	mov	w1, #0x10                  	// #16
   1ac98:	mov	w2, #0x4                   	// #4
   1ac9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1aca0:	stur	w0, [x29, #-52]
   1aca4:	ldur	x0, [x29, #-24]
   1aca8:	ldur	w1, [x29, #-52]
   1acac:	ldur	x2, [x29, #-32]
   1acb0:	ldur	x3, [x29, #-40]
   1acb4:	bl	28de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>
   1acb8:	sub	x8, x29, #0x8
   1acbc:	str	w0, [sp, #2984]
   1acc0:	mov	x0, x8
   1acc4:	ldr	w1, [sp, #2984]
   1acc8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1accc:	tbnz	w0, #0, 1acd8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1984c>
   1acd0:	stur	wzr, [x29, #-4]
   1acd4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1acd8:	stur	wzr, [x29, #-52]
   1acdc:	ldur	w0, [x29, #-16]
   1ace0:	mov	w1, #0xb                   	// #11
   1ace4:	mov	w2, #0x1                   	// #1
   1ace8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1acec:	mov	w2, #0x2                   	// #2
   1acf0:	ldur	w8, [x29, #-52]
   1acf4:	orr	w8, w8, w0, lsl #2
   1acf8:	stur	w8, [x29, #-52]
   1acfc:	ldur	w0, [x29, #-16]
   1ad00:	mov	w1, #0x14                  	// #20
   1ad04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ad08:	ldur	w8, [x29, #-52]
   1ad0c:	orr	w8, w8, w0
   1ad10:	stur	w8, [x29, #-52]
   1ad14:	ldur	x0, [x29, #-24]
   1ad18:	ldur	w8, [x29, #-52]
   1ad1c:	mov	w3, w8
   1ad20:	str	x0, [sp, #2976]
   1ad24:	mov	x0, x3
   1ad28:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1ad2c:	add	x9, sp, #0x2, lsl #12
   1ad30:	add	x9, x9, #0x8f8
   1ad34:	str	x0, [sp, #10488]
   1ad38:	str	x1, [sp, #10496]
   1ad3c:	ldr	x0, [sp, #2976]
   1ad40:	mov	x1, x9
   1ad44:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1ad48:	ldur	w8, [x29, #-8]
   1ad4c:	stur	w8, [x29, #-4]
   1ad50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ad54:	ldur	w0, [x29, #-16]
   1ad58:	mov	w8, wzr
   1ad5c:	mov	w1, w8
   1ad60:	mov	w2, #0x5                   	// #5
   1ad64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ad68:	stur	w0, [x29, #-52]
   1ad6c:	ldur	x0, [x29, #-24]
   1ad70:	ldur	w1, [x29, #-52]
   1ad74:	ldur	x2, [x29, #-32]
   1ad78:	ldur	x3, [x29, #-40]
   1ad7c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1ad80:	sub	x9, x29, #0x8
   1ad84:	str	w0, [sp, #2972]
   1ad88:	mov	x0, x9
   1ad8c:	ldr	w1, [sp, #2972]
   1ad90:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ad94:	tbnz	w0, #0, 1ada0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19914>
   1ad98:	stur	wzr, [x29, #-4]
   1ad9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ada0:	ldur	w0, [x29, #-16]
   1ada4:	mov	w8, #0x5                   	// #5
   1ada8:	mov	w1, w8
   1adac:	mov	w2, w8
   1adb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1adb4:	stur	w0, [x29, #-52]
   1adb8:	ldur	x0, [x29, #-24]
   1adbc:	ldur	w1, [x29, #-52]
   1adc0:	ldur	x2, [x29, #-32]
   1adc4:	ldur	x3, [x29, #-40]
   1adc8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1adcc:	sub	x9, x29, #0x8
   1add0:	str	w0, [sp, #2968]
   1add4:	mov	x0, x9
   1add8:	ldr	w1, [sp, #2968]
   1addc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ade0:	tbnz	w0, #0, 1adec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19960>
   1ade4:	stur	wzr, [x29, #-4]
   1ade8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1adec:	ldur	w0, [x29, #-16]
   1adf0:	mov	w1, #0x10                  	// #16
   1adf4:	mov	w2, #0x4                   	// #4
   1adf8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1adfc:	stur	w0, [x29, #-52]
   1ae00:	ldur	x0, [x29, #-24]
   1ae04:	ldur	w1, [x29, #-52]
   1ae08:	ldur	x2, [x29, #-32]
   1ae0c:	ldur	x3, [x29, #-40]
   1ae10:	bl	28de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>
   1ae14:	sub	x8, x29, #0x8
   1ae18:	str	w0, [sp, #2964]
   1ae1c:	mov	x0, x8
   1ae20:	ldr	w1, [sp, #2964]
   1ae24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ae28:	tbnz	w0, #0, 1ae34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x199a8>
   1ae2c:	stur	wzr, [x29, #-4]
   1ae30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ae34:	stur	wzr, [x29, #-52]
   1ae38:	ldur	w0, [x29, #-16]
   1ae3c:	mov	w1, #0xb                   	// #11
   1ae40:	mov	w2, #0x1                   	// #1
   1ae44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ae48:	mov	w2, #0x2                   	// #2
   1ae4c:	ldur	w8, [x29, #-52]
   1ae50:	orr	w8, w8, w0, lsl #2
   1ae54:	stur	w8, [x29, #-52]
   1ae58:	ldur	w0, [x29, #-16]
   1ae5c:	mov	w1, #0x14                  	// #20
   1ae60:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ae64:	ldur	w8, [x29, #-52]
   1ae68:	orr	w8, w8, w0
   1ae6c:	stur	w8, [x29, #-52]
   1ae70:	ldur	x0, [x29, #-24]
   1ae74:	ldur	w8, [x29, #-52]
   1ae78:	mov	w3, w8
   1ae7c:	str	x0, [sp, #2952]
   1ae80:	mov	x0, x3
   1ae84:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1ae88:	add	x9, sp, #0x2, lsl #12
   1ae8c:	add	x9, x9, #0x8e8
   1ae90:	str	x0, [sp, #10472]
   1ae94:	str	x1, [sp, #10480]
   1ae98:	ldr	x0, [sp, #2952]
   1ae9c:	mov	x1, x9
   1aea0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1aea4:	ldur	w8, [x29, #-8]
   1aea8:	stur	w8, [x29, #-4]
   1aeac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1aeb0:	ldur	w0, [x29, #-16]
   1aeb4:	mov	w8, wzr
   1aeb8:	mov	w1, w8
   1aebc:	mov	w2, #0x5                   	// #5
   1aec0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1aec4:	stur	w0, [x29, #-52]
   1aec8:	ldur	x0, [x29, #-24]
   1aecc:	ldur	w1, [x29, #-52]
   1aed0:	ldur	x2, [x29, #-32]
   1aed4:	ldur	x3, [x29, #-40]
   1aed8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1aedc:	sub	x9, x29, #0x8
   1aee0:	str	w0, [sp, #2948]
   1aee4:	mov	x0, x9
   1aee8:	ldr	w1, [sp, #2948]
   1aeec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1aef0:	tbnz	w0, #0, 1aefc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19a70>
   1aef4:	stur	wzr, [x29, #-4]
   1aef8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1aefc:	ldur	w0, [x29, #-16]
   1af00:	mov	w8, wzr
   1af04:	mov	w1, w8
   1af08:	mov	w2, #0x5                   	// #5
   1af0c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1af10:	stur	w0, [x29, #-52]
   1af14:	ldur	x0, [x29, #-24]
   1af18:	ldur	w1, [x29, #-52]
   1af1c:	ldur	x2, [x29, #-32]
   1af20:	ldur	x3, [x29, #-40]
   1af24:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1af28:	sub	x9, x29, #0x8
   1af2c:	str	w0, [sp, #2944]
   1af30:	mov	x0, x9
   1af34:	ldr	w1, [sp, #2944]
   1af38:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1af3c:	tbnz	w0, #0, 1af48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19abc>
   1af40:	stur	wzr, [x29, #-4]
   1af44:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1af48:	ldur	w0, [x29, #-16]
   1af4c:	mov	w8, #0x5                   	// #5
   1af50:	mov	w1, w8
   1af54:	mov	w2, w8
   1af58:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1af5c:	stur	w0, [x29, #-52]
   1af60:	ldur	x0, [x29, #-24]
   1af64:	ldur	w1, [x29, #-52]
   1af68:	ldur	x2, [x29, #-32]
   1af6c:	ldur	x3, [x29, #-40]
   1af70:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1af74:	sub	x9, x29, #0x8
   1af78:	str	w0, [sp, #2940]
   1af7c:	mov	x0, x9
   1af80:	ldr	w1, [sp, #2940]
   1af84:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1af88:	tbnz	w0, #0, 1af94 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19b08>
   1af8c:	stur	wzr, [x29, #-4]
   1af90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1af94:	ldur	w0, [x29, #-16]
   1af98:	mov	w1, #0x10                  	// #16
   1af9c:	mov	w2, #0x5                   	// #5
   1afa0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1afa4:	stur	w0, [x29, #-52]
   1afa8:	ldur	x0, [x29, #-24]
   1afac:	ldur	w1, [x29, #-52]
   1afb0:	ldur	x2, [x29, #-32]
   1afb4:	ldur	x3, [x29, #-40]
   1afb8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1afbc:	sub	x8, x29, #0x8
   1afc0:	str	w0, [sp, #2936]
   1afc4:	mov	x0, x8
   1afc8:	ldr	w1, [sp, #2936]
   1afcc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1afd0:	tbnz	w0, #0, 1afdc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19b50>
   1afd4:	stur	wzr, [x29, #-4]
   1afd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1afdc:	ldur	w0, [x29, #-16]
   1afe0:	mov	w1, #0x15                  	// #21
   1afe4:	mov	w2, #0x1                   	// #1
   1afe8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1afec:	stur	w0, [x29, #-52]
   1aff0:	ldur	x0, [x29, #-24]
   1aff4:	ldur	w8, [x29, #-52]
   1aff8:	mov	w3, w8
   1affc:	str	x0, [sp, #2928]
   1b000:	mov	x0, x3
   1b004:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b008:	add	x9, sp, #0x2, lsl #12
   1b00c:	add	x9, x9, #0x8d8
   1b010:	str	x0, [sp, #10456]
   1b014:	str	x1, [sp, #10464]
   1b018:	ldr	x0, [sp, #2928]
   1b01c:	mov	x1, x9
   1b020:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b024:	ldur	w0, [x29, #-16]
   1b028:	mov	w1, #0xd                   	// #13
   1b02c:	mov	w2, #0x2                   	// #2
   1b030:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b034:	stur	w0, [x29, #-52]
   1b038:	ldur	x0, [x29, #-24]
   1b03c:	ldur	w8, [x29, #-52]
   1b040:	mov	w3, w8
   1b044:	str	x0, [sp, #2920]
   1b048:	mov	x0, x3
   1b04c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b050:	add	x9, sp, #0x2, lsl #12
   1b054:	add	x9, x9, #0x8c8
   1b058:	str	x0, [sp, #10440]
   1b05c:	str	x1, [sp, #10448]
   1b060:	ldr	x0, [sp, #2920]
   1b064:	mov	x1, x9
   1b068:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b06c:	ldur	w8, [x29, #-8]
   1b070:	stur	w8, [x29, #-4]
   1b074:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b078:	ldur	w0, [x29, #-16]
   1b07c:	mov	w8, wzr
   1b080:	mov	w1, w8
   1b084:	mov	w2, #0x5                   	// #5
   1b088:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b08c:	stur	w0, [x29, #-52]
   1b090:	ldur	x0, [x29, #-24]
   1b094:	ldur	w1, [x29, #-52]
   1b098:	ldur	x2, [x29, #-32]
   1b09c:	ldur	x3, [x29, #-40]
   1b0a0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b0a4:	sub	x9, x29, #0x8
   1b0a8:	str	w0, [sp, #2916]
   1b0ac:	mov	x0, x9
   1b0b0:	ldr	w1, [sp, #2916]
   1b0b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b0b8:	tbnz	w0, #0, 1b0c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19c38>
   1b0bc:	stur	wzr, [x29, #-4]
   1b0c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b0c4:	ldur	w0, [x29, #-16]
   1b0c8:	mov	w8, #0x5                   	// #5
   1b0cc:	mov	w1, w8
   1b0d0:	mov	w2, w8
   1b0d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b0d8:	stur	w0, [x29, #-52]
   1b0dc:	ldur	x0, [x29, #-24]
   1b0e0:	ldur	w1, [x29, #-52]
   1b0e4:	ldur	x2, [x29, #-32]
   1b0e8:	ldur	x3, [x29, #-40]
   1b0ec:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b0f0:	sub	x9, x29, #0x8
   1b0f4:	str	w0, [sp, #2912]
   1b0f8:	mov	x0, x9
   1b0fc:	ldr	w1, [sp, #2912]
   1b100:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b104:	tbnz	w0, #0, 1b110 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19c84>
   1b108:	stur	wzr, [x29, #-4]
   1b10c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b110:	ldur	w0, [x29, #-16]
   1b114:	mov	w1, #0x10                  	// #16
   1b118:	mov	w2, #0x6                   	// #6
   1b11c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b120:	stur	w0, [x29, #-52]
   1b124:	ldur	x0, [x29, #-24]
   1b128:	ldur	w1, [x29, #-52]
   1b12c:	ldur	x2, [x29, #-32]
   1b130:	ldur	x3, [x29, #-40]
   1b134:	bl	26b44 <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv>
   1b138:	sub	x8, x29, #0x8
   1b13c:	str	w0, [sp, #2908]
   1b140:	mov	x0, x8
   1b144:	ldr	w1, [sp, #2908]
   1b148:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b14c:	tbnz	w0, #0, 1b158 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19ccc>
   1b150:	stur	wzr, [x29, #-4]
   1b154:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b158:	ldur	w8, [x29, #-8]
   1b15c:	stur	w8, [x29, #-4]
   1b160:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b164:	ldur	w0, [x29, #-16]
   1b168:	mov	w8, wzr
   1b16c:	mov	w1, w8
   1b170:	mov	w2, #0x5                   	// #5
   1b174:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b178:	stur	w0, [x29, #-52]
   1b17c:	ldur	x0, [x29, #-24]
   1b180:	ldur	w1, [x29, #-52]
   1b184:	ldur	x2, [x29, #-32]
   1b188:	ldur	x3, [x29, #-40]
   1b18c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b190:	sub	x9, x29, #0x8
   1b194:	str	w0, [sp, #2904]
   1b198:	mov	x0, x9
   1b19c:	ldr	w1, [sp, #2904]
   1b1a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b1a4:	tbnz	w0, #0, 1b1b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19d24>
   1b1a8:	stur	wzr, [x29, #-4]
   1b1ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b1b0:	ldur	w0, [x29, #-16]
   1b1b4:	mov	w8, wzr
   1b1b8:	mov	w1, w8
   1b1bc:	mov	w2, #0x5                   	// #5
   1b1c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b1c4:	stur	w0, [x29, #-52]
   1b1c8:	ldur	x0, [x29, #-24]
   1b1cc:	ldur	w1, [x29, #-52]
   1b1d0:	ldur	x2, [x29, #-32]
   1b1d4:	ldur	x3, [x29, #-40]
   1b1d8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b1dc:	sub	x9, x29, #0x8
   1b1e0:	str	w0, [sp, #2900]
   1b1e4:	mov	x0, x9
   1b1e8:	ldr	w1, [sp, #2900]
   1b1ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b1f0:	tbnz	w0, #0, 1b1fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19d70>
   1b1f4:	stur	wzr, [x29, #-4]
   1b1f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b1fc:	ldur	w0, [x29, #-16]
   1b200:	mov	w8, #0x5                   	// #5
   1b204:	mov	w1, w8
   1b208:	mov	w2, w8
   1b20c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b210:	stur	w0, [x29, #-52]
   1b214:	ldur	x0, [x29, #-24]
   1b218:	ldur	w1, [x29, #-52]
   1b21c:	ldur	x2, [x29, #-32]
   1b220:	ldur	x3, [x29, #-40]
   1b224:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b228:	sub	x9, x29, #0x8
   1b22c:	str	w0, [sp, #2896]
   1b230:	mov	x0, x9
   1b234:	ldr	w1, [sp, #2896]
   1b238:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b23c:	tbnz	w0, #0, 1b248 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19dbc>
   1b240:	stur	wzr, [x29, #-4]
   1b244:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b248:	ldur	w0, [x29, #-16]
   1b24c:	mov	w1, #0x10                  	// #16
   1b250:	mov	w2, #0x6                   	// #6
   1b254:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b258:	stur	w0, [x29, #-52]
   1b25c:	ldur	x0, [x29, #-24]
   1b260:	ldur	w1, [x29, #-52]
   1b264:	ldur	x2, [x29, #-32]
   1b268:	ldur	x3, [x29, #-40]
   1b26c:	bl	26b44 <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv>
   1b270:	sub	x8, x29, #0x8
   1b274:	str	w0, [sp, #2892]
   1b278:	mov	x0, x8
   1b27c:	ldr	w1, [sp, #2892]
   1b280:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b284:	tbnz	w0, #0, 1b290 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19e04>
   1b288:	stur	wzr, [x29, #-4]
   1b28c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b290:	ldur	w8, [x29, #-8]
   1b294:	stur	w8, [x29, #-4]
   1b298:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b29c:	ldur	w0, [x29, #-16]
   1b2a0:	mov	w8, wzr
   1b2a4:	mov	w1, w8
   1b2a8:	mov	w2, #0x5                   	// #5
   1b2ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b2b0:	stur	w0, [x29, #-52]
   1b2b4:	ldur	x0, [x29, #-24]
   1b2b8:	ldur	w1, [x29, #-52]
   1b2bc:	ldur	x2, [x29, #-32]
   1b2c0:	ldur	x3, [x29, #-40]
   1b2c4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b2c8:	sub	x9, x29, #0x8
   1b2cc:	str	w0, [sp, #2888]
   1b2d0:	mov	x0, x9
   1b2d4:	ldr	w1, [sp, #2888]
   1b2d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b2dc:	tbnz	w0, #0, 1b2e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19e5c>
   1b2e0:	stur	wzr, [x29, #-4]
   1b2e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b2e8:	ldur	w0, [x29, #-16]
   1b2ec:	mov	w8, #0x5                   	// #5
   1b2f0:	mov	w1, w8
   1b2f4:	mov	w2, w8
   1b2f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b2fc:	stur	w0, [x29, #-52]
   1b300:	ldur	x0, [x29, #-24]
   1b304:	ldur	w1, [x29, #-52]
   1b308:	ldur	x2, [x29, #-32]
   1b30c:	ldur	x3, [x29, #-40]
   1b310:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b314:	sub	x9, x29, #0x8
   1b318:	str	w0, [sp, #2884]
   1b31c:	mov	x0, x9
   1b320:	ldr	w1, [sp, #2884]
   1b324:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b328:	tbnz	w0, #0, 1b334 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19ea8>
   1b32c:	stur	wzr, [x29, #-4]
   1b330:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b334:	ldur	w0, [x29, #-16]
   1b338:	mov	w1, #0x10                  	// #16
   1b33c:	mov	w2, #0x6                   	// #6
   1b340:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b344:	stur	w0, [x29, #-52]
   1b348:	ldur	x0, [x29, #-24]
   1b34c:	ldur	w1, [x29, #-52]
   1b350:	ldur	x2, [x29, #-32]
   1b354:	ldur	x3, [x29, #-40]
   1b358:	bl	26b80 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv>
   1b35c:	sub	x8, x29, #0x8
   1b360:	str	w0, [sp, #2880]
   1b364:	mov	x0, x8
   1b368:	ldr	w1, [sp, #2880]
   1b36c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b370:	tbnz	w0, #0, 1b37c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19ef0>
   1b374:	stur	wzr, [x29, #-4]
   1b378:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b37c:	ldur	w8, [x29, #-8]
   1b380:	stur	w8, [x29, #-4]
   1b384:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b388:	ldur	w0, [x29, #-16]
   1b38c:	mov	w8, wzr
   1b390:	mov	w1, w8
   1b394:	mov	w2, #0x5                   	// #5
   1b398:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b39c:	stur	w0, [x29, #-52]
   1b3a0:	ldur	x0, [x29, #-24]
   1b3a4:	ldur	w1, [x29, #-52]
   1b3a8:	ldur	x2, [x29, #-32]
   1b3ac:	ldur	x3, [x29, #-40]
   1b3b0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b3b4:	sub	x9, x29, #0x8
   1b3b8:	str	w0, [sp, #2876]
   1b3bc:	mov	x0, x9
   1b3c0:	ldr	w1, [sp, #2876]
   1b3c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b3c8:	tbnz	w0, #0, 1b3d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19f48>
   1b3cc:	stur	wzr, [x29, #-4]
   1b3d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b3d4:	ldur	w0, [x29, #-16]
   1b3d8:	mov	w8, wzr
   1b3dc:	mov	w1, w8
   1b3e0:	mov	w2, #0x5                   	// #5
   1b3e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b3e8:	stur	w0, [x29, #-52]
   1b3ec:	ldur	x0, [x29, #-24]
   1b3f0:	ldur	w1, [x29, #-52]
   1b3f4:	ldur	x2, [x29, #-32]
   1b3f8:	ldur	x3, [x29, #-40]
   1b3fc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b400:	sub	x9, x29, #0x8
   1b404:	str	w0, [sp, #2872]
   1b408:	mov	x0, x9
   1b40c:	ldr	w1, [sp, #2872]
   1b410:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b414:	tbnz	w0, #0, 1b420 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19f94>
   1b418:	stur	wzr, [x29, #-4]
   1b41c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b420:	ldur	w0, [x29, #-16]
   1b424:	mov	w8, #0x5                   	// #5
   1b428:	mov	w1, w8
   1b42c:	mov	w2, w8
   1b430:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b434:	stur	w0, [x29, #-52]
   1b438:	ldur	x0, [x29, #-24]
   1b43c:	ldur	w1, [x29, #-52]
   1b440:	ldur	x2, [x29, #-32]
   1b444:	ldur	x3, [x29, #-40]
   1b448:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b44c:	sub	x9, x29, #0x8
   1b450:	str	w0, [sp, #2868]
   1b454:	mov	x0, x9
   1b458:	ldr	w1, [sp, #2868]
   1b45c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b460:	tbnz	w0, #0, 1b46c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19fe0>
   1b464:	stur	wzr, [x29, #-4]
   1b468:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b46c:	ldur	w0, [x29, #-16]
   1b470:	mov	w1, #0x10                  	// #16
   1b474:	mov	w2, #0x5                   	// #5
   1b478:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b47c:	stur	w0, [x29, #-52]
   1b480:	ldur	x0, [x29, #-24]
   1b484:	ldur	w1, [x29, #-52]
   1b488:	ldur	x2, [x29, #-32]
   1b48c:	ldur	x3, [x29, #-40]
   1b490:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b494:	sub	x8, x29, #0x8
   1b498:	str	w0, [sp, #2864]
   1b49c:	mov	x0, x8
   1b4a0:	ldr	w1, [sp, #2864]
   1b4a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b4a8:	tbnz	w0, #0, 1b4b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a028>
   1b4ac:	stur	wzr, [x29, #-4]
   1b4b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b4b4:	stur	wzr, [x29, #-52]
   1b4b8:	ldur	w0, [x29, #-16]
   1b4bc:	mov	w1, #0xb                   	// #11
   1b4c0:	mov	w8, #0x1                   	// #1
   1b4c4:	mov	w2, w8
   1b4c8:	str	w8, [sp, #2860]
   1b4cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b4d0:	ldur	w8, [x29, #-52]
   1b4d4:	orr	w8, w8, w0, lsl #1
   1b4d8:	stur	w8, [x29, #-52]
   1b4dc:	ldur	w0, [x29, #-16]
   1b4e0:	mov	w1, #0x15                  	// #21
   1b4e4:	ldr	w2, [sp, #2860]
   1b4e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b4ec:	ldur	w8, [x29, #-52]
   1b4f0:	orr	w8, w8, w0
   1b4f4:	stur	w8, [x29, #-52]
   1b4f8:	ldur	x0, [x29, #-24]
   1b4fc:	ldur	w8, [x29, #-52]
   1b500:	mov	w3, w8
   1b504:	str	x0, [sp, #2848]
   1b508:	mov	x0, x3
   1b50c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b510:	add	x9, sp, #0x2, lsl #12
   1b514:	add	x9, x9, #0x8b8
   1b518:	str	x0, [sp, #10424]
   1b51c:	str	x1, [sp, #10432]
   1b520:	ldr	x0, [sp, #2848]
   1b524:	mov	x1, x9
   1b528:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b52c:	ldur	w0, [x29, #-16]
   1b530:	mov	w1, #0xd                   	// #13
   1b534:	mov	w2, #0x2                   	// #2
   1b538:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b53c:	stur	w0, [x29, #-52]
   1b540:	ldur	x0, [x29, #-24]
   1b544:	ldur	w8, [x29, #-52]
   1b548:	mov	w3, w8
   1b54c:	str	x0, [sp, #2840]
   1b550:	mov	x0, x3
   1b554:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b558:	add	x9, sp, #0x2, lsl #12
   1b55c:	add	x9, x9, #0x8a8
   1b560:	str	x0, [sp, #10408]
   1b564:	str	x1, [sp, #10416]
   1b568:	ldr	x0, [sp, #2840]
   1b56c:	mov	x1, x9
   1b570:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b574:	ldur	w8, [x29, #-8]
   1b578:	stur	w8, [x29, #-4]
   1b57c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b580:	ldur	w0, [x29, #-16]
   1b584:	mov	w8, wzr
   1b588:	mov	w1, w8
   1b58c:	mov	w2, #0x5                   	// #5
   1b590:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b594:	stur	w0, [x29, #-52]
   1b598:	ldur	x0, [x29, #-24]
   1b59c:	ldur	w1, [x29, #-52]
   1b5a0:	ldur	x2, [x29, #-32]
   1b5a4:	ldur	x3, [x29, #-40]
   1b5a8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b5ac:	sub	x9, x29, #0x8
   1b5b0:	str	w0, [sp, #2836]
   1b5b4:	mov	x0, x9
   1b5b8:	ldr	w1, [sp, #2836]
   1b5bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b5c0:	tbnz	w0, #0, 1b5cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a140>
   1b5c4:	stur	wzr, [x29, #-4]
   1b5c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b5cc:	ldur	w0, [x29, #-16]
   1b5d0:	mov	w8, wzr
   1b5d4:	mov	w1, w8
   1b5d8:	mov	w2, #0x5                   	// #5
   1b5dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b5e0:	stur	w0, [x29, #-52]
   1b5e4:	ldur	x0, [x29, #-24]
   1b5e8:	ldur	w1, [x29, #-52]
   1b5ec:	ldur	x2, [x29, #-32]
   1b5f0:	ldur	x3, [x29, #-40]
   1b5f4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b5f8:	sub	x9, x29, #0x8
   1b5fc:	str	w0, [sp, #2832]
   1b600:	mov	x0, x9
   1b604:	ldr	w1, [sp, #2832]
   1b608:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b60c:	tbnz	w0, #0, 1b618 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a18c>
   1b610:	stur	wzr, [x29, #-4]
   1b614:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b618:	ldur	w0, [x29, #-16]
   1b61c:	mov	w8, #0x5                   	// #5
   1b620:	mov	w1, w8
   1b624:	mov	w2, w8
   1b628:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b62c:	stur	w0, [x29, #-52]
   1b630:	ldur	x0, [x29, #-24]
   1b634:	ldur	w1, [x29, #-52]
   1b638:	ldur	x2, [x29, #-32]
   1b63c:	ldur	x3, [x29, #-40]
   1b640:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b644:	sub	x9, x29, #0x8
   1b648:	str	w0, [sp, #2828]
   1b64c:	mov	x0, x9
   1b650:	ldr	w1, [sp, #2828]
   1b654:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b658:	tbnz	w0, #0, 1b664 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a1d8>
   1b65c:	stur	wzr, [x29, #-4]
   1b660:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b664:	ldur	w0, [x29, #-16]
   1b668:	mov	w1, #0x10                  	// #16
   1b66c:	mov	w2, #0x6                   	// #6
   1b670:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b674:	stur	w0, [x29, #-52]
   1b678:	ldur	x0, [x29, #-24]
   1b67c:	ldur	w1, [x29, #-52]
   1b680:	ldur	x2, [x29, #-32]
   1b684:	ldur	x3, [x29, #-40]
   1b688:	bl	26b80 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv>
   1b68c:	sub	x8, x29, #0x8
   1b690:	str	w0, [sp, #2824]
   1b694:	mov	x0, x8
   1b698:	ldr	w1, [sp, #2824]
   1b69c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b6a0:	tbnz	w0, #0, 1b6ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a220>
   1b6a4:	stur	wzr, [x29, #-4]
   1b6a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b6ac:	ldur	w8, [x29, #-8]
   1b6b0:	stur	w8, [x29, #-4]
   1b6b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b6b8:	ldur	w0, [x29, #-16]
   1b6bc:	mov	w8, wzr
   1b6c0:	mov	w1, w8
   1b6c4:	mov	w2, #0x5                   	// #5
   1b6c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b6cc:	stur	w0, [x29, #-52]
   1b6d0:	ldur	x0, [x29, #-24]
   1b6d4:	ldur	w1, [x29, #-52]
   1b6d8:	ldur	x2, [x29, #-32]
   1b6dc:	ldur	x3, [x29, #-40]
   1b6e0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1b6e4:	sub	x9, x29, #0x8
   1b6e8:	str	w0, [sp, #2820]
   1b6ec:	mov	x0, x9
   1b6f0:	ldr	w1, [sp, #2820]
   1b6f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b6f8:	tbnz	w0, #0, 1b704 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a278>
   1b6fc:	stur	wzr, [x29, #-4]
   1b700:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b704:	ldur	w0, [x29, #-16]
   1b708:	mov	w8, wzr
   1b70c:	mov	w1, w8
   1b710:	mov	w2, #0x5                   	// #5
   1b714:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b718:	stur	w0, [x29, #-52]
   1b71c:	ldur	x0, [x29, #-24]
   1b720:	ldur	w1, [x29, #-52]
   1b724:	ldur	x2, [x29, #-32]
   1b728:	ldur	x3, [x29, #-40]
   1b72c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1b730:	sub	x9, x29, #0x8
   1b734:	str	w0, [sp, #2816]
   1b738:	mov	x0, x9
   1b73c:	ldr	w1, [sp, #2816]
   1b740:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b744:	tbnz	w0, #0, 1b750 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a2c4>
   1b748:	stur	wzr, [x29, #-4]
   1b74c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b750:	ldur	w0, [x29, #-16]
   1b754:	mov	w8, #0x5                   	// #5
   1b758:	mov	w1, w8
   1b75c:	mov	w2, w8
   1b760:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b764:	stur	w0, [x29, #-52]
   1b768:	ldur	x0, [x29, #-24]
   1b76c:	ldur	w1, [x29, #-52]
   1b770:	ldur	x2, [x29, #-32]
   1b774:	ldur	x3, [x29, #-40]
   1b778:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1b77c:	sub	x9, x29, #0x8
   1b780:	str	w0, [sp, #2812]
   1b784:	mov	x0, x9
   1b788:	ldr	w1, [sp, #2812]
   1b78c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b790:	tbnz	w0, #0, 1b79c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a310>
   1b794:	stur	wzr, [x29, #-4]
   1b798:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b79c:	ldur	w0, [x29, #-16]
   1b7a0:	mov	w1, #0x10                  	// #16
   1b7a4:	mov	w2, #0x4                   	// #4
   1b7a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b7ac:	stur	w0, [x29, #-52]
   1b7b0:	ldur	x0, [x29, #-24]
   1b7b4:	ldur	w1, [x29, #-52]
   1b7b8:	ldur	x2, [x29, #-32]
   1b7bc:	ldur	x3, [x29, #-40]
   1b7c0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b7c4:	sub	x8, x29, #0x8
   1b7c8:	str	w0, [sp, #2808]
   1b7cc:	mov	x0, x8
   1b7d0:	ldr	w1, [sp, #2808]
   1b7d4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b7d8:	tbnz	w0, #0, 1b7e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a358>
   1b7dc:	stur	wzr, [x29, #-4]
   1b7e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b7e4:	stur	wzr, [x29, #-52]
   1b7e8:	ldur	w0, [x29, #-16]
   1b7ec:	mov	w1, #0xb                   	// #11
   1b7f0:	mov	w2, #0x1                   	// #1
   1b7f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b7f8:	mov	w2, #0x2                   	// #2
   1b7fc:	ldur	w8, [x29, #-52]
   1b800:	orr	w8, w8, w0, lsl #2
   1b804:	stur	w8, [x29, #-52]
   1b808:	ldur	w0, [x29, #-16]
   1b80c:	mov	w1, #0x14                  	// #20
   1b810:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b814:	ldur	w8, [x29, #-52]
   1b818:	orr	w8, w8, w0
   1b81c:	stur	w8, [x29, #-52]
   1b820:	ldur	x0, [x29, #-24]
   1b824:	ldur	w8, [x29, #-52]
   1b828:	mov	w3, w8
   1b82c:	str	x0, [sp, #2800]
   1b830:	mov	x0, x3
   1b834:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b838:	add	x9, sp, #0x2, lsl #12
   1b83c:	add	x9, x9, #0x898
   1b840:	str	x0, [sp, #10392]
   1b844:	str	x1, [sp, #10400]
   1b848:	ldr	x0, [sp, #2800]
   1b84c:	mov	x1, x9
   1b850:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b854:	ldur	w8, [x29, #-8]
   1b858:	stur	w8, [x29, #-4]
   1b85c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b860:	ldur	w0, [x29, #-16]
   1b864:	mov	w8, wzr
   1b868:	mov	w1, w8
   1b86c:	mov	w2, #0x5                   	// #5
   1b870:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b874:	stur	w0, [x29, #-52]
   1b878:	ldur	x0, [x29, #-24]
   1b87c:	ldur	w1, [x29, #-52]
   1b880:	ldur	x2, [x29, #-32]
   1b884:	ldur	x3, [x29, #-40]
   1b888:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1b88c:	sub	x9, x29, #0x8
   1b890:	str	w0, [sp, #2796]
   1b894:	mov	x0, x9
   1b898:	ldr	w1, [sp, #2796]
   1b89c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b8a0:	tbnz	w0, #0, 1b8ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a420>
   1b8a4:	stur	wzr, [x29, #-4]
   1b8a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b8ac:	ldur	w0, [x29, #-16]
   1b8b0:	mov	w8, wzr
   1b8b4:	mov	w1, w8
   1b8b8:	mov	w2, #0x5                   	// #5
   1b8bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b8c0:	stur	w0, [x29, #-52]
   1b8c4:	ldur	x0, [x29, #-24]
   1b8c8:	ldur	w1, [x29, #-52]
   1b8cc:	ldur	x2, [x29, #-32]
   1b8d0:	ldur	x3, [x29, #-40]
   1b8d4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1b8d8:	sub	x9, x29, #0x8
   1b8dc:	str	w0, [sp, #2792]
   1b8e0:	mov	x0, x9
   1b8e4:	ldr	w1, [sp, #2792]
   1b8e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b8ec:	tbnz	w0, #0, 1b8f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a46c>
   1b8f0:	stur	wzr, [x29, #-4]
   1b8f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b8f8:	ldur	w0, [x29, #-16]
   1b8fc:	mov	w8, #0x5                   	// #5
   1b900:	mov	w1, w8
   1b904:	mov	w2, w8
   1b908:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b90c:	stur	w0, [x29, #-52]
   1b910:	ldur	x0, [x29, #-24]
   1b914:	ldur	w1, [x29, #-52]
   1b918:	ldur	x2, [x29, #-32]
   1b91c:	ldur	x3, [x29, #-40]
   1b920:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1b924:	sub	x9, x29, #0x8
   1b928:	str	w0, [sp, #2788]
   1b92c:	mov	x0, x9
   1b930:	ldr	w1, [sp, #2788]
   1b934:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b938:	tbnz	w0, #0, 1b944 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a4b8>
   1b93c:	stur	wzr, [x29, #-4]
   1b940:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b944:	ldur	w0, [x29, #-16]
   1b948:	mov	w1, #0x10                  	// #16
   1b94c:	mov	w2, #0x5                   	// #5
   1b950:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b954:	stur	w0, [x29, #-52]
   1b958:	ldur	x0, [x29, #-24]
   1b95c:	ldur	w1, [x29, #-52]
   1b960:	ldur	x2, [x29, #-32]
   1b964:	ldur	x3, [x29, #-40]
   1b968:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1b96c:	sub	x8, x29, #0x8
   1b970:	str	w0, [sp, #2784]
   1b974:	mov	x0, x8
   1b978:	ldr	w1, [sp, #2784]
   1b97c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1b980:	tbnz	w0, #0, 1b98c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a500>
   1b984:	stur	wzr, [x29, #-4]
   1b988:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1b98c:	stur	wzr, [x29, #-52]
   1b990:	ldur	w0, [x29, #-16]
   1b994:	mov	w1, #0xb                   	// #11
   1b998:	mov	w8, #0x1                   	// #1
   1b99c:	mov	w2, w8
   1b9a0:	str	w8, [sp, #2780]
   1b9a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b9a8:	ldur	w8, [x29, #-52]
   1b9ac:	orr	w8, w8, w0, lsl #1
   1b9b0:	stur	w8, [x29, #-52]
   1b9b4:	ldur	w0, [x29, #-16]
   1b9b8:	mov	w1, #0x15                  	// #21
   1b9bc:	ldr	w2, [sp, #2780]
   1b9c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1b9c4:	ldur	w8, [x29, #-52]
   1b9c8:	orr	w8, w8, w0
   1b9cc:	stur	w8, [x29, #-52]
   1b9d0:	ldur	x0, [x29, #-24]
   1b9d4:	ldur	w8, [x29, #-52]
   1b9d8:	mov	w3, w8
   1b9dc:	str	x0, [sp, #2768]
   1b9e0:	mov	x0, x3
   1b9e4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1b9e8:	add	x9, sp, #0x2, lsl #12
   1b9ec:	add	x9, x9, #0x888
   1b9f0:	str	x0, [sp, #10376]
   1b9f4:	str	x1, [sp, #10384]
   1b9f8:	ldr	x0, [sp, #2768]
   1b9fc:	mov	x1, x9
   1ba00:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1ba04:	ldur	w8, [x29, #-8]
   1ba08:	stur	w8, [x29, #-4]
   1ba0c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ba10:	ldur	w0, [x29, #-16]
   1ba14:	mov	w8, wzr
   1ba18:	mov	w1, w8
   1ba1c:	mov	w2, #0x5                   	// #5
   1ba20:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ba24:	stur	w0, [x29, #-52]
   1ba28:	ldur	x0, [x29, #-24]
   1ba2c:	ldur	w1, [x29, #-52]
   1ba30:	ldur	x2, [x29, #-32]
   1ba34:	ldur	x3, [x29, #-40]
   1ba38:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1ba3c:	sub	x9, x29, #0x8
   1ba40:	str	w0, [sp, #2764]
   1ba44:	mov	x0, x9
   1ba48:	ldr	w1, [sp, #2764]
   1ba4c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ba50:	tbnz	w0, #0, 1ba5c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a5d0>
   1ba54:	stur	wzr, [x29, #-4]
   1ba58:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ba5c:	ldur	w0, [x29, #-16]
   1ba60:	mov	w8, wzr
   1ba64:	mov	w1, w8
   1ba68:	mov	w2, #0x5                   	// #5
   1ba6c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ba70:	stur	w0, [x29, #-52]
   1ba74:	ldur	x0, [x29, #-24]
   1ba78:	ldur	w1, [x29, #-52]
   1ba7c:	ldur	x2, [x29, #-32]
   1ba80:	ldur	x3, [x29, #-40]
   1ba84:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1ba88:	sub	x9, x29, #0x8
   1ba8c:	str	w0, [sp, #2760]
   1ba90:	mov	x0, x9
   1ba94:	ldr	w1, [sp, #2760]
   1ba98:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ba9c:	tbnz	w0, #0, 1baa8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a61c>
   1baa0:	stur	wzr, [x29, #-4]
   1baa4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1baa8:	ldur	w0, [x29, #-16]
   1baac:	mov	w8, #0x5                   	// #5
   1bab0:	mov	w1, w8
   1bab4:	mov	w2, w8
   1bab8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1babc:	stur	w0, [x29, #-52]
   1bac0:	ldur	x0, [x29, #-24]
   1bac4:	ldur	w1, [x29, #-52]
   1bac8:	ldur	x2, [x29, #-32]
   1bacc:	ldur	x3, [x29, #-40]
   1bad0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1bad4:	sub	x9, x29, #0x8
   1bad8:	str	w0, [sp, #2756]
   1badc:	mov	x0, x9
   1bae0:	ldr	w1, [sp, #2756]
   1bae4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bae8:	tbnz	w0, #0, 1baf4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a668>
   1baec:	stur	wzr, [x29, #-4]
   1baf0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1baf4:	ldur	w0, [x29, #-16]
   1baf8:	mov	w1, #0x10                  	// #16
   1bafc:	mov	w2, #0x5                   	// #5
   1bb00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bb04:	stur	w0, [x29, #-52]
   1bb08:	ldur	x0, [x29, #-24]
   1bb0c:	ldur	w1, [x29, #-52]
   1bb10:	ldur	x2, [x29, #-32]
   1bb14:	ldur	x3, [x29, #-40]
   1bb18:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1bb1c:	sub	x8, x29, #0x8
   1bb20:	str	w0, [sp, #2752]
   1bb24:	mov	x0, x8
   1bb28:	ldr	w1, [sp, #2752]
   1bb2c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bb30:	tbnz	w0, #0, 1bb3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a6b0>
   1bb34:	stur	wzr, [x29, #-4]
   1bb38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bb3c:	stur	wzr, [x29, #-52]
   1bb40:	ldur	w0, [x29, #-16]
   1bb44:	mov	w1, #0xb                   	// #11
   1bb48:	mov	w8, #0x1                   	// #1
   1bb4c:	mov	w2, w8
   1bb50:	str	w8, [sp, #2748]
   1bb54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bb58:	ldur	w8, [x29, #-52]
   1bb5c:	orr	w8, w8, w0, lsl #1
   1bb60:	stur	w8, [x29, #-52]
   1bb64:	ldur	w0, [x29, #-16]
   1bb68:	mov	w1, #0x15                  	// #21
   1bb6c:	ldr	w2, [sp, #2748]
   1bb70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bb74:	ldur	w8, [x29, #-52]
   1bb78:	orr	w8, w8, w0
   1bb7c:	stur	w8, [x29, #-52]
   1bb80:	ldur	x0, [x29, #-24]
   1bb84:	ldur	w8, [x29, #-52]
   1bb88:	mov	w3, w8
   1bb8c:	str	x0, [sp, #2736]
   1bb90:	mov	x0, x3
   1bb94:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1bb98:	add	x9, sp, #0x2, lsl #12
   1bb9c:	add	x9, x9, #0x878
   1bba0:	str	x0, [sp, #10360]
   1bba4:	str	x1, [sp, #10368]
   1bba8:	ldr	x0, [sp, #2736]
   1bbac:	mov	x1, x9
   1bbb0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1bbb4:	ldur	w8, [x29, #-8]
   1bbb8:	stur	w8, [x29, #-4]
   1bbbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bbc0:	ldur	w0, [x29, #-16]
   1bbc4:	mov	w8, wzr
   1bbc8:	mov	w1, w8
   1bbcc:	mov	w2, #0x5                   	// #5
   1bbd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bbd4:	stur	w0, [x29, #-52]
   1bbd8:	ldur	x0, [x29, #-24]
   1bbdc:	ldur	w1, [x29, #-52]
   1bbe0:	ldur	x2, [x29, #-32]
   1bbe4:	ldur	x3, [x29, #-40]
   1bbe8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1bbec:	sub	x9, x29, #0x8
   1bbf0:	str	w0, [sp, #2732]
   1bbf4:	mov	x0, x9
   1bbf8:	ldr	w1, [sp, #2732]
   1bbfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bc00:	tbnz	w0, #0, 1bc0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a780>
   1bc04:	stur	wzr, [x29, #-4]
   1bc08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bc0c:	ldur	w0, [x29, #-16]
   1bc10:	mov	w8, #0x5                   	// #5
   1bc14:	mov	w1, w8
   1bc18:	mov	w2, w8
   1bc1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bc20:	stur	w0, [x29, #-52]
   1bc24:	ldur	x0, [x29, #-24]
   1bc28:	ldur	w1, [x29, #-52]
   1bc2c:	ldur	x2, [x29, #-32]
   1bc30:	ldur	x3, [x29, #-40]
   1bc34:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1bc38:	sub	x9, x29, #0x8
   1bc3c:	str	w0, [sp, #2728]
   1bc40:	mov	x0, x9
   1bc44:	ldr	w1, [sp, #2728]
   1bc48:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bc4c:	tbnz	w0, #0, 1bc58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a7cc>
   1bc50:	stur	wzr, [x29, #-4]
   1bc54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bc58:	ldur	w0, [x29, #-16]
   1bc5c:	mov	w1, #0x10                  	// #16
   1bc60:	mov	w2, #0x5                   	// #5
   1bc64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bc68:	stur	w0, [x29, #-52]
   1bc6c:	ldur	x0, [x29, #-24]
   1bc70:	ldur	w1, [x29, #-52]
   1bc74:	ldur	x2, [x29, #-32]
   1bc78:	ldur	x3, [x29, #-40]
   1bc7c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1bc80:	sub	x8, x29, #0x8
   1bc84:	str	w0, [sp, #2724]
   1bc88:	mov	x0, x8
   1bc8c:	ldr	w1, [sp, #2724]
   1bc90:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bc94:	tbnz	w0, #0, 1bca0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a814>
   1bc98:	stur	wzr, [x29, #-4]
   1bc9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bca0:	stur	wzr, [x29, #-52]
   1bca4:	ldur	w0, [x29, #-16]
   1bca8:	mov	w1, #0xb                   	// #11
   1bcac:	mov	w8, #0x1                   	// #1
   1bcb0:	mov	w2, w8
   1bcb4:	str	w8, [sp, #2720]
   1bcb8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bcbc:	ldur	w8, [x29, #-52]
   1bcc0:	orr	w8, w8, w0, lsl #1
   1bcc4:	stur	w8, [x29, #-52]
   1bcc8:	ldur	w0, [x29, #-16]
   1bccc:	mov	w1, #0x15                  	// #21
   1bcd0:	ldr	w2, [sp, #2720]
   1bcd4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bcd8:	ldur	w8, [x29, #-52]
   1bcdc:	orr	w8, w8, w0
   1bce0:	stur	w8, [x29, #-52]
   1bce4:	ldur	x0, [x29, #-24]
   1bce8:	ldur	w8, [x29, #-52]
   1bcec:	mov	w3, w8
   1bcf0:	str	x0, [sp, #2712]
   1bcf4:	mov	x0, x3
   1bcf8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1bcfc:	add	x9, sp, #0x2, lsl #12
   1bd00:	add	x9, x9, #0x868
   1bd04:	str	x0, [sp, #10344]
   1bd08:	str	x1, [sp, #10352]
   1bd0c:	ldr	x0, [sp, #2712]
   1bd10:	mov	x1, x9
   1bd14:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1bd18:	ldur	w8, [x29, #-8]
   1bd1c:	stur	w8, [x29, #-4]
   1bd20:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bd24:	ldur	w0, [x29, #-16]
   1bd28:	mov	w8, wzr
   1bd2c:	mov	w1, w8
   1bd30:	mov	w2, #0x5                   	// #5
   1bd34:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bd38:	stur	w0, [x29, #-52]
   1bd3c:	ldur	x0, [x29, #-24]
   1bd40:	ldur	w1, [x29, #-52]
   1bd44:	ldur	x2, [x29, #-32]
   1bd48:	ldur	x3, [x29, #-40]
   1bd4c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1bd50:	sub	x9, x29, #0x8
   1bd54:	str	w0, [sp, #2708]
   1bd58:	mov	x0, x9
   1bd5c:	ldr	w1, [sp, #2708]
   1bd60:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bd64:	tbnz	w0, #0, 1bd70 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a8e4>
   1bd68:	stur	wzr, [x29, #-4]
   1bd6c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bd70:	ldur	w0, [x29, #-16]
   1bd74:	mov	w8, #0x5                   	// #5
   1bd78:	mov	w1, w8
   1bd7c:	mov	w2, w8
   1bd80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bd84:	stur	w0, [x29, #-52]
   1bd88:	ldur	x0, [x29, #-24]
   1bd8c:	ldur	w1, [x29, #-52]
   1bd90:	ldur	x2, [x29, #-32]
   1bd94:	ldur	x3, [x29, #-40]
   1bd98:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1bd9c:	sub	x9, x29, #0x8
   1bda0:	str	w0, [sp, #2704]
   1bda4:	mov	x0, x9
   1bda8:	ldr	w1, [sp, #2704]
   1bdac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bdb0:	tbnz	w0, #0, 1bdbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a930>
   1bdb4:	stur	wzr, [x29, #-4]
   1bdb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bdbc:	ldur	w0, [x29, #-16]
   1bdc0:	mov	w1, #0x10                  	// #16
   1bdc4:	mov	w2, #0x5                   	// #5
   1bdc8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bdcc:	stur	w0, [x29, #-52]
   1bdd0:	ldur	x0, [x29, #-24]
   1bdd4:	ldur	w1, [x29, #-52]
   1bdd8:	ldur	x2, [x29, #-32]
   1bddc:	ldur	x3, [x29, #-40]
   1bde0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1bde4:	sub	x8, x29, #0x8
   1bde8:	str	w0, [sp, #2700]
   1bdec:	mov	x0, x8
   1bdf0:	ldr	w1, [sp, #2700]
   1bdf4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bdf8:	tbnz	w0, #0, 1be04 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1a978>
   1bdfc:	stur	wzr, [x29, #-4]
   1be00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1be04:	stur	wzr, [x29, #-52]
   1be08:	ldur	w0, [x29, #-16]
   1be0c:	mov	w1, #0xb                   	// #11
   1be10:	mov	w8, #0x1                   	// #1
   1be14:	mov	w2, w8
   1be18:	str	w8, [sp, #2696]
   1be1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1be20:	ldur	w8, [x29, #-52]
   1be24:	orr	w8, w8, w0, lsl #1
   1be28:	stur	w8, [x29, #-52]
   1be2c:	ldur	w0, [x29, #-16]
   1be30:	mov	w1, #0x15                  	// #21
   1be34:	ldr	w2, [sp, #2696]
   1be38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1be3c:	ldur	w8, [x29, #-52]
   1be40:	orr	w8, w8, w0
   1be44:	stur	w8, [x29, #-52]
   1be48:	ldur	x0, [x29, #-24]
   1be4c:	ldur	w8, [x29, #-52]
   1be50:	mov	w3, w8
   1be54:	str	x0, [sp, #2688]
   1be58:	mov	x0, x3
   1be5c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1be60:	add	x9, sp, #0x2, lsl #12
   1be64:	add	x9, x9, #0x858
   1be68:	str	x0, [sp, #10328]
   1be6c:	str	x1, [sp, #10336]
   1be70:	ldr	x0, [sp, #2688]
   1be74:	mov	x1, x9
   1be78:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1be7c:	ldur	w8, [x29, #-8]
   1be80:	stur	w8, [x29, #-4]
   1be84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1be88:	ldur	w0, [x29, #-16]
   1be8c:	mov	w8, wzr
   1be90:	mov	w1, w8
   1be94:	mov	w2, #0x5                   	// #5
   1be98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1be9c:	stur	w0, [x29, #-52]
   1bea0:	ldur	x0, [x29, #-24]
   1bea4:	ldur	w1, [x29, #-52]
   1bea8:	ldur	x2, [x29, #-32]
   1beac:	ldur	x3, [x29, #-40]
   1beb0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1beb4:	sub	x9, x29, #0x8
   1beb8:	str	w0, [sp, #2684]
   1bebc:	mov	x0, x9
   1bec0:	ldr	w1, [sp, #2684]
   1bec4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bec8:	tbnz	w0, #0, 1bed4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1aa48>
   1becc:	stur	wzr, [x29, #-4]
   1bed0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bed4:	ldur	w0, [x29, #-16]
   1bed8:	mov	w8, wzr
   1bedc:	mov	w1, w8
   1bee0:	mov	w2, #0x5                   	// #5
   1bee4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bee8:	stur	w0, [x29, #-52]
   1beec:	ldur	x0, [x29, #-24]
   1bef0:	ldur	w1, [x29, #-52]
   1bef4:	ldur	x2, [x29, #-32]
   1bef8:	ldur	x3, [x29, #-40]
   1befc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1bf00:	sub	x9, x29, #0x8
   1bf04:	str	w0, [sp, #2680]
   1bf08:	mov	x0, x9
   1bf0c:	ldr	w1, [sp, #2680]
   1bf10:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bf14:	tbnz	w0, #0, 1bf20 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1aa94>
   1bf18:	stur	wzr, [x29, #-4]
   1bf1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bf20:	ldur	w0, [x29, #-16]
   1bf24:	mov	w8, #0x5                   	// #5
   1bf28:	mov	w1, w8
   1bf2c:	mov	w2, w8
   1bf30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bf34:	stur	w0, [x29, #-52]
   1bf38:	ldur	x0, [x29, #-24]
   1bf3c:	ldur	w1, [x29, #-52]
   1bf40:	ldur	x2, [x29, #-32]
   1bf44:	ldur	x3, [x29, #-40]
   1bf48:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1bf4c:	sub	x9, x29, #0x8
   1bf50:	str	w0, [sp, #2676]
   1bf54:	mov	x0, x9
   1bf58:	ldr	w1, [sp, #2676]
   1bf5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bf60:	tbnz	w0, #0, 1bf6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1aae0>
   1bf64:	stur	wzr, [x29, #-4]
   1bf68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bf6c:	ldur	w0, [x29, #-16]
   1bf70:	mov	w1, #0x10                  	// #16
   1bf74:	mov	w2, #0x4                   	// #4
   1bf78:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bf7c:	stur	w0, [x29, #-52]
   1bf80:	ldur	x0, [x29, #-24]
   1bf84:	ldur	w1, [x29, #-52]
   1bf88:	ldur	x2, [x29, #-32]
   1bf8c:	ldur	x3, [x29, #-40]
   1bf90:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1bf94:	sub	x8, x29, #0x8
   1bf98:	str	w0, [sp, #2672]
   1bf9c:	mov	x0, x8
   1bfa0:	ldr	w1, [sp, #2672]
   1bfa4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1bfa8:	tbnz	w0, #0, 1bfb4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ab28>
   1bfac:	stur	wzr, [x29, #-4]
   1bfb0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1bfb4:	stur	wzr, [x29, #-52]
   1bfb8:	ldur	w0, [x29, #-16]
   1bfbc:	mov	w1, #0xb                   	// #11
   1bfc0:	mov	w2, #0x1                   	// #1
   1bfc4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bfc8:	mov	w2, #0x2                   	// #2
   1bfcc:	ldur	w8, [x29, #-52]
   1bfd0:	orr	w8, w8, w0, lsl #2
   1bfd4:	stur	w8, [x29, #-52]
   1bfd8:	ldur	w0, [x29, #-16]
   1bfdc:	mov	w1, #0x14                  	// #20
   1bfe0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1bfe4:	ldur	w8, [x29, #-52]
   1bfe8:	orr	w8, w8, w0
   1bfec:	stur	w8, [x29, #-52]
   1bff0:	ldur	x0, [x29, #-24]
   1bff4:	ldur	w8, [x29, #-52]
   1bff8:	mov	w3, w8
   1bffc:	str	x0, [sp, #2664]
   1c000:	mov	x0, x3
   1c004:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c008:	add	x9, sp, #0x2, lsl #12
   1c00c:	add	x9, x9, #0x848
   1c010:	str	x0, [sp, #10312]
   1c014:	str	x1, [sp, #10320]
   1c018:	ldr	x0, [sp, #2664]
   1c01c:	mov	x1, x9
   1c020:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c024:	ldur	w8, [x29, #-8]
   1c028:	stur	w8, [x29, #-4]
   1c02c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c030:	ldur	w0, [x29, #-16]
   1c034:	mov	w8, wzr
   1c038:	mov	w1, w8
   1c03c:	mov	w2, #0x5                   	// #5
   1c040:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c044:	stur	w0, [x29, #-52]
   1c048:	ldur	x0, [x29, #-24]
   1c04c:	ldur	w1, [x29, #-52]
   1c050:	ldur	x2, [x29, #-32]
   1c054:	ldur	x3, [x29, #-40]
   1c058:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c05c:	sub	x9, x29, #0x8
   1c060:	str	w0, [sp, #2660]
   1c064:	mov	x0, x9
   1c068:	ldr	w1, [sp, #2660]
   1c06c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c070:	tbnz	w0, #0, 1c07c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1abf0>
   1c074:	stur	wzr, [x29, #-4]
   1c078:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c07c:	ldur	w0, [x29, #-16]
   1c080:	mov	w8, wzr
   1c084:	mov	w1, w8
   1c088:	mov	w2, #0x5                   	// #5
   1c08c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c090:	stur	w0, [x29, #-52]
   1c094:	ldur	x0, [x29, #-24]
   1c098:	ldur	w1, [x29, #-52]
   1c09c:	ldur	x2, [x29, #-32]
   1c0a0:	ldur	x3, [x29, #-40]
   1c0a4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c0a8:	sub	x9, x29, #0x8
   1c0ac:	str	w0, [sp, #2656]
   1c0b0:	mov	x0, x9
   1c0b4:	ldr	w1, [sp, #2656]
   1c0b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c0bc:	tbnz	w0, #0, 1c0c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ac3c>
   1c0c0:	stur	wzr, [x29, #-4]
   1c0c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c0c8:	ldur	w0, [x29, #-16]
   1c0cc:	mov	w8, #0x5                   	// #5
   1c0d0:	mov	w1, w8
   1c0d4:	mov	w2, w8
   1c0d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c0dc:	stur	w0, [x29, #-52]
   1c0e0:	ldur	x0, [x29, #-24]
   1c0e4:	ldur	w1, [x29, #-52]
   1c0e8:	ldur	x2, [x29, #-32]
   1c0ec:	ldur	x3, [x29, #-40]
   1c0f0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c0f4:	sub	x9, x29, #0x8
   1c0f8:	str	w0, [sp, #2652]
   1c0fc:	mov	x0, x9
   1c100:	ldr	w1, [sp, #2652]
   1c104:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c108:	tbnz	w0, #0, 1c114 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ac88>
   1c10c:	stur	wzr, [x29, #-4]
   1c110:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c114:	ldur	w0, [x29, #-16]
   1c118:	mov	w1, #0x10                  	// #16
   1c11c:	mov	w2, #0x5                   	// #5
   1c120:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c124:	stur	w0, [x29, #-52]
   1c128:	ldur	x0, [x29, #-24]
   1c12c:	ldur	w1, [x29, #-52]
   1c130:	ldur	x2, [x29, #-32]
   1c134:	ldur	x3, [x29, #-40]
   1c138:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c13c:	sub	x8, x29, #0x8
   1c140:	str	w0, [sp, #2648]
   1c144:	mov	x0, x8
   1c148:	ldr	w1, [sp, #2648]
   1c14c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c150:	tbnz	w0, #0, 1c15c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1acd0>
   1c154:	stur	wzr, [x29, #-4]
   1c158:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c15c:	stur	wzr, [x29, #-52]
   1c160:	ldur	w0, [x29, #-16]
   1c164:	mov	w1, #0xb                   	// #11
   1c168:	mov	w8, #0x1                   	// #1
   1c16c:	mov	w2, w8
   1c170:	str	w8, [sp, #2644]
   1c174:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c178:	ldur	w8, [x29, #-52]
   1c17c:	orr	w8, w8, w0, lsl #1
   1c180:	stur	w8, [x29, #-52]
   1c184:	ldur	w0, [x29, #-16]
   1c188:	mov	w1, #0x15                  	// #21
   1c18c:	ldr	w2, [sp, #2644]
   1c190:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c194:	ldur	w8, [x29, #-52]
   1c198:	orr	w8, w8, w0
   1c19c:	stur	w8, [x29, #-52]
   1c1a0:	ldur	x0, [x29, #-24]
   1c1a4:	ldur	w8, [x29, #-52]
   1c1a8:	mov	w3, w8
   1c1ac:	str	x0, [sp, #2632]
   1c1b0:	mov	x0, x3
   1c1b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c1b8:	add	x9, sp, #0x2, lsl #12
   1c1bc:	add	x9, x9, #0x838
   1c1c0:	str	x0, [sp, #10296]
   1c1c4:	str	x1, [sp, #10304]
   1c1c8:	ldr	x0, [sp, #2632]
   1c1cc:	mov	x1, x9
   1c1d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c1d4:	ldur	w8, [x29, #-8]
   1c1d8:	stur	w8, [x29, #-4]
   1c1dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c1e0:	ldur	w0, [x29, #-16]
   1c1e4:	mov	w8, wzr
   1c1e8:	mov	w1, w8
   1c1ec:	mov	w2, #0x5                   	// #5
   1c1f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c1f4:	stur	w0, [x29, #-52]
   1c1f8:	ldur	x0, [x29, #-24]
   1c1fc:	ldur	w1, [x29, #-52]
   1c200:	ldur	x2, [x29, #-32]
   1c204:	ldur	x3, [x29, #-40]
   1c208:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c20c:	sub	x9, x29, #0x8
   1c210:	str	w0, [sp, #2628]
   1c214:	mov	x0, x9
   1c218:	ldr	w1, [sp, #2628]
   1c21c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c220:	tbnz	w0, #0, 1c22c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ada0>
   1c224:	stur	wzr, [x29, #-4]
   1c228:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c22c:	ldur	w0, [x29, #-16]
   1c230:	mov	w8, #0x5                   	// #5
   1c234:	mov	w1, w8
   1c238:	mov	w2, w8
   1c23c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c240:	stur	w0, [x29, #-52]
   1c244:	ldur	x0, [x29, #-24]
   1c248:	ldur	w1, [x29, #-52]
   1c24c:	ldur	x2, [x29, #-32]
   1c250:	ldur	x3, [x29, #-40]
   1c254:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c258:	sub	x9, x29, #0x8
   1c25c:	str	w0, [sp, #2624]
   1c260:	mov	x0, x9
   1c264:	ldr	w1, [sp, #2624]
   1c268:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c26c:	tbnz	w0, #0, 1c278 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1adec>
   1c270:	stur	wzr, [x29, #-4]
   1c274:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c278:	ldur	w0, [x29, #-16]
   1c27c:	mov	w1, #0x10                  	// #16
   1c280:	mov	w2, #0x5                   	// #5
   1c284:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c288:	stur	w0, [x29, #-52]
   1c28c:	ldur	x0, [x29, #-24]
   1c290:	ldur	w1, [x29, #-52]
   1c294:	ldur	x2, [x29, #-32]
   1c298:	ldur	x3, [x29, #-40]
   1c29c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c2a0:	sub	x8, x29, #0x8
   1c2a4:	str	w0, [sp, #2620]
   1c2a8:	mov	x0, x8
   1c2ac:	ldr	w1, [sp, #2620]
   1c2b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c2b4:	tbnz	w0, #0, 1c2c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ae34>
   1c2b8:	stur	wzr, [x29, #-4]
   1c2bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c2c0:	stur	wzr, [x29, #-52]
   1c2c4:	ldur	w0, [x29, #-16]
   1c2c8:	mov	w1, #0xb                   	// #11
   1c2cc:	mov	w8, #0x1                   	// #1
   1c2d0:	mov	w2, w8
   1c2d4:	str	w8, [sp, #2616]
   1c2d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c2dc:	ldur	w8, [x29, #-52]
   1c2e0:	orr	w8, w8, w0, lsl #1
   1c2e4:	stur	w8, [x29, #-52]
   1c2e8:	ldur	w0, [x29, #-16]
   1c2ec:	mov	w1, #0x15                  	// #21
   1c2f0:	ldr	w2, [sp, #2616]
   1c2f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c2f8:	ldur	w8, [x29, #-52]
   1c2fc:	orr	w8, w8, w0
   1c300:	stur	w8, [x29, #-52]
   1c304:	ldur	x0, [x29, #-24]
   1c308:	ldur	w8, [x29, #-52]
   1c30c:	mov	w3, w8
   1c310:	str	x0, [sp, #2608]
   1c314:	mov	x0, x3
   1c318:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c31c:	add	x9, sp, #0x2, lsl #12
   1c320:	add	x9, x9, #0x828
   1c324:	str	x0, [sp, #10280]
   1c328:	str	x1, [sp, #10288]
   1c32c:	ldr	x0, [sp, #2608]
   1c330:	mov	x1, x9
   1c334:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c338:	ldur	w8, [x29, #-8]
   1c33c:	stur	w8, [x29, #-4]
   1c340:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c344:	ldur	w0, [x29, #-16]
   1c348:	mov	w8, wzr
   1c34c:	mov	w1, w8
   1c350:	mov	w2, #0x5                   	// #5
   1c354:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c358:	stur	w0, [x29, #-52]
   1c35c:	ldur	x0, [x29, #-24]
   1c360:	ldur	w1, [x29, #-52]
   1c364:	ldur	x2, [x29, #-32]
   1c368:	ldur	x3, [x29, #-40]
   1c36c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c370:	sub	x9, x29, #0x8
   1c374:	str	w0, [sp, #2604]
   1c378:	mov	x0, x9
   1c37c:	ldr	w1, [sp, #2604]
   1c380:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c384:	tbnz	w0, #0, 1c390 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1af04>
   1c388:	stur	wzr, [x29, #-4]
   1c38c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c390:	ldur	w0, [x29, #-16]
   1c394:	mov	w8, wzr
   1c398:	mov	w1, w8
   1c39c:	mov	w2, #0x5                   	// #5
   1c3a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c3a4:	stur	w0, [x29, #-52]
   1c3a8:	ldur	x0, [x29, #-24]
   1c3ac:	ldur	w1, [x29, #-52]
   1c3b0:	ldur	x2, [x29, #-32]
   1c3b4:	ldur	x3, [x29, #-40]
   1c3b8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c3bc:	sub	x9, x29, #0x8
   1c3c0:	str	w0, [sp, #2600]
   1c3c4:	mov	x0, x9
   1c3c8:	ldr	w1, [sp, #2600]
   1c3cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c3d0:	tbnz	w0, #0, 1c3dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1af50>
   1c3d4:	stur	wzr, [x29, #-4]
   1c3d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c3dc:	ldur	w0, [x29, #-16]
   1c3e0:	mov	w8, #0x5                   	// #5
   1c3e4:	mov	w1, w8
   1c3e8:	mov	w2, w8
   1c3ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c3f0:	stur	w0, [x29, #-52]
   1c3f4:	ldur	x0, [x29, #-24]
   1c3f8:	ldur	w1, [x29, #-52]
   1c3fc:	ldur	x2, [x29, #-32]
   1c400:	ldur	x3, [x29, #-40]
   1c404:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c408:	sub	x9, x29, #0x8
   1c40c:	str	w0, [sp, #2596]
   1c410:	mov	x0, x9
   1c414:	ldr	w1, [sp, #2596]
   1c418:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c41c:	tbnz	w0, #0, 1c428 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1af9c>
   1c420:	stur	wzr, [x29, #-4]
   1c424:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c428:	ldur	w0, [x29, #-16]
   1c42c:	mov	w1, #0x10                  	// #16
   1c430:	mov	w2, #0x5                   	// #5
   1c434:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c438:	stur	w0, [x29, #-52]
   1c43c:	ldur	x0, [x29, #-24]
   1c440:	ldur	w1, [x29, #-52]
   1c444:	ldur	x2, [x29, #-32]
   1c448:	ldur	x3, [x29, #-40]
   1c44c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c450:	sub	x8, x29, #0x8
   1c454:	str	w0, [sp, #2592]
   1c458:	mov	x0, x8
   1c45c:	ldr	w1, [sp, #2592]
   1c460:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c464:	tbnz	w0, #0, 1c470 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1afe4>
   1c468:	stur	wzr, [x29, #-4]
   1c46c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c470:	ldur	w0, [x29, #-16]
   1c474:	mov	w1, #0xb                   	// #11
   1c478:	mov	w2, #0x1                   	// #1
   1c47c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c480:	stur	w0, [x29, #-52]
   1c484:	ldur	x0, [x29, #-24]
   1c488:	ldur	w8, [x29, #-52]
   1c48c:	mov	w3, w8
   1c490:	str	x0, [sp, #2584]
   1c494:	mov	x0, x3
   1c498:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c49c:	add	x9, sp, #0x2, lsl #12
   1c4a0:	add	x9, x9, #0x818
   1c4a4:	str	x0, [sp, #10264]
   1c4a8:	str	x1, [sp, #10272]
   1c4ac:	ldr	x0, [sp, #2584]
   1c4b0:	mov	x1, x9
   1c4b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c4b8:	ldur	w0, [x29, #-16]
   1c4bc:	mov	w1, #0xd                   	// #13
   1c4c0:	mov	w2, #0x2                   	// #2
   1c4c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c4c8:	stur	w0, [x29, #-52]
   1c4cc:	ldur	x0, [x29, #-24]
   1c4d0:	ldur	w8, [x29, #-52]
   1c4d4:	mov	w3, w8
   1c4d8:	str	x0, [sp, #2576]
   1c4dc:	mov	x0, x3
   1c4e0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c4e4:	add	x9, sp, #0x2, lsl #12
   1c4e8:	add	x9, x9, #0x808
   1c4ec:	str	x0, [sp, #10248]
   1c4f0:	str	x1, [sp, #10256]
   1c4f4:	ldr	x0, [sp, #2576]
   1c4f8:	mov	x1, x9
   1c4fc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c500:	ldur	w8, [x29, #-8]
   1c504:	stur	w8, [x29, #-4]
   1c508:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c50c:	ldur	w0, [x29, #-16]
   1c510:	mov	w8, wzr
   1c514:	mov	w1, w8
   1c518:	mov	w2, #0x5                   	// #5
   1c51c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c520:	stur	w0, [x29, #-52]
   1c524:	ldur	x0, [x29, #-24]
   1c528:	ldur	w1, [x29, #-52]
   1c52c:	ldur	x2, [x29, #-32]
   1c530:	ldur	x3, [x29, #-40]
   1c534:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c538:	sub	x9, x29, #0x8
   1c53c:	str	w0, [sp, #2572]
   1c540:	mov	x0, x9
   1c544:	ldr	w1, [sp, #2572]
   1c548:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c54c:	tbnz	w0, #0, 1c558 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b0cc>
   1c550:	stur	wzr, [x29, #-4]
   1c554:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c558:	ldur	w0, [x29, #-16]
   1c55c:	mov	w8, wzr
   1c560:	mov	w1, w8
   1c564:	mov	w2, #0x5                   	// #5
   1c568:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c56c:	stur	w0, [x29, #-52]
   1c570:	ldur	x0, [x29, #-24]
   1c574:	ldur	w1, [x29, #-52]
   1c578:	ldur	x2, [x29, #-32]
   1c57c:	ldur	x3, [x29, #-40]
   1c580:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c584:	sub	x9, x29, #0x8
   1c588:	str	w0, [sp, #2568]
   1c58c:	mov	x0, x9
   1c590:	ldr	w1, [sp, #2568]
   1c594:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c598:	tbnz	w0, #0, 1c5a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b118>
   1c59c:	stur	wzr, [x29, #-4]
   1c5a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c5a4:	ldur	w0, [x29, #-16]
   1c5a8:	mov	w8, #0x5                   	// #5
   1c5ac:	mov	w1, w8
   1c5b0:	mov	w2, w8
   1c5b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c5b8:	stur	w0, [x29, #-52]
   1c5bc:	ldur	x0, [x29, #-24]
   1c5c0:	ldur	w1, [x29, #-52]
   1c5c4:	ldur	x2, [x29, #-32]
   1c5c8:	ldur	x3, [x29, #-40]
   1c5cc:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c5d0:	sub	x9, x29, #0x8
   1c5d4:	str	w0, [sp, #2564]
   1c5d8:	mov	x0, x9
   1c5dc:	ldr	w1, [sp, #2564]
   1c5e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c5e4:	tbnz	w0, #0, 1c5f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b164>
   1c5e8:	stur	wzr, [x29, #-4]
   1c5ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c5f0:	ldur	w0, [x29, #-16]
   1c5f4:	mov	w1, #0x10                  	// #16
   1c5f8:	mov	w2, #0x5                   	// #5
   1c5fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c600:	stur	w0, [x29, #-52]
   1c604:	ldur	x0, [x29, #-24]
   1c608:	ldur	w1, [x29, #-52]
   1c60c:	ldur	x2, [x29, #-32]
   1c610:	ldur	x3, [x29, #-40]
   1c614:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c618:	sub	x8, x29, #0x8
   1c61c:	str	w0, [sp, #2560]
   1c620:	mov	x0, x8
   1c624:	ldr	w1, [sp, #2560]
   1c628:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c62c:	tbnz	w0, #0, 1c638 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b1ac>
   1c630:	stur	wzr, [x29, #-4]
   1c634:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c638:	ldur	w0, [x29, #-16]
   1c63c:	mov	w1, #0xb                   	// #11
   1c640:	mov	w2, #0x1                   	// #1
   1c644:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c648:	stur	w0, [x29, #-52]
   1c64c:	ldur	x0, [x29, #-24]
   1c650:	ldur	w8, [x29, #-52]
   1c654:	mov	w3, w8
   1c658:	str	x0, [sp, #2552]
   1c65c:	mov	x0, x3
   1c660:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c664:	add	x9, sp, #0x2, lsl #12
   1c668:	add	x9, x9, #0x7f8
   1c66c:	str	x0, [sp, #10232]
   1c670:	str	x1, [sp, #10240]
   1c674:	ldr	x0, [sp, #2552]
   1c678:	mov	x1, x9
   1c67c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c680:	ldur	w8, [x29, #-8]
   1c684:	stur	w8, [x29, #-4]
   1c688:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c68c:	ldur	w0, [x29, #-16]
   1c690:	mov	w8, wzr
   1c694:	mov	w1, w8
   1c698:	mov	w2, #0x5                   	// #5
   1c69c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c6a0:	stur	w0, [x29, #-52]
   1c6a4:	ldur	x0, [x29, #-24]
   1c6a8:	ldur	w1, [x29, #-52]
   1c6ac:	ldur	x2, [x29, #-32]
   1c6b0:	ldur	x3, [x29, #-40]
   1c6b4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c6b8:	sub	x9, x29, #0x8
   1c6bc:	str	w0, [sp, #2548]
   1c6c0:	mov	x0, x9
   1c6c4:	ldr	w1, [sp, #2548]
   1c6c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c6cc:	tbnz	w0, #0, 1c6d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b24c>
   1c6d0:	stur	wzr, [x29, #-4]
   1c6d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c6d8:	ldur	w0, [x29, #-16]
   1c6dc:	mov	w8, #0x5                   	// #5
   1c6e0:	mov	w1, w8
   1c6e4:	mov	w2, w8
   1c6e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c6ec:	stur	w0, [x29, #-52]
   1c6f0:	ldur	x0, [x29, #-24]
   1c6f4:	ldur	w1, [x29, #-52]
   1c6f8:	ldur	x2, [x29, #-32]
   1c6fc:	ldur	x3, [x29, #-40]
   1c700:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c704:	sub	x9, x29, #0x8
   1c708:	str	w0, [sp, #2544]
   1c70c:	mov	x0, x9
   1c710:	ldr	w1, [sp, #2544]
   1c714:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c718:	tbnz	w0, #0, 1c724 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b298>
   1c71c:	stur	wzr, [x29, #-4]
   1c720:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c724:	ldur	w0, [x29, #-16]
   1c728:	mov	w1, #0x10                  	// #16
   1c72c:	mov	w2, #0x5                   	// #5
   1c730:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c734:	stur	w0, [x29, #-52]
   1c738:	ldur	x0, [x29, #-24]
   1c73c:	ldur	w1, [x29, #-52]
   1c740:	ldur	x2, [x29, #-32]
   1c744:	ldur	x3, [x29, #-40]
   1c748:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   1c74c:	sub	x8, x29, #0x8
   1c750:	str	w0, [sp, #2540]
   1c754:	mov	x0, x8
   1c758:	ldr	w1, [sp, #2540]
   1c75c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c760:	tbnz	w0, #0, 1c76c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b2e0>
   1c764:	stur	wzr, [x29, #-4]
   1c768:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c76c:	ldur	w0, [x29, #-16]
   1c770:	mov	w1, #0xb                   	// #11
   1c774:	mov	w2, #0x1                   	// #1
   1c778:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c77c:	stur	w0, [x29, #-52]
   1c780:	ldur	x0, [x29, #-24]
   1c784:	ldur	w8, [x29, #-52]
   1c788:	mov	w3, w8
   1c78c:	str	x0, [sp, #2528]
   1c790:	mov	x0, x3
   1c794:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c798:	add	x9, sp, #0x2, lsl #12
   1c79c:	add	x9, x9, #0x7e8
   1c7a0:	str	x0, [sp, #10216]
   1c7a4:	str	x1, [sp, #10224]
   1c7a8:	ldr	x0, [sp, #2528]
   1c7ac:	mov	x1, x9
   1c7b0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c7b4:	ldur	w8, [x29, #-8]
   1c7b8:	stur	w8, [x29, #-4]
   1c7bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c7c0:	ldur	x0, [x29, #-24]
   1c7c4:	ldur	w1, [x29, #-16]
   1c7c8:	ldur	x2, [x29, #-32]
   1c7cc:	ldur	x3, [x29, #-40]
   1c7d0:	bl	29234 <_ZL20DecodeAdrInstructionRN4llvm6MCInstEjmPKv>
   1c7d4:	sub	x8, x29, #0x8
   1c7d8:	str	w0, [sp, #2524]
   1c7dc:	mov	x0, x8
   1c7e0:	ldr	w1, [sp, #2524]
   1c7e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c7e8:	tbnz	w0, #0, 1c7f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b368>
   1c7ec:	stur	wzr, [x29, #-4]
   1c7f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c7f4:	ldur	w8, [x29, #-8]
   1c7f8:	stur	w8, [x29, #-4]
   1c7fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c800:	ldur	x0, [x29, #-24]
   1c804:	ldur	w1, [x29, #-16]
   1c808:	ldur	x2, [x29, #-32]
   1c80c:	ldur	x3, [x29, #-40]
   1c810:	bl	2936c <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv>
   1c814:	sub	x8, x29, #0x8
   1c818:	str	w0, [sp, #2520]
   1c81c:	mov	x0, x8
   1c820:	ldr	w1, [sp, #2520]
   1c824:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c828:	tbnz	w0, #0, 1c834 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b3a8>
   1c82c:	stur	wzr, [x29, #-4]
   1c830:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c834:	ldur	w8, [x29, #-8]
   1c838:	stur	w8, [x29, #-4]
   1c83c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c840:	ldur	w0, [x29, #-16]
   1c844:	mov	w8, wzr
   1c848:	mov	w1, w8
   1c84c:	mov	w2, #0x5                   	// #5
   1c850:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c854:	stur	w0, [x29, #-52]
   1c858:	ldur	x0, [x29, #-24]
   1c85c:	ldur	w1, [x29, #-52]
   1c860:	ldur	x2, [x29, #-32]
   1c864:	ldur	x3, [x29, #-40]
   1c868:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1c86c:	sub	x9, x29, #0x8
   1c870:	str	w0, [sp, #2516]
   1c874:	mov	x0, x9
   1c878:	ldr	w1, [sp, #2516]
   1c87c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c880:	tbnz	w0, #0, 1c88c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b400>
   1c884:	stur	wzr, [x29, #-4]
   1c888:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c88c:	ldur	w0, [x29, #-16]
   1c890:	mov	w8, #0x5                   	// #5
   1c894:	mov	w1, w8
   1c898:	mov	w2, w8
   1c89c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c8a0:	stur	w0, [x29, #-52]
   1c8a4:	ldur	x0, [x29, #-24]
   1c8a8:	ldur	w1, [x29, #-52]
   1c8ac:	ldur	x2, [x29, #-32]
   1c8b0:	ldur	x3, [x29, #-40]
   1c8b4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1c8b8:	sub	x9, x29, #0x8
   1c8bc:	str	w0, [sp, #2512]
   1c8c0:	mov	x0, x9
   1c8c4:	ldr	w1, [sp, #2512]
   1c8c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c8cc:	tbnz	w0, #0, 1c8d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b44c>
   1c8d0:	stur	wzr, [x29, #-4]
   1c8d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c8d8:	ldur	w0, [x29, #-16]
   1c8dc:	mov	w1, #0x10                  	// #16
   1c8e0:	mov	w2, #0x6                   	// #6
   1c8e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c8e8:	stur	w0, [x29, #-52]
   1c8ec:	ldur	x0, [x29, #-24]
   1c8f0:	ldur	w8, [x29, #-52]
   1c8f4:	mov	w3, w8
   1c8f8:	str	x0, [sp, #2504]
   1c8fc:	mov	x0, x3
   1c900:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c904:	add	x9, sp, #0x2, lsl #12
   1c908:	add	x9, x9, #0x7d8
   1c90c:	str	x0, [sp, #10200]
   1c910:	str	x1, [sp, #10208]
   1c914:	ldr	x0, [sp, #2504]
   1c918:	mov	x1, x9
   1c91c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c920:	ldur	w0, [x29, #-16]
   1c924:	mov	w1, #0xa                   	// #10
   1c928:	mov	w2, #0x4                   	// #4
   1c92c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1c930:	stur	w0, [x29, #-52]
   1c934:	ldur	x0, [x29, #-24]
   1c938:	ldur	w8, [x29, #-52]
   1c93c:	mov	w3, w8
   1c940:	str	x0, [sp, #2496]
   1c944:	mov	x0, x3
   1c948:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c94c:	add	x9, sp, #0x2, lsl #12
   1c950:	add	x9, x9, #0x7c8
   1c954:	str	x0, [sp, #10184]
   1c958:	str	x1, [sp, #10192]
   1c95c:	ldr	x0, [sp, #2496]
   1c960:	mov	x1, x9
   1c964:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1c968:	ldur	w8, [x29, #-8]
   1c96c:	stur	w8, [x29, #-4]
   1c970:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c974:	ldur	x0, [x29, #-24]
   1c978:	ldur	w1, [x29, #-16]
   1c97c:	ldur	x2, [x29, #-32]
   1c980:	ldur	x3, [x29, #-40]
   1c984:	bl	295c8 <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv>
   1c988:	sub	x8, x29, #0x8
   1c98c:	str	w0, [sp, #2492]
   1c990:	mov	x0, x8
   1c994:	ldr	w1, [sp, #2492]
   1c998:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c99c:	tbnz	w0, #0, 1c9a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b51c>
   1c9a0:	stur	wzr, [x29, #-4]
   1c9a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c9a8:	ldur	w8, [x29, #-8]
   1c9ac:	stur	w8, [x29, #-4]
   1c9b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c9b4:	ldur	x0, [x29, #-24]
   1c9b8:	ldur	w1, [x29, #-16]
   1c9bc:	ldur	x2, [x29, #-32]
   1c9c0:	ldur	x3, [x29, #-40]
   1c9c4:	bl	29798 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv>
   1c9c8:	sub	x8, x29, #0x8
   1c9cc:	str	w0, [sp, #2488]
   1c9d0:	mov	x0, x8
   1c9d4:	ldr	w1, [sp, #2488]
   1c9d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1c9dc:	tbnz	w0, #0, 1c9e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b55c>
   1c9e0:	stur	wzr, [x29, #-4]
   1c9e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c9e8:	ldur	w8, [x29, #-8]
   1c9ec:	stur	w8, [x29, #-4]
   1c9f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1c9f4:	ldur	w0, [x29, #-16]
   1c9f8:	mov	w8, wzr
   1c9fc:	mov	w1, w8
   1ca00:	mov	w2, #0x5                   	// #5
   1ca04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ca08:	stur	w0, [x29, #-52]
   1ca0c:	ldur	x0, [x29, #-24]
   1ca10:	ldur	w1, [x29, #-52]
   1ca14:	ldur	x2, [x29, #-32]
   1ca18:	ldur	x3, [x29, #-40]
   1ca1c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1ca20:	sub	x9, x29, #0x8
   1ca24:	str	w0, [sp, #2484]
   1ca28:	mov	x0, x9
   1ca2c:	ldr	w1, [sp, #2484]
   1ca30:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ca34:	tbnz	w0, #0, 1ca40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b5b4>
   1ca38:	stur	wzr, [x29, #-4]
   1ca3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ca40:	ldur	w0, [x29, #-16]
   1ca44:	mov	w8, #0x5                   	// #5
   1ca48:	mov	w1, w8
   1ca4c:	mov	w2, w8
   1ca50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ca54:	stur	w0, [x29, #-52]
   1ca58:	ldur	x0, [x29, #-24]
   1ca5c:	ldur	w1, [x29, #-52]
   1ca60:	ldur	x2, [x29, #-32]
   1ca64:	ldur	x3, [x29, #-40]
   1ca68:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1ca6c:	sub	x9, x29, #0x8
   1ca70:	str	w0, [sp, #2480]
   1ca74:	mov	x0, x9
   1ca78:	ldr	w1, [sp, #2480]
   1ca7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ca80:	tbnz	w0, #0, 1ca8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b600>
   1ca84:	stur	wzr, [x29, #-4]
   1ca88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ca8c:	ldur	w0, [x29, #-16]
   1ca90:	mov	w1, #0x10                  	// #16
   1ca94:	mov	w8, #0x5                   	// #5
   1ca98:	mov	w2, w8
   1ca9c:	str	w8, [sp, #2476]
   1caa0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1caa4:	stur	w0, [x29, #-52]
   1caa8:	ldur	x0, [x29, #-24]
   1caac:	ldur	w8, [x29, #-52]
   1cab0:	mov	w3, w8
   1cab4:	str	x0, [sp, #2464]
   1cab8:	mov	x0, x3
   1cabc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cac0:	add	x9, sp, #0x2, lsl #12
   1cac4:	add	x9, x9, #0x7b8
   1cac8:	str	x0, [sp, #10168]
   1cacc:	str	x1, [sp, #10176]
   1cad0:	ldr	x0, [sp, #2464]
   1cad4:	mov	x1, x9
   1cad8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cadc:	ldur	w0, [x29, #-16]
   1cae0:	mov	w1, #0xa                   	// #10
   1cae4:	ldr	w2, [sp, #2476]
   1cae8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1caec:	stur	w0, [x29, #-52]
   1caf0:	ldur	x0, [x29, #-24]
   1caf4:	ldur	w8, [x29, #-52]
   1caf8:	mov	w3, w8
   1cafc:	str	x0, [sp, #2456]
   1cb00:	mov	x0, x3
   1cb04:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cb08:	add	x9, sp, #0x2, lsl #12
   1cb0c:	add	x9, x9, #0x7a8
   1cb10:	str	x0, [sp, #10152]
   1cb14:	str	x1, [sp, #10160]
   1cb18:	ldr	x0, [sp, #2456]
   1cb1c:	mov	x1, x9
   1cb20:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cb24:	ldur	w8, [x29, #-8]
   1cb28:	stur	w8, [x29, #-4]
   1cb2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1cb30:	ldur	w0, [x29, #-16]
   1cb34:	mov	w8, wzr
   1cb38:	mov	w1, w8
   1cb3c:	mov	w2, #0x5                   	// #5
   1cb40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cb44:	stur	w0, [x29, #-52]
   1cb48:	ldur	x0, [x29, #-24]
   1cb4c:	ldur	w1, [x29, #-52]
   1cb50:	ldur	x2, [x29, #-32]
   1cb54:	ldur	x3, [x29, #-40]
   1cb58:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1cb5c:	sub	x9, x29, #0x8
   1cb60:	str	w0, [sp, #2452]
   1cb64:	mov	x0, x9
   1cb68:	ldr	w1, [sp, #2452]
   1cb6c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1cb70:	tbnz	w0, #0, 1cb7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b6f0>
   1cb74:	stur	wzr, [x29, #-4]
   1cb78:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1cb7c:	ldur	w0, [x29, #-16]
   1cb80:	mov	w8, #0x5                   	// #5
   1cb84:	mov	w1, w8
   1cb88:	mov	w2, w8
   1cb8c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cb90:	stur	w0, [x29, #-52]
   1cb94:	ldur	x0, [x29, #-24]
   1cb98:	ldur	w1, [x29, #-52]
   1cb9c:	ldur	x2, [x29, #-32]
   1cba0:	ldur	x3, [x29, #-40]
   1cba4:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1cba8:	sub	x9, x29, #0x8
   1cbac:	str	w0, [sp, #2448]
   1cbb0:	mov	x0, x9
   1cbb4:	ldr	w1, [sp, #2448]
   1cbb8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1cbbc:	tbnz	w0, #0, 1cbc8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b73c>
   1cbc0:	stur	wzr, [x29, #-4]
   1cbc4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1cbc8:	ldur	w0, [x29, #-16]
   1cbcc:	mov	w1, #0x10                  	// #16
   1cbd0:	mov	w2, #0x5                   	// #5
   1cbd4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cbd8:	stur	w0, [x29, #-52]
   1cbdc:	ldur	x0, [x29, #-24]
   1cbe0:	ldur	w1, [x29, #-52]
   1cbe4:	ldur	x2, [x29, #-32]
   1cbe8:	ldur	x3, [x29, #-40]
   1cbec:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1cbf0:	sub	x8, x29, #0x8
   1cbf4:	str	w0, [sp, #2444]
   1cbf8:	mov	x0, x8
   1cbfc:	ldr	w1, [sp, #2444]
   1cc00:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1cc04:	tbnz	w0, #0, 1cc10 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b784>
   1cc08:	stur	wzr, [x29, #-4]
   1cc0c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1cc10:	ldur	w0, [x29, #-16]
   1cc14:	mov	w1, #0xa                   	// #10
   1cc18:	mov	w2, #0x5                   	// #5
   1cc1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cc20:	stur	w0, [x29, #-52]
   1cc24:	ldur	x0, [x29, #-24]
   1cc28:	ldur	w8, [x29, #-52]
   1cc2c:	mov	w3, w8
   1cc30:	str	x0, [sp, #2432]
   1cc34:	mov	x0, x3
   1cc38:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cc3c:	add	x9, sp, #0x2, lsl #12
   1cc40:	add	x9, x9, #0x798
   1cc44:	str	x0, [sp, #10136]
   1cc48:	str	x1, [sp, #10144]
   1cc4c:	ldr	x0, [sp, #2432]
   1cc50:	mov	x1, x9
   1cc54:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cc58:	ldur	w8, [x29, #-8]
   1cc5c:	stur	w8, [x29, #-4]
   1cc60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1cc64:	ldur	w0, [x29, #-16]
   1cc68:	mov	w8, wzr
   1cc6c:	mov	w1, w8
   1cc70:	mov	w2, #0x5                   	// #5
   1cc74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cc78:	stur	w0, [x29, #-52]
   1cc7c:	ldur	x0, [x29, #-24]
   1cc80:	ldur	w1, [x29, #-52]
   1cc84:	ldur	x2, [x29, #-32]
   1cc88:	ldur	x3, [x29, #-40]
   1cc8c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1cc90:	sub	x9, x29, #0x8
   1cc94:	str	w0, [sp, #2428]
   1cc98:	mov	x0, x9
   1cc9c:	ldr	w1, [sp, #2428]
   1cca0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1cca4:	tbnz	w0, #0, 1ccb0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b824>
   1cca8:	stur	wzr, [x29, #-4]
   1ccac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ccb0:	ldur	w0, [x29, #-16]
   1ccb4:	mov	w8, wzr
   1ccb8:	mov	w1, w8
   1ccbc:	mov	w2, #0x5                   	// #5
   1ccc0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ccc4:	stur	w0, [x29, #-52]
   1ccc8:	ldur	x0, [x29, #-24]
   1cccc:	ldur	w1, [x29, #-52]
   1ccd0:	ldur	x2, [x29, #-32]
   1ccd4:	ldur	x3, [x29, #-40]
   1ccd8:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1ccdc:	sub	x9, x29, #0x8
   1cce0:	str	w0, [sp, #2424]
   1cce4:	mov	x0, x9
   1cce8:	ldr	w1, [sp, #2424]
   1ccec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ccf0:	tbnz	w0, #0, 1ccfc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b870>
   1ccf4:	stur	wzr, [x29, #-4]
   1ccf8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ccfc:	ldur	w0, [x29, #-16]
   1cd00:	mov	w8, #0x5                   	// #5
   1cd04:	mov	w1, w8
   1cd08:	mov	w2, w8
   1cd0c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cd10:	stur	w0, [x29, #-52]
   1cd14:	ldur	x0, [x29, #-24]
   1cd18:	ldur	w1, [x29, #-52]
   1cd1c:	ldur	x2, [x29, #-32]
   1cd20:	ldur	x3, [x29, #-40]
   1cd24:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1cd28:	sub	x9, x29, #0x8
   1cd2c:	str	w0, [sp, #2420]
   1cd30:	mov	x0, x9
   1cd34:	ldr	w1, [sp, #2420]
   1cd38:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1cd3c:	tbnz	w0, #0, 1cd48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b8bc>
   1cd40:	stur	wzr, [x29, #-4]
   1cd44:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1cd48:	ldur	w0, [x29, #-16]
   1cd4c:	mov	w1, #0x10                  	// #16
   1cd50:	mov	w8, #0x5                   	// #5
   1cd54:	mov	w2, w8
   1cd58:	str	w8, [sp, #2416]
   1cd5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cd60:	stur	w0, [x29, #-52]
   1cd64:	ldur	x0, [x29, #-24]
   1cd68:	ldur	w8, [x29, #-52]
   1cd6c:	mov	w3, w8
   1cd70:	str	x0, [sp, #2408]
   1cd74:	mov	x0, x3
   1cd78:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cd7c:	add	x9, sp, #0x2, lsl #12
   1cd80:	add	x9, x9, #0x788
   1cd84:	str	x0, [sp, #10120]
   1cd88:	str	x1, [sp, #10128]
   1cd8c:	ldr	x0, [sp, #2408]
   1cd90:	mov	x1, x9
   1cd94:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cd98:	ldur	w0, [x29, #-16]
   1cd9c:	mov	w1, #0xa                   	// #10
   1cda0:	ldr	w2, [sp, #2416]
   1cda4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cda8:	stur	w0, [x29, #-52]
   1cdac:	ldur	x0, [x29, #-24]
   1cdb0:	ldur	w8, [x29, #-52]
   1cdb4:	mov	w3, w8
   1cdb8:	str	x0, [sp, #2400]
   1cdbc:	mov	x0, x3
   1cdc0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cdc4:	add	x9, sp, #0x2, lsl #12
   1cdc8:	add	x9, x9, #0x778
   1cdcc:	str	x0, [sp, #10104]
   1cdd0:	str	x1, [sp, #10112]
   1cdd4:	ldr	x0, [sp, #2400]
   1cdd8:	mov	x1, x9
   1cddc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cde0:	ldur	w8, [x29, #-8]
   1cde4:	stur	w8, [x29, #-4]
   1cde8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1cdec:	ldur	w0, [x29, #-16]
   1cdf0:	mov	w8, wzr
   1cdf4:	mov	w1, w8
   1cdf8:	mov	w2, #0x5                   	// #5
   1cdfc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ce00:	stur	w0, [x29, #-52]
   1ce04:	ldur	x0, [x29, #-24]
   1ce08:	ldur	w1, [x29, #-52]
   1ce0c:	ldur	x2, [x29, #-32]
   1ce10:	ldur	x3, [x29, #-40]
   1ce14:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1ce18:	sub	x9, x29, #0x8
   1ce1c:	str	w0, [sp, #2396]
   1ce20:	mov	x0, x9
   1ce24:	ldr	w1, [sp, #2396]
   1ce28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ce2c:	tbnz	w0, #0, 1ce38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b9ac>
   1ce30:	stur	wzr, [x29, #-4]
   1ce34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ce38:	ldur	w0, [x29, #-16]
   1ce3c:	mov	w8, #0x5                   	// #5
   1ce40:	mov	w1, w8
   1ce44:	mov	w2, w8
   1ce48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ce4c:	stur	w0, [x29, #-52]
   1ce50:	ldur	x0, [x29, #-24]
   1ce54:	ldur	w1, [x29, #-52]
   1ce58:	ldur	x2, [x29, #-32]
   1ce5c:	ldur	x3, [x29, #-40]
   1ce60:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1ce64:	sub	x9, x29, #0x8
   1ce68:	str	w0, [sp, #2392]
   1ce6c:	mov	x0, x9
   1ce70:	ldr	w1, [sp, #2392]
   1ce74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ce78:	tbnz	w0, #0, 1ce84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1b9f8>
   1ce7c:	stur	wzr, [x29, #-4]
   1ce80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ce84:	ldur	w0, [x29, #-16]
   1ce88:	mov	w1, #0x10                  	// #16
   1ce8c:	mov	w8, #0x6                   	// #6
   1ce90:	mov	w2, w8
   1ce94:	str	w8, [sp, #2388]
   1ce98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ce9c:	stur	w0, [x29, #-52]
   1cea0:	ldur	x0, [x29, #-24]
   1cea4:	ldur	w8, [x29, #-52]
   1cea8:	mov	w3, w8
   1ceac:	str	x0, [sp, #2376]
   1ceb0:	mov	x0, x3
   1ceb4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1ceb8:	add	x9, sp, #0x2, lsl #12
   1cebc:	add	x9, x9, #0x768
   1cec0:	str	x0, [sp, #10088]
   1cec4:	str	x1, [sp, #10096]
   1cec8:	ldr	x0, [sp, #2376]
   1cecc:	mov	x1, x9
   1ced0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1ced4:	ldur	w0, [x29, #-16]
   1ced8:	mov	w1, #0xa                   	// #10
   1cedc:	ldr	w2, [sp, #2388]
   1cee0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cee4:	stur	w0, [x29, #-52]
   1cee8:	ldur	x0, [x29, #-24]
   1ceec:	ldur	w8, [x29, #-52]
   1cef0:	mov	w3, w8
   1cef4:	str	x0, [sp, #2368]
   1cef8:	mov	x0, x3
   1cefc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cf00:	add	x9, sp, #0x2, lsl #12
   1cf04:	add	x9, x9, #0x758
   1cf08:	str	x0, [sp, #10072]
   1cf0c:	str	x1, [sp, #10080]
   1cf10:	ldr	x0, [sp, #2368]
   1cf14:	mov	x1, x9
   1cf18:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1cf1c:	ldur	w8, [x29, #-8]
   1cf20:	stur	w8, [x29, #-4]
   1cf24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1cf28:	ldur	w0, [x29, #-16]
   1cf2c:	mov	w8, wzr
   1cf30:	mov	w1, w8
   1cf34:	mov	w2, #0x5                   	// #5
   1cf38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cf3c:	stur	w0, [x29, #-52]
   1cf40:	ldur	x0, [x29, #-24]
   1cf44:	ldur	w1, [x29, #-52]
   1cf48:	ldur	x2, [x29, #-32]
   1cf4c:	ldur	x3, [x29, #-40]
   1cf50:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1cf54:	sub	x9, x29, #0x8
   1cf58:	str	w0, [sp, #2364]
   1cf5c:	mov	x0, x9
   1cf60:	ldr	w1, [sp, #2364]
   1cf64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1cf68:	tbnz	w0, #0, 1cf74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bae8>
   1cf6c:	stur	wzr, [x29, #-4]
   1cf70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1cf74:	ldur	w0, [x29, #-16]
   1cf78:	mov	w8, #0x5                   	// #5
   1cf7c:	mov	w1, w8
   1cf80:	mov	w2, w8
   1cf84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cf88:	stur	w0, [x29, #-52]
   1cf8c:	ldur	x0, [x29, #-24]
   1cf90:	ldur	w1, [x29, #-52]
   1cf94:	ldur	x2, [x29, #-32]
   1cf98:	ldur	x3, [x29, #-40]
   1cf9c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1cfa0:	sub	x9, x29, #0x8
   1cfa4:	str	w0, [sp, #2360]
   1cfa8:	mov	x0, x9
   1cfac:	ldr	w1, [sp, #2360]
   1cfb0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1cfb4:	tbnz	w0, #0, 1cfc0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bb34>
   1cfb8:	stur	wzr, [x29, #-4]
   1cfbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1cfc0:	ldur	w0, [x29, #-16]
   1cfc4:	mov	w1, #0x10                  	// #16
   1cfc8:	mov	w2, #0x5                   	// #5
   1cfcc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1cfd0:	stur	w0, [x29, #-52]
   1cfd4:	ldur	x0, [x29, #-24]
   1cfd8:	ldur	w1, [x29, #-52]
   1cfdc:	ldur	x2, [x29, #-32]
   1cfe0:	ldur	x3, [x29, #-40]
   1cfe4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1cfe8:	sub	x8, x29, #0x8
   1cfec:	str	w0, [sp, #2356]
   1cff0:	mov	x0, x8
   1cff4:	ldr	w1, [sp, #2356]
   1cff8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1cffc:	tbnz	w0, #0, 1d008 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bb7c>
   1d000:	stur	wzr, [x29, #-4]
   1d004:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d008:	ldur	w0, [x29, #-16]
   1d00c:	mov	w1, #0xa                   	// #10
   1d010:	mov	w2, #0x6                   	// #6
   1d014:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d018:	stur	w0, [x29, #-52]
   1d01c:	ldur	x0, [x29, #-24]
   1d020:	ldur	w8, [x29, #-52]
   1d024:	mov	w3, w8
   1d028:	str	x0, [sp, #2344]
   1d02c:	mov	x0, x3
   1d030:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d034:	add	x9, sp, #0x2, lsl #12
   1d038:	add	x9, x9, #0x748
   1d03c:	str	x0, [sp, #10056]
   1d040:	str	x1, [sp, #10064]
   1d044:	ldr	x0, [sp, #2344]
   1d048:	mov	x1, x9
   1d04c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d050:	ldur	w8, [x29, #-8]
   1d054:	stur	w8, [x29, #-4]
   1d058:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d05c:	ldur	w0, [x29, #-16]
   1d060:	mov	w8, wzr
   1d064:	mov	w1, w8
   1d068:	mov	w2, #0x5                   	// #5
   1d06c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d070:	stur	w0, [x29, #-52]
   1d074:	ldur	x0, [x29, #-24]
   1d078:	ldur	w1, [x29, #-52]
   1d07c:	ldur	x2, [x29, #-32]
   1d080:	ldur	x3, [x29, #-40]
   1d084:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1d088:	sub	x9, x29, #0x8
   1d08c:	str	w0, [sp, #2340]
   1d090:	mov	x0, x9
   1d094:	ldr	w1, [sp, #2340]
   1d098:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d09c:	tbnz	w0, #0, 1d0a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bc1c>
   1d0a0:	stur	wzr, [x29, #-4]
   1d0a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d0a8:	ldur	w0, [x29, #-16]
   1d0ac:	mov	w8, wzr
   1d0b0:	mov	w1, w8
   1d0b4:	mov	w2, #0x5                   	// #5
   1d0b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d0bc:	stur	w0, [x29, #-52]
   1d0c0:	ldur	x0, [x29, #-24]
   1d0c4:	ldur	w1, [x29, #-52]
   1d0c8:	ldur	x2, [x29, #-32]
   1d0cc:	ldur	x3, [x29, #-40]
   1d0d0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1d0d4:	sub	x9, x29, #0x8
   1d0d8:	str	w0, [sp, #2336]
   1d0dc:	mov	x0, x9
   1d0e0:	ldr	w1, [sp, #2336]
   1d0e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d0e8:	tbnz	w0, #0, 1d0f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bc68>
   1d0ec:	stur	wzr, [x29, #-4]
   1d0f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d0f4:	ldur	w0, [x29, #-16]
   1d0f8:	mov	w8, #0x5                   	// #5
   1d0fc:	mov	w1, w8
   1d100:	mov	w2, w8
   1d104:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d108:	stur	w0, [x29, #-52]
   1d10c:	ldur	x0, [x29, #-24]
   1d110:	ldur	w1, [x29, #-52]
   1d114:	ldur	x2, [x29, #-32]
   1d118:	ldur	x3, [x29, #-40]
   1d11c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1d120:	sub	x9, x29, #0x8
   1d124:	str	w0, [sp, #2332]
   1d128:	mov	x0, x9
   1d12c:	ldr	w1, [sp, #2332]
   1d130:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d134:	tbnz	w0, #0, 1d140 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bcb4>
   1d138:	stur	wzr, [x29, #-4]
   1d13c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d140:	ldur	w0, [x29, #-16]
   1d144:	mov	w1, #0x10                  	// #16
   1d148:	mov	w8, #0x6                   	// #6
   1d14c:	mov	w2, w8
   1d150:	str	w8, [sp, #2328]
   1d154:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d158:	stur	w0, [x29, #-52]
   1d15c:	ldur	x0, [x29, #-24]
   1d160:	ldur	w8, [x29, #-52]
   1d164:	mov	w3, w8
   1d168:	str	x0, [sp, #2320]
   1d16c:	mov	x0, x3
   1d170:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d174:	add	x9, sp, #0x2, lsl #12
   1d178:	add	x9, x9, #0x738
   1d17c:	str	x0, [sp, #10040]
   1d180:	str	x1, [sp, #10048]
   1d184:	ldr	x0, [sp, #2320]
   1d188:	mov	x1, x9
   1d18c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d190:	ldur	w0, [x29, #-16]
   1d194:	mov	w1, #0xa                   	// #10
   1d198:	ldr	w2, [sp, #2328]
   1d19c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d1a0:	stur	w0, [x29, #-52]
   1d1a4:	ldur	x0, [x29, #-24]
   1d1a8:	ldur	w8, [x29, #-52]
   1d1ac:	mov	w3, w8
   1d1b0:	str	x0, [sp, #2312]
   1d1b4:	mov	x0, x3
   1d1b8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d1bc:	add	x9, sp, #0x2, lsl #12
   1d1c0:	add	x9, x9, #0x728
   1d1c4:	str	x0, [sp, #10024]
   1d1c8:	str	x1, [sp, #10032]
   1d1cc:	ldr	x0, [sp, #2312]
   1d1d0:	mov	x1, x9
   1d1d4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d1d8:	ldur	w8, [x29, #-8]
   1d1dc:	stur	w8, [x29, #-4]
   1d1e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d1e4:	ldur	x0, [x29, #-24]
   1d1e8:	ldur	w1, [x29, #-16]
   1d1ec:	ldur	x2, [x29, #-32]
   1d1f0:	ldur	x3, [x29, #-40]
   1d1f4:	bl	29998 <_ZL25DecodeUnconditionalBranchRN4llvm6MCInstEjmPKv>
   1d1f8:	sub	x8, x29, #0x8
   1d1fc:	str	w0, [sp, #2308]
   1d200:	mov	x0, x8
   1d204:	ldr	w1, [sp, #2308]
   1d208:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d20c:	tbnz	w0, #0, 1d218 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bd8c>
   1d210:	stur	wzr, [x29, #-4]
   1d214:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d218:	ldur	w8, [x29, #-8]
   1d21c:	stur	w8, [x29, #-4]
   1d220:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d224:	ldur	w0, [x29, #-16]
   1d228:	mov	w8, wzr
   1d22c:	mov	w1, w8
   1d230:	mov	w2, #0x5                   	// #5
   1d234:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d238:	stur	w0, [x29, #-52]
   1d23c:	ldur	x0, [x29, #-24]
   1d240:	ldur	w1, [x29, #-52]
   1d244:	ldur	x2, [x29, #-32]
   1d248:	ldur	x3, [x29, #-40]
   1d24c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1d250:	sub	x9, x29, #0x8
   1d254:	str	w0, [sp, #2304]
   1d258:	mov	x0, x9
   1d25c:	ldr	w1, [sp, #2304]
   1d260:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d264:	tbnz	w0, #0, 1d270 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bde4>
   1d268:	stur	wzr, [x29, #-4]
   1d26c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d270:	ldur	w0, [x29, #-16]
   1d274:	mov	w1, #0x5                   	// #5
   1d278:	mov	w2, #0x13                  	// #19
   1d27c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d280:	stur	w0, [x29, #-52]
   1d284:	ldur	x0, [x29, #-24]
   1d288:	ldur	w1, [x29, #-52]
   1d28c:	ldur	x2, [x29, #-32]
   1d290:	ldur	x3, [x29, #-40]
   1d294:	bl	29a68 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   1d298:	sub	x8, x29, #0x8
   1d29c:	str	w0, [sp, #2300]
   1d2a0:	mov	x0, x8
   1d2a4:	ldr	w1, [sp, #2300]
   1d2a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d2ac:	tbnz	w0, #0, 1d2b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1be2c>
   1d2b0:	stur	wzr, [x29, #-4]
   1d2b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d2b8:	ldur	w8, [x29, #-8]
   1d2bc:	stur	w8, [x29, #-4]
   1d2c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d2c4:	ldur	x0, [x29, #-24]
   1d2c8:	ldur	w1, [x29, #-16]
   1d2cc:	ldur	x2, [x29, #-32]
   1d2d0:	ldur	x3, [x29, #-40]
   1d2d4:	bl	29b54 <_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv>
   1d2d8:	sub	x8, x29, #0x8
   1d2dc:	str	w0, [sp, #2296]
   1d2e0:	mov	x0, x8
   1d2e4:	ldr	w1, [sp, #2296]
   1d2e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d2ec:	tbnz	w0, #0, 1d2f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1be6c>
   1d2f0:	stur	wzr, [x29, #-4]
   1d2f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d2f8:	ldur	w8, [x29, #-8]
   1d2fc:	stur	w8, [x29, #-4]
   1d300:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d304:	ldur	w0, [x29, #-16]
   1d308:	mov	w8, wzr
   1d30c:	mov	w1, w8
   1d310:	mov	w2, #0x4                   	// #4
   1d314:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d318:	stur	w0, [x29, #-52]
   1d31c:	ldur	x0, [x29, #-24]
   1d320:	ldur	w8, [x29, #-52]
   1d324:	mov	w3, w8
   1d328:	str	x0, [sp, #2288]
   1d32c:	mov	x0, x3
   1d330:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d334:	add	x9, sp, #0x2, lsl #12
   1d338:	add	x9, x9, #0x718
   1d33c:	str	x0, [sp, #10008]
   1d340:	str	x1, [sp, #10016]
   1d344:	ldr	x0, [sp, #2288]
   1d348:	mov	x1, x9
   1d34c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d350:	ldur	w0, [x29, #-16]
   1d354:	mov	w1, #0x5                   	// #5
   1d358:	mov	w2, #0x13                  	// #19
   1d35c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d360:	stur	w0, [x29, #-52]
   1d364:	ldur	x0, [x29, #-24]
   1d368:	ldur	w1, [x29, #-52]
   1d36c:	ldur	x2, [x29, #-32]
   1d370:	ldur	x3, [x29, #-40]
   1d374:	bl	29a68 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   1d378:	sub	x9, x29, #0x8
   1d37c:	str	w0, [sp, #2284]
   1d380:	mov	x0, x9
   1d384:	ldr	w1, [sp, #2284]
   1d388:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d38c:	tbnz	w0, #0, 1d398 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bf0c>
   1d390:	stur	wzr, [x29, #-4]
   1d394:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d398:	ldur	w8, [x29, #-8]
   1d39c:	stur	w8, [x29, #-4]
   1d3a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d3a4:	ldur	w0, [x29, #-16]
   1d3a8:	mov	w8, wzr
   1d3ac:	mov	w1, w8
   1d3b0:	mov	w2, #0x5                   	// #5
   1d3b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d3b8:	stur	w0, [x29, #-52]
   1d3bc:	ldur	x0, [x29, #-24]
   1d3c0:	ldur	w1, [x29, #-52]
   1d3c4:	ldur	x2, [x29, #-32]
   1d3c8:	ldur	x3, [x29, #-40]
   1d3cc:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1d3d0:	sub	x9, x29, #0x8
   1d3d4:	str	w0, [sp, #2280]
   1d3d8:	mov	x0, x9
   1d3dc:	ldr	w1, [sp, #2280]
   1d3e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d3e4:	tbnz	w0, #0, 1d3f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bf64>
   1d3e8:	stur	wzr, [x29, #-4]
   1d3ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d3f0:	ldur	w0, [x29, #-16]
   1d3f4:	mov	w1, #0x5                   	// #5
   1d3f8:	mov	w2, #0x13                  	// #19
   1d3fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d400:	stur	w0, [x29, #-52]
   1d404:	ldur	x0, [x29, #-24]
   1d408:	ldur	w1, [x29, #-52]
   1d40c:	ldur	x2, [x29, #-32]
   1d410:	ldur	x3, [x29, #-40]
   1d414:	bl	29a68 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   1d418:	sub	x8, x29, #0x8
   1d41c:	str	w0, [sp, #2276]
   1d420:	mov	x0, x8
   1d424:	ldr	w1, [sp, #2276]
   1d428:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d42c:	tbnz	w0, #0, 1d438 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1bfac>
   1d430:	stur	wzr, [x29, #-4]
   1d434:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d438:	ldur	w8, [x29, #-8]
   1d43c:	stur	w8, [x29, #-4]
   1d440:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d444:	ldur	w0, [x29, #-16]
   1d448:	mov	w1, #0x5                   	// #5
   1d44c:	mov	w2, #0x10                  	// #16
   1d450:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d454:	stur	w0, [x29, #-52]
   1d458:	ldur	x0, [x29, #-24]
   1d45c:	ldur	w8, [x29, #-52]
   1d460:	mov	w3, w8
   1d464:	str	x0, [sp, #2264]
   1d468:	mov	x0, x3
   1d46c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d470:	add	x9, sp, #0x2, lsl #12
   1d474:	add	x9, x9, #0x708
   1d478:	str	x0, [sp, #9992]
   1d47c:	str	x1, [sp, #10000]
   1d480:	ldr	x0, [sp, #2264]
   1d484:	mov	x1, x9
   1d488:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d48c:	ldur	w8, [x29, #-8]
   1d490:	stur	w8, [x29, #-4]
   1d494:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d498:	ldur	w0, [x29, #-16]
   1d49c:	mov	w1, #0x8                   	// #8
   1d4a0:	mov	w2, #0x4                   	// #4
   1d4a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d4a8:	stur	w0, [x29, #-52]
   1d4ac:	ldur	x0, [x29, #-24]
   1d4b0:	ldur	w8, [x29, #-52]
   1d4b4:	mov	w3, w8
   1d4b8:	str	x0, [sp, #2256]
   1d4bc:	mov	x0, x3
   1d4c0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d4c4:	add	x9, sp, #0x2, lsl #12
   1d4c8:	add	x9, x9, #0x6f8
   1d4cc:	str	x0, [sp, #9976]
   1d4d0:	str	x1, [sp, #9984]
   1d4d4:	ldr	x0, [sp, #2256]
   1d4d8:	mov	x1, x9
   1d4dc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d4e0:	ldur	w8, [x29, #-8]
   1d4e4:	stur	w8, [x29, #-4]
   1d4e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d4ec:	ldur	w0, [x29, #-16]
   1d4f0:	mov	w1, #0x5                   	// #5
   1d4f4:	mov	w2, #0x7                   	// #7
   1d4f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d4fc:	stur	w0, [x29, #-52]
   1d500:	ldur	x0, [x29, #-24]
   1d504:	ldur	w8, [x29, #-52]
   1d508:	mov	w3, w8
   1d50c:	str	x0, [sp, #2248]
   1d510:	mov	x0, x3
   1d514:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d518:	add	x9, sp, #0x2, lsl #12
   1d51c:	add	x9, x9, #0x6e8
   1d520:	str	x0, [sp, #9960]
   1d524:	str	x1, [sp, #9968]
   1d528:	ldr	x0, [sp, #2248]
   1d52c:	mov	x1, x9
   1d530:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d534:	ldur	w8, [x29, #-8]
   1d538:	stur	w8, [x29, #-4]
   1d53c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d540:	ldur	x0, [x29, #-24]
   1d544:	ldur	w1, [x29, #-16]
   1d548:	ldur	x2, [x29, #-32]
   1d54c:	ldur	x3, [x29, #-40]
   1d550:	bl	29d1c <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv>
   1d554:	sub	x8, x29, #0x8
   1d558:	str	w0, [sp, #2244]
   1d55c:	mov	x0, x8
   1d560:	ldr	w1, [sp, #2244]
   1d564:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d568:	tbnz	w0, #0, 1d580 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c0f4>
   1d56c:	ldur	x8, [x29, #-48]
   1d570:	mov	w9, #0x0                   	// #0
   1d574:	strb	w9, [x8]
   1d578:	stur	wzr, [x29, #-4]
   1d57c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d580:	ldur	w8, [x29, #-8]
   1d584:	stur	w8, [x29, #-4]
   1d588:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d58c:	ldur	w0, [x29, #-16]
   1d590:	mov	w1, #0x10                  	// #16
   1d594:	mov	w8, #0x3                   	// #3
   1d598:	mov	w2, w8
   1d59c:	str	w8, [sp, #2240]
   1d5a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d5a4:	stur	w0, [x29, #-52]
   1d5a8:	ldur	x0, [x29, #-24]
   1d5ac:	ldur	w8, [x29, #-52]
   1d5b0:	mov	w3, w8
   1d5b4:	str	x0, [sp, #2232]
   1d5b8:	mov	x0, x3
   1d5bc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d5c0:	add	x9, sp, #0x2, lsl #12
   1d5c4:	add	x9, x9, #0x6d8
   1d5c8:	str	x0, [sp, #9944]
   1d5cc:	str	x1, [sp, #9952]
   1d5d0:	ldr	x0, [sp, #2232]
   1d5d4:	mov	x1, x9
   1d5d8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d5dc:	ldur	w0, [x29, #-16]
   1d5e0:	mov	w1, #0xc                   	// #12
   1d5e4:	mov	w8, #0x4                   	// #4
   1d5e8:	mov	w2, w8
   1d5ec:	str	w8, [sp, #2228]
   1d5f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d5f4:	stur	w0, [x29, #-52]
   1d5f8:	ldur	x0, [x29, #-24]
   1d5fc:	ldur	w8, [x29, #-52]
   1d600:	mov	w3, w8
   1d604:	str	x0, [sp, #2216]
   1d608:	mov	x0, x3
   1d60c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d610:	add	x9, sp, #0x2, lsl #12
   1d614:	add	x9, x9, #0x6c8
   1d618:	str	x0, [sp, #9928]
   1d61c:	str	x1, [sp, #9936]
   1d620:	ldr	x0, [sp, #2216]
   1d624:	mov	x1, x9
   1d628:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d62c:	ldur	w0, [x29, #-16]
   1d630:	mov	w1, #0x8                   	// #8
   1d634:	ldr	w2, [sp, #2228]
   1d638:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d63c:	stur	w0, [x29, #-52]
   1d640:	ldur	x0, [x29, #-24]
   1d644:	ldur	w8, [x29, #-52]
   1d648:	mov	w3, w8
   1d64c:	str	x0, [sp, #2208]
   1d650:	mov	x0, x3
   1d654:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d658:	add	x9, sp, #0x2, lsl #12
   1d65c:	add	x9, x9, #0x6b8
   1d660:	str	x0, [sp, #9912]
   1d664:	str	x1, [sp, #9920]
   1d668:	ldr	x0, [sp, #2208]
   1d66c:	mov	x1, x9
   1d670:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d674:	ldur	w0, [x29, #-16]
   1d678:	mov	w8, #0x5                   	// #5
   1d67c:	mov	w1, w8
   1d680:	ldr	w2, [sp, #2240]
   1d684:	str	w8, [sp, #2204]
   1d688:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d68c:	stur	w0, [x29, #-52]
   1d690:	ldur	x0, [x29, #-24]
   1d694:	ldur	w8, [x29, #-52]
   1d698:	mov	w3, w8
   1d69c:	str	x0, [sp, #2192]
   1d6a0:	mov	x0, x3
   1d6a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d6a8:	add	x9, sp, #0x2, lsl #12
   1d6ac:	add	x9, x9, #0x6a8
   1d6b0:	str	x0, [sp, #9896]
   1d6b4:	str	x1, [sp, #9904]
   1d6b8:	ldr	x0, [sp, #2192]
   1d6bc:	mov	x1, x9
   1d6c0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d6c4:	ldur	w0, [x29, #-16]
   1d6c8:	mov	w8, wzr
   1d6cc:	mov	w1, w8
   1d6d0:	ldr	w2, [sp, #2204]
   1d6d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d6d8:	stur	w0, [x29, #-52]
   1d6dc:	ldur	x0, [x29, #-24]
   1d6e0:	ldur	w1, [x29, #-52]
   1d6e4:	ldur	x2, [x29, #-32]
   1d6e8:	ldur	x3, [x29, #-40]
   1d6ec:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1d6f0:	sub	x9, x29, #0x8
   1d6f4:	str	w0, [sp, #2188]
   1d6f8:	mov	x0, x9
   1d6fc:	ldr	w1, [sp, #2188]
   1d700:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d704:	tbnz	w0, #0, 1d710 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c284>
   1d708:	stur	wzr, [x29, #-4]
   1d70c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d710:	ldur	w8, [x29, #-8]
   1d714:	stur	w8, [x29, #-4]
   1d718:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d71c:	ldur	w0, [x29, #-16]
   1d720:	mov	w1, #0x5                   	// #5
   1d724:	mov	w2, #0x10                  	// #16
   1d728:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d72c:	stur	w0, [x29, #-52]
   1d730:	ldur	x0, [x29, #-24]
   1d734:	ldur	w1, [x29, #-52]
   1d738:	ldur	x2, [x29, #-32]
   1d73c:	ldur	x3, [x29, #-40]
   1d740:	bl	29ef0 <_ZL23DecodeMSRSystemRegisterRN4llvm6MCInstEjmPKv>
   1d744:	sub	x8, x29, #0x8
   1d748:	str	w0, [sp, #2184]
   1d74c:	mov	x0, x8
   1d750:	ldr	w1, [sp, #2184]
   1d754:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d758:	tbnz	w0, #0, 1d764 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c2d8>
   1d75c:	stur	wzr, [x29, #-4]
   1d760:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d764:	ldur	w0, [x29, #-16]
   1d768:	mov	w8, wzr
   1d76c:	mov	w1, w8
   1d770:	mov	w2, #0x5                   	// #5
   1d774:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d778:	stur	w0, [x29, #-52]
   1d77c:	ldur	x0, [x29, #-24]
   1d780:	ldur	w1, [x29, #-52]
   1d784:	ldur	x2, [x29, #-32]
   1d788:	ldur	x3, [x29, #-40]
   1d78c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1d790:	sub	x9, x29, #0x8
   1d794:	str	w0, [sp, #2180]
   1d798:	mov	x0, x9
   1d79c:	ldr	w1, [sp, #2180]
   1d7a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d7a4:	tbnz	w0, #0, 1d7b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c324>
   1d7a8:	stur	wzr, [x29, #-4]
   1d7ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d7b0:	ldur	w8, [x29, #-8]
   1d7b4:	stur	w8, [x29, #-4]
   1d7b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d7bc:	ldur	w0, [x29, #-16]
   1d7c0:	mov	w8, wzr
   1d7c4:	mov	w1, w8
   1d7c8:	mov	w2, #0x5                   	// #5
   1d7cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d7d0:	stur	w0, [x29, #-52]
   1d7d4:	ldur	x0, [x29, #-24]
   1d7d8:	ldur	w1, [x29, #-52]
   1d7dc:	ldur	x2, [x29, #-32]
   1d7e0:	ldur	x3, [x29, #-40]
   1d7e4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1d7e8:	sub	x9, x29, #0x8
   1d7ec:	str	w0, [sp, #2176]
   1d7f0:	mov	x0, x9
   1d7f4:	ldr	w1, [sp, #2176]
   1d7f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d7fc:	tbnz	w0, #0, 1d808 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c37c>
   1d800:	stur	wzr, [x29, #-4]
   1d804:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d808:	ldur	w8, [x29, #-8]
   1d80c:	stur	w8, [x29, #-4]
   1d810:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d814:	ldur	w0, [x29, #-16]
   1d818:	mov	w8, wzr
   1d81c:	mov	w1, w8
   1d820:	mov	w2, #0x5                   	// #5
   1d824:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d828:	stur	w0, [x29, #-52]
   1d82c:	ldur	x0, [x29, #-24]
   1d830:	ldur	w1, [x29, #-52]
   1d834:	ldur	x2, [x29, #-32]
   1d838:	ldur	x3, [x29, #-40]
   1d83c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1d840:	sub	x9, x29, #0x8
   1d844:	str	w0, [sp, #2172]
   1d848:	mov	x0, x9
   1d84c:	ldr	w1, [sp, #2172]
   1d850:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d854:	tbnz	w0, #0, 1d860 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c3d4>
   1d858:	stur	wzr, [x29, #-4]
   1d85c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d860:	ldur	w0, [x29, #-16]
   1d864:	mov	w1, #0x10                  	// #16
   1d868:	mov	w8, #0x3                   	// #3
   1d86c:	mov	w2, w8
   1d870:	str	w8, [sp, #2168]
   1d874:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d878:	stur	w0, [x29, #-52]
   1d87c:	ldur	x0, [x29, #-24]
   1d880:	ldur	w8, [x29, #-52]
   1d884:	mov	w3, w8
   1d888:	str	x0, [sp, #2160]
   1d88c:	mov	x0, x3
   1d890:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d894:	add	x9, sp, #0x2, lsl #12
   1d898:	add	x9, x9, #0x698
   1d89c:	str	x0, [sp, #9880]
   1d8a0:	str	x1, [sp, #9888]
   1d8a4:	ldr	x0, [sp, #2160]
   1d8a8:	mov	x1, x9
   1d8ac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d8b0:	ldur	w0, [x29, #-16]
   1d8b4:	mov	w1, #0xc                   	// #12
   1d8b8:	mov	w8, #0x4                   	// #4
   1d8bc:	mov	w2, w8
   1d8c0:	str	w8, [sp, #2156]
   1d8c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d8c8:	stur	w0, [x29, #-52]
   1d8cc:	ldur	x0, [x29, #-24]
   1d8d0:	ldur	w8, [x29, #-52]
   1d8d4:	mov	w3, w8
   1d8d8:	str	x0, [sp, #2144]
   1d8dc:	mov	x0, x3
   1d8e0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d8e4:	add	x9, sp, #0x2, lsl #12
   1d8e8:	add	x9, x9, #0x688
   1d8ec:	str	x0, [sp, #9864]
   1d8f0:	str	x1, [sp, #9872]
   1d8f4:	ldr	x0, [sp, #2144]
   1d8f8:	mov	x1, x9
   1d8fc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d900:	ldur	w0, [x29, #-16]
   1d904:	mov	w1, #0x8                   	// #8
   1d908:	ldr	w2, [sp, #2156]
   1d90c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d910:	stur	w0, [x29, #-52]
   1d914:	ldur	x0, [x29, #-24]
   1d918:	ldur	w8, [x29, #-52]
   1d91c:	mov	w3, w8
   1d920:	str	x0, [sp, #2136]
   1d924:	mov	x0, x3
   1d928:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d92c:	add	x9, sp, #0x2, lsl #12
   1d930:	add	x9, x9, #0x678
   1d934:	str	x0, [sp, #9848]
   1d938:	str	x1, [sp, #9856]
   1d93c:	ldr	x0, [sp, #2136]
   1d940:	mov	x1, x9
   1d944:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d948:	ldur	w0, [x29, #-16]
   1d94c:	mov	w1, #0x5                   	// #5
   1d950:	ldr	w2, [sp, #2168]
   1d954:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d958:	stur	w0, [x29, #-52]
   1d95c:	ldur	x0, [x29, #-24]
   1d960:	ldur	w8, [x29, #-52]
   1d964:	mov	w3, w8
   1d968:	str	x0, [sp, #2128]
   1d96c:	mov	x0, x3
   1d970:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d974:	add	x9, sp, #0x2, lsl #12
   1d978:	add	x9, x9, #0x668
   1d97c:	str	x0, [sp, #9832]
   1d980:	str	x1, [sp, #9840]
   1d984:	ldr	x0, [sp, #2128]
   1d988:	mov	x1, x9
   1d98c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1d990:	ldur	w8, [x29, #-8]
   1d994:	stur	w8, [x29, #-4]
   1d998:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d99c:	ldur	w0, [x29, #-16]
   1d9a0:	mov	w8, wzr
   1d9a4:	mov	w1, w8
   1d9a8:	mov	w2, #0x5                   	// #5
   1d9ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d9b0:	stur	w0, [x29, #-52]
   1d9b4:	ldur	x0, [x29, #-24]
   1d9b8:	ldur	w1, [x29, #-52]
   1d9bc:	ldur	x2, [x29, #-32]
   1d9c0:	ldur	x3, [x29, #-40]
   1d9c4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1d9c8:	sub	x9, x29, #0x8
   1d9cc:	str	w0, [sp, #2124]
   1d9d0:	mov	x0, x9
   1d9d4:	ldr	w1, [sp, #2124]
   1d9d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1d9dc:	tbnz	w0, #0, 1d9e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c55c>
   1d9e0:	stur	wzr, [x29, #-4]
   1d9e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1d9e8:	ldur	w0, [x29, #-16]
   1d9ec:	mov	w1, #0x5                   	// #5
   1d9f0:	mov	w2, #0x10                  	// #16
   1d9f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1d9f8:	stur	w0, [x29, #-52]
   1d9fc:	ldur	x0, [x29, #-24]
   1da00:	ldur	w1, [x29, #-52]
   1da04:	ldur	x2, [x29, #-32]
   1da08:	ldur	x3, [x29, #-40]
   1da0c:	bl	29f58 <_ZL23DecodeMRSSystemRegisterRN4llvm6MCInstEjmPKv>
   1da10:	sub	x8, x29, #0x8
   1da14:	str	w0, [sp, #2120]
   1da18:	mov	x0, x8
   1da1c:	ldr	w1, [sp, #2120]
   1da20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1da24:	tbnz	w0, #0, 1da30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c5a4>
   1da28:	stur	wzr, [x29, #-4]
   1da2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1da30:	ldur	w8, [x29, #-8]
   1da34:	stur	w8, [x29, #-4]
   1da38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1da3c:	ldur	w0, [x29, #-16]
   1da40:	mov	w8, #0x5                   	// #5
   1da44:	mov	w1, w8
   1da48:	mov	w2, w8
   1da4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1da50:	stur	w0, [x29, #-52]
   1da54:	ldur	x0, [x29, #-24]
   1da58:	ldur	w1, [x29, #-52]
   1da5c:	ldur	x2, [x29, #-32]
   1da60:	ldur	x3, [x29, #-40]
   1da64:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1da68:	sub	x9, x29, #0x8
   1da6c:	str	w0, [sp, #2116]
   1da70:	mov	x0, x9
   1da74:	ldr	w1, [sp, #2116]
   1da78:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1da7c:	tbnz	w0, #0, 1da88 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c5fc>
   1da80:	stur	wzr, [x29, #-4]
   1da84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1da88:	ldur	w8, [x29, #-8]
   1da8c:	stur	w8, [x29, #-4]
   1da90:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1da94:	ldur	w0, [x29, #-16]
   1da98:	mov	w8, #0x5                   	// #5
   1da9c:	mov	w1, w8
   1daa0:	mov	w2, w8
   1daa4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1daa8:	stur	w0, [x29, #-52]
   1daac:	ldur	x0, [x29, #-24]
   1dab0:	ldur	w1, [x29, #-52]
   1dab4:	ldur	x2, [x29, #-32]
   1dab8:	ldur	x3, [x29, #-40]
   1dabc:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1dac0:	sub	x9, x29, #0x8
   1dac4:	str	w0, [sp, #2112]
   1dac8:	mov	x0, x9
   1dacc:	ldr	w1, [sp, #2112]
   1dad0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1dad4:	tbnz	w0, #0, 1dae0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c654>
   1dad8:	stur	wzr, [x29, #-4]
   1dadc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dae0:	ldur	w0, [x29, #-16]
   1dae4:	mov	w8, wzr
   1dae8:	mov	w1, w8
   1daec:	mov	w2, #0x5                   	// #5
   1daf0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1daf4:	stur	w0, [x29, #-52]
   1daf8:	ldur	x0, [x29, #-24]
   1dafc:	ldur	w1, [x29, #-52]
   1db00:	ldur	x2, [x29, #-32]
   1db04:	ldur	x3, [x29, #-40]
   1db08:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1db0c:	sub	x9, x29, #0x8
   1db10:	str	w0, [sp, #2108]
   1db14:	mov	x0, x9
   1db18:	ldr	w1, [sp, #2108]
   1db1c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1db20:	tbnz	w0, #0, 1db2c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c6a0>
   1db24:	stur	wzr, [x29, #-4]
   1db28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1db2c:	ldur	w8, [x29, #-8]
   1db30:	stur	w8, [x29, #-4]
   1db34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1db38:	ldur	x0, [x29, #-24]
   1db3c:	ldur	w1, [x29, #-16]
   1db40:	ldur	x2, [x29, #-32]
   1db44:	ldur	x3, [x29, #-40]
   1db48:	bl	29fc0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv>
   1db4c:	sub	x8, x29, #0x8
   1db50:	str	w0, [sp, #2104]
   1db54:	mov	x0, x8
   1db58:	ldr	w1, [sp, #2104]
   1db5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1db60:	tbnz	w0, #0, 1db6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c6e0>
   1db64:	stur	wzr, [x29, #-4]
   1db68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1db6c:	ldur	w8, [x29, #-8]
   1db70:	stur	w8, [x29, #-4]
   1db74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1db78:	ldur	w0, [x29, #-16]
   1db7c:	mov	w8, wzr
   1db80:	mov	w1, w8
   1db84:	mov	w2, #0x5                   	// #5
   1db88:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1db8c:	stur	w0, [x29, #-52]
   1db90:	ldur	x0, [x29, #-24]
   1db94:	ldur	w1, [x29, #-52]
   1db98:	ldur	x2, [x29, #-32]
   1db9c:	ldur	x3, [x29, #-40]
   1dba0:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1dba4:	sub	x9, x29, #0x8
   1dba8:	str	w0, [sp, #2100]
   1dbac:	mov	x0, x9
   1dbb0:	ldr	w1, [sp, #2100]
   1dbb4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1dbb8:	tbnz	w0, #0, 1dbc4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c738>
   1dbbc:	stur	wzr, [x29, #-4]
   1dbc0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dbc4:	ldur	w0, [x29, #-16]
   1dbc8:	mov	w8, #0x5                   	// #5
   1dbcc:	mov	w1, w8
   1dbd0:	mov	w2, w8
   1dbd4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1dbd8:	stur	w0, [x29, #-52]
   1dbdc:	ldur	x0, [x29, #-24]
   1dbe0:	ldur	w1, [x29, #-52]
   1dbe4:	ldur	x2, [x29, #-32]
   1dbe8:	ldur	x3, [x29, #-40]
   1dbec:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1dbf0:	sub	x9, x29, #0x8
   1dbf4:	str	w0, [sp, #2096]
   1dbf8:	mov	x0, x9
   1dbfc:	ldr	w1, [sp, #2096]
   1dc00:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1dc04:	tbnz	w0, #0, 1dc10 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c784>
   1dc08:	stur	wzr, [x29, #-4]
   1dc0c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dc10:	ldur	w0, [x29, #-16]
   1dc14:	mov	w1, #0x10                  	// #16
   1dc18:	mov	w2, #0x5                   	// #5
   1dc1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1dc20:	stur	w0, [x29, #-52]
   1dc24:	ldur	x0, [x29, #-24]
   1dc28:	ldur	w1, [x29, #-52]
   1dc2c:	ldur	x2, [x29, #-32]
   1dc30:	ldur	x3, [x29, #-40]
   1dc34:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1dc38:	sub	x8, x29, #0x8
   1dc3c:	str	w0, [sp, #2092]
   1dc40:	mov	x0, x8
   1dc44:	ldr	w1, [sp, #2092]
   1dc48:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1dc4c:	tbnz	w0, #0, 1dc58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c7cc>
   1dc50:	stur	wzr, [x29, #-4]
   1dc54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dc58:	ldur	w8, [x29, #-8]
   1dc5c:	stur	w8, [x29, #-4]
   1dc60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dc64:	ldur	w0, [x29, #-16]
   1dc68:	mov	w8, wzr
   1dc6c:	mov	w1, w8
   1dc70:	mov	w2, #0x5                   	// #5
   1dc74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1dc78:	stur	w0, [x29, #-52]
   1dc7c:	ldur	x0, [x29, #-24]
   1dc80:	ldur	w1, [x29, #-52]
   1dc84:	ldur	x2, [x29, #-32]
   1dc88:	ldur	x3, [x29, #-40]
   1dc8c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1dc90:	sub	x9, x29, #0x8
   1dc94:	str	w0, [sp, #2088]
   1dc98:	mov	x0, x9
   1dc9c:	ldr	w1, [sp, #2088]
   1dca0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1dca4:	tbnz	w0, #0, 1dcb0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c824>
   1dca8:	stur	wzr, [x29, #-4]
   1dcac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dcb0:	ldur	w0, [x29, #-16]
   1dcb4:	mov	w8, #0x5                   	// #5
   1dcb8:	mov	w1, w8
   1dcbc:	mov	w2, w8
   1dcc0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1dcc4:	stur	w0, [x29, #-52]
   1dcc8:	ldur	x0, [x29, #-24]
   1dccc:	ldur	w1, [x29, #-52]
   1dcd0:	ldur	x2, [x29, #-32]
   1dcd4:	ldur	x3, [x29, #-40]
   1dcd8:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1dcdc:	sub	x9, x29, #0x8
   1dce0:	str	w0, [sp, #2084]
   1dce4:	mov	x0, x9
   1dce8:	ldr	w1, [sp, #2084]
   1dcec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1dcf0:	tbnz	w0, #0, 1dcfc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c870>
   1dcf4:	stur	wzr, [x29, #-4]
   1dcf8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dcfc:	ldur	w0, [x29, #-16]
   1dd00:	mov	w1, #0x10                  	// #16
   1dd04:	mov	w2, #0x5                   	// #5
   1dd08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1dd0c:	stur	w0, [x29, #-52]
   1dd10:	ldur	x0, [x29, #-24]
   1dd14:	ldur	w1, [x29, #-52]
   1dd18:	ldur	x2, [x29, #-32]
   1dd1c:	ldur	x3, [x29, #-40]
   1dd20:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1dd24:	sub	x8, x29, #0x8
   1dd28:	str	w0, [sp, #2080]
   1dd2c:	mov	x0, x8
   1dd30:	ldr	w1, [sp, #2080]
   1dd34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1dd38:	tbnz	w0, #0, 1dd44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c8b8>
   1dd3c:	stur	wzr, [x29, #-4]
   1dd40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dd44:	ldur	w0, [x29, #-16]
   1dd48:	mov	w1, #0xc                   	// #12
   1dd4c:	mov	w2, #0x4                   	// #4
   1dd50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1dd54:	stur	w0, [x29, #-52]
   1dd58:	ldur	x0, [x29, #-24]
   1dd5c:	ldur	w8, [x29, #-52]
   1dd60:	mov	w3, w8
   1dd64:	str	x0, [sp, #2072]
   1dd68:	mov	x0, x3
   1dd6c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1dd70:	add	x9, sp, #0x2, lsl #12
   1dd74:	add	x9, x9, #0x658
   1dd78:	str	x0, [sp, #9816]
   1dd7c:	str	x1, [sp, #9824]
   1dd80:	ldr	x0, [sp, #2072]
   1dd84:	mov	x1, x9
   1dd88:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1dd8c:	ldur	w8, [x29, #-8]
   1dd90:	stur	w8, [x29, #-4]
   1dd94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dd98:	ldur	w0, [x29, #-16]
   1dd9c:	mov	w8, wzr
   1dda0:	mov	w1, w8
   1dda4:	mov	w2, #0x5                   	// #5
   1dda8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ddac:	stur	w0, [x29, #-52]
   1ddb0:	ldur	x0, [x29, #-24]
   1ddb4:	ldur	w1, [x29, #-52]
   1ddb8:	ldur	x2, [x29, #-32]
   1ddbc:	ldur	x3, [x29, #-40]
   1ddc0:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1ddc4:	sub	x9, x29, #0x8
   1ddc8:	str	w0, [sp, #2068]
   1ddcc:	mov	x0, x9
   1ddd0:	ldr	w1, [sp, #2068]
   1ddd4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ddd8:	tbnz	w0, #0, 1dde4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c958>
   1dddc:	stur	wzr, [x29, #-4]
   1dde0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dde4:	ldur	w0, [x29, #-16]
   1dde8:	mov	w8, #0x5                   	// #5
   1ddec:	mov	w1, w8
   1ddf0:	mov	w2, w8
   1ddf4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ddf8:	stur	w0, [x29, #-52]
   1ddfc:	ldur	x0, [x29, #-24]
   1de00:	ldur	w1, [x29, #-52]
   1de04:	ldur	x2, [x29, #-32]
   1de08:	ldur	x3, [x29, #-40]
   1de0c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1de10:	sub	x9, x29, #0x8
   1de14:	str	w0, [sp, #2064]
   1de18:	mov	x0, x9
   1de1c:	ldr	w1, [sp, #2064]
   1de20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1de24:	tbnz	w0, #0, 1de30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c9a4>
   1de28:	stur	wzr, [x29, #-4]
   1de2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1de30:	ldur	w0, [x29, #-16]
   1de34:	mov	w1, #0x10                  	// #16
   1de38:	mov	w2, #0x5                   	// #5
   1de3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1de40:	stur	w0, [x29, #-52]
   1de44:	ldur	x0, [x29, #-24]
   1de48:	ldur	w1, [x29, #-52]
   1de4c:	ldur	x2, [x29, #-32]
   1de50:	ldur	x3, [x29, #-40]
   1de54:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1de58:	sub	x8, x29, #0x8
   1de5c:	str	w0, [sp, #2060]
   1de60:	mov	x0, x8
   1de64:	ldr	w1, [sp, #2060]
   1de68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1de6c:	tbnz	w0, #0, 1de78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1c9ec>
   1de70:	stur	wzr, [x29, #-4]
   1de74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1de78:	ldur	w0, [x29, #-16]
   1de7c:	mov	w1, #0xa                   	// #10
   1de80:	mov	w2, #0x5                   	// #5
   1de84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1de88:	stur	w0, [x29, #-52]
   1de8c:	ldur	x0, [x29, #-24]
   1de90:	ldur	w1, [x29, #-52]
   1de94:	ldur	x2, [x29, #-32]
   1de98:	ldur	x3, [x29, #-40]
   1de9c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1dea0:	sub	x8, x29, #0x8
   1dea4:	str	w0, [sp, #2056]
   1dea8:	mov	x0, x8
   1deac:	ldr	w1, [sp, #2056]
   1deb0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1deb4:	tbnz	w0, #0, 1dec0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ca34>
   1deb8:	stur	wzr, [x29, #-4]
   1debc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dec0:	ldur	w8, [x29, #-8]
   1dec4:	stur	w8, [x29, #-4]
   1dec8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1decc:	ldur	w0, [x29, #-16]
   1ded0:	mov	w8, wzr
   1ded4:	mov	w1, w8
   1ded8:	mov	w2, #0x5                   	// #5
   1dedc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1dee0:	stur	w0, [x29, #-52]
   1dee4:	ldur	x0, [x29, #-24]
   1dee8:	ldur	w1, [x29, #-52]
   1deec:	ldur	x2, [x29, #-32]
   1def0:	ldur	x3, [x29, #-40]
   1def4:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1def8:	sub	x9, x29, #0x8
   1defc:	str	w0, [sp, #2052]
   1df00:	mov	x0, x9
   1df04:	ldr	w1, [sp, #2052]
   1df08:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1df0c:	tbnz	w0, #0, 1df18 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ca8c>
   1df10:	stur	wzr, [x29, #-4]
   1df14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1df18:	ldur	w0, [x29, #-16]
   1df1c:	mov	w1, #0x10                  	// #16
   1df20:	mov	w2, #0x5                   	// #5
   1df24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1df28:	stur	w0, [x29, #-52]
   1df2c:	ldur	x0, [x29, #-24]
   1df30:	ldur	w1, [x29, #-52]
   1df34:	ldur	x2, [x29, #-32]
   1df38:	ldur	x3, [x29, #-40]
   1df3c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1df40:	sub	x8, x29, #0x8
   1df44:	str	w0, [sp, #2048]
   1df48:	mov	x0, x8
   1df4c:	ldr	w1, [sp, #2048]
   1df50:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1df54:	tbnz	w0, #0, 1df60 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cad4>
   1df58:	stur	wzr, [x29, #-4]
   1df5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1df60:	ldur	w0, [x29, #-16]
   1df64:	mov	w8, #0x5                   	// #5
   1df68:	mov	w1, w8
   1df6c:	mov	w2, w8
   1df70:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1df74:	stur	w0, [x29, #-52]
   1df78:	ldur	x0, [x29, #-24]
   1df7c:	ldur	w1, [x29, #-52]
   1df80:	ldur	x2, [x29, #-32]
   1df84:	ldur	x3, [x29, #-40]
   1df88:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1df8c:	sub	x9, x29, #0x8
   1df90:	str	w0, [sp, #2044]
   1df94:	mov	x0, x9
   1df98:	ldr	w1, [sp, #2044]
   1df9c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1dfa0:	tbnz	w0, #0, 1dfac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cb20>
   1dfa4:	stur	wzr, [x29, #-4]
   1dfa8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dfac:	ldur	w8, [x29, #-8]
   1dfb0:	stur	w8, [x29, #-4]
   1dfb4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1dfb8:	ldur	w0, [x29, #-16]
   1dfbc:	mov	w8, wzr
   1dfc0:	mov	w1, w8
   1dfc4:	mov	w2, #0x5                   	// #5
   1dfc8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1dfcc:	stur	w0, [x29, #-52]
   1dfd0:	ldur	x0, [x29, #-24]
   1dfd4:	ldur	w1, [x29, #-52]
   1dfd8:	ldur	x2, [x29, #-32]
   1dfdc:	ldur	x3, [x29, #-40]
   1dfe0:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1dfe4:	sub	x9, x29, #0x8
   1dfe8:	str	w0, [sp, #2040]
   1dfec:	mov	x0, x9
   1dff0:	ldr	w1, [sp, #2040]
   1dff4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1dff8:	tbnz	w0, #0, 1e004 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cb78>
   1dffc:	stur	wzr, [x29, #-4]
   1e000:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e004:	ldur	w0, [x29, #-16]
   1e008:	mov	w8, #0x5                   	// #5
   1e00c:	mov	w1, w8
   1e010:	mov	w2, w8
   1e014:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e018:	stur	w0, [x29, #-52]
   1e01c:	ldur	x0, [x29, #-24]
   1e020:	ldur	w1, [x29, #-52]
   1e024:	ldur	x2, [x29, #-32]
   1e028:	ldur	x3, [x29, #-40]
   1e02c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1e030:	sub	x9, x29, #0x8
   1e034:	str	w0, [sp, #2036]
   1e038:	mov	x0, x9
   1e03c:	ldr	w1, [sp, #2036]
   1e040:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e044:	tbnz	w0, #0, 1e050 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cbc4>
   1e048:	stur	wzr, [x29, #-4]
   1e04c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e050:	ldur	w0, [x29, #-16]
   1e054:	mov	w1, #0x10                  	// #16
   1e058:	mov	w2, #0x5                   	// #5
   1e05c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e060:	stur	w0, [x29, #-52]
   1e064:	ldur	x0, [x29, #-24]
   1e068:	ldur	w1, [x29, #-52]
   1e06c:	ldur	x2, [x29, #-32]
   1e070:	ldur	x3, [x29, #-40]
   1e074:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1e078:	sub	x8, x29, #0x8
   1e07c:	str	w0, [sp, #2032]
   1e080:	mov	x0, x8
   1e084:	ldr	w1, [sp, #2032]
   1e088:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e08c:	tbnz	w0, #0, 1e098 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cc0c>
   1e090:	stur	wzr, [x29, #-4]
   1e094:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e098:	stur	wzr, [x29, #-52]
   1e09c:	ldur	w0, [x29, #-16]
   1e0a0:	mov	w1, #0xc                   	// #12
   1e0a4:	mov	w8, #0x1                   	// #1
   1e0a8:	mov	w2, w8
   1e0ac:	str	w8, [sp, #2028]
   1e0b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e0b4:	ldur	w8, [x29, #-52]
   1e0b8:	orr	w8, w8, w0
   1e0bc:	stur	w8, [x29, #-52]
   1e0c0:	ldur	w0, [x29, #-16]
   1e0c4:	mov	w1, #0xf                   	// #15
   1e0c8:	ldr	w2, [sp, #2028]
   1e0cc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e0d0:	ldur	w8, [x29, #-52]
   1e0d4:	orr	w8, w8, w0, lsl #1
   1e0d8:	stur	w8, [x29, #-52]
   1e0dc:	ldur	x0, [x29, #-24]
   1e0e0:	ldur	w1, [x29, #-52]
   1e0e4:	ldur	x2, [x29, #-32]
   1e0e8:	ldur	x3, [x29, #-40]
   1e0ec:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   1e0f0:	sub	x9, x29, #0x8
   1e0f4:	str	w0, [sp, #2024]
   1e0f8:	mov	x0, x9
   1e0fc:	ldr	w1, [sp, #2024]
   1e100:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e104:	tbnz	w0, #0, 1e110 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cc84>
   1e108:	stur	wzr, [x29, #-4]
   1e10c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e110:	ldur	w8, [x29, #-8]
   1e114:	stur	w8, [x29, #-4]
   1e118:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e11c:	ldur	w0, [x29, #-16]
   1e120:	mov	w8, wzr
   1e124:	mov	w1, w8
   1e128:	mov	w2, #0x5                   	// #5
   1e12c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e130:	stur	w0, [x29, #-52]
   1e134:	ldur	x0, [x29, #-24]
   1e138:	ldur	w1, [x29, #-52]
   1e13c:	ldur	x2, [x29, #-32]
   1e140:	ldur	x3, [x29, #-40]
   1e144:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1e148:	sub	x9, x29, #0x8
   1e14c:	str	w0, [sp, #2020]
   1e150:	mov	x0, x9
   1e154:	ldr	w1, [sp, #2020]
   1e158:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e15c:	tbnz	w0, #0, 1e168 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ccdc>
   1e160:	stur	wzr, [x29, #-4]
   1e164:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e168:	ldur	w0, [x29, #-16]
   1e16c:	mov	w8, #0x5                   	// #5
   1e170:	mov	w1, w8
   1e174:	mov	w2, w8
   1e178:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e17c:	stur	w0, [x29, #-52]
   1e180:	ldur	x0, [x29, #-24]
   1e184:	ldur	w1, [x29, #-52]
   1e188:	ldur	x2, [x29, #-32]
   1e18c:	ldur	x3, [x29, #-40]
   1e190:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1e194:	sub	x9, x29, #0x8
   1e198:	str	w0, [sp, #2016]
   1e19c:	mov	x0, x9
   1e1a0:	ldr	w1, [sp, #2016]
   1e1a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e1a8:	tbnz	w0, #0, 1e1b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cd28>
   1e1ac:	stur	wzr, [x29, #-4]
   1e1b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e1b4:	ldur	w0, [x29, #-16]
   1e1b8:	mov	w1, #0x10                  	// #16
   1e1bc:	mov	w2, #0x5                   	// #5
   1e1c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e1c4:	stur	w0, [x29, #-52]
   1e1c8:	ldur	x0, [x29, #-24]
   1e1cc:	ldur	w1, [x29, #-52]
   1e1d0:	ldur	x2, [x29, #-32]
   1e1d4:	ldur	x3, [x29, #-40]
   1e1d8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1e1dc:	sub	x8, x29, #0x8
   1e1e0:	str	w0, [sp, #2012]
   1e1e4:	mov	x0, x8
   1e1e8:	ldr	w1, [sp, #2012]
   1e1ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e1f0:	tbnz	w0, #0, 1e1fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cd70>
   1e1f4:	stur	wzr, [x29, #-4]
   1e1f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e1fc:	stur	wzr, [x29, #-52]
   1e200:	ldur	w0, [x29, #-16]
   1e204:	mov	w1, #0xc                   	// #12
   1e208:	mov	w8, #0x1                   	// #1
   1e20c:	mov	w2, w8
   1e210:	str	w8, [sp, #2008]
   1e214:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e218:	ldur	w8, [x29, #-52]
   1e21c:	orr	w8, w8, w0
   1e220:	stur	w8, [x29, #-52]
   1e224:	ldur	w0, [x29, #-16]
   1e228:	mov	w1, #0xf                   	// #15
   1e22c:	ldr	w2, [sp, #2008]
   1e230:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e234:	ldur	w8, [x29, #-52]
   1e238:	orr	w8, w8, w0, lsl #1
   1e23c:	stur	w8, [x29, #-52]
   1e240:	ldur	x0, [x29, #-24]
   1e244:	ldur	w1, [x29, #-52]
   1e248:	ldur	x2, [x29, #-32]
   1e24c:	ldur	x3, [x29, #-40]
   1e250:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   1e254:	sub	x9, x29, #0x8
   1e258:	str	w0, [sp, #2004]
   1e25c:	mov	x0, x9
   1e260:	ldr	w1, [sp, #2004]
   1e264:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e268:	tbnz	w0, #0, 1e274 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cde8>
   1e26c:	stur	wzr, [x29, #-4]
   1e270:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e274:	ldur	w8, [x29, #-8]
   1e278:	stur	w8, [x29, #-4]
   1e27c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e280:	ldur	w0, [x29, #-16]
   1e284:	mov	w8, wzr
   1e288:	mov	w1, w8
   1e28c:	mov	w2, #0x5                   	// #5
   1e290:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e294:	stur	w0, [x29, #-52]
   1e298:	ldur	x0, [x29, #-24]
   1e29c:	ldur	w1, [x29, #-52]
   1e2a0:	ldur	x2, [x29, #-32]
   1e2a4:	ldur	x3, [x29, #-40]
   1e2a8:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1e2ac:	sub	x9, x29, #0x8
   1e2b0:	str	w0, [sp, #2000]
   1e2b4:	mov	x0, x9
   1e2b8:	ldr	w1, [sp, #2000]
   1e2bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e2c0:	tbnz	w0, #0, 1e2cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ce40>
   1e2c4:	stur	wzr, [x29, #-4]
   1e2c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e2cc:	ldur	w0, [x29, #-16]
   1e2d0:	mov	w8, #0x5                   	// #5
   1e2d4:	mov	w1, w8
   1e2d8:	mov	w2, w8
   1e2dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e2e0:	stur	w0, [x29, #-52]
   1e2e4:	ldur	x0, [x29, #-24]
   1e2e8:	ldur	w1, [x29, #-52]
   1e2ec:	ldur	x2, [x29, #-32]
   1e2f0:	ldur	x3, [x29, #-40]
   1e2f4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1e2f8:	sub	x9, x29, #0x8
   1e2fc:	str	w0, [sp, #1996]
   1e300:	mov	x0, x9
   1e304:	ldr	w1, [sp, #1996]
   1e308:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e30c:	tbnz	w0, #0, 1e318 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ce8c>
   1e310:	stur	wzr, [x29, #-4]
   1e314:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e318:	ldur	w8, [x29, #-8]
   1e31c:	stur	w8, [x29, #-4]
   1e320:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e324:	ldur	w0, [x29, #-16]
   1e328:	mov	w8, wzr
   1e32c:	mov	w1, w8
   1e330:	mov	w2, #0x5                   	// #5
   1e334:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e338:	stur	w0, [x29, #-52]
   1e33c:	ldur	x0, [x29, #-24]
   1e340:	ldur	w1, [x29, #-52]
   1e344:	ldur	x2, [x29, #-32]
   1e348:	ldur	x3, [x29, #-40]
   1e34c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1e350:	sub	x9, x29, #0x8
   1e354:	str	w0, [sp, #1992]
   1e358:	mov	x0, x9
   1e35c:	ldr	w1, [sp, #1992]
   1e360:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e364:	tbnz	w0, #0, 1e370 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cee4>
   1e368:	stur	wzr, [x29, #-4]
   1e36c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e370:	ldur	w0, [x29, #-16]
   1e374:	mov	w8, #0x5                   	// #5
   1e378:	mov	w1, w8
   1e37c:	mov	w2, w8
   1e380:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e384:	stur	w0, [x29, #-52]
   1e388:	ldur	x0, [x29, #-24]
   1e38c:	ldur	w1, [x29, #-52]
   1e390:	ldur	x2, [x29, #-32]
   1e394:	ldur	x3, [x29, #-40]
   1e398:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1e39c:	sub	x9, x29, #0x8
   1e3a0:	str	w0, [sp, #1988]
   1e3a4:	mov	x0, x9
   1e3a8:	ldr	w1, [sp, #1988]
   1e3ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e3b0:	tbnz	w0, #0, 1e3bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cf30>
   1e3b4:	stur	wzr, [x29, #-4]
   1e3b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e3bc:	ldur	w0, [x29, #-16]
   1e3c0:	mov	w1, #0x10                  	// #16
   1e3c4:	mov	w2, #0x5                   	// #5
   1e3c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e3cc:	stur	w0, [x29, #-52]
   1e3d0:	ldur	x0, [x29, #-24]
   1e3d4:	ldur	w1, [x29, #-52]
   1e3d8:	ldur	x2, [x29, #-32]
   1e3dc:	ldur	x3, [x29, #-40]
   1e3e0:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1e3e4:	sub	x8, x29, #0x8
   1e3e8:	str	w0, [sp, #1984]
   1e3ec:	mov	x0, x8
   1e3f0:	ldr	w1, [sp, #1984]
   1e3f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e3f8:	tbnz	w0, #0, 1e404 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cf78>
   1e3fc:	stur	wzr, [x29, #-4]
   1e400:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e404:	stur	wzr, [x29, #-52]
   1e408:	ldur	w0, [x29, #-16]
   1e40c:	mov	w1, #0xc                   	// #12
   1e410:	mov	w8, #0x1                   	// #1
   1e414:	mov	w2, w8
   1e418:	str	w8, [sp, #1980]
   1e41c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e420:	ldur	w8, [x29, #-52]
   1e424:	orr	w8, w8, w0
   1e428:	stur	w8, [x29, #-52]
   1e42c:	ldur	w0, [x29, #-16]
   1e430:	mov	w1, #0xf                   	// #15
   1e434:	ldr	w2, [sp, #1980]
   1e438:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e43c:	ldur	w8, [x29, #-52]
   1e440:	orr	w8, w8, w0, lsl #1
   1e444:	stur	w8, [x29, #-52]
   1e448:	ldur	x0, [x29, #-24]
   1e44c:	ldur	w1, [x29, #-52]
   1e450:	ldur	x2, [x29, #-32]
   1e454:	ldur	x3, [x29, #-40]
   1e458:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   1e45c:	sub	x9, x29, #0x8
   1e460:	str	w0, [sp, #1976]
   1e464:	mov	x0, x9
   1e468:	ldr	w1, [sp, #1976]
   1e46c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e470:	tbnz	w0, #0, 1e47c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1cff0>
   1e474:	stur	wzr, [x29, #-4]
   1e478:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e47c:	ldur	w8, [x29, #-8]
   1e480:	stur	w8, [x29, #-4]
   1e484:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e488:	ldur	w0, [x29, #-16]
   1e48c:	mov	w8, wzr
   1e490:	mov	w1, w8
   1e494:	mov	w2, #0x5                   	// #5
   1e498:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e49c:	stur	w0, [x29, #-52]
   1e4a0:	ldur	x0, [x29, #-24]
   1e4a4:	ldur	w1, [x29, #-52]
   1e4a8:	ldur	x2, [x29, #-32]
   1e4ac:	ldur	x3, [x29, #-40]
   1e4b0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1e4b4:	sub	x9, x29, #0x8
   1e4b8:	str	w0, [sp, #1972]
   1e4bc:	mov	x0, x9
   1e4c0:	ldr	w1, [sp, #1972]
   1e4c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e4c8:	tbnz	w0, #0, 1e4d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d048>
   1e4cc:	stur	wzr, [x29, #-4]
   1e4d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e4d4:	ldur	w0, [x29, #-16]
   1e4d8:	mov	w8, #0x5                   	// #5
   1e4dc:	mov	w1, w8
   1e4e0:	mov	w2, w8
   1e4e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e4e8:	stur	w0, [x29, #-52]
   1e4ec:	ldur	x0, [x29, #-24]
   1e4f0:	ldur	w1, [x29, #-52]
   1e4f4:	ldur	x2, [x29, #-32]
   1e4f8:	ldur	x3, [x29, #-40]
   1e4fc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1e500:	sub	x9, x29, #0x8
   1e504:	str	w0, [sp, #1968]
   1e508:	mov	x0, x9
   1e50c:	ldr	w1, [sp, #1968]
   1e510:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e514:	tbnz	w0, #0, 1e520 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d094>
   1e518:	stur	wzr, [x29, #-4]
   1e51c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e520:	ldur	w0, [x29, #-16]
   1e524:	mov	w1, #0x10                  	// #16
   1e528:	mov	w2, #0x5                   	// #5
   1e52c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e530:	stur	w0, [x29, #-52]
   1e534:	ldur	x0, [x29, #-24]
   1e538:	ldur	w1, [x29, #-52]
   1e53c:	ldur	x2, [x29, #-32]
   1e540:	ldur	x3, [x29, #-40]
   1e544:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1e548:	sub	x8, x29, #0x8
   1e54c:	str	w0, [sp, #1964]
   1e550:	mov	x0, x8
   1e554:	ldr	w1, [sp, #1964]
   1e558:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e55c:	tbnz	w0, #0, 1e568 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d0dc>
   1e560:	stur	wzr, [x29, #-4]
   1e564:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e568:	stur	wzr, [x29, #-52]
   1e56c:	ldur	w0, [x29, #-16]
   1e570:	mov	w1, #0xc                   	// #12
   1e574:	mov	w8, #0x1                   	// #1
   1e578:	mov	w2, w8
   1e57c:	str	w8, [sp, #1960]
   1e580:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e584:	ldur	w8, [x29, #-52]
   1e588:	orr	w8, w8, w0
   1e58c:	stur	w8, [x29, #-52]
   1e590:	ldur	w0, [x29, #-16]
   1e594:	mov	w1, #0xf                   	// #15
   1e598:	ldr	w2, [sp, #1960]
   1e59c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e5a0:	ldur	w8, [x29, #-52]
   1e5a4:	orr	w8, w8, w0, lsl #1
   1e5a8:	stur	w8, [x29, #-52]
   1e5ac:	ldur	x0, [x29, #-24]
   1e5b0:	ldur	w1, [x29, #-52]
   1e5b4:	ldur	x2, [x29, #-32]
   1e5b8:	ldur	x3, [x29, #-40]
   1e5bc:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   1e5c0:	sub	x9, x29, #0x8
   1e5c4:	str	w0, [sp, #1956]
   1e5c8:	mov	x0, x9
   1e5cc:	ldr	w1, [sp, #1956]
   1e5d0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e5d4:	tbnz	w0, #0, 1e5e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d154>
   1e5d8:	stur	wzr, [x29, #-4]
   1e5dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e5e0:	ldur	w8, [x29, #-8]
   1e5e4:	stur	w8, [x29, #-4]
   1e5e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e5ec:	ldur	x0, [x29, #-24]
   1e5f0:	ldur	w1, [x29, #-16]
   1e5f4:	ldur	x2, [x29, #-32]
   1e5f8:	ldur	x3, [x29, #-40]
   1e5fc:	bl	2a9b0 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv>
   1e600:	sub	x8, x29, #0x8
   1e604:	str	w0, [sp, #1952]
   1e608:	mov	x0, x8
   1e60c:	ldr	w1, [sp, #1952]
   1e610:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e614:	tbnz	w0, #0, 1e620 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d194>
   1e618:	stur	wzr, [x29, #-4]
   1e61c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e620:	ldur	w8, [x29, #-8]
   1e624:	stur	w8, [x29, #-4]
   1e628:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e62c:	ldur	w0, [x29, #-16]
   1e630:	mov	w8, #0x5                   	// #5
   1e634:	mov	w1, w8
   1e638:	mov	w2, w8
   1e63c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e640:	stur	w0, [x29, #-52]
   1e644:	ldur	x0, [x29, #-24]
   1e648:	ldur	w1, [x29, #-52]
   1e64c:	ldur	x2, [x29, #-32]
   1e650:	ldur	x3, [x29, #-40]
   1e654:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1e658:	sub	x9, x29, #0x8
   1e65c:	str	w0, [sp, #1948]
   1e660:	mov	x0, x9
   1e664:	ldr	w1, [sp, #1948]
   1e668:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e66c:	tbnz	w0, #0, 1e678 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d1ec>
   1e670:	stur	wzr, [x29, #-4]
   1e674:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e678:	ldur	w8, [x29, #-8]
   1e67c:	stur	w8, [x29, #-4]
   1e680:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e684:	ldur	w0, [x29, #-16]
   1e688:	mov	w8, #0x5                   	// #5
   1e68c:	mov	w1, w8
   1e690:	mov	w2, w8
   1e694:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e698:	stur	w0, [x29, #-52]
   1e69c:	ldur	x0, [x29, #-24]
   1e6a0:	ldur	w1, [x29, #-52]
   1e6a4:	ldur	x2, [x29, #-32]
   1e6a8:	ldur	x3, [x29, #-40]
   1e6ac:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1e6b0:	sub	x9, x29, #0x8
   1e6b4:	str	w0, [sp, #1944]
   1e6b8:	mov	x0, x9
   1e6bc:	ldr	w1, [sp, #1944]
   1e6c0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e6c4:	tbnz	w0, #0, 1e6d0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d244>
   1e6c8:	stur	wzr, [x29, #-4]
   1e6cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e6d0:	ldur	w0, [x29, #-16]
   1e6d4:	mov	w1, #0x10                  	// #16
   1e6d8:	mov	w2, #0x5                   	// #5
   1e6dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e6e0:	stur	w0, [x29, #-52]
   1e6e4:	ldur	x0, [x29, #-24]
   1e6e8:	ldur	w1, [x29, #-52]
   1e6ec:	ldur	x2, [x29, #-32]
   1e6f0:	ldur	x3, [x29, #-40]
   1e6f4:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1e6f8:	sub	x8, x29, #0x8
   1e6fc:	str	w0, [sp, #1940]
   1e700:	mov	x0, x8
   1e704:	ldr	w1, [sp, #1940]
   1e708:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e70c:	tbnz	w0, #0, 1e718 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d28c>
   1e710:	stur	wzr, [x29, #-4]
   1e714:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e718:	ldur	w0, [x29, #-16]
   1e71c:	mov	w8, wzr
   1e720:	mov	w1, w8
   1e724:	mov	w8, #0x4                   	// #4
   1e728:	mov	w2, w8
   1e72c:	str	w8, [sp, #1936]
   1e730:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e734:	stur	w0, [x29, #-52]
   1e738:	ldur	x0, [x29, #-24]
   1e73c:	ldur	w8, [x29, #-52]
   1e740:	mov	w3, w8
   1e744:	str	x0, [sp, #1928]
   1e748:	mov	x0, x3
   1e74c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1e750:	add	x9, sp, #0x2, lsl #12
   1e754:	add	x9, x9, #0x648
   1e758:	str	x0, [sp, #9800]
   1e75c:	str	x1, [sp, #9808]
   1e760:	ldr	x0, [sp, #1928]
   1e764:	mov	x1, x9
   1e768:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1e76c:	ldur	w0, [x29, #-16]
   1e770:	mov	w1, #0xc                   	// #12
   1e774:	ldr	w2, [sp, #1936]
   1e778:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e77c:	stur	w0, [x29, #-52]
   1e780:	ldur	x0, [x29, #-24]
   1e784:	ldur	w8, [x29, #-52]
   1e788:	mov	w3, w8
   1e78c:	str	x0, [sp, #1920]
   1e790:	mov	x0, x3
   1e794:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1e798:	add	x9, sp, #0x2, lsl #12
   1e79c:	add	x9, x9, #0x638
   1e7a0:	str	x0, [sp, #9784]
   1e7a4:	str	x1, [sp, #9792]
   1e7a8:	ldr	x0, [sp, #1920]
   1e7ac:	mov	x1, x9
   1e7b0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1e7b4:	ldur	w8, [x29, #-8]
   1e7b8:	stur	w8, [x29, #-4]
   1e7bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e7c0:	ldur	w0, [x29, #-16]
   1e7c4:	mov	w8, #0x5                   	// #5
   1e7c8:	mov	w1, w8
   1e7cc:	mov	w2, w8
   1e7d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e7d4:	stur	w0, [x29, #-52]
   1e7d8:	ldur	x0, [x29, #-24]
   1e7dc:	ldur	w1, [x29, #-52]
   1e7e0:	ldur	x2, [x29, #-32]
   1e7e4:	ldur	x3, [x29, #-40]
   1e7e8:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1e7ec:	sub	x9, x29, #0x8
   1e7f0:	str	w0, [sp, #1916]
   1e7f4:	mov	x0, x9
   1e7f8:	ldr	w1, [sp, #1916]
   1e7fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e800:	tbnz	w0, #0, 1e80c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d380>
   1e804:	stur	wzr, [x29, #-4]
   1e808:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e80c:	ldur	w0, [x29, #-16]
   1e810:	mov	w1, #0x10                  	// #16
   1e814:	mov	w2, #0x5                   	// #5
   1e818:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e81c:	stur	w0, [x29, #-52]
   1e820:	ldur	x0, [x29, #-24]
   1e824:	ldur	w8, [x29, #-52]
   1e828:	mov	w3, w8
   1e82c:	str	x0, [sp, #1904]
   1e830:	mov	x0, x3
   1e834:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1e838:	add	x9, sp, #0x2, lsl #12
   1e83c:	add	x9, x9, #0x628
   1e840:	str	x0, [sp, #9768]
   1e844:	str	x1, [sp, #9776]
   1e848:	ldr	x0, [sp, #1904]
   1e84c:	mov	x1, x9
   1e850:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1e854:	ldur	w0, [x29, #-16]
   1e858:	mov	w8, wzr
   1e85c:	mov	w1, w8
   1e860:	mov	w8, #0x4                   	// #4
   1e864:	mov	w2, w8
   1e868:	str	w8, [sp, #1900]
   1e86c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e870:	stur	w0, [x29, #-52]
   1e874:	ldur	x0, [x29, #-24]
   1e878:	ldur	w8, [x29, #-52]
   1e87c:	mov	w3, w8
   1e880:	str	x0, [sp, #1888]
   1e884:	mov	x0, x3
   1e888:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1e88c:	add	x9, sp, #0x2, lsl #12
   1e890:	add	x9, x9, #0x618
   1e894:	str	x0, [sp, #9752]
   1e898:	str	x1, [sp, #9760]
   1e89c:	ldr	x0, [sp, #1888]
   1e8a0:	mov	x1, x9
   1e8a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1e8a8:	ldur	w0, [x29, #-16]
   1e8ac:	mov	w1, #0xc                   	// #12
   1e8b0:	ldr	w2, [sp, #1900]
   1e8b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e8b8:	stur	w0, [x29, #-52]
   1e8bc:	ldur	x0, [x29, #-24]
   1e8c0:	ldur	w8, [x29, #-52]
   1e8c4:	mov	w3, w8
   1e8c8:	str	x0, [sp, #1880]
   1e8cc:	mov	x0, x3
   1e8d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1e8d4:	add	x9, sp, #0x2, lsl #12
   1e8d8:	add	x9, x9, #0x608
   1e8dc:	str	x0, [sp, #9736]
   1e8e0:	str	x1, [sp, #9744]
   1e8e4:	ldr	x0, [sp, #1880]
   1e8e8:	mov	x1, x9
   1e8ec:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1e8f0:	ldur	w8, [x29, #-8]
   1e8f4:	stur	w8, [x29, #-4]
   1e8f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e8fc:	ldur	w0, [x29, #-16]
   1e900:	mov	w8, wzr
   1e904:	mov	w1, w8
   1e908:	mov	w2, #0x5                   	// #5
   1e90c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e910:	stur	w0, [x29, #-52]
   1e914:	ldur	x0, [x29, #-24]
   1e918:	ldur	w1, [x29, #-52]
   1e91c:	ldur	x2, [x29, #-32]
   1e920:	ldur	x3, [x29, #-40]
   1e924:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1e928:	sub	x9, x29, #0x8
   1e92c:	str	w0, [sp, #1876]
   1e930:	mov	x0, x9
   1e934:	ldr	w1, [sp, #1876]
   1e938:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e93c:	tbnz	w0, #0, 1e948 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d4bc>
   1e940:	stur	wzr, [x29, #-4]
   1e944:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e948:	ldur	w0, [x29, #-16]
   1e94c:	mov	w8, #0x5                   	// #5
   1e950:	mov	w1, w8
   1e954:	mov	w2, w8
   1e958:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e95c:	stur	w0, [x29, #-52]
   1e960:	ldur	x0, [x29, #-24]
   1e964:	ldur	w1, [x29, #-52]
   1e968:	ldur	x2, [x29, #-32]
   1e96c:	ldur	x3, [x29, #-40]
   1e970:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1e974:	sub	x9, x29, #0x8
   1e978:	str	w0, [sp, #1872]
   1e97c:	mov	x0, x9
   1e980:	ldr	w1, [sp, #1872]
   1e984:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e988:	tbnz	w0, #0, 1e994 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d508>
   1e98c:	stur	wzr, [x29, #-4]
   1e990:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e994:	ldur	w8, [x29, #-8]
   1e998:	stur	w8, [x29, #-4]
   1e99c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e9a0:	ldur	w0, [x29, #-16]
   1e9a4:	mov	w8, wzr
   1e9a8:	mov	w1, w8
   1e9ac:	mov	w2, #0x5                   	// #5
   1e9b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1e9b4:	stur	w0, [x29, #-52]
   1e9b8:	ldur	x0, [x29, #-24]
   1e9bc:	ldur	w1, [x29, #-52]
   1e9c0:	ldur	x2, [x29, #-32]
   1e9c4:	ldur	x3, [x29, #-40]
   1e9c8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1e9cc:	sub	x9, x29, #0x8
   1e9d0:	str	w0, [sp, #1868]
   1e9d4:	mov	x0, x9
   1e9d8:	ldr	w1, [sp, #1868]
   1e9dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1e9e0:	tbnz	w0, #0, 1e9ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d560>
   1e9e4:	stur	wzr, [x29, #-4]
   1e9e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1e9ec:	ldur	w0, [x29, #-16]
   1e9f0:	mov	w8, #0x5                   	// #5
   1e9f4:	mov	w1, w8
   1e9f8:	mov	w2, w8
   1e9fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ea00:	stur	w0, [x29, #-52]
   1ea04:	ldur	x0, [x29, #-24]
   1ea08:	ldur	w1, [x29, #-52]
   1ea0c:	ldur	x2, [x29, #-32]
   1ea10:	ldur	x3, [x29, #-40]
   1ea14:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1ea18:	sub	x9, x29, #0x8
   1ea1c:	str	w0, [sp, #1864]
   1ea20:	mov	x0, x9
   1ea24:	ldr	w1, [sp, #1864]
   1ea28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ea2c:	tbnz	w0, #0, 1ea38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d5ac>
   1ea30:	stur	wzr, [x29, #-4]
   1ea34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ea38:	ldur	w0, [x29, #-16]
   1ea3c:	mov	w1, #0x10                  	// #16
   1ea40:	mov	w2, #0x5                   	// #5
   1ea44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ea48:	stur	w0, [x29, #-52]
   1ea4c:	ldur	x0, [x29, #-24]
   1ea50:	ldur	w1, [x29, #-52]
   1ea54:	ldur	x2, [x29, #-32]
   1ea58:	ldur	x3, [x29, #-40]
   1ea5c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1ea60:	sub	x8, x29, #0x8
   1ea64:	str	w0, [sp, #1860]
   1ea68:	mov	x0, x8
   1ea6c:	ldr	w1, [sp, #1860]
   1ea70:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ea74:	tbnz	w0, #0, 1ea80 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d5f4>
   1ea78:	stur	wzr, [x29, #-4]
   1ea7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ea80:	ldur	w8, [x29, #-8]
   1ea84:	stur	w8, [x29, #-4]
   1ea88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ea8c:	ldur	w0, [x29, #-16]
   1ea90:	mov	w8, wzr
   1ea94:	mov	w1, w8
   1ea98:	mov	w2, #0x5                   	// #5
   1ea9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1eaa0:	stur	w0, [x29, #-52]
   1eaa4:	ldur	x0, [x29, #-24]
   1eaa8:	ldur	w1, [x29, #-52]
   1eaac:	ldur	x2, [x29, #-32]
   1eab0:	ldur	x3, [x29, #-40]
   1eab4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1eab8:	sub	x9, x29, #0x8
   1eabc:	str	w0, [sp, #1856]
   1eac0:	mov	x0, x9
   1eac4:	ldr	w1, [sp, #1856]
   1eac8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1eacc:	tbnz	w0, #0, 1ead8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d64c>
   1ead0:	stur	wzr, [x29, #-4]
   1ead4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ead8:	ldur	w0, [x29, #-16]
   1eadc:	mov	w8, #0x5                   	// #5
   1eae0:	mov	w1, w8
   1eae4:	mov	w2, w8
   1eae8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1eaec:	stur	w0, [x29, #-52]
   1eaf0:	ldur	x0, [x29, #-24]
   1eaf4:	ldur	w1, [x29, #-52]
   1eaf8:	ldur	x2, [x29, #-32]
   1eafc:	ldur	x3, [x29, #-40]
   1eb00:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1eb04:	sub	x9, x29, #0x8
   1eb08:	str	w0, [sp, #1852]
   1eb0c:	mov	x0, x9
   1eb10:	ldr	w1, [sp, #1852]
   1eb14:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1eb18:	tbnz	w0, #0, 1eb24 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d698>
   1eb1c:	stur	wzr, [x29, #-4]
   1eb20:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1eb24:	ldur	w0, [x29, #-16]
   1eb28:	mov	w1, #0x10                  	// #16
   1eb2c:	mov	w2, #0x5                   	// #5
   1eb30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1eb34:	stur	w0, [x29, #-52]
   1eb38:	ldur	x0, [x29, #-24]
   1eb3c:	ldur	w1, [x29, #-52]
   1eb40:	ldur	x2, [x29, #-32]
   1eb44:	ldur	x3, [x29, #-40]
   1eb48:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1eb4c:	sub	x8, x29, #0x8
   1eb50:	str	w0, [sp, #1848]
   1eb54:	mov	x0, x8
   1eb58:	ldr	w1, [sp, #1848]
   1eb5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1eb60:	tbnz	w0, #0, 1eb6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d6e0>
   1eb64:	stur	wzr, [x29, #-4]
   1eb68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1eb6c:	ldur	w0, [x29, #-16]
   1eb70:	mov	w1, #0xc                   	// #12
   1eb74:	mov	w2, #0x4                   	// #4
   1eb78:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1eb7c:	stur	w0, [x29, #-52]
   1eb80:	ldur	x0, [x29, #-24]
   1eb84:	ldur	w8, [x29, #-52]
   1eb88:	mov	w3, w8
   1eb8c:	str	x0, [sp, #1840]
   1eb90:	mov	x0, x3
   1eb94:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1eb98:	add	x9, sp, #0x2, lsl #12
   1eb9c:	add	x9, x9, #0x5f8
   1eba0:	str	x0, [sp, #9720]
   1eba4:	str	x1, [sp, #9728]
   1eba8:	ldr	x0, [sp, #1840]
   1ebac:	mov	x1, x9
   1ebb0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1ebb4:	ldur	w8, [x29, #-8]
   1ebb8:	stur	w8, [x29, #-4]
   1ebbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ebc0:	ldur	w0, [x29, #-16]
   1ebc4:	mov	w8, wzr
   1ebc8:	mov	w1, w8
   1ebcc:	mov	w2, #0x5                   	// #5
   1ebd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ebd4:	stur	w0, [x29, #-52]
   1ebd8:	ldur	x0, [x29, #-24]
   1ebdc:	ldur	w1, [x29, #-52]
   1ebe0:	ldur	x2, [x29, #-32]
   1ebe4:	ldur	x3, [x29, #-40]
   1ebe8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1ebec:	sub	x9, x29, #0x8
   1ebf0:	str	w0, [sp, #1836]
   1ebf4:	mov	x0, x9
   1ebf8:	ldr	w1, [sp, #1836]
   1ebfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ec00:	tbnz	w0, #0, 1ec0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d780>
   1ec04:	stur	wzr, [x29, #-4]
   1ec08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ec0c:	ldur	w0, [x29, #-16]
   1ec10:	mov	w8, #0x5                   	// #5
   1ec14:	mov	w1, w8
   1ec18:	mov	w2, w8
   1ec1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ec20:	stur	w0, [x29, #-52]
   1ec24:	ldur	x0, [x29, #-24]
   1ec28:	ldur	w1, [x29, #-52]
   1ec2c:	ldur	x2, [x29, #-32]
   1ec30:	ldur	x3, [x29, #-40]
   1ec34:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1ec38:	sub	x9, x29, #0x8
   1ec3c:	str	w0, [sp, #1832]
   1ec40:	mov	x0, x9
   1ec44:	ldr	w1, [sp, #1832]
   1ec48:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ec4c:	tbnz	w0, #0, 1ec58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d7cc>
   1ec50:	stur	wzr, [x29, #-4]
   1ec54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ec58:	ldur	w0, [x29, #-16]
   1ec5c:	mov	w1, #0x10                  	// #16
   1ec60:	mov	w2, #0x5                   	// #5
   1ec64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ec68:	stur	w0, [x29, #-52]
   1ec6c:	ldur	x0, [x29, #-24]
   1ec70:	ldur	w1, [x29, #-52]
   1ec74:	ldur	x2, [x29, #-32]
   1ec78:	ldur	x3, [x29, #-40]
   1ec7c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1ec80:	sub	x8, x29, #0x8
   1ec84:	str	w0, [sp, #1828]
   1ec88:	mov	x0, x8
   1ec8c:	ldr	w1, [sp, #1828]
   1ec90:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ec94:	tbnz	w0, #0, 1eca0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d814>
   1ec98:	stur	wzr, [x29, #-4]
   1ec9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1eca0:	ldur	w8, [x29, #-8]
   1eca4:	stur	w8, [x29, #-4]
   1eca8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ecac:	ldur	w0, [x29, #-16]
   1ecb0:	mov	w8, wzr
   1ecb4:	mov	w1, w8
   1ecb8:	mov	w2, #0x5                   	// #5
   1ecbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ecc0:	stur	w0, [x29, #-52]
   1ecc4:	ldur	x0, [x29, #-24]
   1ecc8:	ldur	w1, [x29, #-52]
   1eccc:	ldur	x2, [x29, #-32]
   1ecd0:	ldur	x3, [x29, #-40]
   1ecd4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1ecd8:	sub	x9, x29, #0x8
   1ecdc:	str	w0, [sp, #1824]
   1ece0:	mov	x0, x9
   1ece4:	ldr	w1, [sp, #1824]
   1ece8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ecec:	tbnz	w0, #0, 1ecf8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d86c>
   1ecf0:	stur	wzr, [x29, #-4]
   1ecf4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ecf8:	ldur	w0, [x29, #-16]
   1ecfc:	mov	w8, #0x5                   	// #5
   1ed00:	mov	w1, w8
   1ed04:	mov	w2, w8
   1ed08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ed0c:	stur	w0, [x29, #-52]
   1ed10:	ldur	x0, [x29, #-24]
   1ed14:	ldur	w1, [x29, #-52]
   1ed18:	ldur	x2, [x29, #-32]
   1ed1c:	ldur	x3, [x29, #-40]
   1ed20:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1ed24:	sub	x9, x29, #0x8
   1ed28:	str	w0, [sp, #1820]
   1ed2c:	mov	x0, x9
   1ed30:	ldr	w1, [sp, #1820]
   1ed34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ed38:	tbnz	w0, #0, 1ed44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d8b8>
   1ed3c:	stur	wzr, [x29, #-4]
   1ed40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ed44:	ldur	w0, [x29, #-16]
   1ed48:	mov	w1, #0x10                  	// #16
   1ed4c:	mov	w2, #0x5                   	// #5
   1ed50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ed54:	stur	w0, [x29, #-52]
   1ed58:	ldur	x0, [x29, #-24]
   1ed5c:	ldur	w1, [x29, #-52]
   1ed60:	ldur	x2, [x29, #-32]
   1ed64:	ldur	x3, [x29, #-40]
   1ed68:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1ed6c:	sub	x8, x29, #0x8
   1ed70:	str	w0, [sp, #1816]
   1ed74:	mov	x0, x8
   1ed78:	ldr	w1, [sp, #1816]
   1ed7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ed80:	tbnz	w0, #0, 1ed8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d900>
   1ed84:	stur	wzr, [x29, #-4]
   1ed88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ed8c:	ldur	w8, [x29, #-8]
   1ed90:	stur	w8, [x29, #-4]
   1ed94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ed98:	ldur	w0, [x29, #-16]
   1ed9c:	mov	w8, wzr
   1eda0:	mov	w1, w8
   1eda4:	mov	w2, #0x5                   	// #5
   1eda8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1edac:	stur	w0, [x29, #-52]
   1edb0:	ldur	x0, [x29, #-24]
   1edb4:	ldur	w1, [x29, #-52]
   1edb8:	ldur	x2, [x29, #-32]
   1edbc:	ldur	x3, [x29, #-40]
   1edc0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1edc4:	sub	x9, x29, #0x8
   1edc8:	str	w0, [sp, #1812]
   1edcc:	mov	x0, x9
   1edd0:	ldr	w1, [sp, #1812]
   1edd4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1edd8:	tbnz	w0, #0, 1ede4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d958>
   1eddc:	stur	wzr, [x29, #-4]
   1ede0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ede4:	ldur	w0, [x29, #-16]
   1ede8:	mov	w8, #0x5                   	// #5
   1edec:	mov	w1, w8
   1edf0:	mov	w2, w8
   1edf4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1edf8:	stur	w0, [x29, #-52]
   1edfc:	ldur	x0, [x29, #-24]
   1ee00:	ldur	w1, [x29, #-52]
   1ee04:	ldur	x2, [x29, #-32]
   1ee08:	ldur	x3, [x29, #-40]
   1ee0c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1ee10:	sub	x9, x29, #0x8
   1ee14:	str	w0, [sp, #1808]
   1ee18:	mov	x0, x9
   1ee1c:	ldr	w1, [sp, #1808]
   1ee20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ee24:	tbnz	w0, #0, 1ee30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d9a4>
   1ee28:	stur	wzr, [x29, #-4]
   1ee2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ee30:	ldur	w0, [x29, #-16]
   1ee34:	mov	w1, #0x10                  	// #16
   1ee38:	mov	w2, #0x5                   	// #5
   1ee3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ee40:	stur	w0, [x29, #-52]
   1ee44:	ldur	x0, [x29, #-24]
   1ee48:	ldur	w1, [x29, #-52]
   1ee4c:	ldur	x2, [x29, #-32]
   1ee50:	ldur	x3, [x29, #-40]
   1ee54:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1ee58:	sub	x8, x29, #0x8
   1ee5c:	str	w0, [sp, #1804]
   1ee60:	mov	x0, x8
   1ee64:	ldr	w1, [sp, #1804]
   1ee68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ee6c:	tbnz	w0, #0, 1ee78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1d9ec>
   1ee70:	stur	wzr, [x29, #-4]
   1ee74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ee78:	ldur	w8, [x29, #-8]
   1ee7c:	stur	w8, [x29, #-4]
   1ee80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ee84:	ldur	w0, [x29, #-16]
   1ee88:	mov	w8, wzr
   1ee8c:	mov	w1, w8
   1ee90:	mov	w2, #0x5                   	// #5
   1ee94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ee98:	stur	w0, [x29, #-52]
   1ee9c:	ldur	x0, [x29, #-24]
   1eea0:	ldur	w1, [x29, #-52]
   1eea4:	ldur	x2, [x29, #-32]
   1eea8:	ldur	x3, [x29, #-40]
   1eeac:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1eeb0:	sub	x9, x29, #0x8
   1eeb4:	str	w0, [sp, #1800]
   1eeb8:	mov	x0, x9
   1eebc:	ldr	w1, [sp, #1800]
   1eec0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1eec4:	tbnz	w0, #0, 1eed0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1da44>
   1eec8:	stur	wzr, [x29, #-4]
   1eecc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1eed0:	ldur	w0, [x29, #-16]
   1eed4:	mov	w8, #0x5                   	// #5
   1eed8:	mov	w1, w8
   1eedc:	mov	w2, w8
   1eee0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1eee4:	stur	w0, [x29, #-52]
   1eee8:	ldur	x0, [x29, #-24]
   1eeec:	ldur	w1, [x29, #-52]
   1eef0:	ldur	x2, [x29, #-32]
   1eef4:	ldur	x3, [x29, #-40]
   1eef8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1eefc:	sub	x9, x29, #0x8
   1ef00:	str	w0, [sp, #1796]
   1ef04:	mov	x0, x9
   1ef08:	ldr	w1, [sp, #1796]
   1ef0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ef10:	tbnz	w0, #0, 1ef1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1da90>
   1ef14:	stur	wzr, [x29, #-4]
   1ef18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ef1c:	ldur	w0, [x29, #-16]
   1ef20:	mov	w1, #0x10                  	// #16
   1ef24:	mov	w2, #0x5                   	// #5
   1ef28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ef2c:	stur	w0, [x29, #-52]
   1ef30:	ldur	x0, [x29, #-24]
   1ef34:	ldur	w1, [x29, #-52]
   1ef38:	ldur	x2, [x29, #-32]
   1ef3c:	ldur	x3, [x29, #-40]
   1ef40:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1ef44:	sub	x8, x29, #0x8
   1ef48:	str	w0, [sp, #1792]
   1ef4c:	mov	x0, x8
   1ef50:	ldr	w1, [sp, #1792]
   1ef54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ef58:	tbnz	w0, #0, 1ef64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1dad8>
   1ef5c:	stur	wzr, [x29, #-4]
   1ef60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ef64:	ldur	w8, [x29, #-8]
   1ef68:	stur	w8, [x29, #-4]
   1ef6c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ef70:	ldur	w0, [x29, #-16]
   1ef74:	mov	w8, wzr
   1ef78:	mov	w1, w8
   1ef7c:	mov	w2, #0x5                   	// #5
   1ef80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ef84:	stur	w0, [x29, #-52]
   1ef88:	ldur	x0, [x29, #-24]
   1ef8c:	ldur	w1, [x29, #-52]
   1ef90:	ldur	x2, [x29, #-32]
   1ef94:	ldur	x3, [x29, #-40]
   1ef98:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1ef9c:	sub	x9, x29, #0x8
   1efa0:	str	w0, [sp, #1788]
   1efa4:	mov	x0, x9
   1efa8:	ldr	w1, [sp, #1788]
   1efac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1efb0:	tbnz	w0, #0, 1efbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1db30>
   1efb4:	stur	wzr, [x29, #-4]
   1efb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1efbc:	ldur	w0, [x29, #-16]
   1efc0:	mov	w8, #0x5                   	// #5
   1efc4:	mov	w1, w8
   1efc8:	mov	w2, w8
   1efcc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1efd0:	stur	w0, [x29, #-52]
   1efd4:	ldur	x0, [x29, #-24]
   1efd8:	ldur	w1, [x29, #-52]
   1efdc:	ldur	x2, [x29, #-32]
   1efe0:	ldur	x3, [x29, #-40]
   1efe4:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1efe8:	sub	x9, x29, #0x8
   1efec:	str	w0, [sp, #1784]
   1eff0:	mov	x0, x9
   1eff4:	ldr	w1, [sp, #1784]
   1eff8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1effc:	tbnz	w0, #0, 1f008 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1db7c>
   1f000:	stur	wzr, [x29, #-4]
   1f004:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f008:	ldur	w0, [x29, #-16]
   1f00c:	mov	w1, #0x10                  	// #16
   1f010:	mov	w2, #0x5                   	// #5
   1f014:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f018:	stur	w0, [x29, #-52]
   1f01c:	ldur	x0, [x29, #-24]
   1f020:	ldur	w1, [x29, #-52]
   1f024:	ldur	x2, [x29, #-32]
   1f028:	ldur	x3, [x29, #-40]
   1f02c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f030:	sub	x8, x29, #0x8
   1f034:	str	w0, [sp, #1780]
   1f038:	mov	x0, x8
   1f03c:	ldr	w1, [sp, #1780]
   1f040:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f044:	tbnz	w0, #0, 1f050 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1dbc4>
   1f048:	stur	wzr, [x29, #-4]
   1f04c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f050:	ldur	w8, [x29, #-8]
   1f054:	stur	w8, [x29, #-4]
   1f058:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f05c:	ldur	w0, [x29, #-16]
   1f060:	mov	w8, wzr
   1f064:	mov	w1, w8
   1f068:	mov	w2, #0x5                   	// #5
   1f06c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f070:	stur	w0, [x29, #-52]
   1f074:	ldur	x0, [x29, #-24]
   1f078:	ldur	w1, [x29, #-52]
   1f07c:	ldur	x2, [x29, #-32]
   1f080:	ldur	x3, [x29, #-40]
   1f084:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f088:	sub	x9, x29, #0x8
   1f08c:	str	w0, [sp, #1776]
   1f090:	mov	x0, x9
   1f094:	ldr	w1, [sp, #1776]
   1f098:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f09c:	tbnz	w0, #0, 1f0a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1dc1c>
   1f0a0:	stur	wzr, [x29, #-4]
   1f0a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f0a8:	ldur	w0, [x29, #-16]
   1f0ac:	mov	w8, #0x5                   	// #5
   1f0b0:	mov	w1, w8
   1f0b4:	mov	w2, w8
   1f0b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f0bc:	stur	w0, [x29, #-52]
   1f0c0:	ldur	x0, [x29, #-24]
   1f0c4:	ldur	w1, [x29, #-52]
   1f0c8:	ldur	x2, [x29, #-32]
   1f0cc:	ldur	x3, [x29, #-40]
   1f0d0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f0d4:	sub	x9, x29, #0x8
   1f0d8:	str	w0, [sp, #1772]
   1f0dc:	mov	x0, x9
   1f0e0:	ldr	w1, [sp, #1772]
   1f0e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f0e8:	tbnz	w0, #0, 1f0f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1dc68>
   1f0ec:	stur	wzr, [x29, #-4]
   1f0f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f0f4:	ldur	w0, [x29, #-16]
   1f0f8:	mov	w1, #0x10                  	// #16
   1f0fc:	mov	w2, #0x5                   	// #5
   1f100:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f104:	stur	w0, [x29, #-52]
   1f108:	ldur	x0, [x29, #-24]
   1f10c:	ldur	w1, [x29, #-52]
   1f110:	ldur	x2, [x29, #-32]
   1f114:	ldur	x3, [x29, #-40]
   1f118:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f11c:	sub	x8, x29, #0x8
   1f120:	str	w0, [sp, #1768]
   1f124:	mov	x0, x8
   1f128:	ldr	w1, [sp, #1768]
   1f12c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f130:	tbnz	w0, #0, 1f13c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1dcb0>
   1f134:	stur	wzr, [x29, #-4]
   1f138:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f13c:	ldur	w0, [x29, #-16]
   1f140:	mov	w1, #0xa                   	// #10
   1f144:	mov	w2, #0x5                   	// #5
   1f148:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f14c:	stur	w0, [x29, #-52]
   1f150:	ldur	x0, [x29, #-24]
   1f154:	ldur	w1, [x29, #-52]
   1f158:	ldur	x2, [x29, #-32]
   1f15c:	ldur	x3, [x29, #-40]
   1f160:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f164:	sub	x8, x29, #0x8
   1f168:	str	w0, [sp, #1764]
   1f16c:	mov	x0, x8
   1f170:	ldr	w1, [sp, #1764]
   1f174:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f178:	tbnz	w0, #0, 1f184 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1dcf8>
   1f17c:	stur	wzr, [x29, #-4]
   1f180:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f184:	ldur	w8, [x29, #-8]
   1f188:	stur	w8, [x29, #-4]
   1f18c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f190:	ldur	w0, [x29, #-16]
   1f194:	mov	w8, wzr
   1f198:	mov	w1, w8
   1f19c:	mov	w2, #0x5                   	// #5
   1f1a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f1a4:	stur	w0, [x29, #-52]
   1f1a8:	ldur	x0, [x29, #-24]
   1f1ac:	ldur	w1, [x29, #-52]
   1f1b0:	ldur	x2, [x29, #-32]
   1f1b4:	ldur	x3, [x29, #-40]
   1f1b8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f1bc:	sub	x9, x29, #0x8
   1f1c0:	str	w0, [sp, #1760]
   1f1c4:	mov	x0, x9
   1f1c8:	ldr	w1, [sp, #1760]
   1f1cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f1d0:	tbnz	w0, #0, 1f1dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1dd50>
   1f1d4:	stur	wzr, [x29, #-4]
   1f1d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f1dc:	ldur	w0, [x29, #-16]
   1f1e0:	mov	w8, #0x5                   	// #5
   1f1e4:	mov	w1, w8
   1f1e8:	mov	w2, w8
   1f1ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f1f0:	stur	w0, [x29, #-52]
   1f1f4:	ldur	x0, [x29, #-24]
   1f1f8:	ldur	w1, [x29, #-52]
   1f1fc:	ldur	x2, [x29, #-32]
   1f200:	ldur	x3, [x29, #-40]
   1f204:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1f208:	sub	x9, x29, #0x8
   1f20c:	str	w0, [sp, #1756]
   1f210:	mov	x0, x9
   1f214:	ldr	w1, [sp, #1756]
   1f218:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f21c:	tbnz	w0, #0, 1f228 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1dd9c>
   1f220:	stur	wzr, [x29, #-4]
   1f224:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f228:	ldur	w0, [x29, #-16]
   1f22c:	mov	w1, #0x10                  	// #16
   1f230:	mov	w2, #0x5                   	// #5
   1f234:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f238:	stur	w0, [x29, #-52]
   1f23c:	ldur	x0, [x29, #-24]
   1f240:	ldur	w1, [x29, #-52]
   1f244:	ldur	x2, [x29, #-32]
   1f248:	ldur	x3, [x29, #-40]
   1f24c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1f250:	sub	x8, x29, #0x8
   1f254:	str	w0, [sp, #1752]
   1f258:	mov	x0, x8
   1f25c:	ldr	w1, [sp, #1752]
   1f260:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f264:	tbnz	w0, #0, 1f270 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1dde4>
   1f268:	stur	wzr, [x29, #-4]
   1f26c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f270:	ldur	w0, [x29, #-16]
   1f274:	mov	w1, #0xa                   	// #10
   1f278:	mov	w2, #0x5                   	// #5
   1f27c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f280:	stur	w0, [x29, #-52]
   1f284:	ldur	x0, [x29, #-24]
   1f288:	ldur	w1, [x29, #-52]
   1f28c:	ldur	x2, [x29, #-32]
   1f290:	ldur	x3, [x29, #-40]
   1f294:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f298:	sub	x8, x29, #0x8
   1f29c:	str	w0, [sp, #1748]
   1f2a0:	mov	x0, x8
   1f2a4:	ldr	w1, [sp, #1748]
   1f2a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f2ac:	tbnz	w0, #0, 1f2b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1de2c>
   1f2b0:	stur	wzr, [x29, #-4]
   1f2b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f2b8:	ldur	w8, [x29, #-8]
   1f2bc:	stur	w8, [x29, #-4]
   1f2c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f2c4:	ldur	w0, [x29, #-16]
   1f2c8:	mov	w8, #0x5                   	// #5
   1f2cc:	mov	w1, w8
   1f2d0:	mov	w2, w8
   1f2d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f2d8:	stur	w0, [x29, #-52]
   1f2dc:	ldur	x0, [x29, #-24]
   1f2e0:	ldur	w1, [x29, #-52]
   1f2e4:	ldur	x2, [x29, #-32]
   1f2e8:	ldur	x3, [x29, #-40]
   1f2ec:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f2f0:	sub	x9, x29, #0x8
   1f2f4:	str	w0, [sp, #1744]
   1f2f8:	mov	x0, x9
   1f2fc:	ldr	w1, [sp, #1744]
   1f300:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f304:	tbnz	w0, #0, 1f310 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1de84>
   1f308:	stur	wzr, [x29, #-4]
   1f30c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f310:	ldur	w0, [x29, #-16]
   1f314:	mov	w1, #0xf                   	// #15
   1f318:	mov	w2, #0x6                   	// #6
   1f31c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f320:	stur	w0, [x29, #-52]
   1f324:	ldur	x0, [x29, #-24]
   1f328:	ldur	w8, [x29, #-52]
   1f32c:	mov	w3, w8
   1f330:	str	x0, [sp, #1736]
   1f334:	mov	x0, x3
   1f338:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f33c:	add	x9, sp, #0x2, lsl #12
   1f340:	add	x9, x9, #0x5e8
   1f344:	str	x0, [sp, #9704]
   1f348:	str	x1, [sp, #9712]
   1f34c:	ldr	x0, [sp, #1736]
   1f350:	mov	x1, x9
   1f354:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f358:	ldur	w0, [x29, #-16]
   1f35c:	mov	w8, wzr
   1f360:	mov	w1, w8
   1f364:	mov	w2, #0x4                   	// #4
   1f368:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f36c:	stur	w0, [x29, #-52]
   1f370:	ldur	x0, [x29, #-24]
   1f374:	ldur	w8, [x29, #-52]
   1f378:	mov	w3, w8
   1f37c:	str	x0, [sp, #1728]
   1f380:	mov	x0, x3
   1f384:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f388:	add	x9, sp, #0x2, lsl #12
   1f38c:	add	x9, x9, #0x5d8
   1f390:	str	x0, [sp, #9688]
   1f394:	str	x1, [sp, #9696]
   1f398:	ldr	x0, [sp, #1728]
   1f39c:	mov	x1, x9
   1f3a0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f3a4:	ldur	w8, [x29, #-8]
   1f3a8:	stur	w8, [x29, #-4]
   1f3ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f3b0:	ldur	w0, [x29, #-16]
   1f3b4:	mov	w8, #0x5                   	// #5
   1f3b8:	mov	w1, w8
   1f3bc:	mov	w2, w8
   1f3c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f3c4:	stur	w0, [x29, #-52]
   1f3c8:	ldur	x0, [x29, #-24]
   1f3cc:	ldur	w1, [x29, #-52]
   1f3d0:	ldur	x2, [x29, #-32]
   1f3d4:	ldur	x3, [x29, #-40]
   1f3d8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f3dc:	sub	x9, x29, #0x8
   1f3e0:	str	w0, [sp, #1724]
   1f3e4:	mov	x0, x9
   1f3e8:	ldr	w1, [sp, #1724]
   1f3ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f3f0:	tbnz	w0, #0, 1f3fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1df70>
   1f3f4:	stur	wzr, [x29, #-4]
   1f3f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f3fc:	ldur	w0, [x29, #-16]
   1f400:	mov	w1, #0x10                  	// #16
   1f404:	mov	w2, #0x5                   	// #5
   1f408:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f40c:	stur	w0, [x29, #-52]
   1f410:	ldur	x0, [x29, #-24]
   1f414:	ldur	w1, [x29, #-52]
   1f418:	ldur	x2, [x29, #-32]
   1f41c:	ldur	x3, [x29, #-40]
   1f420:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f424:	sub	x8, x29, #0x8
   1f428:	str	w0, [sp, #1720]
   1f42c:	mov	x0, x8
   1f430:	ldr	w1, [sp, #1720]
   1f434:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f438:	tbnz	w0, #0, 1f444 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1dfb8>
   1f43c:	stur	wzr, [x29, #-4]
   1f440:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f444:	ldur	w0, [x29, #-16]
   1f448:	mov	w8, wzr
   1f44c:	mov	w1, w8
   1f450:	mov	w8, #0x4                   	// #4
   1f454:	mov	w2, w8
   1f458:	str	w8, [sp, #1716]
   1f45c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f460:	stur	w0, [x29, #-52]
   1f464:	ldur	x0, [x29, #-24]
   1f468:	ldur	w8, [x29, #-52]
   1f46c:	mov	w3, w8
   1f470:	str	x0, [sp, #1704]
   1f474:	mov	x0, x3
   1f478:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f47c:	add	x9, sp, #0x2, lsl #12
   1f480:	add	x9, x9, #0x5c8
   1f484:	str	x0, [sp, #9672]
   1f488:	str	x1, [sp, #9680]
   1f48c:	ldr	x0, [sp, #1704]
   1f490:	mov	x1, x9
   1f494:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f498:	ldur	w0, [x29, #-16]
   1f49c:	mov	w1, #0xc                   	// #12
   1f4a0:	ldr	w2, [sp, #1716]
   1f4a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f4a8:	stur	w0, [x29, #-52]
   1f4ac:	ldur	x0, [x29, #-24]
   1f4b0:	ldur	w8, [x29, #-52]
   1f4b4:	mov	w3, w8
   1f4b8:	str	x0, [sp, #1696]
   1f4bc:	mov	x0, x3
   1f4c0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f4c4:	add	x9, sp, #0x2, lsl #12
   1f4c8:	add	x9, x9, #0x5b8
   1f4cc:	str	x0, [sp, #9656]
   1f4d0:	str	x1, [sp, #9664]
   1f4d4:	ldr	x0, [sp, #1696]
   1f4d8:	mov	x1, x9
   1f4dc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f4e0:	ldur	w8, [x29, #-8]
   1f4e4:	stur	w8, [x29, #-4]
   1f4e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f4ec:	ldur	w0, [x29, #-16]
   1f4f0:	mov	w8, #0x5                   	// #5
   1f4f4:	mov	w1, w8
   1f4f8:	mov	w2, w8
   1f4fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f500:	stur	w0, [x29, #-52]
   1f504:	ldur	x0, [x29, #-24]
   1f508:	ldur	w1, [x29, #-52]
   1f50c:	ldur	x2, [x29, #-32]
   1f510:	ldur	x3, [x29, #-40]
   1f514:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f518:	sub	x9, x29, #0x8
   1f51c:	str	w0, [sp, #1692]
   1f520:	mov	x0, x9
   1f524:	ldr	w1, [sp, #1692]
   1f528:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f52c:	tbnz	w0, #0, 1f538 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e0ac>
   1f530:	stur	wzr, [x29, #-4]
   1f534:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f538:	ldur	w0, [x29, #-16]
   1f53c:	mov	w1, #0x10                  	// #16
   1f540:	mov	w2, #0x5                   	// #5
   1f544:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f548:	stur	w0, [x29, #-52]
   1f54c:	ldur	x0, [x29, #-24]
   1f550:	ldur	w8, [x29, #-52]
   1f554:	mov	w3, w8
   1f558:	str	x0, [sp, #1680]
   1f55c:	mov	x0, x3
   1f560:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f564:	add	x9, sp, #0x2, lsl #12
   1f568:	add	x9, x9, #0x5a8
   1f56c:	str	x0, [sp, #9640]
   1f570:	str	x1, [sp, #9648]
   1f574:	ldr	x0, [sp, #1680]
   1f578:	mov	x1, x9
   1f57c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f580:	ldur	w0, [x29, #-16]
   1f584:	mov	w8, wzr
   1f588:	mov	w1, w8
   1f58c:	mov	w8, #0x4                   	// #4
   1f590:	mov	w2, w8
   1f594:	str	w8, [sp, #1676]
   1f598:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f59c:	stur	w0, [x29, #-52]
   1f5a0:	ldur	x0, [x29, #-24]
   1f5a4:	ldur	w8, [x29, #-52]
   1f5a8:	mov	w3, w8
   1f5ac:	str	x0, [sp, #1664]
   1f5b0:	mov	x0, x3
   1f5b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f5b8:	add	x9, sp, #0x2, lsl #12
   1f5bc:	add	x9, x9, #0x598
   1f5c0:	str	x0, [sp, #9624]
   1f5c4:	str	x1, [sp, #9632]
   1f5c8:	ldr	x0, [sp, #1664]
   1f5cc:	mov	x1, x9
   1f5d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f5d4:	ldur	w0, [x29, #-16]
   1f5d8:	mov	w1, #0xc                   	// #12
   1f5dc:	ldr	w2, [sp, #1676]
   1f5e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f5e4:	stur	w0, [x29, #-52]
   1f5e8:	ldur	x0, [x29, #-24]
   1f5ec:	ldur	w8, [x29, #-52]
   1f5f0:	mov	w3, w8
   1f5f4:	str	x0, [sp, #1656]
   1f5f8:	mov	x0, x3
   1f5fc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f600:	add	x9, sp, #0x2, lsl #12
   1f604:	add	x9, x9, #0x588
   1f608:	str	x0, [sp, #9608]
   1f60c:	str	x1, [sp, #9616]
   1f610:	ldr	x0, [sp, #1656]
   1f614:	mov	x1, x9
   1f618:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f61c:	ldur	w8, [x29, #-8]
   1f620:	stur	w8, [x29, #-4]
   1f624:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f628:	ldur	w0, [x29, #-16]
   1f62c:	mov	w8, wzr
   1f630:	mov	w1, w8
   1f634:	mov	w8, #0x5                   	// #5
   1f638:	mov	w2, w8
   1f63c:	str	w8, [sp, #1652]
   1f640:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f644:	stur	w0, [x29, #-52]
   1f648:	ldur	x0, [x29, #-24]
   1f64c:	ldur	w8, [x29, #-52]
   1f650:	mov	w3, w8
   1f654:	str	x0, [sp, #1640]
   1f658:	mov	x0, x3
   1f65c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f660:	add	x9, sp, #0x2, lsl #12
   1f664:	add	x9, x9, #0x578
   1f668:	str	x0, [sp, #9592]
   1f66c:	str	x1, [sp, #9600]
   1f670:	ldr	x0, [sp, #1640]
   1f674:	mov	x1, x9
   1f678:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1f67c:	ldur	w0, [x29, #-16]
   1f680:	ldr	w1, [sp, #1652]
   1f684:	mov	w2, #0x13                  	// #19
   1f688:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f68c:	stur	w0, [x29, #-52]
   1f690:	ldur	x0, [x29, #-24]
   1f694:	ldur	w1, [x29, #-52]
   1f698:	ldur	x2, [x29, #-32]
   1f69c:	ldur	x3, [x29, #-40]
   1f6a0:	bl	29a68 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   1f6a4:	sub	x9, x29, #0x8
   1f6a8:	str	w0, [sp, #1636]
   1f6ac:	mov	x0, x9
   1f6b0:	ldr	w1, [sp, #1636]
   1f6b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f6b8:	tbnz	w0, #0, 1f6c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e238>
   1f6bc:	stur	wzr, [x29, #-4]
   1f6c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f6c4:	ldur	w8, [x29, #-8]
   1f6c8:	stur	w8, [x29, #-4]
   1f6cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f6d0:	ldur	w0, [x29, #-16]
   1f6d4:	mov	w8, wzr
   1f6d8:	mov	w1, w8
   1f6dc:	mov	w2, #0x5                   	// #5
   1f6e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f6e4:	stur	w0, [x29, #-52]
   1f6e8:	ldur	x0, [x29, #-24]
   1f6ec:	ldur	w1, [x29, #-52]
   1f6f0:	ldur	x2, [x29, #-32]
   1f6f4:	ldur	x3, [x29, #-40]
   1f6f8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f6fc:	sub	x9, x29, #0x8
   1f700:	str	w0, [sp, #1632]
   1f704:	mov	x0, x9
   1f708:	ldr	w1, [sp, #1632]
   1f70c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f710:	tbnz	w0, #0, 1f71c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e290>
   1f714:	stur	wzr, [x29, #-4]
   1f718:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f71c:	ldur	w0, [x29, #-16]
   1f720:	mov	w8, #0x5                   	// #5
   1f724:	mov	w1, w8
   1f728:	mov	w2, w8
   1f72c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f730:	stur	w0, [x29, #-52]
   1f734:	ldur	x0, [x29, #-24]
   1f738:	ldur	w1, [x29, #-52]
   1f73c:	ldur	x2, [x29, #-32]
   1f740:	ldur	x3, [x29, #-40]
   1f744:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1f748:	sub	x9, x29, #0x8
   1f74c:	str	w0, [sp, #1628]
   1f750:	mov	x0, x9
   1f754:	ldr	w1, [sp, #1628]
   1f758:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f75c:	tbnz	w0, #0, 1f768 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e2dc>
   1f760:	stur	wzr, [x29, #-4]
   1f764:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f768:	ldur	w8, [x29, #-8]
   1f76c:	stur	w8, [x29, #-4]
   1f770:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f774:	ldur	w0, [x29, #-16]
   1f778:	mov	w8, #0x5                   	// #5
   1f77c:	mov	w1, w8
   1f780:	mov	w2, w8
   1f784:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f788:	stur	w0, [x29, #-52]
   1f78c:	ldur	x0, [x29, #-24]
   1f790:	ldur	w1, [x29, #-52]
   1f794:	ldur	x2, [x29, #-32]
   1f798:	ldur	x3, [x29, #-40]
   1f79c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1f7a0:	sub	x9, x29, #0x8
   1f7a4:	str	w0, [sp, #1624]
   1f7a8:	mov	x0, x9
   1f7ac:	ldr	w1, [sp, #1624]
   1f7b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f7b4:	tbnz	w0, #0, 1f7c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e334>
   1f7b8:	stur	wzr, [x29, #-4]
   1f7bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f7c0:	ldur	w0, [x29, #-16]
   1f7c4:	mov	w8, wzr
   1f7c8:	mov	w1, w8
   1f7cc:	mov	w2, #0x5                   	// #5
   1f7d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f7d4:	stur	w0, [x29, #-52]
   1f7d8:	ldur	x0, [x29, #-24]
   1f7dc:	ldur	w1, [x29, #-52]
   1f7e0:	ldur	x2, [x29, #-32]
   1f7e4:	ldur	x3, [x29, #-40]
   1f7e8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1f7ec:	sub	x9, x29, #0x8
   1f7f0:	str	w0, [sp, #1620]
   1f7f4:	mov	x0, x9
   1f7f8:	ldr	w1, [sp, #1620]
   1f7fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f800:	tbnz	w0, #0, 1f80c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e380>
   1f804:	stur	wzr, [x29, #-4]
   1f808:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f80c:	ldur	w0, [x29, #-16]
   1f810:	mov	w8, #0x5                   	// #5
   1f814:	mov	w1, w8
   1f818:	mov	w2, w8
   1f81c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f820:	stur	w0, [x29, #-52]
   1f824:	ldur	x0, [x29, #-24]
   1f828:	ldur	w1, [x29, #-52]
   1f82c:	ldur	x2, [x29, #-32]
   1f830:	ldur	x3, [x29, #-40]
   1f834:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1f838:	sub	x9, x29, #0x8
   1f83c:	str	w0, [sp, #1616]
   1f840:	mov	x0, x9
   1f844:	ldr	w1, [sp, #1616]
   1f848:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f84c:	tbnz	w0, #0, 1f858 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e3cc>
   1f850:	stur	wzr, [x29, #-4]
   1f854:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f858:	ldur	w0, [x29, #-16]
   1f85c:	mov	w1, #0xc                   	// #12
   1f860:	mov	w2, #0x9                   	// #9
   1f864:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f868:	stur	w0, [x29, #-52]
   1f86c:	ldur	x0, [x29, #-24]
   1f870:	ldur	w8, [x29, #-52]
   1f874:	mov	w1, w8
   1f878:	ldur	x2, [x29, #-32]
   1f87c:	ldur	x3, [x29, #-40]
   1f880:	bl	275f8 <_ZL10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
   1f884:	sub	x9, x29, #0x8
   1f888:	str	w0, [sp, #1612]
   1f88c:	mov	x0, x9
   1f890:	ldr	w1, [sp, #1612]
   1f894:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f898:	tbnz	w0, #0, 1f8a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e418>
   1f89c:	stur	wzr, [x29, #-4]
   1f8a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f8a4:	ldur	w8, [x29, #-8]
   1f8a8:	stur	w8, [x29, #-4]
   1f8ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f8b0:	ldur	w0, [x29, #-16]
   1f8b4:	mov	w8, wzr
   1f8b8:	mov	w1, w8
   1f8bc:	mov	w2, #0x5                   	// #5
   1f8c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f8c4:	stur	w0, [x29, #-52]
   1f8c8:	ldur	x0, [x29, #-24]
   1f8cc:	ldur	w1, [x29, #-52]
   1f8d0:	ldur	x2, [x29, #-32]
   1f8d4:	ldur	x3, [x29, #-40]
   1f8d8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1f8dc:	sub	x9, x29, #0x8
   1f8e0:	str	w0, [sp, #1608]
   1f8e4:	mov	x0, x9
   1f8e8:	ldr	w1, [sp, #1608]
   1f8ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f8f0:	tbnz	w0, #0, 1f8fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e470>
   1f8f4:	stur	wzr, [x29, #-4]
   1f8f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f8fc:	ldur	w0, [x29, #-16]
   1f900:	mov	w8, #0x5                   	// #5
   1f904:	mov	w1, w8
   1f908:	mov	w2, w8
   1f90c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f910:	stur	w0, [x29, #-52]
   1f914:	ldur	x0, [x29, #-24]
   1f918:	ldur	w1, [x29, #-52]
   1f91c:	ldur	x2, [x29, #-32]
   1f920:	ldur	x3, [x29, #-40]
   1f924:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1f928:	sub	x9, x29, #0x8
   1f92c:	str	w0, [sp, #1604]
   1f930:	mov	x0, x9
   1f934:	ldr	w1, [sp, #1604]
   1f938:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f93c:	tbnz	w0, #0, 1f948 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e4bc>
   1f940:	stur	wzr, [x29, #-4]
   1f944:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f948:	ldur	w0, [x29, #-16]
   1f94c:	mov	w1, #0xc                   	// #12
   1f950:	mov	w2, #0x9                   	// #9
   1f954:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f958:	stur	w0, [x29, #-52]
   1f95c:	ldur	x0, [x29, #-24]
   1f960:	ldur	w8, [x29, #-52]
   1f964:	mov	w1, w8
   1f968:	ldur	x2, [x29, #-32]
   1f96c:	ldur	x3, [x29, #-40]
   1f970:	bl	275f8 <_ZL10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
   1f974:	sub	x9, x29, #0x8
   1f978:	str	w0, [sp, #1600]
   1f97c:	mov	x0, x9
   1f980:	ldr	w1, [sp, #1600]
   1f984:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f988:	tbnz	w0, #0, 1f994 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e508>
   1f98c:	stur	wzr, [x29, #-4]
   1f990:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f994:	ldur	w8, [x29, #-8]
   1f998:	stur	w8, [x29, #-4]
   1f99c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f9a0:	ldur	w0, [x29, #-16]
   1f9a4:	mov	w8, wzr
   1f9a8:	mov	w1, w8
   1f9ac:	mov	w2, #0x5                   	// #5
   1f9b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1f9b4:	stur	w0, [x29, #-52]
   1f9b8:	ldur	x0, [x29, #-24]
   1f9bc:	ldur	w1, [x29, #-52]
   1f9c0:	ldur	x2, [x29, #-32]
   1f9c4:	ldur	x3, [x29, #-40]
   1f9c8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1f9cc:	sub	x9, x29, #0x8
   1f9d0:	str	w0, [sp, #1596]
   1f9d4:	mov	x0, x9
   1f9d8:	ldr	w1, [sp, #1596]
   1f9dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1f9e0:	tbnz	w0, #0, 1f9ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e560>
   1f9e4:	stur	wzr, [x29, #-4]
   1f9e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1f9ec:	ldur	w0, [x29, #-16]
   1f9f0:	mov	w8, wzr
   1f9f4:	mov	w1, w8
   1f9f8:	mov	w2, #0x5                   	// #5
   1f9fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fa00:	stur	w0, [x29, #-52]
   1fa04:	ldur	x0, [x29, #-24]
   1fa08:	ldur	w1, [x29, #-52]
   1fa0c:	ldur	x2, [x29, #-32]
   1fa10:	ldur	x3, [x29, #-40]
   1fa14:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1fa18:	sub	x9, x29, #0x8
   1fa1c:	str	w0, [sp, #1592]
   1fa20:	mov	x0, x9
   1fa24:	ldr	w1, [sp, #1592]
   1fa28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fa2c:	tbnz	w0, #0, 1fa38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e5ac>
   1fa30:	stur	wzr, [x29, #-4]
   1fa34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fa38:	ldur	w0, [x29, #-16]
   1fa3c:	mov	w8, #0x5                   	// #5
   1fa40:	mov	w1, w8
   1fa44:	mov	w2, w8
   1fa48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fa4c:	stur	w0, [x29, #-52]
   1fa50:	ldur	x0, [x29, #-24]
   1fa54:	ldur	w1, [x29, #-52]
   1fa58:	ldur	x2, [x29, #-32]
   1fa5c:	ldur	x3, [x29, #-40]
   1fa60:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1fa64:	sub	x9, x29, #0x8
   1fa68:	str	w0, [sp, #1588]
   1fa6c:	mov	x0, x9
   1fa70:	ldr	w1, [sp, #1588]
   1fa74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fa78:	tbnz	w0, #0, 1fa84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e5f8>
   1fa7c:	stur	wzr, [x29, #-4]
   1fa80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fa84:	ldur	w0, [x29, #-16]
   1fa88:	mov	w1, #0xc                   	// #12
   1fa8c:	mov	w2, #0x9                   	// #9
   1fa90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fa94:	stur	w0, [x29, #-52]
   1fa98:	ldur	x0, [x29, #-24]
   1fa9c:	ldur	w8, [x29, #-52]
   1faa0:	mov	w1, w8
   1faa4:	ldur	x2, [x29, #-32]
   1faa8:	ldur	x3, [x29, #-40]
   1faac:	bl	275f8 <_ZL10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
   1fab0:	sub	x9, x29, #0x8
   1fab4:	str	w0, [sp, #1584]
   1fab8:	mov	x0, x9
   1fabc:	ldr	w1, [sp, #1584]
   1fac0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fac4:	tbnz	w0, #0, 1fad0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e644>
   1fac8:	stur	wzr, [x29, #-4]
   1facc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fad0:	ldur	w8, [x29, #-8]
   1fad4:	stur	w8, [x29, #-4]
   1fad8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fadc:	ldur	w0, [x29, #-16]
   1fae0:	mov	w8, wzr
   1fae4:	mov	w1, w8
   1fae8:	mov	w2, #0x5                   	// #5
   1faec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1faf0:	stur	w0, [x29, #-52]
   1faf4:	ldur	x0, [x29, #-24]
   1faf8:	ldur	w1, [x29, #-52]
   1fafc:	ldur	x2, [x29, #-32]
   1fb00:	ldur	x3, [x29, #-40]
   1fb04:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1fb08:	sub	x9, x29, #0x8
   1fb0c:	str	w0, [sp, #1580]
   1fb10:	mov	x0, x9
   1fb14:	ldr	w1, [sp, #1580]
   1fb18:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fb1c:	tbnz	w0, #0, 1fb28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e69c>
   1fb20:	stur	wzr, [x29, #-4]
   1fb24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fb28:	ldur	w0, [x29, #-16]
   1fb2c:	mov	w8, #0x5                   	// #5
   1fb30:	mov	w1, w8
   1fb34:	mov	w2, w8
   1fb38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fb3c:	stur	w0, [x29, #-52]
   1fb40:	ldur	x0, [x29, #-24]
   1fb44:	ldur	w1, [x29, #-52]
   1fb48:	ldur	x2, [x29, #-32]
   1fb4c:	ldur	x3, [x29, #-40]
   1fb50:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1fb54:	sub	x9, x29, #0x8
   1fb58:	str	w0, [sp, #1576]
   1fb5c:	mov	x0, x9
   1fb60:	ldr	w1, [sp, #1576]
   1fb64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fb68:	tbnz	w0, #0, 1fb74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e6e8>
   1fb6c:	stur	wzr, [x29, #-4]
   1fb70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fb74:	ldur	w8, [x29, #-8]
   1fb78:	stur	w8, [x29, #-4]
   1fb7c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fb80:	ldur	w0, [x29, #-16]
   1fb84:	mov	w8, wzr
   1fb88:	mov	w1, w8
   1fb8c:	mov	w2, #0x5                   	// #5
   1fb90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fb94:	stur	w0, [x29, #-52]
   1fb98:	ldur	x0, [x29, #-24]
   1fb9c:	ldur	w1, [x29, #-52]
   1fba0:	ldur	x2, [x29, #-32]
   1fba4:	ldur	x3, [x29, #-40]
   1fba8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1fbac:	sub	x9, x29, #0x8
   1fbb0:	str	w0, [sp, #1572]
   1fbb4:	mov	x0, x9
   1fbb8:	ldr	w1, [sp, #1572]
   1fbbc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fbc0:	tbnz	w0, #0, 1fbcc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e740>
   1fbc4:	stur	wzr, [x29, #-4]
   1fbc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fbcc:	ldur	w0, [x29, #-16]
   1fbd0:	mov	w1, #0x10                  	// #16
   1fbd4:	mov	w2, #0x5                   	// #5
   1fbd8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fbdc:	stur	w0, [x29, #-52]
   1fbe0:	ldur	x0, [x29, #-24]
   1fbe4:	ldur	w1, [x29, #-52]
   1fbe8:	ldur	x2, [x29, #-32]
   1fbec:	ldur	x3, [x29, #-40]
   1fbf0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1fbf4:	sub	x8, x29, #0x8
   1fbf8:	str	w0, [sp, #1568]
   1fbfc:	mov	x0, x8
   1fc00:	ldr	w1, [sp, #1568]
   1fc04:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fc08:	tbnz	w0, #0, 1fc14 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e788>
   1fc0c:	stur	wzr, [x29, #-4]
   1fc10:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fc14:	ldur	w0, [x29, #-16]
   1fc18:	mov	w8, #0x5                   	// #5
   1fc1c:	mov	w1, w8
   1fc20:	mov	w2, w8
   1fc24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fc28:	stur	w0, [x29, #-52]
   1fc2c:	ldur	x0, [x29, #-24]
   1fc30:	ldur	w1, [x29, #-52]
   1fc34:	ldur	x2, [x29, #-32]
   1fc38:	ldur	x3, [x29, #-40]
   1fc3c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1fc40:	sub	x9, x29, #0x8
   1fc44:	str	w0, [sp, #1564]
   1fc48:	mov	x0, x9
   1fc4c:	ldr	w1, [sp, #1564]
   1fc50:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fc54:	tbnz	w0, #0, 1fc60 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e7d4>
   1fc58:	stur	wzr, [x29, #-4]
   1fc5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fc60:	ldur	w8, [x29, #-8]
   1fc64:	stur	w8, [x29, #-4]
   1fc68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fc6c:	ldur	w0, [x29, #-16]
   1fc70:	mov	w8, wzr
   1fc74:	mov	w1, w8
   1fc78:	mov	w2, #0x5                   	// #5
   1fc7c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fc80:	stur	w0, [x29, #-52]
   1fc84:	ldur	x0, [x29, #-24]
   1fc88:	ldur	w1, [x29, #-52]
   1fc8c:	ldur	x2, [x29, #-32]
   1fc90:	ldur	x3, [x29, #-40]
   1fc94:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1fc98:	sub	x9, x29, #0x8
   1fc9c:	str	w0, [sp, #1560]
   1fca0:	mov	x0, x9
   1fca4:	ldr	w1, [sp, #1560]
   1fca8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fcac:	tbnz	w0, #0, 1fcb8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e82c>
   1fcb0:	stur	wzr, [x29, #-4]
   1fcb4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fcb8:	ldur	w0, [x29, #-16]
   1fcbc:	mov	w8, #0x5                   	// #5
   1fcc0:	mov	w1, w8
   1fcc4:	mov	w2, w8
   1fcc8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fccc:	stur	w0, [x29, #-52]
   1fcd0:	ldur	x0, [x29, #-24]
   1fcd4:	ldur	w1, [x29, #-52]
   1fcd8:	ldur	x2, [x29, #-32]
   1fcdc:	ldur	x3, [x29, #-40]
   1fce0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1fce4:	sub	x9, x29, #0x8
   1fce8:	str	w0, [sp, #1556]
   1fcec:	mov	x0, x9
   1fcf0:	ldr	w1, [sp, #1556]
   1fcf4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fcf8:	tbnz	w0, #0, 1fd04 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e878>
   1fcfc:	stur	wzr, [x29, #-4]
   1fd00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fd04:	stur	wzr, [x29, #-52]
   1fd08:	ldur	w0, [x29, #-16]
   1fd0c:	mov	w1, #0xc                   	// #12
   1fd10:	mov	w2, #0x9                   	// #9
   1fd14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fd18:	ldur	w8, [x29, #-52]
   1fd1c:	orr	w8, w8, w0
   1fd20:	stur	w8, [x29, #-52]
   1fd24:	ldur	w0, [x29, #-16]
   1fd28:	mov	w1, #0x16                  	// #22
   1fd2c:	mov	w2, #0x1                   	// #1
   1fd30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fd34:	ldur	w8, [x29, #-52]
   1fd38:	orr	w8, w8, w0, lsl #9
   1fd3c:	stur	w8, [x29, #-52]
   1fd40:	ldur	x0, [x29, #-24]
   1fd44:	ldur	w8, [x29, #-52]
   1fd48:	mov	w1, w8
   1fd4c:	ldur	x2, [x29, #-32]
   1fd50:	ldur	x3, [x29, #-40]
   1fd54:	bl	2ad48 <_ZL10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
   1fd58:	sub	x9, x29, #0x8
   1fd5c:	str	w0, [sp, #1552]
   1fd60:	mov	x0, x9
   1fd64:	ldr	w1, [sp, #1552]
   1fd68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fd6c:	tbnz	w0, #0, 1fd78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e8ec>
   1fd70:	stur	wzr, [x29, #-4]
   1fd74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fd78:	ldur	w8, [x29, #-8]
   1fd7c:	stur	w8, [x29, #-4]
   1fd80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fd84:	ldur	w0, [x29, #-16]
   1fd88:	mov	w8, #0x5                   	// #5
   1fd8c:	mov	w1, w8
   1fd90:	mov	w2, w8
   1fd94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fd98:	stur	w0, [x29, #-52]
   1fd9c:	ldur	x0, [x29, #-24]
   1fda0:	ldur	w1, [x29, #-52]
   1fda4:	ldur	x2, [x29, #-32]
   1fda8:	ldur	x3, [x29, #-40]
   1fdac:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1fdb0:	sub	x9, x29, #0x8
   1fdb4:	str	w0, [sp, #1548]
   1fdb8:	mov	x0, x9
   1fdbc:	ldr	w1, [sp, #1548]
   1fdc0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fdc4:	tbnz	w0, #0, 1fdd0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e944>
   1fdc8:	stur	wzr, [x29, #-4]
   1fdcc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fdd0:	ldur	w0, [x29, #-16]
   1fdd4:	mov	w8, wzr
   1fdd8:	mov	w1, w8
   1fddc:	mov	w2, #0x5                   	// #5
   1fde0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fde4:	stur	w0, [x29, #-52]
   1fde8:	ldur	x0, [x29, #-24]
   1fdec:	ldur	w1, [x29, #-52]
   1fdf0:	ldur	x2, [x29, #-32]
   1fdf4:	ldur	x3, [x29, #-40]
   1fdf8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   1fdfc:	sub	x9, x29, #0x8
   1fe00:	str	w0, [sp, #1544]
   1fe04:	mov	x0, x9
   1fe08:	ldr	w1, [sp, #1544]
   1fe0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fe10:	tbnz	w0, #0, 1fe1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e990>
   1fe14:	stur	wzr, [x29, #-4]
   1fe18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fe1c:	ldur	w0, [x29, #-16]
   1fe20:	mov	w8, #0x5                   	// #5
   1fe24:	mov	w1, w8
   1fe28:	mov	w2, w8
   1fe2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fe30:	stur	w0, [x29, #-52]
   1fe34:	ldur	x0, [x29, #-24]
   1fe38:	ldur	w1, [x29, #-52]
   1fe3c:	ldur	x2, [x29, #-32]
   1fe40:	ldur	x3, [x29, #-40]
   1fe44:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1fe48:	sub	x9, x29, #0x8
   1fe4c:	str	w0, [sp, #1540]
   1fe50:	mov	x0, x9
   1fe54:	ldr	w1, [sp, #1540]
   1fe58:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fe5c:	tbnz	w0, #0, 1fe68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1e9dc>
   1fe60:	stur	wzr, [x29, #-4]
   1fe64:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fe68:	stur	wzr, [x29, #-52]
   1fe6c:	ldur	w0, [x29, #-16]
   1fe70:	mov	w1, #0xc                   	// #12
   1fe74:	mov	w2, #0x9                   	// #9
   1fe78:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fe7c:	ldur	w8, [x29, #-52]
   1fe80:	orr	w8, w8, w0
   1fe84:	stur	w8, [x29, #-52]
   1fe88:	ldur	w0, [x29, #-16]
   1fe8c:	mov	w1, #0x16                  	// #22
   1fe90:	mov	w2, #0x1                   	// #1
   1fe94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1fe98:	ldur	w8, [x29, #-52]
   1fe9c:	orr	w8, w8, w0, lsl #9
   1fea0:	stur	w8, [x29, #-52]
   1fea4:	ldur	x0, [x29, #-24]
   1fea8:	ldur	w8, [x29, #-52]
   1feac:	mov	w1, w8
   1feb0:	ldur	x2, [x29, #-32]
   1feb4:	ldur	x3, [x29, #-40]
   1feb8:	bl	2ad48 <_ZL10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>
   1febc:	sub	x9, x29, #0x8
   1fec0:	str	w0, [sp, #1536]
   1fec4:	mov	x0, x9
   1fec8:	ldr	w1, [sp, #1536]
   1fecc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1fed0:	tbnz	w0, #0, 1fedc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ea50>
   1fed4:	stur	wzr, [x29, #-4]
   1fed8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fedc:	ldur	w8, [x29, #-8]
   1fee0:	stur	w8, [x29, #-4]
   1fee4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1fee8:	ldur	w0, [x29, #-16]
   1feec:	mov	w8, wzr
   1fef0:	mov	w1, w8
   1fef4:	mov	w8, #0x5                   	// #5
   1fef8:	mov	w2, w8
   1fefc:	str	w8, [sp, #1532]
   1ff00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ff04:	stur	w0, [x29, #-52]
   1ff08:	ldur	x0, [x29, #-24]
   1ff0c:	ldur	w8, [x29, #-52]
   1ff10:	mov	w3, w8
   1ff14:	str	x0, [sp, #1520]
   1ff18:	mov	x0, x3
   1ff1c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1ff20:	add	x9, sp, #0x2, lsl #12
   1ff24:	add	x9, x9, #0x568
   1ff28:	str	x0, [sp, #9576]
   1ff2c:	str	x1, [sp, #9584]
   1ff30:	ldr	x0, [sp, #1520]
   1ff34:	mov	x1, x9
   1ff38:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   1ff3c:	ldur	w0, [x29, #-16]
   1ff40:	ldr	w1, [sp, #1532]
   1ff44:	ldr	w2, [sp, #1532]
   1ff48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ff4c:	stur	w0, [x29, #-52]
   1ff50:	ldur	x0, [x29, #-24]
   1ff54:	ldur	w1, [x29, #-52]
   1ff58:	ldur	x2, [x29, #-32]
   1ff5c:	ldur	x3, [x29, #-40]
   1ff60:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   1ff64:	sub	x9, x29, #0x8
   1ff68:	str	w0, [sp, #1516]
   1ff6c:	mov	x0, x9
   1ff70:	ldr	w1, [sp, #1516]
   1ff74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ff78:	tbnz	w0, #0, 1ff84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1eaf8>
   1ff7c:	stur	wzr, [x29, #-4]
   1ff80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ff84:	ldur	w0, [x29, #-16]
   1ff88:	mov	w1, #0x10                  	// #16
   1ff8c:	mov	w2, #0x5                   	// #5
   1ff90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ff94:	stur	w0, [x29, #-52]
   1ff98:	ldur	x0, [x29, #-24]
   1ff9c:	ldur	w1, [x29, #-52]
   1ffa0:	ldur	x2, [x29, #-32]
   1ffa4:	ldur	x3, [x29, #-40]
   1ffa8:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   1ffac:	sub	x8, x29, #0x8
   1ffb0:	str	w0, [sp, #1512]
   1ffb4:	mov	x0, x8
   1ffb8:	ldr	w1, [sp, #1512]
   1ffbc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1ffc0:	tbnz	w0, #0, 1ffcc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1eb40>
   1ffc4:	stur	wzr, [x29, #-4]
   1ffc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   1ffcc:	stur	wzr, [x29, #-52]
   1ffd0:	ldur	w0, [x29, #-16]
   1ffd4:	mov	w1, #0xc                   	// #12
   1ffd8:	mov	w8, #0x1                   	// #1
   1ffdc:	mov	w2, w8
   1ffe0:	str	w8, [sp, #1508]
   1ffe4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   1ffe8:	ldur	w8, [x29, #-52]
   1ffec:	orr	w8, w8, w0
   1fff0:	stur	w8, [x29, #-52]
   1fff4:	ldur	w0, [x29, #-16]
   1fff8:	mov	w1, #0xf                   	// #15
   1fffc:	ldr	w2, [sp, #1508]
   20000:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20004:	ldur	w8, [x29, #-52]
   20008:	orr	w8, w8, w0, lsl #1
   2000c:	stur	w8, [x29, #-52]
   20010:	ldur	x0, [x29, #-24]
   20014:	ldur	w1, [x29, #-52]
   20018:	ldur	x2, [x29, #-32]
   2001c:	ldur	x3, [x29, #-40]
   20020:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   20024:	sub	x9, x29, #0x8
   20028:	str	w0, [sp, #1504]
   2002c:	mov	x0, x9
   20030:	ldr	w1, [sp, #1504]
   20034:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20038:	tbnz	w0, #0, 20044 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ebb8>
   2003c:	stur	wzr, [x29, #-4]
   20040:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20044:	ldur	w8, [x29, #-8]
   20048:	stur	w8, [x29, #-4]
   2004c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20050:	ldur	w0, [x29, #-16]
   20054:	mov	w8, wzr
   20058:	mov	w1, w8
   2005c:	mov	w8, #0x5                   	// #5
   20060:	mov	w2, w8
   20064:	str	w8, [sp, #1500]
   20068:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2006c:	stur	w0, [x29, #-52]
   20070:	ldur	x0, [x29, #-24]
   20074:	ldur	w8, [x29, #-52]
   20078:	mov	w3, w8
   2007c:	str	x0, [sp, #1488]
   20080:	mov	x0, x3
   20084:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   20088:	add	x9, sp, #0x2, lsl #12
   2008c:	add	x9, x9, #0x558
   20090:	str	x0, [sp, #9560]
   20094:	str	x1, [sp, #9568]
   20098:	ldr	x0, [sp, #1488]
   2009c:	mov	x1, x9
   200a0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   200a4:	ldur	w0, [x29, #-16]
   200a8:	ldr	w1, [sp, #1500]
   200ac:	ldr	w2, [sp, #1500]
   200b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   200b4:	stur	w0, [x29, #-52]
   200b8:	ldur	x0, [x29, #-24]
   200bc:	ldur	w1, [x29, #-52]
   200c0:	ldur	x2, [x29, #-32]
   200c4:	ldur	x3, [x29, #-40]
   200c8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   200cc:	sub	x9, x29, #0x8
   200d0:	str	w0, [sp, #1484]
   200d4:	mov	x0, x9
   200d8:	ldr	w1, [sp, #1484]
   200dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   200e0:	tbnz	w0, #0, 200ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ec60>
   200e4:	stur	wzr, [x29, #-4]
   200e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   200ec:	ldur	w0, [x29, #-16]
   200f0:	mov	w1, #0x10                  	// #16
   200f4:	mov	w2, #0x5                   	// #5
   200f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   200fc:	stur	w0, [x29, #-52]
   20100:	ldur	x0, [x29, #-24]
   20104:	ldur	w1, [x29, #-52]
   20108:	ldur	x2, [x29, #-32]
   2010c:	ldur	x3, [x29, #-40]
   20110:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   20114:	sub	x8, x29, #0x8
   20118:	str	w0, [sp, #1480]
   2011c:	mov	x0, x8
   20120:	ldr	w1, [sp, #1480]
   20124:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20128:	tbnz	w0, #0, 20134 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1eca8>
   2012c:	stur	wzr, [x29, #-4]
   20130:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20134:	stur	wzr, [x29, #-52]
   20138:	ldur	w0, [x29, #-16]
   2013c:	mov	w1, #0xc                   	// #12
   20140:	mov	w8, #0x1                   	// #1
   20144:	mov	w2, w8
   20148:	str	w8, [sp, #1476]
   2014c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20150:	ldur	w8, [x29, #-52]
   20154:	orr	w8, w8, w0
   20158:	stur	w8, [x29, #-52]
   2015c:	ldur	w0, [x29, #-16]
   20160:	mov	w1, #0xf                   	// #15
   20164:	ldr	w2, [sp, #1476]
   20168:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2016c:	ldur	w8, [x29, #-52]
   20170:	orr	w8, w8, w0, lsl #1
   20174:	stur	w8, [x29, #-52]
   20178:	ldur	x0, [x29, #-24]
   2017c:	ldur	w1, [x29, #-52]
   20180:	ldur	x2, [x29, #-32]
   20184:	ldur	x3, [x29, #-40]
   20188:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   2018c:	sub	x9, x29, #0x8
   20190:	str	w0, [sp, #1472]
   20194:	mov	x0, x9
   20198:	ldr	w1, [sp, #1472]
   2019c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   201a0:	tbnz	w0, #0, 201ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ed20>
   201a4:	stur	wzr, [x29, #-4]
   201a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   201ac:	ldur	w8, [x29, #-8]
   201b0:	stur	w8, [x29, #-4]
   201b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   201b8:	ldur	w0, [x29, #-16]
   201bc:	mov	w8, wzr
   201c0:	mov	w1, w8
   201c4:	mov	w2, #0x5                   	// #5
   201c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   201cc:	stur	w0, [x29, #-52]
   201d0:	ldur	x0, [x29, #-24]
   201d4:	ldur	w1, [x29, #-52]
   201d8:	ldur	x2, [x29, #-32]
   201dc:	ldur	x3, [x29, #-40]
   201e0:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   201e4:	sub	x9, x29, #0x8
   201e8:	str	w0, [sp, #1468]
   201ec:	mov	x0, x9
   201f0:	ldr	w1, [sp, #1468]
   201f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   201f8:	tbnz	w0, #0, 20204 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ed78>
   201fc:	stur	wzr, [x29, #-4]
   20200:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20204:	ldur	w0, [x29, #-16]
   20208:	mov	w1, #0x5                   	// #5
   2020c:	mov	w2, #0x13                  	// #19
   20210:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20214:	stur	w0, [x29, #-52]
   20218:	ldur	x0, [x29, #-24]
   2021c:	ldur	w1, [x29, #-52]
   20220:	ldur	x2, [x29, #-32]
   20224:	ldur	x3, [x29, #-40]
   20228:	bl	29a68 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   2022c:	sub	x8, x29, #0x8
   20230:	str	w0, [sp, #1464]
   20234:	mov	x0, x8
   20238:	ldr	w1, [sp, #1464]
   2023c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20240:	tbnz	w0, #0, 2024c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1edc0>
   20244:	stur	wzr, [x29, #-4]
   20248:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2024c:	ldur	w8, [x29, #-8]
   20250:	stur	w8, [x29, #-4]
   20254:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20258:	ldur	w0, [x29, #-16]
   2025c:	mov	w8, wzr
   20260:	mov	w1, w8
   20264:	mov	w2, #0x5                   	// #5
   20268:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2026c:	stur	w0, [x29, #-52]
   20270:	ldur	x0, [x29, #-24]
   20274:	ldur	w1, [x29, #-52]
   20278:	ldur	x2, [x29, #-32]
   2027c:	ldur	x3, [x29, #-40]
   20280:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20284:	sub	x9, x29, #0x8
   20288:	str	w0, [sp, #1460]
   2028c:	mov	x0, x9
   20290:	ldr	w1, [sp, #1460]
   20294:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20298:	tbnz	w0, #0, 202a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ee18>
   2029c:	stur	wzr, [x29, #-4]
   202a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   202a4:	ldur	w0, [x29, #-16]
   202a8:	mov	w8, #0x5                   	// #5
   202ac:	mov	w1, w8
   202b0:	mov	w2, w8
   202b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   202b8:	stur	w0, [x29, #-52]
   202bc:	ldur	x0, [x29, #-24]
   202c0:	ldur	w1, [x29, #-52]
   202c4:	ldur	x2, [x29, #-32]
   202c8:	ldur	x3, [x29, #-40]
   202cc:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   202d0:	sub	x9, x29, #0x8
   202d4:	str	w0, [sp, #1456]
   202d8:	mov	x0, x9
   202dc:	ldr	w1, [sp, #1456]
   202e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   202e4:	tbnz	w0, #0, 202f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ee64>
   202e8:	stur	wzr, [x29, #-4]
   202ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   202f0:	mov	w8, #0x20                  	// #32
   202f4:	stur	w8, [x29, #-52]
   202f8:	ldur	w0, [x29, #-16]
   202fc:	mov	w1, #0xa                   	// #10
   20300:	mov	w2, #0x5                   	// #5
   20304:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20308:	ldur	w8, [x29, #-52]
   2030c:	orr	w8, w8, w0
   20310:	stur	w8, [x29, #-52]
   20314:	ldur	x0, [x29, #-24]
   20318:	ldur	w1, [x29, #-52]
   2031c:	ldur	x2, [x29, #-32]
   20320:	ldur	x3, [x29, #-40]
   20324:	bl	2add4 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv>
   20328:	sub	x9, x29, #0x8
   2032c:	str	w0, [sp, #1452]
   20330:	mov	x0, x9
   20334:	ldr	w1, [sp, #1452]
   20338:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2033c:	tbnz	w0, #0, 20348 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1eebc>
   20340:	stur	wzr, [x29, #-4]
   20344:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20348:	ldur	w8, [x29, #-8]
   2034c:	stur	w8, [x29, #-4]
   20350:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20354:	ldur	w0, [x29, #-16]
   20358:	mov	w8, wzr
   2035c:	mov	w1, w8
   20360:	mov	w2, #0x5                   	// #5
   20364:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20368:	stur	w0, [x29, #-52]
   2036c:	ldur	x0, [x29, #-24]
   20370:	ldur	w1, [x29, #-52]
   20374:	ldur	x2, [x29, #-32]
   20378:	ldur	x3, [x29, #-40]
   2037c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20380:	sub	x9, x29, #0x8
   20384:	str	w0, [sp, #1448]
   20388:	mov	x0, x9
   2038c:	ldr	w1, [sp, #1448]
   20390:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20394:	tbnz	w0, #0, 203a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ef14>
   20398:	stur	wzr, [x29, #-4]
   2039c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   203a0:	ldur	w0, [x29, #-16]
   203a4:	mov	w8, #0x5                   	// #5
   203a8:	mov	w1, w8
   203ac:	mov	w2, w8
   203b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   203b4:	stur	w0, [x29, #-52]
   203b8:	ldur	x0, [x29, #-24]
   203bc:	ldur	w1, [x29, #-52]
   203c0:	ldur	x2, [x29, #-32]
   203c4:	ldur	x3, [x29, #-40]
   203c8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   203cc:	sub	x9, x29, #0x8
   203d0:	str	w0, [sp, #1444]
   203d4:	mov	x0, x9
   203d8:	ldr	w1, [sp, #1444]
   203dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   203e0:	tbnz	w0, #0, 203ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ef60>
   203e4:	stur	wzr, [x29, #-4]
   203e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   203ec:	mov	w8, #0x20                  	// #32
   203f0:	stur	w8, [x29, #-52]
   203f4:	ldur	w0, [x29, #-16]
   203f8:	mov	w1, #0xa                   	// #10
   203fc:	mov	w2, #0x5                   	// #5
   20400:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20404:	ldur	w8, [x29, #-52]
   20408:	orr	w8, w8, w0
   2040c:	stur	w8, [x29, #-52]
   20410:	ldur	x0, [x29, #-24]
   20414:	ldur	w1, [x29, #-52]
   20418:	ldur	x2, [x29, #-32]
   2041c:	ldur	x3, [x29, #-40]
   20420:	bl	2add4 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv>
   20424:	sub	x9, x29, #0x8
   20428:	str	w0, [sp, #1440]
   2042c:	mov	x0, x9
   20430:	ldr	w1, [sp, #1440]
   20434:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20438:	tbnz	w0, #0, 20444 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1efb8>
   2043c:	stur	wzr, [x29, #-4]
   20440:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20444:	ldur	w8, [x29, #-8]
   20448:	stur	w8, [x29, #-4]
   2044c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20450:	ldur	w0, [x29, #-16]
   20454:	mov	w8, wzr
   20458:	mov	w1, w8
   2045c:	mov	w2, #0x5                   	// #5
   20460:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20464:	stur	w0, [x29, #-52]
   20468:	ldur	x0, [x29, #-24]
   2046c:	ldur	w1, [x29, #-52]
   20470:	ldur	x2, [x29, #-32]
   20474:	ldur	x3, [x29, #-40]
   20478:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2047c:	sub	x9, x29, #0x8
   20480:	str	w0, [sp, #1436]
   20484:	mov	x0, x9
   20488:	ldr	w1, [sp, #1436]
   2048c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20490:	tbnz	w0, #0, 2049c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f010>
   20494:	stur	wzr, [x29, #-4]
   20498:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2049c:	ldur	w0, [x29, #-16]
   204a0:	mov	w8, #0x5                   	// #5
   204a4:	mov	w1, w8
   204a8:	mov	w2, w8
   204ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   204b0:	stur	w0, [x29, #-52]
   204b4:	ldur	x0, [x29, #-24]
   204b8:	ldur	w1, [x29, #-52]
   204bc:	ldur	x2, [x29, #-32]
   204c0:	ldur	x3, [x29, #-40]
   204c4:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   204c8:	sub	x9, x29, #0x8
   204cc:	str	w0, [sp, #1432]
   204d0:	mov	x0, x9
   204d4:	ldr	w1, [sp, #1432]
   204d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   204dc:	tbnz	w0, #0, 204e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f05c>
   204e0:	stur	wzr, [x29, #-4]
   204e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   204e8:	ldur	w8, [x29, #-8]
   204ec:	stur	w8, [x29, #-4]
   204f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   204f4:	ldur	w0, [x29, #-16]
   204f8:	mov	w8, wzr
   204fc:	mov	w1, w8
   20500:	mov	w2, #0x5                   	// #5
   20504:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20508:	stur	w0, [x29, #-52]
   2050c:	ldur	x0, [x29, #-24]
   20510:	ldur	w1, [x29, #-52]
   20514:	ldur	x2, [x29, #-32]
   20518:	ldur	x3, [x29, #-40]
   2051c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20520:	sub	x9, x29, #0x8
   20524:	str	w0, [sp, #1428]
   20528:	mov	x0, x9
   2052c:	ldr	w1, [sp, #1428]
   20530:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20534:	tbnz	w0, #0, 20540 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f0b4>
   20538:	stur	wzr, [x29, #-4]
   2053c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20540:	ldur	w0, [x29, #-16]
   20544:	mov	w8, #0x5                   	// #5
   20548:	mov	w1, w8
   2054c:	mov	w2, w8
   20550:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20554:	stur	w0, [x29, #-52]
   20558:	ldur	x0, [x29, #-24]
   2055c:	ldur	w1, [x29, #-52]
   20560:	ldur	x2, [x29, #-32]
   20564:	ldur	x3, [x29, #-40]
   20568:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2056c:	sub	x9, x29, #0x8
   20570:	str	w0, [sp, #1424]
   20574:	mov	x0, x9
   20578:	ldr	w1, [sp, #1424]
   2057c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20580:	tbnz	w0, #0, 2058c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f100>
   20584:	stur	wzr, [x29, #-4]
   20588:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2058c:	ldur	w8, [x29, #-8]
   20590:	stur	w8, [x29, #-4]
   20594:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20598:	ldur	w0, [x29, #-16]
   2059c:	mov	w8, #0x5                   	// #5
   205a0:	mov	w1, w8
   205a4:	mov	w2, w8
   205a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   205ac:	stur	w0, [x29, #-52]
   205b0:	ldur	x0, [x29, #-24]
   205b4:	ldur	w1, [x29, #-52]
   205b8:	ldur	x2, [x29, #-32]
   205bc:	ldur	x3, [x29, #-40]
   205c0:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   205c4:	sub	x9, x29, #0x8
   205c8:	str	w0, [sp, #1420]
   205cc:	mov	x0, x9
   205d0:	ldr	w1, [sp, #1420]
   205d4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   205d8:	tbnz	w0, #0, 205e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f158>
   205dc:	stur	wzr, [x29, #-4]
   205e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   205e4:	ldur	w0, [x29, #-16]
   205e8:	mov	w1, #0x10                  	// #16
   205ec:	mov	w2, #0x5                   	// #5
   205f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   205f4:	stur	w0, [x29, #-52]
   205f8:	ldur	x0, [x29, #-24]
   205fc:	ldur	w1, [x29, #-52]
   20600:	ldur	x2, [x29, #-32]
   20604:	ldur	x3, [x29, #-40]
   20608:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2060c:	sub	x8, x29, #0x8
   20610:	str	w0, [sp, #1416]
   20614:	mov	x0, x8
   20618:	ldr	w1, [sp, #1416]
   2061c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20620:	tbnz	w0, #0, 2062c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f1a0>
   20624:	stur	wzr, [x29, #-4]
   20628:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2062c:	ldur	w8, [x29, #-8]
   20630:	stur	w8, [x29, #-4]
   20634:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20638:	ldur	w0, [x29, #-16]
   2063c:	mov	w8, #0x5                   	// #5
   20640:	mov	w1, w8
   20644:	mov	w2, w8
   20648:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2064c:	stur	w0, [x29, #-52]
   20650:	ldur	x0, [x29, #-24]
   20654:	ldur	w1, [x29, #-52]
   20658:	ldur	x2, [x29, #-32]
   2065c:	ldur	x3, [x29, #-40]
   20660:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20664:	sub	x9, x29, #0x8
   20668:	str	w0, [sp, #1412]
   2066c:	mov	x0, x9
   20670:	ldr	w1, [sp, #1412]
   20674:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20678:	tbnz	w0, #0, 20684 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f1f8>
   2067c:	stur	wzr, [x29, #-4]
   20680:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20684:	ldur	w8, [x29, #-8]
   20688:	stur	w8, [x29, #-4]
   2068c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20690:	ldur	w0, [x29, #-16]
   20694:	mov	w8, wzr
   20698:	mov	w1, w8
   2069c:	mov	w2, #0x5                   	// #5
   206a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   206a4:	stur	w0, [x29, #-52]
   206a8:	ldur	x0, [x29, #-24]
   206ac:	ldur	w1, [x29, #-52]
   206b0:	ldur	x2, [x29, #-32]
   206b4:	ldur	x3, [x29, #-40]
   206b8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   206bc:	sub	x9, x29, #0x8
   206c0:	str	w0, [sp, #1408]
   206c4:	mov	x0, x9
   206c8:	ldr	w1, [sp, #1408]
   206cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   206d0:	tbnz	w0, #0, 206dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f250>
   206d4:	stur	wzr, [x29, #-4]
   206d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   206dc:	ldur	w0, [x29, #-16]
   206e0:	mov	w8, #0x5                   	// #5
   206e4:	mov	w1, w8
   206e8:	mov	w2, w8
   206ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   206f0:	stur	w0, [x29, #-52]
   206f4:	ldur	x0, [x29, #-24]
   206f8:	ldur	w1, [x29, #-52]
   206fc:	ldur	x2, [x29, #-32]
   20700:	ldur	x3, [x29, #-40]
   20704:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20708:	sub	x9, x29, #0x8
   2070c:	str	w0, [sp, #1404]
   20710:	mov	x0, x9
   20714:	ldr	w1, [sp, #1404]
   20718:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2071c:	tbnz	w0, #0, 20728 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f29c>
   20720:	stur	wzr, [x29, #-4]
   20724:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20728:	ldur	w8, [x29, #-8]
   2072c:	stur	w8, [x29, #-4]
   20730:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20734:	ldur	w0, [x29, #-16]
   20738:	mov	w8, wzr
   2073c:	mov	w1, w8
   20740:	mov	w2, #0x5                   	// #5
   20744:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20748:	stur	w0, [x29, #-52]
   2074c:	ldur	x0, [x29, #-24]
   20750:	ldur	w1, [x29, #-52]
   20754:	ldur	x2, [x29, #-32]
   20758:	ldur	x3, [x29, #-40]
   2075c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   20760:	sub	x9, x29, #0x8
   20764:	str	w0, [sp, #1400]
   20768:	mov	x0, x9
   2076c:	ldr	w1, [sp, #1400]
   20770:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20774:	tbnz	w0, #0, 20780 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f2f4>
   20778:	stur	wzr, [x29, #-4]
   2077c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20780:	ldur	w0, [x29, #-16]
   20784:	mov	w8, #0x5                   	// #5
   20788:	mov	w1, w8
   2078c:	mov	w2, w8
   20790:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20794:	stur	w0, [x29, #-52]
   20798:	ldur	x0, [x29, #-24]
   2079c:	ldur	w1, [x29, #-52]
   207a0:	ldur	x2, [x29, #-32]
   207a4:	ldur	x3, [x29, #-40]
   207a8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   207ac:	sub	x9, x29, #0x8
   207b0:	str	w0, [sp, #1396]
   207b4:	mov	x0, x9
   207b8:	ldr	w1, [sp, #1396]
   207bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   207c0:	tbnz	w0, #0, 207cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f340>
   207c4:	stur	wzr, [x29, #-4]
   207c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   207cc:	ldur	w8, [x29, #-8]
   207d0:	stur	w8, [x29, #-4]
   207d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   207d8:	ldur	w0, [x29, #-16]
   207dc:	mov	w8, wzr
   207e0:	mov	w1, w8
   207e4:	mov	w2, #0x5                   	// #5
   207e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   207ec:	stur	w0, [x29, #-52]
   207f0:	ldur	x0, [x29, #-24]
   207f4:	ldur	w1, [x29, #-52]
   207f8:	ldur	x2, [x29, #-32]
   207fc:	ldur	x3, [x29, #-40]
   20800:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   20804:	sub	x9, x29, #0x8
   20808:	str	w0, [sp, #1392]
   2080c:	mov	x0, x9
   20810:	ldr	w1, [sp, #1392]
   20814:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20818:	tbnz	w0, #0, 20824 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f398>
   2081c:	stur	wzr, [x29, #-4]
   20820:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20824:	ldur	w0, [x29, #-16]
   20828:	mov	w8, #0x5                   	// #5
   2082c:	mov	w1, w8
   20830:	mov	w2, w8
   20834:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20838:	stur	w0, [x29, #-52]
   2083c:	ldur	x0, [x29, #-24]
   20840:	ldur	w1, [x29, #-52]
   20844:	ldur	x2, [x29, #-32]
   20848:	ldur	x3, [x29, #-40]
   2084c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20850:	sub	x9, x29, #0x8
   20854:	str	w0, [sp, #1388]
   20858:	mov	x0, x9
   2085c:	ldr	w1, [sp, #1388]
   20860:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20864:	tbnz	w0, #0, 20870 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f3e4>
   20868:	stur	wzr, [x29, #-4]
   2086c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20870:	ldur	w8, [x29, #-8]
   20874:	stur	w8, [x29, #-4]
   20878:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2087c:	ldur	w0, [x29, #-16]
   20880:	mov	w8, wzr
   20884:	mov	w1, w8
   20888:	mov	w2, #0x5                   	// #5
   2088c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20890:	stur	w0, [x29, #-52]
   20894:	ldur	x0, [x29, #-24]
   20898:	ldur	w1, [x29, #-52]
   2089c:	ldur	x2, [x29, #-32]
   208a0:	ldur	x3, [x29, #-40]
   208a4:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   208a8:	sub	x9, x29, #0x8
   208ac:	str	w0, [sp, #1384]
   208b0:	mov	x0, x9
   208b4:	ldr	w1, [sp, #1384]
   208b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   208bc:	tbnz	w0, #0, 208c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f43c>
   208c0:	stur	wzr, [x29, #-4]
   208c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   208c8:	ldur	w0, [x29, #-16]
   208cc:	mov	w1, #0xd                   	// #13
   208d0:	mov	w2, #0x8                   	// #8
   208d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   208d8:	stur	w0, [x29, #-52]
   208dc:	ldur	x0, [x29, #-24]
   208e0:	ldur	w8, [x29, #-52]
   208e4:	mov	w3, w8
   208e8:	str	x0, [sp, #1376]
   208ec:	mov	x0, x3
   208f0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   208f4:	add	x9, sp, #0x2, lsl #12
   208f8:	add	x9, x9, #0x548
   208fc:	str	x0, [sp, #9544]
   20900:	str	x1, [sp, #9552]
   20904:	ldr	x0, [sp, #1376]
   20908:	mov	x1, x9
   2090c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   20910:	ldur	w8, [x29, #-8]
   20914:	stur	w8, [x29, #-4]
   20918:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2091c:	ldur	w0, [x29, #-16]
   20920:	mov	w8, #0x5                   	// #5
   20924:	mov	w1, w8
   20928:	mov	w2, w8
   2092c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20930:	stur	w0, [x29, #-52]
   20934:	ldur	x0, [x29, #-24]
   20938:	ldur	w1, [x29, #-52]
   2093c:	ldur	x2, [x29, #-32]
   20940:	ldur	x3, [x29, #-40]
   20944:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20948:	sub	x9, x29, #0x8
   2094c:	str	w0, [sp, #1372]
   20950:	mov	x0, x9
   20954:	ldr	w1, [sp, #1372]
   20958:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2095c:	tbnz	w0, #0, 20968 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f4dc>
   20960:	stur	wzr, [x29, #-4]
   20964:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20968:	ldur	w0, [x29, #-16]
   2096c:	mov	w1, #0x10                  	// #16
   20970:	mov	w2, #0x5                   	// #5
   20974:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20978:	stur	w0, [x29, #-52]
   2097c:	ldur	x0, [x29, #-24]
   20980:	ldur	w1, [x29, #-52]
   20984:	ldur	x2, [x29, #-32]
   20988:	ldur	x3, [x29, #-40]
   2098c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20990:	sub	x8, x29, #0x8
   20994:	str	w0, [sp, #1368]
   20998:	mov	x0, x8
   2099c:	ldr	w1, [sp, #1368]
   209a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   209a4:	tbnz	w0, #0, 209b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f524>
   209a8:	stur	wzr, [x29, #-4]
   209ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   209b0:	ldur	w0, [x29, #-16]
   209b4:	mov	w8, wzr
   209b8:	mov	w1, w8
   209bc:	mov	w8, #0x4                   	// #4
   209c0:	mov	w2, w8
   209c4:	str	w8, [sp, #1364]
   209c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   209cc:	stur	w0, [x29, #-52]
   209d0:	ldur	x0, [x29, #-24]
   209d4:	ldur	w8, [x29, #-52]
   209d8:	mov	w3, w8
   209dc:	str	x0, [sp, #1352]
   209e0:	mov	x0, x3
   209e4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   209e8:	add	x9, sp, #0x2, lsl #12
   209ec:	add	x9, x9, #0x538
   209f0:	str	x0, [sp, #9528]
   209f4:	str	x1, [sp, #9536]
   209f8:	ldr	x0, [sp, #1352]
   209fc:	mov	x1, x9
   20a00:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   20a04:	ldur	w0, [x29, #-16]
   20a08:	mov	w1, #0xc                   	// #12
   20a0c:	ldr	w2, [sp, #1364]
   20a10:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20a14:	stur	w0, [x29, #-52]
   20a18:	ldur	x0, [x29, #-24]
   20a1c:	ldur	w8, [x29, #-52]
   20a20:	mov	w3, w8
   20a24:	str	x0, [sp, #1344]
   20a28:	mov	x0, x3
   20a2c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   20a30:	add	x9, sp, #0x2, lsl #12
   20a34:	add	x9, x9, #0x528
   20a38:	str	x0, [sp, #9512]
   20a3c:	str	x1, [sp, #9520]
   20a40:	ldr	x0, [sp, #1344]
   20a44:	mov	x1, x9
   20a48:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   20a4c:	ldur	w8, [x29, #-8]
   20a50:	stur	w8, [x29, #-4]
   20a54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20a58:	ldur	w0, [x29, #-16]
   20a5c:	mov	w8, wzr
   20a60:	mov	w1, w8
   20a64:	mov	w2, #0x5                   	// #5
   20a68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20a6c:	stur	w0, [x29, #-52]
   20a70:	ldur	x0, [x29, #-24]
   20a74:	ldur	w1, [x29, #-52]
   20a78:	ldur	x2, [x29, #-32]
   20a7c:	ldur	x3, [x29, #-40]
   20a80:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20a84:	sub	x9, x29, #0x8
   20a88:	str	w0, [sp, #1340]
   20a8c:	mov	x0, x9
   20a90:	ldr	w1, [sp, #1340]
   20a94:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20a98:	tbnz	w0, #0, 20aa4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f618>
   20a9c:	stur	wzr, [x29, #-4]
   20aa0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20aa4:	ldur	w0, [x29, #-16]
   20aa8:	mov	w8, #0x5                   	// #5
   20aac:	mov	w1, w8
   20ab0:	mov	w2, w8
   20ab4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20ab8:	stur	w0, [x29, #-52]
   20abc:	ldur	x0, [x29, #-24]
   20ac0:	ldur	w1, [x29, #-52]
   20ac4:	ldur	x2, [x29, #-32]
   20ac8:	ldur	x3, [x29, #-40]
   20acc:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20ad0:	sub	x9, x29, #0x8
   20ad4:	str	w0, [sp, #1336]
   20ad8:	mov	x0, x9
   20adc:	ldr	w1, [sp, #1336]
   20ae0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20ae4:	tbnz	w0, #0, 20af0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f664>
   20ae8:	stur	wzr, [x29, #-4]
   20aec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20af0:	ldur	w0, [x29, #-16]
   20af4:	mov	w1, #0x10                  	// #16
   20af8:	mov	w2, #0x5                   	// #5
   20afc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20b00:	stur	w0, [x29, #-52]
   20b04:	ldur	x0, [x29, #-24]
   20b08:	ldur	w1, [x29, #-52]
   20b0c:	ldur	x2, [x29, #-32]
   20b10:	ldur	x3, [x29, #-40]
   20b14:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20b18:	sub	x8, x29, #0x8
   20b1c:	str	w0, [sp, #1332]
   20b20:	mov	x0, x8
   20b24:	ldr	w1, [sp, #1332]
   20b28:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20b2c:	tbnz	w0, #0, 20b38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f6ac>
   20b30:	stur	wzr, [x29, #-4]
   20b34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20b38:	ldur	w8, [x29, #-8]
   20b3c:	stur	w8, [x29, #-4]
   20b40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20b44:	ldur	w0, [x29, #-16]
   20b48:	mov	w8, wzr
   20b4c:	mov	w1, w8
   20b50:	mov	w2, #0x5                   	// #5
   20b54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20b58:	stur	w0, [x29, #-52]
   20b5c:	ldur	x0, [x29, #-24]
   20b60:	ldur	w1, [x29, #-52]
   20b64:	ldur	x2, [x29, #-32]
   20b68:	ldur	x3, [x29, #-40]
   20b6c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20b70:	sub	x9, x29, #0x8
   20b74:	str	w0, [sp, #1328]
   20b78:	mov	x0, x9
   20b7c:	ldr	w1, [sp, #1328]
   20b80:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20b84:	tbnz	w0, #0, 20b90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f704>
   20b88:	stur	wzr, [x29, #-4]
   20b8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20b90:	ldur	w0, [x29, #-16]
   20b94:	mov	w8, #0x5                   	// #5
   20b98:	mov	w1, w8
   20b9c:	mov	w2, w8
   20ba0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20ba4:	stur	w0, [x29, #-52]
   20ba8:	ldur	x0, [x29, #-24]
   20bac:	ldur	w1, [x29, #-52]
   20bb0:	ldur	x2, [x29, #-32]
   20bb4:	ldur	x3, [x29, #-40]
   20bb8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20bbc:	sub	x9, x29, #0x8
   20bc0:	str	w0, [sp, #1324]
   20bc4:	mov	x0, x9
   20bc8:	ldr	w1, [sp, #1324]
   20bcc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20bd0:	tbnz	w0, #0, 20bdc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f750>
   20bd4:	stur	wzr, [x29, #-4]
   20bd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20bdc:	ldur	w0, [x29, #-16]
   20be0:	mov	w1, #0x10                  	// #16
   20be4:	mov	w2, #0x5                   	// #5
   20be8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20bec:	stur	w0, [x29, #-52]
   20bf0:	ldur	x0, [x29, #-24]
   20bf4:	ldur	w1, [x29, #-52]
   20bf8:	ldur	x2, [x29, #-32]
   20bfc:	ldur	x3, [x29, #-40]
   20c00:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20c04:	sub	x8, x29, #0x8
   20c08:	str	w0, [sp, #1320]
   20c0c:	mov	x0, x8
   20c10:	ldr	w1, [sp, #1320]
   20c14:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20c18:	tbnz	w0, #0, 20c24 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f798>
   20c1c:	stur	wzr, [x29, #-4]
   20c20:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20c24:	ldur	w0, [x29, #-16]
   20c28:	mov	w1, #0xc                   	// #12
   20c2c:	mov	w2, #0x4                   	// #4
   20c30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20c34:	stur	w0, [x29, #-52]
   20c38:	ldur	x0, [x29, #-24]
   20c3c:	ldur	w8, [x29, #-52]
   20c40:	mov	w3, w8
   20c44:	str	x0, [sp, #1312]
   20c48:	mov	x0, x3
   20c4c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   20c50:	add	x9, sp, #0x2, lsl #12
   20c54:	add	x9, x9, #0x518
   20c58:	str	x0, [sp, #9496]
   20c5c:	str	x1, [sp, #9504]
   20c60:	ldr	x0, [sp, #1312]
   20c64:	mov	x1, x9
   20c68:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   20c6c:	ldur	w8, [x29, #-8]
   20c70:	stur	w8, [x29, #-4]
   20c74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20c78:	ldur	w0, [x29, #-16]
   20c7c:	mov	w8, wzr
   20c80:	mov	w1, w8
   20c84:	mov	w2, #0x5                   	// #5
   20c88:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20c8c:	stur	w0, [x29, #-52]
   20c90:	ldur	x0, [x29, #-24]
   20c94:	ldur	w1, [x29, #-52]
   20c98:	ldur	x2, [x29, #-32]
   20c9c:	ldur	x3, [x29, #-40]
   20ca0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   20ca4:	sub	x9, x29, #0x8
   20ca8:	str	w0, [sp, #1308]
   20cac:	mov	x0, x9
   20cb0:	ldr	w1, [sp, #1308]
   20cb4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20cb8:	tbnz	w0, #0, 20cc4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f838>
   20cbc:	stur	wzr, [x29, #-4]
   20cc0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20cc4:	ldur	w0, [x29, #-16]
   20cc8:	mov	w8, #0x5                   	// #5
   20ccc:	mov	w1, w8
   20cd0:	mov	w2, w8
   20cd4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20cd8:	stur	w0, [x29, #-52]
   20cdc:	ldur	x0, [x29, #-24]
   20ce0:	ldur	w1, [x29, #-52]
   20ce4:	ldur	x2, [x29, #-32]
   20ce8:	ldur	x3, [x29, #-40]
   20cec:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20cf0:	sub	x9, x29, #0x8
   20cf4:	str	w0, [sp, #1304]
   20cf8:	mov	x0, x9
   20cfc:	ldr	w1, [sp, #1304]
   20d00:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20d04:	tbnz	w0, #0, 20d10 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f884>
   20d08:	stur	wzr, [x29, #-4]
   20d0c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20d10:	mov	w8, #0x20                  	// #32
   20d14:	stur	w8, [x29, #-52]
   20d18:	ldur	w0, [x29, #-16]
   20d1c:	mov	w1, #0xa                   	// #10
   20d20:	mov	w2, #0x5                   	// #5
   20d24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20d28:	ldur	w8, [x29, #-52]
   20d2c:	orr	w8, w8, w0
   20d30:	stur	w8, [x29, #-52]
   20d34:	ldur	x0, [x29, #-24]
   20d38:	ldur	w1, [x29, #-52]
   20d3c:	ldur	x2, [x29, #-32]
   20d40:	ldur	x3, [x29, #-40]
   20d44:	bl	2add4 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv>
   20d48:	sub	x9, x29, #0x8
   20d4c:	str	w0, [sp, #1300]
   20d50:	mov	x0, x9
   20d54:	ldr	w1, [sp, #1300]
   20d58:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20d5c:	tbnz	w0, #0, 20d68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f8dc>
   20d60:	stur	wzr, [x29, #-4]
   20d64:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20d68:	ldur	w8, [x29, #-8]
   20d6c:	stur	w8, [x29, #-4]
   20d70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20d74:	ldur	w0, [x29, #-16]
   20d78:	mov	w8, wzr
   20d7c:	mov	w1, w8
   20d80:	mov	w2, #0x5                   	// #5
   20d84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20d88:	stur	w0, [x29, #-52]
   20d8c:	ldur	x0, [x29, #-24]
   20d90:	ldur	w1, [x29, #-52]
   20d94:	ldur	x2, [x29, #-32]
   20d98:	ldur	x3, [x29, #-40]
   20d9c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20da0:	sub	x9, x29, #0x8
   20da4:	str	w0, [sp, #1296]
   20da8:	mov	x0, x9
   20dac:	ldr	w1, [sp, #1296]
   20db0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20db4:	tbnz	w0, #0, 20dc0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f934>
   20db8:	stur	wzr, [x29, #-4]
   20dbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20dc0:	ldur	w0, [x29, #-16]
   20dc4:	mov	w8, #0x5                   	// #5
   20dc8:	mov	w1, w8
   20dcc:	mov	w2, w8
   20dd0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20dd4:	stur	w0, [x29, #-52]
   20dd8:	ldur	x0, [x29, #-24]
   20ddc:	ldur	w1, [x29, #-52]
   20de0:	ldur	x2, [x29, #-32]
   20de4:	ldur	x3, [x29, #-40]
   20de8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   20dec:	sub	x9, x29, #0x8
   20df0:	str	w0, [sp, #1292]
   20df4:	mov	x0, x9
   20df8:	ldr	w1, [sp, #1292]
   20dfc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20e00:	tbnz	w0, #0, 20e0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f980>
   20e04:	stur	wzr, [x29, #-4]
   20e08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20e0c:	mov	w8, #0x20                  	// #32
   20e10:	stur	w8, [x29, #-52]
   20e14:	ldur	w0, [x29, #-16]
   20e18:	mov	w1, #0xa                   	// #10
   20e1c:	mov	w2, #0x5                   	// #5
   20e20:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20e24:	ldur	w8, [x29, #-52]
   20e28:	orr	w8, w8, w0
   20e2c:	stur	w8, [x29, #-52]
   20e30:	ldur	x0, [x29, #-24]
   20e34:	ldur	w1, [x29, #-52]
   20e38:	ldur	x2, [x29, #-32]
   20e3c:	ldur	x3, [x29, #-40]
   20e40:	bl	2add4 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv>
   20e44:	sub	x9, x29, #0x8
   20e48:	str	w0, [sp, #1288]
   20e4c:	mov	x0, x9
   20e50:	ldr	w1, [sp, #1288]
   20e54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20e58:	tbnz	w0, #0, 20e64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1f9d8>
   20e5c:	stur	wzr, [x29, #-4]
   20e60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20e64:	ldur	w8, [x29, #-8]
   20e68:	stur	w8, [x29, #-4]
   20e6c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20e70:	ldur	w0, [x29, #-16]
   20e74:	mov	w8, wzr
   20e78:	mov	w1, w8
   20e7c:	mov	w2, #0x5                   	// #5
   20e80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20e84:	stur	w0, [x29, #-52]
   20e88:	ldur	x0, [x29, #-24]
   20e8c:	ldur	w1, [x29, #-52]
   20e90:	ldur	x2, [x29, #-32]
   20e94:	ldur	x3, [x29, #-40]
   20e98:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   20e9c:	sub	x9, x29, #0x8
   20ea0:	str	w0, [sp, #1284]
   20ea4:	mov	x0, x9
   20ea8:	ldr	w1, [sp, #1284]
   20eac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20eb0:	tbnz	w0, #0, 20ebc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fa30>
   20eb4:	stur	wzr, [x29, #-4]
   20eb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20ebc:	ldur	w0, [x29, #-16]
   20ec0:	mov	w8, #0x5                   	// #5
   20ec4:	mov	w1, w8
   20ec8:	mov	w2, w8
   20ecc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20ed0:	stur	w0, [x29, #-52]
   20ed4:	ldur	x0, [x29, #-24]
   20ed8:	ldur	w1, [x29, #-52]
   20edc:	ldur	x2, [x29, #-32]
   20ee0:	ldur	x3, [x29, #-40]
   20ee4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   20ee8:	sub	x9, x29, #0x8
   20eec:	str	w0, [sp, #1280]
   20ef0:	mov	x0, x9
   20ef4:	ldr	w1, [sp, #1280]
   20ef8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20efc:	tbnz	w0, #0, 20f08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fa7c>
   20f00:	stur	wzr, [x29, #-4]
   20f04:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20f08:	ldur	w8, [x29, #-8]
   20f0c:	stur	w8, [x29, #-4]
   20f10:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20f14:	ldur	w0, [x29, #-16]
   20f18:	mov	w8, #0x5                   	// #5
   20f1c:	mov	w1, w8
   20f20:	mov	w2, w8
   20f24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20f28:	stur	w0, [x29, #-52]
   20f2c:	ldur	x0, [x29, #-24]
   20f30:	ldur	w1, [x29, #-52]
   20f34:	ldur	x2, [x29, #-32]
   20f38:	ldur	x3, [x29, #-40]
   20f3c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   20f40:	sub	x9, x29, #0x8
   20f44:	str	w0, [sp, #1276]
   20f48:	mov	x0, x9
   20f4c:	ldr	w1, [sp, #1276]
   20f50:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20f54:	tbnz	w0, #0, 20f60 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fad4>
   20f58:	stur	wzr, [x29, #-4]
   20f5c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20f60:	ldur	w0, [x29, #-16]
   20f64:	mov	w1, #0x10                  	// #16
   20f68:	mov	w2, #0x5                   	// #5
   20f6c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20f70:	stur	w0, [x29, #-52]
   20f74:	ldur	x0, [x29, #-24]
   20f78:	ldur	w1, [x29, #-52]
   20f7c:	ldur	x2, [x29, #-32]
   20f80:	ldur	x3, [x29, #-40]
   20f84:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   20f88:	sub	x8, x29, #0x8
   20f8c:	str	w0, [sp, #1272]
   20f90:	mov	x0, x8
   20f94:	ldr	w1, [sp, #1272]
   20f98:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20f9c:	tbnz	w0, #0, 20fa8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fb1c>
   20fa0:	stur	wzr, [x29, #-4]
   20fa4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20fa8:	ldur	w8, [x29, #-8]
   20fac:	stur	w8, [x29, #-4]
   20fb0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   20fb4:	ldur	w0, [x29, #-16]
   20fb8:	mov	w8, #0x5                   	// #5
   20fbc:	mov	w1, w8
   20fc0:	mov	w2, w8
   20fc4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   20fc8:	stur	w0, [x29, #-52]
   20fcc:	ldur	x0, [x29, #-24]
   20fd0:	ldur	w1, [x29, #-52]
   20fd4:	ldur	x2, [x29, #-32]
   20fd8:	ldur	x3, [x29, #-40]
   20fdc:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   20fe0:	sub	x9, x29, #0x8
   20fe4:	str	w0, [sp, #1268]
   20fe8:	mov	x0, x9
   20fec:	ldr	w1, [sp, #1268]
   20ff0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   20ff4:	tbnz	w0, #0, 21000 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fb74>
   20ff8:	stur	wzr, [x29, #-4]
   20ffc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21000:	ldur	w8, [x29, #-8]
   21004:	stur	w8, [x29, #-4]
   21008:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2100c:	ldur	w0, [x29, #-16]
   21010:	mov	w8, wzr
   21014:	mov	w1, w8
   21018:	mov	w2, #0x5                   	// #5
   2101c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21020:	stur	w0, [x29, #-52]
   21024:	ldur	x0, [x29, #-24]
   21028:	ldur	w1, [x29, #-52]
   2102c:	ldur	x2, [x29, #-32]
   21030:	ldur	x3, [x29, #-40]
   21034:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   21038:	sub	x9, x29, #0x8
   2103c:	str	w0, [sp, #1264]
   21040:	mov	x0, x9
   21044:	ldr	w1, [sp, #1264]
   21048:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2104c:	tbnz	w0, #0, 21058 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fbcc>
   21050:	stur	wzr, [x29, #-4]
   21054:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21058:	ldur	w0, [x29, #-16]
   2105c:	mov	w1, #0xd                   	// #13
   21060:	mov	w2, #0x8                   	// #8
   21064:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21068:	stur	w0, [x29, #-52]
   2106c:	ldur	x0, [x29, #-24]
   21070:	ldur	w8, [x29, #-52]
   21074:	mov	w3, w8
   21078:	str	x0, [sp, #1256]
   2107c:	mov	x0, x3
   21080:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   21084:	add	x9, sp, #0x2, lsl #12
   21088:	add	x9, x9, #0x508
   2108c:	str	x0, [sp, #9480]
   21090:	str	x1, [sp, #9488]
   21094:	ldr	x0, [sp, #1256]
   21098:	mov	x1, x9
   2109c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   210a0:	ldur	w8, [x29, #-8]
   210a4:	stur	w8, [x29, #-4]
   210a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   210ac:	ldur	w0, [x29, #-16]
   210b0:	mov	w8, #0x5                   	// #5
   210b4:	mov	w1, w8
   210b8:	mov	w2, w8
   210bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   210c0:	stur	w0, [x29, #-52]
   210c4:	ldur	x0, [x29, #-24]
   210c8:	ldur	w1, [x29, #-52]
   210cc:	ldur	x2, [x29, #-32]
   210d0:	ldur	x3, [x29, #-40]
   210d4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   210d8:	sub	x9, x29, #0x8
   210dc:	str	w0, [sp, #1252]
   210e0:	mov	x0, x9
   210e4:	ldr	w1, [sp, #1252]
   210e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   210ec:	tbnz	w0, #0, 210f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fc6c>
   210f0:	stur	wzr, [x29, #-4]
   210f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   210f8:	ldur	w0, [x29, #-16]
   210fc:	mov	w1, #0x10                  	// #16
   21100:	mov	w2, #0x5                   	// #5
   21104:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21108:	stur	w0, [x29, #-52]
   2110c:	ldur	x0, [x29, #-24]
   21110:	ldur	w1, [x29, #-52]
   21114:	ldur	x2, [x29, #-32]
   21118:	ldur	x3, [x29, #-40]
   2111c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   21120:	sub	x8, x29, #0x8
   21124:	str	w0, [sp, #1248]
   21128:	mov	x0, x8
   2112c:	ldr	w1, [sp, #1248]
   21130:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21134:	tbnz	w0, #0, 21140 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fcb4>
   21138:	stur	wzr, [x29, #-4]
   2113c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21140:	ldur	w0, [x29, #-16]
   21144:	mov	w8, wzr
   21148:	mov	w1, w8
   2114c:	mov	w8, #0x4                   	// #4
   21150:	mov	w2, w8
   21154:	str	w8, [sp, #1244]
   21158:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2115c:	stur	w0, [x29, #-52]
   21160:	ldur	x0, [x29, #-24]
   21164:	ldur	w8, [x29, #-52]
   21168:	mov	w3, w8
   2116c:	str	x0, [sp, #1232]
   21170:	mov	x0, x3
   21174:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   21178:	add	x9, sp, #0x2, lsl #12
   2117c:	add	x9, x9, #0x4f8
   21180:	str	x0, [sp, #9464]
   21184:	str	x1, [sp, #9472]
   21188:	ldr	x0, [sp, #1232]
   2118c:	mov	x1, x9
   21190:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   21194:	ldur	w0, [x29, #-16]
   21198:	mov	w1, #0xc                   	// #12
   2119c:	ldr	w2, [sp, #1244]
   211a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   211a4:	stur	w0, [x29, #-52]
   211a8:	ldur	x0, [x29, #-24]
   211ac:	ldur	w8, [x29, #-52]
   211b0:	mov	w3, w8
   211b4:	str	x0, [sp, #1224]
   211b8:	mov	x0, x3
   211bc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   211c0:	add	x9, sp, #0x2, lsl #12
   211c4:	add	x9, x9, #0x4e8
   211c8:	str	x0, [sp, #9448]
   211cc:	str	x1, [sp, #9456]
   211d0:	ldr	x0, [sp, #1224]
   211d4:	mov	x1, x9
   211d8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   211dc:	ldur	w8, [x29, #-8]
   211e0:	stur	w8, [x29, #-4]
   211e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   211e8:	ldur	w0, [x29, #-16]
   211ec:	mov	w8, wzr
   211f0:	mov	w1, w8
   211f4:	mov	w2, #0x5                   	// #5
   211f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   211fc:	stur	w0, [x29, #-52]
   21200:	ldur	x0, [x29, #-24]
   21204:	ldur	w1, [x29, #-52]
   21208:	ldur	x2, [x29, #-32]
   2120c:	ldur	x3, [x29, #-40]
   21210:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   21214:	sub	x9, x29, #0x8
   21218:	str	w0, [sp, #1220]
   2121c:	mov	x0, x9
   21220:	ldr	w1, [sp, #1220]
   21224:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21228:	tbnz	w0, #0, 21234 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fda8>
   2122c:	stur	wzr, [x29, #-4]
   21230:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21234:	ldur	w0, [x29, #-16]
   21238:	mov	w8, #0x5                   	// #5
   2123c:	mov	w1, w8
   21240:	mov	w2, w8
   21244:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21248:	stur	w0, [x29, #-52]
   2124c:	ldur	x0, [x29, #-24]
   21250:	ldur	w1, [x29, #-52]
   21254:	ldur	x2, [x29, #-32]
   21258:	ldur	x3, [x29, #-40]
   2125c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   21260:	sub	x9, x29, #0x8
   21264:	str	w0, [sp, #1216]
   21268:	mov	x0, x9
   2126c:	ldr	w1, [sp, #1216]
   21270:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21274:	tbnz	w0, #0, 21280 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fdf4>
   21278:	stur	wzr, [x29, #-4]
   2127c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21280:	ldur	w0, [x29, #-16]
   21284:	mov	w1, #0x10                  	// #16
   21288:	mov	w2, #0x5                   	// #5
   2128c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21290:	stur	w0, [x29, #-52]
   21294:	ldur	x0, [x29, #-24]
   21298:	ldur	w1, [x29, #-52]
   2129c:	ldur	x2, [x29, #-32]
   212a0:	ldur	x3, [x29, #-40]
   212a4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   212a8:	sub	x8, x29, #0x8
   212ac:	str	w0, [sp, #1212]
   212b0:	mov	x0, x8
   212b4:	ldr	w1, [sp, #1212]
   212b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   212bc:	tbnz	w0, #0, 212c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fe3c>
   212c0:	stur	wzr, [x29, #-4]
   212c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   212c8:	ldur	w0, [x29, #-16]
   212cc:	mov	w1, #0xc                   	// #12
   212d0:	mov	w2, #0x4                   	// #4
   212d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   212d8:	stur	w0, [x29, #-52]
   212dc:	ldur	x0, [x29, #-24]
   212e0:	ldur	w8, [x29, #-52]
   212e4:	mov	w3, w8
   212e8:	str	x0, [sp, #1200]
   212ec:	mov	x0, x3
   212f0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   212f4:	add	x9, sp, #0x2, lsl #12
   212f8:	add	x9, x9, #0x4d8
   212fc:	str	x0, [sp, #9432]
   21300:	str	x1, [sp, #9440]
   21304:	ldr	x0, [sp, #1200]
   21308:	mov	x1, x9
   2130c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   21310:	ldur	w8, [x29, #-8]
   21314:	stur	w8, [x29, #-4]
   21318:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2131c:	ldur	w0, [x29, #-16]
   21320:	mov	w8, wzr
   21324:	mov	w1, w8
   21328:	mov	w2, #0x5                   	// #5
   2132c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21330:	stur	w0, [x29, #-52]
   21334:	ldur	x0, [x29, #-24]
   21338:	ldur	w1, [x29, #-52]
   2133c:	ldur	x2, [x29, #-32]
   21340:	ldur	x3, [x29, #-40]
   21344:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21348:	sub	x9, x29, #0x8
   2134c:	str	w0, [sp, #1196]
   21350:	mov	x0, x9
   21354:	ldr	w1, [sp, #1196]
   21358:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2135c:	tbnz	w0, #0, 21368 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1fedc>
   21360:	stur	wzr, [x29, #-4]
   21364:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21368:	ldur	w0, [x29, #-16]
   2136c:	mov	w8, #0x5                   	// #5
   21370:	mov	w1, w8
   21374:	mov	w2, w8
   21378:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2137c:	stur	w0, [x29, #-52]
   21380:	ldur	x0, [x29, #-24]
   21384:	ldur	w1, [x29, #-52]
   21388:	ldur	x2, [x29, #-32]
   2138c:	ldur	x3, [x29, #-40]
   21390:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   21394:	sub	x9, x29, #0x8
   21398:	str	w0, [sp, #1192]
   2139c:	mov	x0, x9
   213a0:	ldr	w1, [sp, #1192]
   213a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   213a8:	tbnz	w0, #0, 213b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ff28>
   213ac:	stur	wzr, [x29, #-4]
   213b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   213b4:	mov	w8, #0x20                  	// #32
   213b8:	stur	w8, [x29, #-52]
   213bc:	ldur	w0, [x29, #-16]
   213c0:	mov	w1, #0xa                   	// #10
   213c4:	mov	w2, #0x5                   	// #5
   213c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   213cc:	ldur	w8, [x29, #-52]
   213d0:	orr	w8, w8, w0
   213d4:	stur	w8, [x29, #-52]
   213d8:	ldur	x0, [x29, #-24]
   213dc:	ldur	w1, [x29, #-52]
   213e0:	ldur	x2, [x29, #-32]
   213e4:	ldur	x3, [x29, #-40]
   213e8:	bl	2add4 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv>
   213ec:	sub	x9, x29, #0x8
   213f0:	str	w0, [sp, #1188]
   213f4:	mov	x0, x9
   213f8:	ldr	w1, [sp, #1188]
   213fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21400:	tbnz	w0, #0, 2140c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ff80>
   21404:	stur	wzr, [x29, #-4]
   21408:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2140c:	ldur	w8, [x29, #-8]
   21410:	stur	w8, [x29, #-4]
   21414:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21418:	ldur	w0, [x29, #-16]
   2141c:	mov	w8, wzr
   21420:	mov	w1, w8
   21424:	mov	w2, #0x5                   	// #5
   21428:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2142c:	stur	w0, [x29, #-52]
   21430:	ldur	x0, [x29, #-24]
   21434:	ldur	w1, [x29, #-52]
   21438:	ldur	x2, [x29, #-32]
   2143c:	ldur	x3, [x29, #-40]
   21440:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   21444:	sub	x9, x29, #0x8
   21448:	str	w0, [sp, #1184]
   2144c:	mov	x0, x9
   21450:	ldr	w1, [sp, #1184]
   21454:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21458:	tbnz	w0, #0, 21464 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1ffd8>
   2145c:	stur	wzr, [x29, #-4]
   21460:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21464:	ldur	w0, [x29, #-16]
   21468:	mov	w8, #0x5                   	// #5
   2146c:	mov	w1, w8
   21470:	mov	w2, w8
   21474:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21478:	stur	w0, [x29, #-52]
   2147c:	ldur	x0, [x29, #-24]
   21480:	ldur	w1, [x29, #-52]
   21484:	ldur	x2, [x29, #-32]
   21488:	ldur	x3, [x29, #-40]
   2148c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21490:	sub	x9, x29, #0x8
   21494:	str	w0, [sp, #1180]
   21498:	mov	x0, x9
   2149c:	ldr	w1, [sp, #1180]
   214a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   214a4:	tbnz	w0, #0, 214b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20024>
   214a8:	stur	wzr, [x29, #-4]
   214ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   214b0:	mov	w8, #0x20                  	// #32
   214b4:	stur	w8, [x29, #-52]
   214b8:	ldur	w0, [x29, #-16]
   214bc:	mov	w1, #0xa                   	// #10
   214c0:	mov	w2, #0x5                   	// #5
   214c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   214c8:	ldur	w8, [x29, #-52]
   214cc:	orr	w8, w8, w0
   214d0:	stur	w8, [x29, #-52]
   214d4:	ldur	x0, [x29, #-24]
   214d8:	ldur	w1, [x29, #-52]
   214dc:	ldur	x2, [x29, #-32]
   214e0:	ldur	x3, [x29, #-40]
   214e4:	bl	2add4 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv>
   214e8:	sub	x9, x29, #0x8
   214ec:	str	w0, [sp, #1176]
   214f0:	mov	x0, x9
   214f4:	ldr	w1, [sp, #1176]
   214f8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   214fc:	tbnz	w0, #0, 21508 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2007c>
   21500:	stur	wzr, [x29, #-4]
   21504:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21508:	ldur	w8, [x29, #-8]
   2150c:	stur	w8, [x29, #-4]
   21510:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21514:	ldur	w0, [x29, #-16]
   21518:	mov	w8, wzr
   2151c:	mov	w1, w8
   21520:	mov	w2, #0x5                   	// #5
   21524:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21528:	stur	w0, [x29, #-52]
   2152c:	ldur	x0, [x29, #-24]
   21530:	ldur	w1, [x29, #-52]
   21534:	ldur	x2, [x29, #-32]
   21538:	ldur	x3, [x29, #-40]
   2153c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   21540:	sub	x9, x29, #0x8
   21544:	str	w0, [sp, #1172]
   21548:	mov	x0, x9
   2154c:	ldr	w1, [sp, #1172]
   21550:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21554:	tbnz	w0, #0, 21560 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x200d4>
   21558:	stur	wzr, [x29, #-4]
   2155c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21560:	ldur	w0, [x29, #-16]
   21564:	mov	w8, #0x5                   	// #5
   21568:	mov	w1, w8
   2156c:	mov	w2, w8
   21570:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21574:	stur	w0, [x29, #-52]
   21578:	ldur	x0, [x29, #-24]
   2157c:	ldur	w1, [x29, #-52]
   21580:	ldur	x2, [x29, #-32]
   21584:	ldur	x3, [x29, #-40]
   21588:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   2158c:	sub	x9, x29, #0x8
   21590:	str	w0, [sp, #1168]
   21594:	mov	x0, x9
   21598:	ldr	w1, [sp, #1168]
   2159c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   215a0:	tbnz	w0, #0, 215ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20120>
   215a4:	stur	wzr, [x29, #-4]
   215a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   215ac:	ldur	w8, [x29, #-8]
   215b0:	stur	w8, [x29, #-4]
   215b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   215b8:	ldur	w0, [x29, #-16]
   215bc:	mov	w8, wzr
   215c0:	mov	w1, w8
   215c4:	mov	w2, #0x5                   	// #5
   215c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   215cc:	stur	w0, [x29, #-52]
   215d0:	ldur	x0, [x29, #-24]
   215d4:	ldur	w1, [x29, #-52]
   215d8:	ldur	x2, [x29, #-32]
   215dc:	ldur	x3, [x29, #-40]
   215e0:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   215e4:	sub	x9, x29, #0x8
   215e8:	str	w0, [sp, #1164]
   215ec:	mov	x0, x9
   215f0:	ldr	w1, [sp, #1164]
   215f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   215f8:	tbnz	w0, #0, 21604 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20178>
   215fc:	stur	wzr, [x29, #-4]
   21600:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21604:	ldur	w0, [x29, #-16]
   21608:	mov	w8, #0x5                   	// #5
   2160c:	mov	w1, w8
   21610:	mov	w2, w8
   21614:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21618:	stur	w0, [x29, #-52]
   2161c:	ldur	x0, [x29, #-24]
   21620:	ldur	w1, [x29, #-52]
   21624:	ldur	x2, [x29, #-32]
   21628:	ldur	x3, [x29, #-40]
   2162c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   21630:	sub	x9, x29, #0x8
   21634:	str	w0, [sp, #1160]
   21638:	mov	x0, x9
   2163c:	ldr	w1, [sp, #1160]
   21640:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21644:	tbnz	w0, #0, 21650 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x201c4>
   21648:	stur	wzr, [x29, #-4]
   2164c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21650:	ldur	w8, [x29, #-8]
   21654:	stur	w8, [x29, #-4]
   21658:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2165c:	ldur	w0, [x29, #-16]
   21660:	mov	w8, #0x5                   	// #5
   21664:	mov	w1, w8
   21668:	mov	w2, w8
   2166c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21670:	stur	w0, [x29, #-52]
   21674:	ldur	x0, [x29, #-24]
   21678:	ldur	w1, [x29, #-52]
   2167c:	ldur	x2, [x29, #-32]
   21680:	ldur	x3, [x29, #-40]
   21684:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21688:	sub	x9, x29, #0x8
   2168c:	str	w0, [sp, #1156]
   21690:	mov	x0, x9
   21694:	ldr	w1, [sp, #1156]
   21698:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2169c:	tbnz	w0, #0, 216a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2021c>
   216a0:	stur	wzr, [x29, #-4]
   216a4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   216a8:	ldur	w0, [x29, #-16]
   216ac:	mov	w1, #0x10                  	// #16
   216b0:	mov	w2, #0x5                   	// #5
   216b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   216b8:	stur	w0, [x29, #-52]
   216bc:	ldur	x0, [x29, #-24]
   216c0:	ldur	w1, [x29, #-52]
   216c4:	ldur	x2, [x29, #-32]
   216c8:	ldur	x3, [x29, #-40]
   216cc:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   216d0:	sub	x8, x29, #0x8
   216d4:	str	w0, [sp, #1152]
   216d8:	mov	x0, x8
   216dc:	ldr	w1, [sp, #1152]
   216e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   216e4:	tbnz	w0, #0, 216f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20264>
   216e8:	stur	wzr, [x29, #-4]
   216ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   216f0:	ldur	w8, [x29, #-8]
   216f4:	stur	w8, [x29, #-4]
   216f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   216fc:	ldur	w0, [x29, #-16]
   21700:	mov	w8, #0x5                   	// #5
   21704:	mov	w1, w8
   21708:	mov	w2, w8
   2170c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21710:	stur	w0, [x29, #-52]
   21714:	ldur	x0, [x29, #-24]
   21718:	ldur	w1, [x29, #-52]
   2171c:	ldur	x2, [x29, #-32]
   21720:	ldur	x3, [x29, #-40]
   21724:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21728:	sub	x9, x29, #0x8
   2172c:	str	w0, [sp, #1148]
   21730:	mov	x0, x9
   21734:	ldr	w1, [sp, #1148]
   21738:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2173c:	tbnz	w0, #0, 21748 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x202bc>
   21740:	stur	wzr, [x29, #-4]
   21744:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21748:	ldur	w8, [x29, #-8]
   2174c:	stur	w8, [x29, #-4]
   21750:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21754:	ldur	w0, [x29, #-16]
   21758:	mov	w8, wzr
   2175c:	mov	w1, w8
   21760:	mov	w2, #0x5                   	// #5
   21764:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21768:	stur	w0, [x29, #-52]
   2176c:	ldur	x0, [x29, #-24]
   21770:	ldur	w1, [x29, #-52]
   21774:	ldur	x2, [x29, #-32]
   21778:	ldur	x3, [x29, #-40]
   2177c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21780:	sub	x9, x29, #0x8
   21784:	str	w0, [sp, #1144]
   21788:	mov	x0, x9
   2178c:	ldr	w1, [sp, #1144]
   21790:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21794:	tbnz	w0, #0, 217a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20314>
   21798:	stur	wzr, [x29, #-4]
   2179c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   217a0:	ldur	w0, [x29, #-16]
   217a4:	mov	w8, #0x5                   	// #5
   217a8:	mov	w1, w8
   217ac:	mov	w2, w8
   217b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   217b4:	stur	w0, [x29, #-52]
   217b8:	ldur	x0, [x29, #-24]
   217bc:	ldur	w1, [x29, #-52]
   217c0:	ldur	x2, [x29, #-32]
   217c4:	ldur	x3, [x29, #-40]
   217c8:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   217cc:	sub	x9, x29, #0x8
   217d0:	str	w0, [sp, #1140]
   217d4:	mov	x0, x9
   217d8:	ldr	w1, [sp, #1140]
   217dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   217e0:	tbnz	w0, #0, 217ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20360>
   217e4:	stur	wzr, [x29, #-4]
   217e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   217ec:	ldur	w8, [x29, #-8]
   217f0:	stur	w8, [x29, #-4]
   217f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   217f8:	ldur	w0, [x29, #-16]
   217fc:	mov	w8, wzr
   21800:	mov	w1, w8
   21804:	mov	w2, #0x5                   	// #5
   21808:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2180c:	stur	w0, [x29, #-52]
   21810:	ldur	x0, [x29, #-24]
   21814:	ldur	w1, [x29, #-52]
   21818:	ldur	x2, [x29, #-32]
   2181c:	ldur	x3, [x29, #-40]
   21820:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   21824:	sub	x9, x29, #0x8
   21828:	str	w0, [sp, #1136]
   2182c:	mov	x0, x9
   21830:	ldr	w1, [sp, #1136]
   21834:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21838:	tbnz	w0, #0, 21844 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x203b8>
   2183c:	stur	wzr, [x29, #-4]
   21840:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21844:	ldur	w0, [x29, #-16]
   21848:	mov	w8, #0x5                   	// #5
   2184c:	mov	w1, w8
   21850:	mov	w2, w8
   21854:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21858:	stur	w0, [x29, #-52]
   2185c:	ldur	x0, [x29, #-24]
   21860:	ldur	w1, [x29, #-52]
   21864:	ldur	x2, [x29, #-32]
   21868:	ldur	x3, [x29, #-40]
   2186c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21870:	sub	x9, x29, #0x8
   21874:	str	w0, [sp, #1132]
   21878:	mov	x0, x9
   2187c:	ldr	w1, [sp, #1132]
   21880:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21884:	tbnz	w0, #0, 21890 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20404>
   21888:	stur	wzr, [x29, #-4]
   2188c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21890:	ldur	w8, [x29, #-8]
   21894:	stur	w8, [x29, #-4]
   21898:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2189c:	ldur	w0, [x29, #-16]
   218a0:	mov	w8, wzr
   218a4:	mov	w1, w8
   218a8:	mov	w2, #0x5                   	// #5
   218ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   218b0:	stur	w0, [x29, #-52]
   218b4:	ldur	x0, [x29, #-24]
   218b8:	ldur	w1, [x29, #-52]
   218bc:	ldur	x2, [x29, #-32]
   218c0:	ldur	x3, [x29, #-40]
   218c4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   218c8:	sub	x9, x29, #0x8
   218cc:	str	w0, [sp, #1128]
   218d0:	mov	x0, x9
   218d4:	ldr	w1, [sp, #1128]
   218d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   218dc:	tbnz	w0, #0, 218e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2045c>
   218e0:	stur	wzr, [x29, #-4]
   218e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   218e8:	ldur	w0, [x29, #-16]
   218ec:	mov	w8, #0x5                   	// #5
   218f0:	mov	w1, w8
   218f4:	mov	w2, w8
   218f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   218fc:	stur	w0, [x29, #-52]
   21900:	ldur	x0, [x29, #-24]
   21904:	ldur	w1, [x29, #-52]
   21908:	ldur	x2, [x29, #-32]
   2190c:	ldur	x3, [x29, #-40]
   21910:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21914:	sub	x9, x29, #0x8
   21918:	str	w0, [sp, #1124]
   2191c:	mov	x0, x9
   21920:	ldr	w1, [sp, #1124]
   21924:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21928:	tbnz	w0, #0, 21934 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x204a8>
   2192c:	stur	wzr, [x29, #-4]
   21930:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21934:	ldur	w8, [x29, #-8]
   21938:	stur	w8, [x29, #-4]
   2193c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21940:	ldur	w0, [x29, #-16]
   21944:	mov	w8, wzr
   21948:	mov	w1, w8
   2194c:	mov	w2, #0x5                   	// #5
   21950:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21954:	stur	w0, [x29, #-52]
   21958:	ldur	x0, [x29, #-24]
   2195c:	ldur	w1, [x29, #-52]
   21960:	ldur	x2, [x29, #-32]
   21964:	ldur	x3, [x29, #-40]
   21968:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   2196c:	sub	x9, x29, #0x8
   21970:	str	w0, [sp, #1120]
   21974:	mov	x0, x9
   21978:	ldr	w1, [sp, #1120]
   2197c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21980:	tbnz	w0, #0, 2198c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20500>
   21984:	stur	wzr, [x29, #-4]
   21988:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2198c:	ldur	w0, [x29, #-16]
   21990:	mov	w1, #0xd                   	// #13
   21994:	mov	w2, #0x8                   	// #8
   21998:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2199c:	stur	w0, [x29, #-52]
   219a0:	ldur	x0, [x29, #-24]
   219a4:	ldur	w8, [x29, #-52]
   219a8:	mov	w3, w8
   219ac:	str	x0, [sp, #1112]
   219b0:	mov	x0, x3
   219b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   219b8:	add	x9, sp, #0x2, lsl #12
   219bc:	add	x9, x9, #0x4c8
   219c0:	str	x0, [sp, #9416]
   219c4:	str	x1, [sp, #9424]
   219c8:	ldr	x0, [sp, #1112]
   219cc:	mov	x1, x9
   219d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   219d4:	ldur	w8, [x29, #-8]
   219d8:	stur	w8, [x29, #-4]
   219dc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   219e0:	ldur	w0, [x29, #-16]
   219e4:	mov	w8, #0x5                   	// #5
   219e8:	mov	w1, w8
   219ec:	mov	w2, w8
   219f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   219f4:	stur	w0, [x29, #-52]
   219f8:	ldur	x0, [x29, #-24]
   219fc:	ldur	w1, [x29, #-52]
   21a00:	ldur	x2, [x29, #-32]
   21a04:	ldur	x3, [x29, #-40]
   21a08:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21a0c:	sub	x9, x29, #0x8
   21a10:	str	w0, [sp, #1108]
   21a14:	mov	x0, x9
   21a18:	ldr	w1, [sp, #1108]
   21a1c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21a20:	tbnz	w0, #0, 21a2c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x205a0>
   21a24:	stur	wzr, [x29, #-4]
   21a28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21a2c:	ldur	w0, [x29, #-16]
   21a30:	mov	w1, #0x10                  	// #16
   21a34:	mov	w2, #0x5                   	// #5
   21a38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21a3c:	stur	w0, [x29, #-52]
   21a40:	ldur	x0, [x29, #-24]
   21a44:	ldur	w1, [x29, #-52]
   21a48:	ldur	x2, [x29, #-32]
   21a4c:	ldur	x3, [x29, #-40]
   21a50:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21a54:	sub	x8, x29, #0x8
   21a58:	str	w0, [sp, #1104]
   21a5c:	mov	x0, x8
   21a60:	ldr	w1, [sp, #1104]
   21a64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21a68:	tbnz	w0, #0, 21a74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x205e8>
   21a6c:	stur	wzr, [x29, #-4]
   21a70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21a74:	ldur	w0, [x29, #-16]
   21a78:	mov	w8, wzr
   21a7c:	mov	w1, w8
   21a80:	mov	w8, #0x4                   	// #4
   21a84:	mov	w2, w8
   21a88:	str	w8, [sp, #1100]
   21a8c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21a90:	stur	w0, [x29, #-52]
   21a94:	ldur	x0, [x29, #-24]
   21a98:	ldur	w8, [x29, #-52]
   21a9c:	mov	w3, w8
   21aa0:	str	x0, [sp, #1088]
   21aa4:	mov	x0, x3
   21aa8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   21aac:	add	x9, sp, #0x2, lsl #12
   21ab0:	add	x9, x9, #0x4b8
   21ab4:	str	x0, [sp, #9400]
   21ab8:	str	x1, [sp, #9408]
   21abc:	ldr	x0, [sp, #1088]
   21ac0:	mov	x1, x9
   21ac4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   21ac8:	ldur	w0, [x29, #-16]
   21acc:	mov	w1, #0xc                   	// #12
   21ad0:	ldr	w2, [sp, #1100]
   21ad4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21ad8:	stur	w0, [x29, #-52]
   21adc:	ldur	x0, [x29, #-24]
   21ae0:	ldur	w8, [x29, #-52]
   21ae4:	mov	w3, w8
   21ae8:	str	x0, [sp, #1080]
   21aec:	mov	x0, x3
   21af0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   21af4:	add	x9, sp, #0x2, lsl #12
   21af8:	add	x9, x9, #0x4a8
   21afc:	str	x0, [sp, #9384]
   21b00:	str	x1, [sp, #9392]
   21b04:	ldr	x0, [sp, #1080]
   21b08:	mov	x1, x9
   21b0c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   21b10:	ldur	w8, [x29, #-8]
   21b14:	stur	w8, [x29, #-4]
   21b18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21b1c:	ldur	w0, [x29, #-16]
   21b20:	mov	w8, wzr
   21b24:	mov	w1, w8
   21b28:	mov	w2, #0x5                   	// #5
   21b2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21b30:	stur	w0, [x29, #-52]
   21b34:	ldur	x0, [x29, #-24]
   21b38:	ldur	w1, [x29, #-52]
   21b3c:	ldur	x2, [x29, #-32]
   21b40:	ldur	x3, [x29, #-40]
   21b44:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21b48:	sub	x9, x29, #0x8
   21b4c:	str	w0, [sp, #1076]
   21b50:	mov	x0, x9
   21b54:	ldr	w1, [sp, #1076]
   21b58:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21b5c:	tbnz	w0, #0, 21b68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x206dc>
   21b60:	stur	wzr, [x29, #-4]
   21b64:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21b68:	ldur	w0, [x29, #-16]
   21b6c:	mov	w8, #0x5                   	// #5
   21b70:	mov	w1, w8
   21b74:	mov	w2, w8
   21b78:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21b7c:	stur	w0, [x29, #-52]
   21b80:	ldur	x0, [x29, #-24]
   21b84:	ldur	w1, [x29, #-52]
   21b88:	ldur	x2, [x29, #-32]
   21b8c:	ldur	x3, [x29, #-40]
   21b90:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21b94:	sub	x9, x29, #0x8
   21b98:	str	w0, [sp, #1072]
   21b9c:	mov	x0, x9
   21ba0:	ldr	w1, [sp, #1072]
   21ba4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21ba8:	tbnz	w0, #0, 21bb4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20728>
   21bac:	stur	wzr, [x29, #-4]
   21bb0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21bb4:	ldur	w0, [x29, #-16]
   21bb8:	mov	w1, #0x10                  	// #16
   21bbc:	mov	w2, #0x5                   	// #5
   21bc0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21bc4:	stur	w0, [x29, #-52]
   21bc8:	ldur	x0, [x29, #-24]
   21bcc:	ldur	w1, [x29, #-52]
   21bd0:	ldur	x2, [x29, #-32]
   21bd4:	ldur	x3, [x29, #-40]
   21bd8:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21bdc:	sub	x8, x29, #0x8
   21be0:	str	w0, [sp, #1068]
   21be4:	mov	x0, x8
   21be8:	ldr	w1, [sp, #1068]
   21bec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21bf0:	tbnz	w0, #0, 21bfc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20770>
   21bf4:	stur	wzr, [x29, #-4]
   21bf8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21bfc:	ldur	w8, [x29, #-8]
   21c00:	stur	w8, [x29, #-4]
   21c04:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21c08:	ldur	w0, [x29, #-16]
   21c0c:	mov	w8, wzr
   21c10:	mov	w1, w8
   21c14:	mov	w2, #0x5                   	// #5
   21c18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21c1c:	stur	w0, [x29, #-52]
   21c20:	ldur	x0, [x29, #-24]
   21c24:	ldur	w1, [x29, #-52]
   21c28:	ldur	x2, [x29, #-32]
   21c2c:	ldur	x3, [x29, #-40]
   21c30:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21c34:	sub	x9, x29, #0x8
   21c38:	str	w0, [sp, #1064]
   21c3c:	mov	x0, x9
   21c40:	ldr	w1, [sp, #1064]
   21c44:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21c48:	tbnz	w0, #0, 21c54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x207c8>
   21c4c:	stur	wzr, [x29, #-4]
   21c50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21c54:	ldur	w0, [x29, #-16]
   21c58:	mov	w8, #0x5                   	// #5
   21c5c:	mov	w1, w8
   21c60:	mov	w2, w8
   21c64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21c68:	stur	w0, [x29, #-52]
   21c6c:	ldur	x0, [x29, #-24]
   21c70:	ldur	w1, [x29, #-52]
   21c74:	ldur	x2, [x29, #-32]
   21c78:	ldur	x3, [x29, #-40]
   21c7c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21c80:	sub	x9, x29, #0x8
   21c84:	str	w0, [sp, #1060]
   21c88:	mov	x0, x9
   21c8c:	ldr	w1, [sp, #1060]
   21c90:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21c94:	tbnz	w0, #0, 21ca0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20814>
   21c98:	stur	wzr, [x29, #-4]
   21c9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21ca0:	ldur	w0, [x29, #-16]
   21ca4:	mov	w1, #0x10                  	// #16
   21ca8:	mov	w2, #0x5                   	// #5
   21cac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21cb0:	stur	w0, [x29, #-52]
   21cb4:	ldur	x0, [x29, #-24]
   21cb8:	ldur	w1, [x29, #-52]
   21cbc:	ldur	x2, [x29, #-32]
   21cc0:	ldur	x3, [x29, #-40]
   21cc4:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21cc8:	sub	x8, x29, #0x8
   21ccc:	str	w0, [sp, #1056]
   21cd0:	mov	x0, x8
   21cd4:	ldr	w1, [sp, #1056]
   21cd8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21cdc:	tbnz	w0, #0, 21ce8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2085c>
   21ce0:	stur	wzr, [x29, #-4]
   21ce4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21ce8:	ldur	w0, [x29, #-16]
   21cec:	mov	w1, #0xc                   	// #12
   21cf0:	mov	w2, #0x4                   	// #4
   21cf4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21cf8:	stur	w0, [x29, #-52]
   21cfc:	ldur	x0, [x29, #-24]
   21d00:	ldur	w8, [x29, #-52]
   21d04:	mov	w3, w8
   21d08:	str	x0, [sp, #1048]
   21d0c:	mov	x0, x3
   21d10:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   21d14:	add	x9, sp, #0x2, lsl #12
   21d18:	add	x9, x9, #0x498
   21d1c:	str	x0, [sp, #9368]
   21d20:	str	x1, [sp, #9376]
   21d24:	ldr	x0, [sp, #1048]
   21d28:	mov	x1, x9
   21d2c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   21d30:	ldur	w8, [x29, #-8]
   21d34:	stur	w8, [x29, #-4]
   21d38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21d3c:	ldur	w0, [x29, #-16]
   21d40:	mov	w8, wzr
   21d44:	mov	w1, w8
   21d48:	mov	w2, #0x5                   	// #5
   21d4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21d50:	stur	w0, [x29, #-52]
   21d54:	ldur	x0, [x29, #-24]
   21d58:	ldur	w1, [x29, #-52]
   21d5c:	ldur	x2, [x29, #-32]
   21d60:	ldur	x3, [x29, #-40]
   21d64:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   21d68:	sub	x9, x29, #0x8
   21d6c:	str	w0, [sp, #1044]
   21d70:	mov	x0, x9
   21d74:	ldr	w1, [sp, #1044]
   21d78:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21d7c:	tbnz	w0, #0, 21d88 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x208fc>
   21d80:	stur	wzr, [x29, #-4]
   21d84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21d88:	ldur	w0, [x29, #-16]
   21d8c:	mov	w8, #0x5                   	// #5
   21d90:	mov	w1, w8
   21d94:	mov	w2, w8
   21d98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21d9c:	stur	w0, [x29, #-52]
   21da0:	ldur	x0, [x29, #-24]
   21da4:	ldur	w1, [x29, #-52]
   21da8:	ldur	x2, [x29, #-32]
   21dac:	ldur	x3, [x29, #-40]
   21db0:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   21db4:	sub	x9, x29, #0x8
   21db8:	str	w0, [sp, #1040]
   21dbc:	mov	x0, x9
   21dc0:	ldr	w1, [sp, #1040]
   21dc4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21dc8:	tbnz	w0, #0, 21dd4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20948>
   21dcc:	stur	wzr, [x29, #-4]
   21dd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21dd4:	ldur	w0, [x29, #-16]
   21dd8:	mov	w1, #0x10                  	// #16
   21ddc:	mov	w2, #0x5                   	// #5
   21de0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21de4:	stur	w0, [x29, #-52]
   21de8:	ldur	x0, [x29, #-24]
   21dec:	ldur	w1, [x29, #-52]
   21df0:	ldur	x2, [x29, #-32]
   21df4:	ldur	x3, [x29, #-40]
   21df8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   21dfc:	sub	x8, x29, #0x8
   21e00:	str	w0, [sp, #1036]
   21e04:	mov	x0, x8
   21e08:	ldr	w1, [sp, #1036]
   21e0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21e10:	tbnz	w0, #0, 21e1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20990>
   21e14:	stur	wzr, [x29, #-4]
   21e18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21e1c:	ldur	w0, [x29, #-16]
   21e20:	mov	w1, #0xa                   	// #10
   21e24:	mov	w2, #0x5                   	// #5
   21e28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21e2c:	stur	w0, [x29, #-52]
   21e30:	ldur	x0, [x29, #-24]
   21e34:	ldur	w1, [x29, #-52]
   21e38:	ldur	x2, [x29, #-32]
   21e3c:	ldur	x3, [x29, #-40]
   21e40:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   21e44:	sub	x8, x29, #0x8
   21e48:	str	w0, [sp, #1032]
   21e4c:	mov	x0, x8
   21e50:	ldr	w1, [sp, #1032]
   21e54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21e58:	tbnz	w0, #0, 21e64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x209d8>
   21e5c:	stur	wzr, [x29, #-4]
   21e60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21e64:	ldur	w8, [x29, #-8]
   21e68:	stur	w8, [x29, #-4]
   21e6c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21e70:	ldur	w0, [x29, #-16]
   21e74:	mov	w8, wzr
   21e78:	mov	w1, w8
   21e7c:	mov	w2, #0x5                   	// #5
   21e80:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21e84:	stur	w0, [x29, #-52]
   21e88:	ldur	x0, [x29, #-24]
   21e8c:	ldur	w1, [x29, #-52]
   21e90:	ldur	x2, [x29, #-32]
   21e94:	ldur	x3, [x29, #-40]
   21e98:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   21e9c:	sub	x9, x29, #0x8
   21ea0:	str	w0, [sp, #1028]
   21ea4:	mov	x0, x9
   21ea8:	ldr	w1, [sp, #1028]
   21eac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21eb0:	tbnz	w0, #0, 21ebc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20a30>
   21eb4:	stur	wzr, [x29, #-4]
   21eb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21ebc:	ldur	w0, [x29, #-16]
   21ec0:	mov	w8, #0x5                   	// #5
   21ec4:	mov	w1, w8
   21ec8:	mov	w2, w8
   21ecc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21ed0:	stur	w0, [x29, #-52]
   21ed4:	ldur	x0, [x29, #-24]
   21ed8:	ldur	w1, [x29, #-52]
   21edc:	ldur	x2, [x29, #-32]
   21ee0:	ldur	x3, [x29, #-40]
   21ee4:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   21ee8:	sub	x9, x29, #0x8
   21eec:	str	w0, [sp, #1024]
   21ef0:	mov	x0, x9
   21ef4:	ldr	w1, [sp, #1024]
   21ef8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21efc:	tbnz	w0, #0, 21f08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20a7c>
   21f00:	stur	wzr, [x29, #-4]
   21f04:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21f08:	ldur	w0, [x29, #-16]
   21f0c:	mov	w1, #0x10                  	// #16
   21f10:	mov	w2, #0x5                   	// #5
   21f14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21f18:	stur	w0, [x29, #-52]
   21f1c:	ldur	x0, [x29, #-24]
   21f20:	ldur	w1, [x29, #-52]
   21f24:	ldur	x2, [x29, #-32]
   21f28:	ldur	x3, [x29, #-40]
   21f2c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   21f30:	sub	x8, x29, #0x8
   21f34:	str	w0, [sp, #1020]
   21f38:	mov	x0, x8
   21f3c:	ldr	w1, [sp, #1020]
   21f40:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21f44:	tbnz	w0, #0, 21f50 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20ac4>
   21f48:	stur	wzr, [x29, #-4]
   21f4c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21f50:	ldur	w0, [x29, #-16]
   21f54:	mov	w1, #0xa                   	// #10
   21f58:	mov	w2, #0x5                   	// #5
   21f5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21f60:	stur	w0, [x29, #-52]
   21f64:	ldur	x0, [x29, #-24]
   21f68:	ldur	w1, [x29, #-52]
   21f6c:	ldur	x2, [x29, #-32]
   21f70:	ldur	x3, [x29, #-40]
   21f74:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   21f78:	sub	x8, x29, #0x8
   21f7c:	str	w0, [sp, #1016]
   21f80:	mov	x0, x8
   21f84:	ldr	w1, [sp, #1016]
   21f88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21f8c:	tbnz	w0, #0, 21f98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20b0c>
   21f90:	stur	wzr, [x29, #-4]
   21f94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21f98:	ldur	w8, [x29, #-8]
   21f9c:	stur	w8, [x29, #-4]
   21fa0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21fa4:	ldur	w0, [x29, #-16]
   21fa8:	mov	w8, wzr
   21fac:	mov	w1, w8
   21fb0:	mov	w2, #0x5                   	// #5
   21fb4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   21fb8:	stur	w0, [x29, #-52]
   21fbc:	ldur	x0, [x29, #-24]
   21fc0:	ldur	w1, [x29, #-52]
   21fc4:	ldur	x2, [x29, #-32]
   21fc8:	ldur	x3, [x29, #-40]
   21fcc:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   21fd0:	sub	x9, x29, #0x8
   21fd4:	str	w0, [sp, #1012]
   21fd8:	mov	x0, x9
   21fdc:	ldr	w1, [sp, #1012]
   21fe0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   21fe4:	tbnz	w0, #0, 21ff0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20b64>
   21fe8:	stur	wzr, [x29, #-4]
   21fec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   21ff0:	ldur	w0, [x29, #-16]
   21ff4:	mov	w8, #0x5                   	// #5
   21ff8:	mov	w1, w8
   21ffc:	mov	w2, w8
   22000:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22004:	stur	w0, [x29, #-52]
   22008:	ldur	x0, [x29, #-24]
   2200c:	ldur	w1, [x29, #-52]
   22010:	ldur	x2, [x29, #-32]
   22014:	ldur	x3, [x29, #-40]
   22018:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   2201c:	sub	x9, x29, #0x8
   22020:	str	w0, [sp, #1008]
   22024:	mov	x0, x9
   22028:	ldr	w1, [sp, #1008]
   2202c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22030:	tbnz	w0, #0, 2203c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20bb0>
   22034:	stur	wzr, [x29, #-4]
   22038:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2203c:	ldur	w0, [x29, #-16]
   22040:	mov	w1, #0x10                  	// #16
   22044:	mov	w2, #0x5                   	// #5
   22048:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2204c:	stur	w0, [x29, #-52]
   22050:	ldur	x0, [x29, #-24]
   22054:	ldur	w1, [x29, #-52]
   22058:	ldur	x2, [x29, #-32]
   2205c:	ldur	x3, [x29, #-40]
   22060:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   22064:	sub	x8, x29, #0x8
   22068:	str	w0, [sp, #1004]
   2206c:	mov	x0, x8
   22070:	ldr	w1, [sp, #1004]
   22074:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22078:	tbnz	w0, #0, 22084 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20bf8>
   2207c:	stur	wzr, [x29, #-4]
   22080:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22084:	ldur	w0, [x29, #-16]
   22088:	mov	w1, #0xa                   	// #10
   2208c:	mov	w2, #0x5                   	// #5
   22090:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22094:	stur	w0, [x29, #-52]
   22098:	ldur	x0, [x29, #-24]
   2209c:	ldur	w1, [x29, #-52]
   220a0:	ldur	x2, [x29, #-32]
   220a4:	ldur	x3, [x29, #-40]
   220a8:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   220ac:	sub	x8, x29, #0x8
   220b0:	str	w0, [sp, #1000]
   220b4:	mov	x0, x8
   220b8:	ldr	w1, [sp, #1000]
   220bc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   220c0:	tbnz	w0, #0, 220cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20c40>
   220c4:	stur	wzr, [x29, #-4]
   220c8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   220cc:	ldur	w8, [x29, #-8]
   220d0:	stur	w8, [x29, #-4]
   220d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   220d8:	ldur	w0, [x29, #-16]
   220dc:	mov	w8, wzr
   220e0:	mov	w1, w8
   220e4:	mov	w2, #0x5                   	// #5
   220e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   220ec:	stur	w0, [x29, #-52]
   220f0:	ldur	x0, [x29, #-24]
   220f4:	ldur	w1, [x29, #-52]
   220f8:	ldur	x2, [x29, #-32]
   220fc:	ldur	x3, [x29, #-40]
   22100:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   22104:	sub	x9, x29, #0x8
   22108:	str	w0, [sp, #996]
   2210c:	mov	x0, x9
   22110:	ldr	w1, [sp, #996]
   22114:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22118:	tbnz	w0, #0, 22124 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20c98>
   2211c:	stur	wzr, [x29, #-4]
   22120:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22124:	ldur	w0, [x29, #-16]
   22128:	mov	w8, #0x5                   	// #5
   2212c:	mov	w1, w8
   22130:	mov	w2, w8
   22134:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22138:	stur	w0, [x29, #-52]
   2213c:	ldur	x0, [x29, #-24]
   22140:	ldur	w1, [x29, #-52]
   22144:	ldur	x2, [x29, #-32]
   22148:	ldur	x3, [x29, #-40]
   2214c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   22150:	sub	x9, x29, #0x8
   22154:	str	w0, [sp, #992]
   22158:	mov	x0, x9
   2215c:	ldr	w1, [sp, #992]
   22160:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22164:	tbnz	w0, #0, 22170 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20ce4>
   22168:	stur	wzr, [x29, #-4]
   2216c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22170:	ldur	w0, [x29, #-16]
   22174:	mov	w1, #0x10                  	// #16
   22178:	mov	w2, #0x5                   	// #5
   2217c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22180:	stur	w0, [x29, #-52]
   22184:	ldur	x0, [x29, #-24]
   22188:	ldur	w1, [x29, #-52]
   2218c:	ldur	x2, [x29, #-32]
   22190:	ldur	x3, [x29, #-40]
   22194:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   22198:	sub	x8, x29, #0x8
   2219c:	str	w0, [sp, #988]
   221a0:	mov	x0, x8
   221a4:	ldr	w1, [sp, #988]
   221a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   221ac:	tbnz	w0, #0, 221b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20d2c>
   221b0:	stur	wzr, [x29, #-4]
   221b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   221b8:	stur	wzr, [x29, #-52]
   221bc:	ldur	w0, [x29, #-16]
   221c0:	mov	w1, #0xc                   	// #12
   221c4:	mov	w8, #0x1                   	// #1
   221c8:	mov	w2, w8
   221cc:	str	w8, [sp, #984]
   221d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   221d4:	ldur	w8, [x29, #-52]
   221d8:	orr	w8, w8, w0
   221dc:	stur	w8, [x29, #-52]
   221e0:	ldur	w0, [x29, #-16]
   221e4:	mov	w1, #0xf                   	// #15
   221e8:	ldr	w2, [sp, #984]
   221ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   221f0:	ldur	w8, [x29, #-52]
   221f4:	orr	w8, w8, w0, lsl #1
   221f8:	stur	w8, [x29, #-52]
   221fc:	ldur	x0, [x29, #-24]
   22200:	ldur	w1, [x29, #-52]
   22204:	ldur	x2, [x29, #-32]
   22208:	ldur	x3, [x29, #-40]
   2220c:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   22210:	sub	x9, x29, #0x8
   22214:	str	w0, [sp, #980]
   22218:	mov	x0, x9
   2221c:	ldr	w1, [sp, #980]
   22220:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22224:	tbnz	w0, #0, 22230 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20da4>
   22228:	stur	wzr, [x29, #-4]
   2222c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22230:	ldur	w8, [x29, #-8]
   22234:	stur	w8, [x29, #-4]
   22238:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2223c:	ldur	w0, [x29, #-16]
   22240:	mov	w8, wzr
   22244:	mov	w1, w8
   22248:	mov	w2, #0x5                   	// #5
   2224c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22250:	stur	w0, [x29, #-52]
   22254:	ldur	x0, [x29, #-24]
   22258:	ldur	w1, [x29, #-52]
   2225c:	ldur	x2, [x29, #-32]
   22260:	ldur	x3, [x29, #-40]
   22264:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   22268:	sub	x9, x29, #0x8
   2226c:	str	w0, [sp, #976]
   22270:	mov	x0, x9
   22274:	ldr	w1, [sp, #976]
   22278:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2227c:	tbnz	w0, #0, 22288 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20dfc>
   22280:	stur	wzr, [x29, #-4]
   22284:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22288:	ldur	w0, [x29, #-16]
   2228c:	mov	w8, #0x5                   	// #5
   22290:	mov	w1, w8
   22294:	mov	w2, w8
   22298:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2229c:	stur	w0, [x29, #-52]
   222a0:	ldur	x0, [x29, #-24]
   222a4:	ldur	w1, [x29, #-52]
   222a8:	ldur	x2, [x29, #-32]
   222ac:	ldur	x3, [x29, #-40]
   222b0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   222b4:	sub	x9, x29, #0x8
   222b8:	str	w0, [sp, #972]
   222bc:	mov	x0, x9
   222c0:	ldr	w1, [sp, #972]
   222c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   222c8:	tbnz	w0, #0, 222d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20e48>
   222cc:	stur	wzr, [x29, #-4]
   222d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   222d4:	ldur	w0, [x29, #-16]
   222d8:	mov	w1, #0x10                  	// #16
   222dc:	mov	w2, #0x5                   	// #5
   222e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   222e4:	stur	w0, [x29, #-52]
   222e8:	ldur	x0, [x29, #-24]
   222ec:	ldur	w1, [x29, #-52]
   222f0:	ldur	x2, [x29, #-32]
   222f4:	ldur	x3, [x29, #-40]
   222f8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   222fc:	sub	x8, x29, #0x8
   22300:	str	w0, [sp, #968]
   22304:	mov	x0, x8
   22308:	ldr	w1, [sp, #968]
   2230c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22310:	tbnz	w0, #0, 2231c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20e90>
   22314:	stur	wzr, [x29, #-4]
   22318:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2231c:	stur	wzr, [x29, #-52]
   22320:	ldur	w0, [x29, #-16]
   22324:	mov	w1, #0xc                   	// #12
   22328:	mov	w8, #0x1                   	// #1
   2232c:	mov	w2, w8
   22330:	str	w8, [sp, #964]
   22334:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22338:	ldur	w8, [x29, #-52]
   2233c:	orr	w8, w8, w0
   22340:	stur	w8, [x29, #-52]
   22344:	ldur	w0, [x29, #-16]
   22348:	mov	w1, #0xf                   	// #15
   2234c:	ldr	w2, [sp, #964]
   22350:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22354:	ldur	w8, [x29, #-52]
   22358:	orr	w8, w8, w0, lsl #1
   2235c:	stur	w8, [x29, #-52]
   22360:	ldur	x0, [x29, #-24]
   22364:	ldur	w1, [x29, #-52]
   22368:	ldur	x2, [x29, #-32]
   2236c:	ldur	x3, [x29, #-40]
   22370:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   22374:	sub	x9, x29, #0x8
   22378:	str	w0, [sp, #960]
   2237c:	mov	x0, x9
   22380:	ldr	w1, [sp, #960]
   22384:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22388:	tbnz	w0, #0, 22394 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20f08>
   2238c:	stur	wzr, [x29, #-4]
   22390:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22394:	ldur	w8, [x29, #-8]
   22398:	stur	w8, [x29, #-4]
   2239c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   223a0:	ldur	w0, [x29, #-16]
   223a4:	mov	w8, wzr
   223a8:	mov	w1, w8
   223ac:	mov	w2, #0x5                   	// #5
   223b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   223b4:	stur	w0, [x29, #-52]
   223b8:	ldur	x0, [x29, #-24]
   223bc:	ldur	w1, [x29, #-52]
   223c0:	ldur	x2, [x29, #-32]
   223c4:	ldur	x3, [x29, #-40]
   223c8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   223cc:	sub	x9, x29, #0x8
   223d0:	str	w0, [sp, #956]
   223d4:	mov	x0, x9
   223d8:	ldr	w1, [sp, #956]
   223dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   223e0:	tbnz	w0, #0, 223ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20f60>
   223e4:	stur	wzr, [x29, #-4]
   223e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   223ec:	ldur	w0, [x29, #-16]
   223f0:	mov	w8, #0x5                   	// #5
   223f4:	mov	w1, w8
   223f8:	mov	w2, w8
   223fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22400:	stur	w0, [x29, #-52]
   22404:	ldur	x0, [x29, #-24]
   22408:	ldur	w1, [x29, #-52]
   2240c:	ldur	x2, [x29, #-32]
   22410:	ldur	x3, [x29, #-40]
   22414:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   22418:	sub	x9, x29, #0x8
   2241c:	str	w0, [sp, #952]
   22420:	mov	x0, x9
   22424:	ldr	w1, [sp, #952]
   22428:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2242c:	tbnz	w0, #0, 22438 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20fac>
   22430:	stur	wzr, [x29, #-4]
   22434:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22438:	ldur	w0, [x29, #-16]
   2243c:	mov	w1, #0x10                  	// #16
   22440:	mov	w2, #0x5                   	// #5
   22444:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22448:	stur	w0, [x29, #-52]
   2244c:	ldur	x0, [x29, #-24]
   22450:	ldur	w1, [x29, #-52]
   22454:	ldur	x2, [x29, #-32]
   22458:	ldur	x3, [x29, #-40]
   2245c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   22460:	sub	x8, x29, #0x8
   22464:	str	w0, [sp, #948]
   22468:	mov	x0, x8
   2246c:	ldr	w1, [sp, #948]
   22470:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22474:	tbnz	w0, #0, 22480 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x20ff4>
   22478:	stur	wzr, [x29, #-4]
   2247c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22480:	stur	wzr, [x29, #-52]
   22484:	ldur	w0, [x29, #-16]
   22488:	mov	w1, #0xc                   	// #12
   2248c:	mov	w8, #0x1                   	// #1
   22490:	mov	w2, w8
   22494:	str	w8, [sp, #944]
   22498:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2249c:	ldur	w8, [x29, #-52]
   224a0:	orr	w8, w8, w0
   224a4:	stur	w8, [x29, #-52]
   224a8:	ldur	w0, [x29, #-16]
   224ac:	mov	w1, #0xf                   	// #15
   224b0:	ldr	w2, [sp, #944]
   224b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   224b8:	ldur	w8, [x29, #-52]
   224bc:	orr	w8, w8, w0, lsl #1
   224c0:	stur	w8, [x29, #-52]
   224c4:	ldur	x0, [x29, #-24]
   224c8:	ldur	w1, [x29, #-52]
   224cc:	ldur	x2, [x29, #-32]
   224d0:	ldur	x3, [x29, #-40]
   224d4:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   224d8:	sub	x9, x29, #0x8
   224dc:	str	w0, [sp, #940]
   224e0:	mov	x0, x9
   224e4:	ldr	w1, [sp, #940]
   224e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   224ec:	tbnz	w0, #0, 224f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2106c>
   224f0:	stur	wzr, [x29, #-4]
   224f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   224f8:	ldur	w8, [x29, #-8]
   224fc:	stur	w8, [x29, #-4]
   22500:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22504:	ldur	w0, [x29, #-16]
   22508:	mov	w8, wzr
   2250c:	mov	w1, w8
   22510:	mov	w2, #0x5                   	// #5
   22514:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22518:	stur	w0, [x29, #-52]
   2251c:	ldur	x0, [x29, #-24]
   22520:	ldur	w1, [x29, #-52]
   22524:	ldur	x2, [x29, #-32]
   22528:	ldur	x3, [x29, #-40]
   2252c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   22530:	sub	x9, x29, #0x8
   22534:	str	w0, [sp, #936]
   22538:	mov	x0, x9
   2253c:	ldr	w1, [sp, #936]
   22540:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22544:	tbnz	w0, #0, 22550 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x210c4>
   22548:	stur	wzr, [x29, #-4]
   2254c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22550:	ldur	w0, [x29, #-16]
   22554:	mov	w8, #0x5                   	// #5
   22558:	mov	w1, w8
   2255c:	mov	w2, w8
   22560:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22564:	stur	w0, [x29, #-52]
   22568:	ldur	x0, [x29, #-24]
   2256c:	ldur	w1, [x29, #-52]
   22570:	ldur	x2, [x29, #-32]
   22574:	ldur	x3, [x29, #-40]
   22578:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   2257c:	sub	x9, x29, #0x8
   22580:	str	w0, [sp, #932]
   22584:	mov	x0, x9
   22588:	ldr	w1, [sp, #932]
   2258c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22590:	tbnz	w0, #0, 2259c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21110>
   22594:	stur	wzr, [x29, #-4]
   22598:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2259c:	ldur	w0, [x29, #-16]
   225a0:	mov	w1, #0x10                  	// #16
   225a4:	mov	w2, #0x5                   	// #5
   225a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   225ac:	stur	w0, [x29, #-52]
   225b0:	ldur	x0, [x29, #-24]
   225b4:	ldur	w1, [x29, #-52]
   225b8:	ldur	x2, [x29, #-32]
   225bc:	ldur	x3, [x29, #-40]
   225c0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   225c4:	sub	x8, x29, #0x8
   225c8:	str	w0, [sp, #928]
   225cc:	mov	x0, x8
   225d0:	ldr	w1, [sp, #928]
   225d4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   225d8:	tbnz	w0, #0, 225e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21158>
   225dc:	stur	wzr, [x29, #-4]
   225e0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   225e4:	stur	wzr, [x29, #-52]
   225e8:	ldur	w0, [x29, #-16]
   225ec:	mov	w1, #0xc                   	// #12
   225f0:	mov	w8, #0x1                   	// #1
   225f4:	mov	w2, w8
   225f8:	str	w8, [sp, #924]
   225fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22600:	ldur	w8, [x29, #-52]
   22604:	orr	w8, w8, w0
   22608:	stur	w8, [x29, #-52]
   2260c:	ldur	w0, [x29, #-16]
   22610:	mov	w1, #0xf                   	// #15
   22614:	ldr	w2, [sp, #924]
   22618:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2261c:	ldur	w8, [x29, #-52]
   22620:	orr	w8, w8, w0, lsl #1
   22624:	stur	w8, [x29, #-52]
   22628:	ldur	x0, [x29, #-24]
   2262c:	ldur	w1, [x29, #-52]
   22630:	ldur	x2, [x29, #-32]
   22634:	ldur	x3, [x29, #-40]
   22638:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   2263c:	sub	x9, x29, #0x8
   22640:	str	w0, [sp, #920]
   22644:	mov	x0, x9
   22648:	ldr	w1, [sp, #920]
   2264c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22650:	tbnz	w0, #0, 2265c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x211d0>
   22654:	stur	wzr, [x29, #-4]
   22658:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2265c:	ldur	w8, [x29, #-8]
   22660:	stur	w8, [x29, #-4]
   22664:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22668:	ldur	w0, [x29, #-16]
   2266c:	mov	w8, wzr
   22670:	mov	w1, w8
   22674:	mov	w2, #0x5                   	// #5
   22678:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2267c:	stur	w0, [x29, #-52]
   22680:	ldur	x0, [x29, #-24]
   22684:	ldur	w1, [x29, #-52]
   22688:	ldur	x2, [x29, #-32]
   2268c:	ldur	x3, [x29, #-40]
   22690:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   22694:	sub	x9, x29, #0x8
   22698:	str	w0, [sp, #916]
   2269c:	mov	x0, x9
   226a0:	ldr	w1, [sp, #916]
   226a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   226a8:	tbnz	w0, #0, 226b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21228>
   226ac:	stur	wzr, [x29, #-4]
   226b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   226b4:	ldur	w0, [x29, #-16]
   226b8:	mov	w1, #0x5                   	// #5
   226bc:	mov	w2, #0x13                  	// #19
   226c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   226c4:	stur	w0, [x29, #-52]
   226c8:	ldur	x0, [x29, #-24]
   226cc:	ldur	w1, [x29, #-52]
   226d0:	ldur	x2, [x29, #-32]
   226d4:	ldur	x3, [x29, #-40]
   226d8:	bl	29a68 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   226dc:	sub	x8, x29, #0x8
   226e0:	str	w0, [sp, #912]
   226e4:	mov	x0, x8
   226e8:	ldr	w1, [sp, #912]
   226ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   226f0:	tbnz	w0, #0, 226fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21270>
   226f4:	stur	wzr, [x29, #-4]
   226f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   226fc:	ldur	w8, [x29, #-8]
   22700:	stur	w8, [x29, #-4]
   22704:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22708:	ldur	w0, [x29, #-16]
   2270c:	mov	w8, wzr
   22710:	mov	w1, w8
   22714:	mov	w2, #0x5                   	// #5
   22718:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2271c:	stur	w0, [x29, #-52]
   22720:	ldur	x0, [x29, #-24]
   22724:	ldur	w1, [x29, #-52]
   22728:	ldur	x2, [x29, #-32]
   2272c:	ldur	x3, [x29, #-40]
   22730:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   22734:	sub	x9, x29, #0x8
   22738:	str	w0, [sp, #908]
   2273c:	mov	x0, x9
   22740:	ldr	w1, [sp, #908]
   22744:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22748:	tbnz	w0, #0, 22754 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x212c8>
   2274c:	stur	wzr, [x29, #-4]
   22750:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22754:	ldur	w0, [x29, #-16]
   22758:	mov	w8, wzr
   2275c:	mov	w1, w8
   22760:	mov	w2, #0x5                   	// #5
   22764:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22768:	stur	w0, [x29, #-52]
   2276c:	ldur	x0, [x29, #-24]
   22770:	ldur	w1, [x29, #-52]
   22774:	ldur	x2, [x29, #-32]
   22778:	ldur	x3, [x29, #-40]
   2277c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   22780:	sub	x9, x29, #0x8
   22784:	str	w0, [sp, #904]
   22788:	mov	x0, x9
   2278c:	ldr	w1, [sp, #904]
   22790:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22794:	tbnz	w0, #0, 227a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21314>
   22798:	stur	wzr, [x29, #-4]
   2279c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   227a0:	ldur	w0, [x29, #-16]
   227a4:	mov	w8, #0x5                   	// #5
   227a8:	mov	w1, w8
   227ac:	mov	w2, w8
   227b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   227b4:	stur	w0, [x29, #-52]
   227b8:	ldur	x0, [x29, #-24]
   227bc:	ldur	w1, [x29, #-52]
   227c0:	ldur	x2, [x29, #-32]
   227c4:	ldur	x3, [x29, #-40]
   227c8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   227cc:	sub	x9, x29, #0x8
   227d0:	str	w0, [sp, #900]
   227d4:	mov	x0, x9
   227d8:	ldr	w1, [sp, #900]
   227dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   227e0:	tbnz	w0, #0, 227ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21360>
   227e4:	stur	wzr, [x29, #-4]
   227e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   227ec:	ldur	w0, [x29, #-16]
   227f0:	mov	w1, #0x10                  	// #16
   227f4:	mov	w2, #0x5                   	// #5
   227f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   227fc:	stur	w0, [x29, #-52]
   22800:	ldur	x0, [x29, #-24]
   22804:	ldur	w1, [x29, #-52]
   22808:	ldur	x2, [x29, #-32]
   2280c:	ldur	x3, [x29, #-40]
   22810:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   22814:	sub	x8, x29, #0x8
   22818:	str	w0, [sp, #896]
   2281c:	mov	x0, x8
   22820:	ldr	w1, [sp, #896]
   22824:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22828:	tbnz	w0, #0, 22834 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x213a8>
   2282c:	stur	wzr, [x29, #-4]
   22830:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22834:	ldur	w8, [x29, #-8]
   22838:	stur	w8, [x29, #-4]
   2283c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22840:	ldur	w0, [x29, #-16]
   22844:	mov	w8, wzr
   22848:	mov	w1, w8
   2284c:	mov	w2, #0x5                   	// #5
   22850:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22854:	stur	w0, [x29, #-52]
   22858:	ldur	x0, [x29, #-24]
   2285c:	ldur	w1, [x29, #-52]
   22860:	ldur	x2, [x29, #-32]
   22864:	ldur	x3, [x29, #-40]
   22868:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2286c:	sub	x9, x29, #0x8
   22870:	str	w0, [sp, #892]
   22874:	mov	x0, x9
   22878:	ldr	w1, [sp, #892]
   2287c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22880:	tbnz	w0, #0, 2288c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21400>
   22884:	stur	wzr, [x29, #-4]
   22888:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2288c:	ldur	w0, [x29, #-16]
   22890:	mov	w8, #0x5                   	// #5
   22894:	mov	w1, w8
   22898:	mov	w2, w8
   2289c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   228a0:	stur	w0, [x29, #-52]
   228a4:	ldur	x0, [x29, #-24]
   228a8:	ldur	w1, [x29, #-52]
   228ac:	ldur	x2, [x29, #-32]
   228b0:	ldur	x3, [x29, #-40]
   228b4:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   228b8:	sub	x9, x29, #0x8
   228bc:	str	w0, [sp, #888]
   228c0:	mov	x0, x9
   228c4:	ldr	w1, [sp, #888]
   228c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   228cc:	tbnz	w0, #0, 228d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2144c>
   228d0:	stur	wzr, [x29, #-4]
   228d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   228d8:	ldur	w0, [x29, #-16]
   228dc:	mov	w1, #0x14                  	// #20
   228e0:	mov	w2, #0x1                   	// #1
   228e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   228e8:	stur	w0, [x29, #-52]
   228ec:	ldur	x0, [x29, #-24]
   228f0:	ldur	w8, [x29, #-52]
   228f4:	mov	w3, w8
   228f8:	str	x0, [sp, #880]
   228fc:	mov	x0, x3
   22900:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   22904:	add	x9, sp, #0x2, lsl #12
   22908:	add	x9, x9, #0x488
   2290c:	str	x0, [sp, #9352]
   22910:	str	x1, [sp, #9360]
   22914:	ldr	x0, [sp, #880]
   22918:	mov	x1, x9
   2291c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   22920:	ldur	w8, [x29, #-8]
   22924:	stur	w8, [x29, #-4]
   22928:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2292c:	ldur	w0, [x29, #-16]
   22930:	mov	w8, wzr
   22934:	mov	w1, w8
   22938:	mov	w2, #0x5                   	// #5
   2293c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22940:	stur	w0, [x29, #-52]
   22944:	ldur	x0, [x29, #-24]
   22948:	ldur	w1, [x29, #-52]
   2294c:	ldur	x2, [x29, #-32]
   22950:	ldur	x3, [x29, #-40]
   22954:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   22958:	sub	x9, x29, #0x8
   2295c:	str	w0, [sp, #876]
   22960:	mov	x0, x9
   22964:	ldr	w1, [sp, #876]
   22968:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2296c:	tbnz	w0, #0, 22978 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x214ec>
   22970:	stur	wzr, [x29, #-4]
   22974:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22978:	ldur	w0, [x29, #-16]
   2297c:	mov	w8, #0x5                   	// #5
   22980:	mov	w1, w8
   22984:	mov	w2, w8
   22988:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2298c:	stur	w0, [x29, #-52]
   22990:	ldur	x0, [x29, #-24]
   22994:	ldur	w1, [x29, #-52]
   22998:	ldur	x2, [x29, #-32]
   2299c:	ldur	x3, [x29, #-40]
   229a0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   229a4:	sub	x9, x29, #0x8
   229a8:	str	w0, [sp, #872]
   229ac:	mov	x0, x9
   229b0:	ldr	w1, [sp, #872]
   229b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   229b8:	tbnz	w0, #0, 229c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21538>
   229bc:	stur	wzr, [x29, #-4]
   229c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   229c4:	ldur	w0, [x29, #-16]
   229c8:	mov	w1, #0x13                  	// #19
   229cc:	mov	w2, #0x2                   	// #2
   229d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   229d4:	stur	w0, [x29, #-52]
   229d8:	ldur	x0, [x29, #-24]
   229dc:	ldur	w8, [x29, #-52]
   229e0:	mov	w3, w8
   229e4:	str	x0, [sp, #864]
   229e8:	mov	x0, x3
   229ec:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   229f0:	add	x9, sp, #0x2, lsl #12
   229f4:	add	x9, x9, #0x478
   229f8:	str	x0, [sp, #9336]
   229fc:	str	x1, [sp, #9344]
   22a00:	ldr	x0, [sp, #864]
   22a04:	mov	x1, x9
   22a08:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   22a0c:	ldur	w8, [x29, #-8]
   22a10:	stur	w8, [x29, #-4]
   22a14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22a18:	ldur	w0, [x29, #-16]
   22a1c:	mov	w8, wzr
   22a20:	mov	w1, w8
   22a24:	mov	w2, #0x5                   	// #5
   22a28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22a2c:	stur	w0, [x29, #-52]
   22a30:	ldur	x0, [x29, #-24]
   22a34:	ldur	w1, [x29, #-52]
   22a38:	ldur	x2, [x29, #-32]
   22a3c:	ldur	x3, [x29, #-40]
   22a40:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   22a44:	sub	x9, x29, #0x8
   22a48:	str	w0, [sp, #860]
   22a4c:	mov	x0, x9
   22a50:	ldr	w1, [sp, #860]
   22a54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22a58:	tbnz	w0, #0, 22a64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x215d8>
   22a5c:	stur	wzr, [x29, #-4]
   22a60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22a64:	ldur	w0, [x29, #-16]
   22a68:	mov	w8, #0x5                   	// #5
   22a6c:	mov	w1, w8
   22a70:	mov	w2, w8
   22a74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22a78:	stur	w0, [x29, #-52]
   22a7c:	ldur	x0, [x29, #-24]
   22a80:	ldur	w1, [x29, #-52]
   22a84:	ldur	x2, [x29, #-32]
   22a88:	ldur	x3, [x29, #-40]
   22a8c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   22a90:	sub	x9, x29, #0x8
   22a94:	str	w0, [sp, #856]
   22a98:	mov	x0, x9
   22a9c:	ldr	w1, [sp, #856]
   22aa0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22aa4:	tbnz	w0, #0, 22ab0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21624>
   22aa8:	stur	wzr, [x29, #-4]
   22aac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22ab0:	ldur	w0, [x29, #-16]
   22ab4:	mov	w1, #0x12                  	// #18
   22ab8:	mov	w2, #0x3                   	// #3
   22abc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22ac0:	stur	w0, [x29, #-52]
   22ac4:	ldur	x0, [x29, #-24]
   22ac8:	ldur	w8, [x29, #-52]
   22acc:	mov	w3, w8
   22ad0:	str	x0, [sp, #848]
   22ad4:	mov	x0, x3
   22ad8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   22adc:	add	x9, sp, #0x2, lsl #12
   22ae0:	add	x9, x9, #0x468
   22ae4:	str	x0, [sp, #9320]
   22ae8:	str	x1, [sp, #9328]
   22aec:	ldr	x0, [sp, #848]
   22af0:	mov	x1, x9
   22af4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   22af8:	ldur	w8, [x29, #-8]
   22afc:	stur	w8, [x29, #-4]
   22b00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22b04:	ldur	w0, [x29, #-16]
   22b08:	mov	w8, wzr
   22b0c:	mov	w1, w8
   22b10:	mov	w2, #0x5                   	// #5
   22b14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22b18:	stur	w0, [x29, #-52]
   22b1c:	ldur	x0, [x29, #-24]
   22b20:	ldur	w1, [x29, #-52]
   22b24:	ldur	x2, [x29, #-32]
   22b28:	ldur	x3, [x29, #-40]
   22b2c:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   22b30:	sub	x9, x29, #0x8
   22b34:	str	w0, [sp, #844]
   22b38:	mov	x0, x9
   22b3c:	ldr	w1, [sp, #844]
   22b40:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22b44:	tbnz	w0, #0, 22b50 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x216c4>
   22b48:	stur	wzr, [x29, #-4]
   22b4c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22b50:	ldur	w0, [x29, #-16]
   22b54:	mov	w8, #0x5                   	// #5
   22b58:	mov	w1, w8
   22b5c:	mov	w2, w8
   22b60:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22b64:	stur	w0, [x29, #-52]
   22b68:	ldur	x0, [x29, #-24]
   22b6c:	ldur	w1, [x29, #-52]
   22b70:	ldur	x2, [x29, #-32]
   22b74:	ldur	x3, [x29, #-40]
   22b78:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   22b7c:	sub	x9, x29, #0x8
   22b80:	str	w0, [sp, #840]
   22b84:	mov	x0, x9
   22b88:	ldr	w1, [sp, #840]
   22b8c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22b90:	tbnz	w0, #0, 22b9c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21710>
   22b94:	stur	wzr, [x29, #-4]
   22b98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22b9c:	ldur	w0, [x29, #-16]
   22ba0:	mov	w1, #0x11                  	// #17
   22ba4:	mov	w2, #0x4                   	// #4
   22ba8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22bac:	stur	w0, [x29, #-52]
   22bb0:	ldur	x0, [x29, #-24]
   22bb4:	ldur	w8, [x29, #-52]
   22bb8:	mov	w3, w8
   22bbc:	str	x0, [sp, #832]
   22bc0:	mov	x0, x3
   22bc4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   22bc8:	add	x9, sp, #0x2, lsl #12
   22bcc:	add	x9, x9, #0x458
   22bd0:	str	x0, [sp, #9304]
   22bd4:	str	x1, [sp, #9312]
   22bd8:	ldr	x0, [sp, #832]
   22bdc:	mov	x1, x9
   22be0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   22be4:	ldur	w8, [x29, #-8]
   22be8:	stur	w8, [x29, #-4]
   22bec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22bf0:	ldur	w0, [x29, #-16]
   22bf4:	mov	w8, wzr
   22bf8:	mov	w1, w8
   22bfc:	mov	w2, #0x5                   	// #5
   22c00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22c04:	stur	w0, [x29, #-52]
   22c08:	ldur	x0, [x29, #-24]
   22c0c:	ldur	w1, [x29, #-52]
   22c10:	ldur	x2, [x29, #-32]
   22c14:	ldur	x3, [x29, #-40]
   22c18:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   22c1c:	sub	x9, x29, #0x8
   22c20:	str	w0, [sp, #828]
   22c24:	mov	x0, x9
   22c28:	ldr	w1, [sp, #828]
   22c2c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22c30:	tbnz	w0, #0, 22c3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x217b0>
   22c34:	stur	wzr, [x29, #-4]
   22c38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22c3c:	ldur	w0, [x29, #-16]
   22c40:	mov	w8, #0x5                   	// #5
   22c44:	mov	w1, w8
   22c48:	mov	w2, w8
   22c4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22c50:	stur	w0, [x29, #-52]
   22c54:	ldur	x0, [x29, #-24]
   22c58:	ldur	w1, [x29, #-52]
   22c5c:	ldur	x2, [x29, #-32]
   22c60:	ldur	x3, [x29, #-40]
   22c64:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   22c68:	sub	x9, x29, #0x8
   22c6c:	str	w0, [sp, #824]
   22c70:	mov	x0, x9
   22c74:	ldr	w1, [sp, #824]
   22c78:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22c7c:	tbnz	w0, #0, 22c88 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x217fc>
   22c80:	stur	wzr, [x29, #-4]
   22c84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22c88:	ldur	w0, [x29, #-16]
   22c8c:	mov	w1, #0x10                  	// #16
   22c90:	mov	w2, #0x5                   	// #5
   22c94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22c98:	stur	w0, [x29, #-52]
   22c9c:	ldur	x0, [x29, #-24]
   22ca0:	ldur	w1, [x29, #-52]
   22ca4:	ldur	x2, [x29, #-32]
   22ca8:	ldur	x3, [x29, #-40]
   22cac:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   22cb0:	sub	x8, x29, #0x8
   22cb4:	str	w0, [sp, #820]
   22cb8:	mov	x0, x8
   22cbc:	ldr	w1, [sp, #820]
   22cc0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22cc4:	tbnz	w0, #0, 22cd0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21844>
   22cc8:	stur	wzr, [x29, #-4]
   22ccc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22cd0:	ldur	w8, [x29, #-8]
   22cd4:	stur	w8, [x29, #-4]
   22cd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22cdc:	ldur	w0, [x29, #-16]
   22ce0:	mov	w8, wzr
   22ce4:	mov	w1, w8
   22ce8:	mov	w2, #0x5                   	// #5
   22cec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22cf0:	stur	w0, [x29, #-52]
   22cf4:	ldur	x0, [x29, #-24]
   22cf8:	ldur	w1, [x29, #-52]
   22cfc:	ldur	x2, [x29, #-32]
   22d00:	ldur	x3, [x29, #-40]
   22d04:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   22d08:	sub	x9, x29, #0x8
   22d0c:	str	w0, [sp, #816]
   22d10:	mov	x0, x9
   22d14:	ldr	w1, [sp, #816]
   22d18:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22d1c:	tbnz	w0, #0, 22d28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2189c>
   22d20:	stur	wzr, [x29, #-4]
   22d24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22d28:	ldur	w0, [x29, #-16]
   22d2c:	mov	w8, wzr
   22d30:	mov	w1, w8
   22d34:	mov	w2, #0x5                   	// #5
   22d38:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22d3c:	stur	w0, [x29, #-52]
   22d40:	ldur	x0, [x29, #-24]
   22d44:	ldur	w1, [x29, #-52]
   22d48:	ldur	x2, [x29, #-32]
   22d4c:	ldur	x3, [x29, #-40]
   22d50:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   22d54:	sub	x9, x29, #0x8
   22d58:	str	w0, [sp, #812]
   22d5c:	mov	x0, x9
   22d60:	ldr	w1, [sp, #812]
   22d64:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22d68:	tbnz	w0, #0, 22d74 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x218e8>
   22d6c:	stur	wzr, [x29, #-4]
   22d70:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22d74:	ldur	w0, [x29, #-16]
   22d78:	mov	w8, #0x5                   	// #5
   22d7c:	mov	w1, w8
   22d80:	mov	w2, w8
   22d84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22d88:	stur	w0, [x29, #-52]
   22d8c:	ldur	x0, [x29, #-24]
   22d90:	ldur	w1, [x29, #-52]
   22d94:	ldur	x2, [x29, #-32]
   22d98:	ldur	x3, [x29, #-40]
   22d9c:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   22da0:	sub	x9, x29, #0x8
   22da4:	str	w0, [sp, #808]
   22da8:	mov	x0, x9
   22dac:	ldr	w1, [sp, #808]
   22db0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22db4:	tbnz	w0, #0, 22dc0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21934>
   22db8:	stur	wzr, [x29, #-4]
   22dbc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22dc0:	ldur	w8, [x29, #-8]
   22dc4:	stur	w8, [x29, #-4]
   22dc8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22dcc:	ldur	w0, [x29, #-16]
   22dd0:	mov	w8, wzr
   22dd4:	mov	w1, w8
   22dd8:	mov	w2, #0x5                   	// #5
   22ddc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22de0:	stur	w0, [x29, #-52]
   22de4:	ldur	x0, [x29, #-24]
   22de8:	ldur	w1, [x29, #-52]
   22dec:	ldur	x2, [x29, #-32]
   22df0:	ldur	x3, [x29, #-40]
   22df4:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   22df8:	sub	x9, x29, #0x8
   22dfc:	str	w0, [sp, #804]
   22e00:	mov	x0, x9
   22e04:	ldr	w1, [sp, #804]
   22e08:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22e0c:	tbnz	w0, #0, 22e18 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2198c>
   22e10:	stur	wzr, [x29, #-4]
   22e14:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22e18:	ldur	w0, [x29, #-16]
   22e1c:	mov	w8, wzr
   22e20:	mov	w1, w8
   22e24:	mov	w2, #0x5                   	// #5
   22e28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22e2c:	stur	w0, [x29, #-52]
   22e30:	ldur	x0, [x29, #-24]
   22e34:	ldur	w1, [x29, #-52]
   22e38:	ldur	x2, [x29, #-32]
   22e3c:	ldur	x3, [x29, #-40]
   22e40:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   22e44:	sub	x9, x29, #0x8
   22e48:	str	w0, [sp, #800]
   22e4c:	mov	x0, x9
   22e50:	ldr	w1, [sp, #800]
   22e54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22e58:	tbnz	w0, #0, 22e64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x219d8>
   22e5c:	stur	wzr, [x29, #-4]
   22e60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22e64:	ldur	w0, [x29, #-16]
   22e68:	mov	w8, #0x5                   	// #5
   22e6c:	mov	w1, w8
   22e70:	mov	w2, w8
   22e74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22e78:	stur	w0, [x29, #-52]
   22e7c:	ldur	x0, [x29, #-24]
   22e80:	ldur	w1, [x29, #-52]
   22e84:	ldur	x2, [x29, #-32]
   22e88:	ldur	x3, [x29, #-40]
   22e8c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   22e90:	sub	x9, x29, #0x8
   22e94:	str	w0, [sp, #796]
   22e98:	mov	x0, x9
   22e9c:	ldr	w1, [sp, #796]
   22ea0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22ea4:	tbnz	w0, #0, 22eb0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21a24>
   22ea8:	stur	wzr, [x29, #-4]
   22eac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22eb0:	ldur	w8, [x29, #-8]
   22eb4:	stur	w8, [x29, #-4]
   22eb8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22ebc:	ldur	w0, [x29, #-16]
   22ec0:	mov	w8, wzr
   22ec4:	mov	w1, w8
   22ec8:	mov	w2, #0x5                   	// #5
   22ecc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22ed0:	stur	w0, [x29, #-52]
   22ed4:	ldur	x0, [x29, #-24]
   22ed8:	ldur	w1, [x29, #-52]
   22edc:	ldur	x2, [x29, #-32]
   22ee0:	ldur	x3, [x29, #-40]
   22ee4:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   22ee8:	sub	x9, x29, #0x8
   22eec:	str	w0, [sp, #792]
   22ef0:	mov	x0, x9
   22ef4:	ldr	w1, [sp, #792]
   22ef8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22efc:	tbnz	w0, #0, 22f08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21a7c>
   22f00:	stur	wzr, [x29, #-4]
   22f04:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22f08:	ldur	w0, [x29, #-16]
   22f0c:	mov	w8, wzr
   22f10:	mov	w1, w8
   22f14:	mov	w2, #0x5                   	// #5
   22f18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22f1c:	stur	w0, [x29, #-52]
   22f20:	ldur	x0, [x29, #-24]
   22f24:	ldur	w1, [x29, #-52]
   22f28:	ldur	x2, [x29, #-32]
   22f2c:	ldur	x3, [x29, #-40]
   22f30:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   22f34:	sub	x9, x29, #0x8
   22f38:	str	w0, [sp, #788]
   22f3c:	mov	x0, x9
   22f40:	ldr	w1, [sp, #788]
   22f44:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22f48:	tbnz	w0, #0, 22f54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21ac8>
   22f4c:	stur	wzr, [x29, #-4]
   22f50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22f54:	ldur	w0, [x29, #-16]
   22f58:	mov	w8, #0x5                   	// #5
   22f5c:	mov	w1, w8
   22f60:	mov	w2, w8
   22f64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22f68:	stur	w0, [x29, #-52]
   22f6c:	ldur	x0, [x29, #-24]
   22f70:	ldur	w1, [x29, #-52]
   22f74:	ldur	x2, [x29, #-32]
   22f78:	ldur	x3, [x29, #-40]
   22f7c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   22f80:	sub	x9, x29, #0x8
   22f84:	str	w0, [sp, #784]
   22f88:	mov	x0, x9
   22f8c:	ldr	w1, [sp, #784]
   22f90:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22f94:	tbnz	w0, #0, 22fa0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21b14>
   22f98:	stur	wzr, [x29, #-4]
   22f9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22fa0:	ldur	w8, [x29, #-8]
   22fa4:	stur	w8, [x29, #-4]
   22fa8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22fac:	ldur	w0, [x29, #-16]
   22fb0:	mov	w8, wzr
   22fb4:	mov	w1, w8
   22fb8:	mov	w2, #0x5                   	// #5
   22fbc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   22fc0:	stur	w0, [x29, #-52]
   22fc4:	ldur	x0, [x29, #-24]
   22fc8:	ldur	w1, [x29, #-52]
   22fcc:	ldur	x2, [x29, #-32]
   22fd0:	ldur	x3, [x29, #-40]
   22fd4:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   22fd8:	sub	x9, x29, #0x8
   22fdc:	str	w0, [sp, #780]
   22fe0:	mov	x0, x9
   22fe4:	ldr	w1, [sp, #780]
   22fe8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   22fec:	tbnz	w0, #0, 22ff8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21b6c>
   22ff0:	stur	wzr, [x29, #-4]
   22ff4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   22ff8:	ldur	w0, [x29, #-16]
   22ffc:	mov	w8, #0x5                   	// #5
   23000:	mov	w1, w8
   23004:	mov	w2, w8
   23008:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2300c:	stur	w0, [x29, #-52]
   23010:	ldur	x0, [x29, #-24]
   23014:	ldur	w1, [x29, #-52]
   23018:	ldur	x2, [x29, #-32]
   2301c:	ldur	x3, [x29, #-40]
   23020:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   23024:	sub	x9, x29, #0x8
   23028:	str	w0, [sp, #776]
   2302c:	mov	x0, x9
   23030:	ldr	w1, [sp, #776]
   23034:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23038:	tbnz	w0, #0, 23044 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21bb8>
   2303c:	stur	wzr, [x29, #-4]
   23040:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23044:	ldur	w8, [x29, #-8]
   23048:	stur	w8, [x29, #-4]
   2304c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23050:	ldur	w0, [x29, #-16]
   23054:	mov	w8, wzr
   23058:	mov	w1, w8
   2305c:	mov	w2, #0x5                   	// #5
   23060:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23064:	stur	w0, [x29, #-52]
   23068:	ldur	x0, [x29, #-24]
   2306c:	ldur	w1, [x29, #-52]
   23070:	ldur	x2, [x29, #-32]
   23074:	ldur	x3, [x29, #-40]
   23078:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   2307c:	sub	x9, x29, #0x8
   23080:	str	w0, [sp, #772]
   23084:	mov	x0, x9
   23088:	ldr	w1, [sp, #772]
   2308c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23090:	tbnz	w0, #0, 2309c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21c10>
   23094:	stur	wzr, [x29, #-4]
   23098:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2309c:	ldur	w0, [x29, #-16]
   230a0:	mov	w8, #0x5                   	// #5
   230a4:	mov	w1, w8
   230a8:	mov	w2, w8
   230ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   230b0:	stur	w0, [x29, #-52]
   230b4:	ldur	x0, [x29, #-24]
   230b8:	ldur	w1, [x29, #-52]
   230bc:	ldur	x2, [x29, #-32]
   230c0:	ldur	x3, [x29, #-40]
   230c4:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   230c8:	sub	x9, x29, #0x8
   230cc:	str	w0, [sp, #768]
   230d0:	mov	x0, x9
   230d4:	ldr	w1, [sp, #768]
   230d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   230dc:	tbnz	w0, #0, 230e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21c5c>
   230e0:	stur	wzr, [x29, #-4]
   230e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   230e8:	ldur	w8, [x29, #-8]
   230ec:	stur	w8, [x29, #-4]
   230f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   230f4:	ldur	w0, [x29, #-16]
   230f8:	mov	w8, wzr
   230fc:	mov	w1, w8
   23100:	mov	w2, #0x5                   	// #5
   23104:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23108:	stur	w0, [x29, #-52]
   2310c:	ldur	x0, [x29, #-24]
   23110:	ldur	w1, [x29, #-52]
   23114:	ldur	x2, [x29, #-32]
   23118:	ldur	x3, [x29, #-40]
   2311c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   23120:	sub	x9, x29, #0x8
   23124:	str	w0, [sp, #764]
   23128:	mov	x0, x9
   2312c:	ldr	w1, [sp, #764]
   23130:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23134:	tbnz	w0, #0, 23140 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21cb4>
   23138:	stur	wzr, [x29, #-4]
   2313c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23140:	ldur	w0, [x29, #-16]
   23144:	mov	w8, wzr
   23148:	mov	w1, w8
   2314c:	mov	w2, #0x5                   	// #5
   23150:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23154:	stur	w0, [x29, #-52]
   23158:	ldur	x0, [x29, #-24]
   2315c:	ldur	w1, [x29, #-52]
   23160:	ldur	x2, [x29, #-32]
   23164:	ldur	x3, [x29, #-40]
   23168:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2316c:	sub	x9, x29, #0x8
   23170:	str	w0, [sp, #760]
   23174:	mov	x0, x9
   23178:	ldr	w1, [sp, #760]
   2317c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23180:	tbnz	w0, #0, 2318c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21d00>
   23184:	stur	wzr, [x29, #-4]
   23188:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2318c:	ldur	w0, [x29, #-16]
   23190:	mov	w8, #0x5                   	// #5
   23194:	mov	w1, w8
   23198:	mov	w2, w8
   2319c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   231a0:	stur	w0, [x29, #-52]
   231a4:	ldur	x0, [x29, #-24]
   231a8:	ldur	w1, [x29, #-52]
   231ac:	ldur	x2, [x29, #-32]
   231b0:	ldur	x3, [x29, #-40]
   231b4:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   231b8:	sub	x9, x29, #0x8
   231bc:	str	w0, [sp, #756]
   231c0:	mov	x0, x9
   231c4:	ldr	w1, [sp, #756]
   231c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   231cc:	tbnz	w0, #0, 231d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21d4c>
   231d0:	stur	wzr, [x29, #-4]
   231d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   231d8:	ldur	w0, [x29, #-16]
   231dc:	mov	w1, #0x10                  	// #16
   231e0:	mov	w2, #0x5                   	// #5
   231e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   231e8:	stur	w0, [x29, #-52]
   231ec:	ldur	x0, [x29, #-24]
   231f0:	ldur	w1, [x29, #-52]
   231f4:	ldur	x2, [x29, #-32]
   231f8:	ldur	x3, [x29, #-40]
   231fc:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   23200:	sub	x8, x29, #0x8
   23204:	str	w0, [sp, #752]
   23208:	mov	x0, x8
   2320c:	ldr	w1, [sp, #752]
   23210:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23214:	tbnz	w0, #0, 23220 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21d94>
   23218:	stur	wzr, [x29, #-4]
   2321c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23220:	ldur	w8, [x29, #-8]
   23224:	stur	w8, [x29, #-4]
   23228:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2322c:	ldur	w0, [x29, #-16]
   23230:	mov	w8, wzr
   23234:	mov	w1, w8
   23238:	mov	w2, #0x5                   	// #5
   2323c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23240:	stur	w0, [x29, #-52]
   23244:	ldur	x0, [x29, #-24]
   23248:	ldur	w1, [x29, #-52]
   2324c:	ldur	x2, [x29, #-32]
   23250:	ldur	x3, [x29, #-40]
   23254:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   23258:	sub	x9, x29, #0x8
   2325c:	str	w0, [sp, #748]
   23260:	mov	x0, x9
   23264:	ldr	w1, [sp, #748]
   23268:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2326c:	tbnz	w0, #0, 23278 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21dec>
   23270:	stur	wzr, [x29, #-4]
   23274:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23278:	ldur	w0, [x29, #-16]
   2327c:	mov	w8, wzr
   23280:	mov	w1, w8
   23284:	mov	w2, #0x5                   	// #5
   23288:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2328c:	stur	w0, [x29, #-52]
   23290:	ldur	x0, [x29, #-24]
   23294:	ldur	w1, [x29, #-52]
   23298:	ldur	x2, [x29, #-32]
   2329c:	ldur	x3, [x29, #-40]
   232a0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   232a4:	sub	x9, x29, #0x8
   232a8:	str	w0, [sp, #744]
   232ac:	mov	x0, x9
   232b0:	ldr	w1, [sp, #744]
   232b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   232b8:	tbnz	w0, #0, 232c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21e38>
   232bc:	stur	wzr, [x29, #-4]
   232c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   232c4:	ldur	w0, [x29, #-16]
   232c8:	mov	w8, #0x5                   	// #5
   232cc:	mov	w1, w8
   232d0:	mov	w2, w8
   232d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   232d8:	stur	w0, [x29, #-52]
   232dc:	ldur	x0, [x29, #-24]
   232e0:	ldur	w1, [x29, #-52]
   232e4:	ldur	x2, [x29, #-32]
   232e8:	ldur	x3, [x29, #-40]
   232ec:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   232f0:	sub	x9, x29, #0x8
   232f4:	str	w0, [sp, #740]
   232f8:	mov	x0, x9
   232fc:	ldr	w1, [sp, #740]
   23300:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23304:	tbnz	w0, #0, 23310 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21e84>
   23308:	stur	wzr, [x29, #-4]
   2330c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23310:	ldur	w0, [x29, #-16]
   23314:	mov	w1, #0x10                  	// #16
   23318:	mov	w2, #0x5                   	// #5
   2331c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23320:	stur	w0, [x29, #-52]
   23324:	ldur	x0, [x29, #-24]
   23328:	ldur	w1, [x29, #-52]
   2332c:	ldur	x2, [x29, #-32]
   23330:	ldur	x3, [x29, #-40]
   23334:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   23338:	sub	x8, x29, #0x8
   2333c:	str	w0, [sp, #736]
   23340:	mov	x0, x8
   23344:	ldr	w1, [sp, #736]
   23348:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2334c:	tbnz	w0, #0, 23358 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21ecc>
   23350:	stur	wzr, [x29, #-4]
   23354:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23358:	ldur	w8, [x29, #-8]
   2335c:	stur	w8, [x29, #-4]
   23360:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23364:	ldur	w0, [x29, #-16]
   23368:	mov	w8, wzr
   2336c:	mov	w1, w8
   23370:	mov	w2, #0x5                   	// #5
   23374:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23378:	stur	w0, [x29, #-52]
   2337c:	ldur	x0, [x29, #-24]
   23380:	ldur	w1, [x29, #-52]
   23384:	ldur	x2, [x29, #-32]
   23388:	ldur	x3, [x29, #-40]
   2338c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   23390:	sub	x9, x29, #0x8
   23394:	str	w0, [sp, #732]
   23398:	mov	x0, x9
   2339c:	ldr	w1, [sp, #732]
   233a0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   233a4:	tbnz	w0, #0, 233b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21f24>
   233a8:	stur	wzr, [x29, #-4]
   233ac:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   233b0:	ldur	w0, [x29, #-16]
   233b4:	mov	w8, #0x5                   	// #5
   233b8:	mov	w1, w8
   233bc:	mov	w2, w8
   233c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   233c4:	stur	w0, [x29, #-52]
   233c8:	ldur	x0, [x29, #-24]
   233cc:	ldur	w1, [x29, #-52]
   233d0:	ldur	x2, [x29, #-32]
   233d4:	ldur	x3, [x29, #-40]
   233d8:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   233dc:	sub	x9, x29, #0x8
   233e0:	str	w0, [sp, #728]
   233e4:	mov	x0, x9
   233e8:	ldr	w1, [sp, #728]
   233ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   233f0:	tbnz	w0, #0, 233fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21f70>
   233f4:	stur	wzr, [x29, #-4]
   233f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   233fc:	ldur	w0, [x29, #-16]
   23400:	mov	w1, #0x10                  	// #16
   23404:	mov	w2, #0x5                   	// #5
   23408:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2340c:	stur	w0, [x29, #-52]
   23410:	ldur	x0, [x29, #-24]
   23414:	ldur	w1, [x29, #-52]
   23418:	ldur	x2, [x29, #-32]
   2341c:	ldur	x3, [x29, #-40]
   23420:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   23424:	sub	x8, x29, #0x8
   23428:	str	w0, [sp, #724]
   2342c:	mov	x0, x8
   23430:	ldr	w1, [sp, #724]
   23434:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23438:	tbnz	w0, #0, 23444 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x21fb8>
   2343c:	stur	wzr, [x29, #-4]
   23440:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23444:	ldur	w8, [x29, #-8]
   23448:	stur	w8, [x29, #-4]
   2344c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23450:	ldur	w0, [x29, #-16]
   23454:	mov	w8, wzr
   23458:	mov	w1, w8
   2345c:	mov	w2, #0x5                   	// #5
   23460:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23464:	stur	w0, [x29, #-52]
   23468:	ldur	x0, [x29, #-24]
   2346c:	ldur	w1, [x29, #-52]
   23470:	ldur	x2, [x29, #-32]
   23474:	ldur	x3, [x29, #-40]
   23478:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2347c:	sub	x9, x29, #0x8
   23480:	str	w0, [sp, #720]
   23484:	mov	x0, x9
   23488:	ldr	w1, [sp, #720]
   2348c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23490:	tbnz	w0, #0, 2349c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22010>
   23494:	stur	wzr, [x29, #-4]
   23498:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2349c:	ldur	w0, [x29, #-16]
   234a0:	mov	w8, #0x5                   	// #5
   234a4:	mov	w1, w8
   234a8:	mov	w2, w8
   234ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   234b0:	stur	w0, [x29, #-52]
   234b4:	ldur	x0, [x29, #-24]
   234b8:	ldur	w1, [x29, #-52]
   234bc:	ldur	x2, [x29, #-32]
   234c0:	ldur	x3, [x29, #-40]
   234c4:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   234c8:	sub	x9, x29, #0x8
   234cc:	str	w0, [sp, #716]
   234d0:	mov	x0, x9
   234d4:	ldr	w1, [sp, #716]
   234d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   234dc:	tbnz	w0, #0, 234e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2205c>
   234e0:	stur	wzr, [x29, #-4]
   234e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   234e8:	ldur	w0, [x29, #-16]
   234ec:	mov	w1, #0x10                  	// #16
   234f0:	mov	w2, #0x5                   	// #5
   234f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   234f8:	stur	w0, [x29, #-52]
   234fc:	ldur	x0, [x29, #-24]
   23500:	ldur	w1, [x29, #-52]
   23504:	ldur	x2, [x29, #-32]
   23508:	ldur	x3, [x29, #-40]
   2350c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   23510:	sub	x8, x29, #0x8
   23514:	str	w0, [sp, #712]
   23518:	mov	x0, x8
   2351c:	ldr	w1, [sp, #712]
   23520:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23524:	tbnz	w0, #0, 23530 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x220a4>
   23528:	stur	wzr, [x29, #-4]
   2352c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23530:	ldur	w8, [x29, #-8]
   23534:	stur	w8, [x29, #-4]
   23538:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2353c:	ldur	w0, [x29, #-16]
   23540:	mov	w8, wzr
   23544:	mov	w1, w8
   23548:	mov	w2, #0x5                   	// #5
   2354c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23550:	stur	w0, [x29, #-52]
   23554:	ldur	x0, [x29, #-24]
   23558:	ldur	w1, [x29, #-52]
   2355c:	ldur	x2, [x29, #-32]
   23560:	ldur	x3, [x29, #-40]
   23564:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   23568:	sub	x9, x29, #0x8
   2356c:	str	w0, [sp, #708]
   23570:	mov	x0, x9
   23574:	ldr	w1, [sp, #708]
   23578:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2357c:	tbnz	w0, #0, 23588 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x220fc>
   23580:	stur	wzr, [x29, #-4]
   23584:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23588:	ldur	w0, [x29, #-16]
   2358c:	mov	w8, #0x5                   	// #5
   23590:	mov	w1, w8
   23594:	mov	w2, w8
   23598:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2359c:	stur	w0, [x29, #-52]
   235a0:	ldur	x0, [x29, #-24]
   235a4:	ldur	w1, [x29, #-52]
   235a8:	ldur	x2, [x29, #-32]
   235ac:	ldur	x3, [x29, #-40]
   235b0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   235b4:	sub	x9, x29, #0x8
   235b8:	str	w0, [sp, #704]
   235bc:	mov	x0, x9
   235c0:	ldr	w1, [sp, #704]
   235c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   235c8:	tbnz	w0, #0, 235d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22148>
   235cc:	stur	wzr, [x29, #-4]
   235d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   235d4:	ldur	w0, [x29, #-16]
   235d8:	mov	w1, #0x10                  	// #16
   235dc:	mov	w2, #0x6                   	// #6
   235e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   235e4:	stur	w0, [x29, #-52]
   235e8:	ldur	x0, [x29, #-24]
   235ec:	ldur	w1, [x29, #-52]
   235f0:	ldur	x2, [x29, #-32]
   235f4:	ldur	x3, [x29, #-40]
   235f8:	bl	26b44 <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv>
   235fc:	sub	x8, x29, #0x8
   23600:	str	w0, [sp, #700]
   23604:	mov	x0, x8
   23608:	ldr	w1, [sp, #700]
   2360c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23610:	tbnz	w0, #0, 2361c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22190>
   23614:	stur	wzr, [x29, #-4]
   23618:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2361c:	ldur	w8, [x29, #-8]
   23620:	stur	w8, [x29, #-4]
   23624:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23628:	ldur	w0, [x29, #-16]
   2362c:	mov	w8, wzr
   23630:	mov	w1, w8
   23634:	mov	w2, #0x5                   	// #5
   23638:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2363c:	stur	w0, [x29, #-52]
   23640:	ldur	x0, [x29, #-24]
   23644:	ldur	w1, [x29, #-52]
   23648:	ldur	x2, [x29, #-32]
   2364c:	ldur	x3, [x29, #-40]
   23650:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   23654:	sub	x9, x29, #0x8
   23658:	str	w0, [sp, #696]
   2365c:	mov	x0, x9
   23660:	ldr	w1, [sp, #696]
   23664:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23668:	tbnz	w0, #0, 23674 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x221e8>
   2366c:	stur	wzr, [x29, #-4]
   23670:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23674:	ldur	w0, [x29, #-16]
   23678:	mov	w8, wzr
   2367c:	mov	w1, w8
   23680:	mov	w2, #0x5                   	// #5
   23684:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23688:	stur	w0, [x29, #-52]
   2368c:	ldur	x0, [x29, #-24]
   23690:	ldur	w1, [x29, #-52]
   23694:	ldur	x2, [x29, #-32]
   23698:	ldur	x3, [x29, #-40]
   2369c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   236a0:	sub	x9, x29, #0x8
   236a4:	str	w0, [sp, #692]
   236a8:	mov	x0, x9
   236ac:	ldr	w1, [sp, #692]
   236b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   236b4:	tbnz	w0, #0, 236c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22234>
   236b8:	stur	wzr, [x29, #-4]
   236bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   236c0:	ldur	w0, [x29, #-16]
   236c4:	mov	w8, #0x5                   	// #5
   236c8:	mov	w1, w8
   236cc:	mov	w2, w8
   236d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   236d4:	stur	w0, [x29, #-52]
   236d8:	ldur	x0, [x29, #-24]
   236dc:	ldur	w1, [x29, #-52]
   236e0:	ldur	x2, [x29, #-32]
   236e4:	ldur	x3, [x29, #-40]
   236e8:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   236ec:	sub	x9, x29, #0x8
   236f0:	str	w0, [sp, #688]
   236f4:	mov	x0, x9
   236f8:	ldr	w1, [sp, #688]
   236fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23700:	tbnz	w0, #0, 2370c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22280>
   23704:	stur	wzr, [x29, #-4]
   23708:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2370c:	ldur	w0, [x29, #-16]
   23710:	mov	w1, #0x10                  	// #16
   23714:	mov	w2, #0x4                   	// #4
   23718:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2371c:	stur	w0, [x29, #-52]
   23720:	ldur	x0, [x29, #-24]
   23724:	ldur	w1, [x29, #-52]
   23728:	ldur	x2, [x29, #-32]
   2372c:	ldur	x3, [x29, #-40]
   23730:	bl	28de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>
   23734:	sub	x8, x29, #0x8
   23738:	str	w0, [sp, #684]
   2373c:	mov	x0, x8
   23740:	ldr	w1, [sp, #684]
   23744:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23748:	tbnz	w0, #0, 23754 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x222c8>
   2374c:	stur	wzr, [x29, #-4]
   23750:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23754:	stur	wzr, [x29, #-52]
   23758:	ldur	w0, [x29, #-16]
   2375c:	mov	w1, #0xb                   	// #11
   23760:	mov	w2, #0x1                   	// #1
   23764:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23768:	mov	w2, #0x2                   	// #2
   2376c:	ldur	w8, [x29, #-52]
   23770:	orr	w8, w8, w0, lsl #2
   23774:	stur	w8, [x29, #-52]
   23778:	ldur	w0, [x29, #-16]
   2377c:	mov	w1, #0x14                  	// #20
   23780:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23784:	ldur	w8, [x29, #-52]
   23788:	orr	w8, w8, w0
   2378c:	stur	w8, [x29, #-52]
   23790:	ldur	x0, [x29, #-24]
   23794:	ldur	w8, [x29, #-52]
   23798:	mov	w3, w8
   2379c:	str	x0, [sp, #672]
   237a0:	mov	x0, x3
   237a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   237a8:	add	x9, sp, #0x2, lsl #12
   237ac:	add	x9, x9, #0x448
   237b0:	str	x0, [sp, #9288]
   237b4:	str	x1, [sp, #9296]
   237b8:	ldr	x0, [sp, #672]
   237bc:	mov	x1, x9
   237c0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   237c4:	ldur	w8, [x29, #-8]
   237c8:	stur	w8, [x29, #-4]
   237cc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   237d0:	ldur	w0, [x29, #-16]
   237d4:	mov	w8, wzr
   237d8:	mov	w1, w8
   237dc:	mov	w2, #0x5                   	// #5
   237e0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   237e4:	stur	w0, [x29, #-52]
   237e8:	ldur	x0, [x29, #-24]
   237ec:	ldur	w1, [x29, #-52]
   237f0:	ldur	x2, [x29, #-32]
   237f4:	ldur	x3, [x29, #-40]
   237f8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   237fc:	sub	x9, x29, #0x8
   23800:	str	w0, [sp, #668]
   23804:	mov	x0, x9
   23808:	ldr	w1, [sp, #668]
   2380c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23810:	tbnz	w0, #0, 2381c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22390>
   23814:	stur	wzr, [x29, #-4]
   23818:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2381c:	ldur	w0, [x29, #-16]
   23820:	mov	w8, wzr
   23824:	mov	w1, w8
   23828:	mov	w2, #0x5                   	// #5
   2382c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23830:	stur	w0, [x29, #-52]
   23834:	ldur	x0, [x29, #-24]
   23838:	ldur	w1, [x29, #-52]
   2383c:	ldur	x2, [x29, #-32]
   23840:	ldur	x3, [x29, #-40]
   23844:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   23848:	sub	x9, x29, #0x8
   2384c:	str	w0, [sp, #664]
   23850:	mov	x0, x9
   23854:	ldr	w1, [sp, #664]
   23858:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2385c:	tbnz	w0, #0, 23868 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x223dc>
   23860:	stur	wzr, [x29, #-4]
   23864:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23868:	ldur	w0, [x29, #-16]
   2386c:	mov	w8, #0x5                   	// #5
   23870:	mov	w1, w8
   23874:	mov	w2, w8
   23878:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2387c:	stur	w0, [x29, #-52]
   23880:	ldur	x0, [x29, #-24]
   23884:	ldur	w1, [x29, #-52]
   23888:	ldur	x2, [x29, #-32]
   2388c:	ldur	x3, [x29, #-40]
   23890:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   23894:	sub	x9, x29, #0x8
   23898:	str	w0, [sp, #660]
   2389c:	mov	x0, x9
   238a0:	ldr	w1, [sp, #660]
   238a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   238a8:	tbnz	w0, #0, 238b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22428>
   238ac:	stur	wzr, [x29, #-4]
   238b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   238b4:	ldur	w0, [x29, #-16]
   238b8:	mov	w1, #0x10                  	// #16
   238bc:	mov	w2, #0x6                   	// #6
   238c0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   238c4:	stur	w0, [x29, #-52]
   238c8:	ldur	x0, [x29, #-24]
   238cc:	ldur	w1, [x29, #-52]
   238d0:	ldur	x2, [x29, #-32]
   238d4:	ldur	x3, [x29, #-40]
   238d8:	bl	26b44 <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv>
   238dc:	sub	x8, x29, #0x8
   238e0:	str	w0, [sp, #656]
   238e4:	mov	x0, x8
   238e8:	ldr	w1, [sp, #656]
   238ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   238f0:	tbnz	w0, #0, 238fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22470>
   238f4:	stur	wzr, [x29, #-4]
   238f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   238fc:	ldur	w8, [x29, #-8]
   23900:	stur	w8, [x29, #-4]
   23904:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23908:	ldur	w0, [x29, #-16]
   2390c:	mov	w8, wzr
   23910:	mov	w1, w8
   23914:	mov	w2, #0x5                   	// #5
   23918:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2391c:	stur	w0, [x29, #-52]
   23920:	ldur	x0, [x29, #-24]
   23924:	ldur	w1, [x29, #-52]
   23928:	ldur	x2, [x29, #-32]
   2392c:	ldur	x3, [x29, #-40]
   23930:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   23934:	sub	x9, x29, #0x8
   23938:	str	w0, [sp, #652]
   2393c:	mov	x0, x9
   23940:	ldr	w1, [sp, #652]
   23944:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23948:	tbnz	w0, #0, 23954 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x224c8>
   2394c:	stur	wzr, [x29, #-4]
   23950:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23954:	ldur	w0, [x29, #-16]
   23958:	mov	w8, wzr
   2395c:	mov	w1, w8
   23960:	mov	w2, #0x5                   	// #5
   23964:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23968:	stur	w0, [x29, #-52]
   2396c:	ldur	x0, [x29, #-24]
   23970:	ldur	w1, [x29, #-52]
   23974:	ldur	x2, [x29, #-32]
   23978:	ldur	x3, [x29, #-40]
   2397c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   23980:	sub	x9, x29, #0x8
   23984:	str	w0, [sp, #648]
   23988:	mov	x0, x9
   2398c:	ldr	w1, [sp, #648]
   23990:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23994:	tbnz	w0, #0, 239a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22514>
   23998:	stur	wzr, [x29, #-4]
   2399c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   239a0:	ldur	w0, [x29, #-16]
   239a4:	mov	w8, #0x5                   	// #5
   239a8:	mov	w1, w8
   239ac:	mov	w2, w8
   239b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   239b4:	stur	w0, [x29, #-52]
   239b8:	ldur	x0, [x29, #-24]
   239bc:	ldur	w1, [x29, #-52]
   239c0:	ldur	x2, [x29, #-32]
   239c4:	ldur	x3, [x29, #-40]
   239c8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   239cc:	sub	x9, x29, #0x8
   239d0:	str	w0, [sp, #644]
   239d4:	mov	x0, x9
   239d8:	ldr	w1, [sp, #644]
   239dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   239e0:	tbnz	w0, #0, 239ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22560>
   239e4:	stur	wzr, [x29, #-4]
   239e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   239ec:	ldur	w0, [x29, #-16]
   239f0:	mov	w1, #0x10                  	// #16
   239f4:	mov	w2, #0x5                   	// #5
   239f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   239fc:	stur	w0, [x29, #-52]
   23a00:	ldur	x0, [x29, #-24]
   23a04:	ldur	w1, [x29, #-52]
   23a08:	ldur	x2, [x29, #-32]
   23a0c:	ldur	x3, [x29, #-40]
   23a10:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   23a14:	sub	x8, x29, #0x8
   23a18:	str	w0, [sp, #640]
   23a1c:	mov	x0, x8
   23a20:	ldr	w1, [sp, #640]
   23a24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23a28:	tbnz	w0, #0, 23a34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x225a8>
   23a2c:	stur	wzr, [x29, #-4]
   23a30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23a34:	stur	wzr, [x29, #-52]
   23a38:	ldur	w0, [x29, #-16]
   23a3c:	mov	w1, #0xb                   	// #11
   23a40:	mov	w8, #0x1                   	// #1
   23a44:	mov	w2, w8
   23a48:	str	w8, [sp, #636]
   23a4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23a50:	ldur	w8, [x29, #-52]
   23a54:	orr	w8, w8, w0, lsl #1
   23a58:	stur	w8, [x29, #-52]
   23a5c:	ldur	w0, [x29, #-16]
   23a60:	mov	w1, #0x15                  	// #21
   23a64:	ldr	w2, [sp, #636]
   23a68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23a6c:	ldur	w8, [x29, #-52]
   23a70:	orr	w8, w8, w0
   23a74:	stur	w8, [x29, #-52]
   23a78:	ldur	x0, [x29, #-24]
   23a7c:	ldur	w8, [x29, #-52]
   23a80:	mov	w3, w8
   23a84:	str	x0, [sp, #624]
   23a88:	mov	x0, x3
   23a8c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   23a90:	add	x9, sp, #0x2, lsl #12
   23a94:	add	x9, x9, #0x438
   23a98:	str	x0, [sp, #9272]
   23a9c:	str	x1, [sp, #9280]
   23aa0:	ldr	x0, [sp, #624]
   23aa4:	mov	x1, x9
   23aa8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   23aac:	ldur	w8, [x29, #-8]
   23ab0:	stur	w8, [x29, #-4]
   23ab4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23ab8:	ldur	w0, [x29, #-16]
   23abc:	mov	w8, wzr
   23ac0:	mov	w1, w8
   23ac4:	mov	w2, #0x5                   	// #5
   23ac8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23acc:	stur	w0, [x29, #-52]
   23ad0:	ldur	x0, [x29, #-24]
   23ad4:	ldur	w1, [x29, #-52]
   23ad8:	ldur	x2, [x29, #-32]
   23adc:	ldur	x3, [x29, #-40]
   23ae0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   23ae4:	sub	x9, x29, #0x8
   23ae8:	str	w0, [sp, #620]
   23aec:	mov	x0, x9
   23af0:	ldr	w1, [sp, #620]
   23af4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23af8:	tbnz	w0, #0, 23b04 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22678>
   23afc:	stur	wzr, [x29, #-4]
   23b00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23b04:	ldur	w0, [x29, #-16]
   23b08:	mov	w8, wzr
   23b0c:	mov	w1, w8
   23b10:	mov	w2, #0x5                   	// #5
   23b14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23b18:	stur	w0, [x29, #-52]
   23b1c:	ldur	x0, [x29, #-24]
   23b20:	ldur	w1, [x29, #-52]
   23b24:	ldur	x2, [x29, #-32]
   23b28:	ldur	x3, [x29, #-40]
   23b2c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   23b30:	sub	x9, x29, #0x8
   23b34:	str	w0, [sp, #616]
   23b38:	mov	x0, x9
   23b3c:	ldr	w1, [sp, #616]
   23b40:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23b44:	tbnz	w0, #0, 23b50 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x226c4>
   23b48:	stur	wzr, [x29, #-4]
   23b4c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23b50:	ldur	w0, [x29, #-16]
   23b54:	mov	w8, #0x5                   	// #5
   23b58:	mov	w1, w8
   23b5c:	mov	w2, w8
   23b60:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23b64:	stur	w0, [x29, #-52]
   23b68:	ldur	x0, [x29, #-24]
   23b6c:	ldur	w1, [x29, #-52]
   23b70:	ldur	x2, [x29, #-32]
   23b74:	ldur	x3, [x29, #-40]
   23b78:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   23b7c:	sub	x9, x29, #0x8
   23b80:	str	w0, [sp, #612]
   23b84:	mov	x0, x9
   23b88:	ldr	w1, [sp, #612]
   23b8c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23b90:	tbnz	w0, #0, 23b9c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22710>
   23b94:	stur	wzr, [x29, #-4]
   23b98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23b9c:	ldur	w0, [x29, #-16]
   23ba0:	mov	w1, #0x10                  	// #16
   23ba4:	mov	w2, #0x5                   	// #5
   23ba8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23bac:	stur	w0, [x29, #-52]
   23bb0:	ldur	x0, [x29, #-24]
   23bb4:	ldur	w1, [x29, #-52]
   23bb8:	ldur	x2, [x29, #-32]
   23bbc:	ldur	x3, [x29, #-40]
   23bc0:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   23bc4:	sub	x8, x29, #0x8
   23bc8:	str	w0, [sp, #608]
   23bcc:	mov	x0, x8
   23bd0:	ldr	w1, [sp, #608]
   23bd4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23bd8:	tbnz	w0, #0, 23be4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22758>
   23bdc:	stur	wzr, [x29, #-4]
   23be0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23be4:	ldur	w0, [x29, #-16]
   23be8:	mov	w1, #0xb                   	// #11
   23bec:	mov	w2, #0x1                   	// #1
   23bf0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23bf4:	stur	w0, [x29, #-52]
   23bf8:	ldur	x0, [x29, #-24]
   23bfc:	ldur	w8, [x29, #-52]
   23c00:	mov	w3, w8
   23c04:	str	x0, [sp, #600]
   23c08:	mov	x0, x3
   23c0c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   23c10:	add	x9, sp, #0x2, lsl #12
   23c14:	add	x9, x9, #0x428
   23c18:	str	x0, [sp, #9256]
   23c1c:	str	x1, [sp, #9264]
   23c20:	ldr	x0, [sp, #600]
   23c24:	mov	x1, x9
   23c28:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   23c2c:	ldur	w8, [x29, #-8]
   23c30:	stur	w8, [x29, #-4]
   23c34:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23c38:	ldur	w0, [x29, #-16]
   23c3c:	mov	w8, wzr
   23c40:	mov	w1, w8
   23c44:	mov	w2, #0x5                   	// #5
   23c48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23c4c:	stur	w0, [x29, #-52]
   23c50:	ldur	x0, [x29, #-24]
   23c54:	ldur	w1, [x29, #-52]
   23c58:	ldur	x2, [x29, #-32]
   23c5c:	ldur	x3, [x29, #-40]
   23c60:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   23c64:	sub	x9, x29, #0x8
   23c68:	str	w0, [sp, #596]
   23c6c:	mov	x0, x9
   23c70:	ldr	w1, [sp, #596]
   23c74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23c78:	tbnz	w0, #0, 23c84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x227f8>
   23c7c:	stur	wzr, [x29, #-4]
   23c80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23c84:	ldur	w0, [x29, #-16]
   23c88:	mov	w8, wzr
   23c8c:	mov	w1, w8
   23c90:	mov	w2, #0x5                   	// #5
   23c94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23c98:	stur	w0, [x29, #-52]
   23c9c:	ldur	x0, [x29, #-24]
   23ca0:	ldur	w1, [x29, #-52]
   23ca4:	ldur	x2, [x29, #-32]
   23ca8:	ldur	x3, [x29, #-40]
   23cac:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   23cb0:	sub	x9, x29, #0x8
   23cb4:	str	w0, [sp, #592]
   23cb8:	mov	x0, x9
   23cbc:	ldr	w1, [sp, #592]
   23cc0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23cc4:	tbnz	w0, #0, 23cd0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22844>
   23cc8:	stur	wzr, [x29, #-4]
   23ccc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23cd0:	ldur	w0, [x29, #-16]
   23cd4:	mov	w8, #0x5                   	// #5
   23cd8:	mov	w1, w8
   23cdc:	mov	w2, w8
   23ce0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23ce4:	stur	w0, [x29, #-52]
   23ce8:	ldur	x0, [x29, #-24]
   23cec:	ldur	w1, [x29, #-52]
   23cf0:	ldur	x2, [x29, #-32]
   23cf4:	ldur	x3, [x29, #-40]
   23cf8:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   23cfc:	sub	x9, x29, #0x8
   23d00:	str	w0, [sp, #588]
   23d04:	mov	x0, x9
   23d08:	ldr	w1, [sp, #588]
   23d0c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23d10:	tbnz	w0, #0, 23d1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22890>
   23d14:	stur	wzr, [x29, #-4]
   23d18:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23d1c:	ldur	w0, [x29, #-16]
   23d20:	mov	w1, #0x10                  	// #16
   23d24:	mov	w2, #0x4                   	// #4
   23d28:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23d2c:	stur	w0, [x29, #-52]
   23d30:	ldur	x0, [x29, #-24]
   23d34:	ldur	w1, [x29, #-52]
   23d38:	ldur	x2, [x29, #-32]
   23d3c:	ldur	x3, [x29, #-40]
   23d40:	bl	28de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>
   23d44:	sub	x8, x29, #0x8
   23d48:	str	w0, [sp, #584]
   23d4c:	mov	x0, x8
   23d50:	ldr	w1, [sp, #584]
   23d54:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23d58:	tbnz	w0, #0, 23d64 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x228d8>
   23d5c:	stur	wzr, [x29, #-4]
   23d60:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23d64:	stur	wzr, [x29, #-52]
   23d68:	ldur	w0, [x29, #-16]
   23d6c:	mov	w1, #0xb                   	// #11
   23d70:	mov	w2, #0x1                   	// #1
   23d74:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23d78:	mov	w2, #0x2                   	// #2
   23d7c:	ldur	w8, [x29, #-52]
   23d80:	orr	w8, w8, w0, lsl #2
   23d84:	stur	w8, [x29, #-52]
   23d88:	ldur	w0, [x29, #-16]
   23d8c:	mov	w1, #0x14                  	// #20
   23d90:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23d94:	ldur	w8, [x29, #-52]
   23d98:	orr	w8, w8, w0
   23d9c:	stur	w8, [x29, #-52]
   23da0:	ldur	x0, [x29, #-24]
   23da4:	ldur	w8, [x29, #-52]
   23da8:	mov	w3, w8
   23dac:	str	x0, [sp, #576]
   23db0:	mov	x0, x3
   23db4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   23db8:	add	x9, sp, #0x2, lsl #12
   23dbc:	add	x9, x9, #0x418
   23dc0:	str	x0, [sp, #9240]
   23dc4:	str	x1, [sp, #9248]
   23dc8:	ldr	x0, [sp, #576]
   23dcc:	mov	x1, x9
   23dd0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   23dd4:	ldur	w8, [x29, #-8]
   23dd8:	stur	w8, [x29, #-4]
   23ddc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23de0:	ldur	w0, [x29, #-16]
   23de4:	mov	w8, wzr
   23de8:	mov	w1, w8
   23dec:	mov	w2, #0x5                   	// #5
   23df0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23df4:	stur	w0, [x29, #-52]
   23df8:	ldur	x0, [x29, #-24]
   23dfc:	ldur	w1, [x29, #-52]
   23e00:	ldur	x2, [x29, #-32]
   23e04:	ldur	x3, [x29, #-40]
   23e08:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   23e0c:	sub	x9, x29, #0x8
   23e10:	str	w0, [sp, #572]
   23e14:	mov	x0, x9
   23e18:	ldr	w1, [sp, #572]
   23e1c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23e20:	tbnz	w0, #0, 23e2c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x229a0>
   23e24:	stur	wzr, [x29, #-4]
   23e28:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23e2c:	ldur	w0, [x29, #-16]
   23e30:	mov	w8, wzr
   23e34:	mov	w1, w8
   23e38:	mov	w2, #0x5                   	// #5
   23e3c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23e40:	stur	w0, [x29, #-52]
   23e44:	ldur	x0, [x29, #-24]
   23e48:	ldur	w1, [x29, #-52]
   23e4c:	ldur	x2, [x29, #-32]
   23e50:	ldur	x3, [x29, #-40]
   23e54:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   23e58:	sub	x9, x29, #0x8
   23e5c:	str	w0, [sp, #568]
   23e60:	mov	x0, x9
   23e64:	ldr	w1, [sp, #568]
   23e68:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23e6c:	tbnz	w0, #0, 23e78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x229ec>
   23e70:	stur	wzr, [x29, #-4]
   23e74:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23e78:	ldur	w0, [x29, #-16]
   23e7c:	mov	w8, #0x5                   	// #5
   23e80:	mov	w1, w8
   23e84:	mov	w2, w8
   23e88:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23e8c:	stur	w0, [x29, #-52]
   23e90:	ldur	x0, [x29, #-24]
   23e94:	ldur	w1, [x29, #-52]
   23e98:	ldur	x2, [x29, #-32]
   23e9c:	ldur	x3, [x29, #-40]
   23ea0:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   23ea4:	sub	x9, x29, #0x8
   23ea8:	str	w0, [sp, #564]
   23eac:	mov	x0, x9
   23eb0:	ldr	w1, [sp, #564]
   23eb4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23eb8:	tbnz	w0, #0, 23ec4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22a38>
   23ebc:	stur	wzr, [x29, #-4]
   23ec0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23ec4:	ldur	w0, [x29, #-16]
   23ec8:	mov	w1, #0x10                  	// #16
   23ecc:	mov	w2, #0x5                   	// #5
   23ed0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23ed4:	stur	w0, [x29, #-52]
   23ed8:	ldur	x0, [x29, #-24]
   23edc:	ldur	w1, [x29, #-52]
   23ee0:	ldur	x2, [x29, #-32]
   23ee4:	ldur	x3, [x29, #-40]
   23ee8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   23eec:	sub	x8, x29, #0x8
   23ef0:	str	w0, [sp, #560]
   23ef4:	mov	x0, x8
   23ef8:	ldr	w1, [sp, #560]
   23efc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23f00:	tbnz	w0, #0, 23f0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22a80>
   23f04:	stur	wzr, [x29, #-4]
   23f08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23f0c:	stur	wzr, [x29, #-52]
   23f10:	ldur	w0, [x29, #-16]
   23f14:	mov	w1, #0xb                   	// #11
   23f18:	mov	w8, #0x1                   	// #1
   23f1c:	mov	w2, w8
   23f20:	str	w8, [sp, #556]
   23f24:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23f28:	ldur	w8, [x29, #-52]
   23f2c:	orr	w8, w8, w0, lsl #1
   23f30:	stur	w8, [x29, #-52]
   23f34:	ldur	w0, [x29, #-16]
   23f38:	mov	w1, #0x15                  	// #21
   23f3c:	ldr	w2, [sp, #556]
   23f40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23f44:	ldur	w8, [x29, #-52]
   23f48:	orr	w8, w8, w0
   23f4c:	stur	w8, [x29, #-52]
   23f50:	ldur	x0, [x29, #-24]
   23f54:	ldur	w8, [x29, #-52]
   23f58:	mov	w3, w8
   23f5c:	str	x0, [sp, #544]
   23f60:	mov	x0, x3
   23f64:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   23f68:	add	x9, sp, #0x2, lsl #12
   23f6c:	add	x9, x9, #0x408
   23f70:	str	x0, [sp, #9224]
   23f74:	str	x1, [sp, #9232]
   23f78:	ldr	x0, [sp, #544]
   23f7c:	mov	x1, x9
   23f80:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   23f84:	ldur	w8, [x29, #-8]
   23f88:	stur	w8, [x29, #-4]
   23f8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23f90:	ldur	w0, [x29, #-16]
   23f94:	mov	w8, wzr
   23f98:	mov	w1, w8
   23f9c:	mov	w2, #0x5                   	// #5
   23fa0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23fa4:	stur	w0, [x29, #-52]
   23fa8:	ldur	x0, [x29, #-24]
   23fac:	ldur	w1, [x29, #-52]
   23fb0:	ldur	x2, [x29, #-32]
   23fb4:	ldur	x3, [x29, #-40]
   23fb8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   23fbc:	sub	x9, x29, #0x8
   23fc0:	str	w0, [sp, #540]
   23fc4:	mov	x0, x9
   23fc8:	ldr	w1, [sp, #540]
   23fcc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   23fd0:	tbnz	w0, #0, 23fdc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22b50>
   23fd4:	stur	wzr, [x29, #-4]
   23fd8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   23fdc:	ldur	w0, [x29, #-16]
   23fe0:	mov	w8, #0x5                   	// #5
   23fe4:	mov	w1, w8
   23fe8:	mov	w2, w8
   23fec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   23ff0:	stur	w0, [x29, #-52]
   23ff4:	ldur	x0, [x29, #-24]
   23ff8:	ldur	w1, [x29, #-52]
   23ffc:	ldur	x2, [x29, #-32]
   24000:	ldur	x3, [x29, #-40]
   24004:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   24008:	sub	x9, x29, #0x8
   2400c:	str	w0, [sp, #536]
   24010:	mov	x0, x9
   24014:	ldr	w1, [sp, #536]
   24018:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2401c:	tbnz	w0, #0, 24028 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22b9c>
   24020:	stur	wzr, [x29, #-4]
   24024:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24028:	ldur	w0, [x29, #-16]
   2402c:	mov	w1, #0x10                  	// #16
   24030:	mov	w2, #0x6                   	// #6
   24034:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24038:	stur	w0, [x29, #-52]
   2403c:	ldur	x0, [x29, #-24]
   24040:	ldur	w1, [x29, #-52]
   24044:	ldur	x2, [x29, #-32]
   24048:	ldur	x3, [x29, #-40]
   2404c:	bl	26b80 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv>
   24050:	sub	x8, x29, #0x8
   24054:	str	w0, [sp, #532]
   24058:	mov	x0, x8
   2405c:	ldr	w1, [sp, #532]
   24060:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24064:	tbnz	w0, #0, 24070 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22be4>
   24068:	stur	wzr, [x29, #-4]
   2406c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24070:	ldur	w8, [x29, #-8]
   24074:	stur	w8, [x29, #-4]
   24078:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2407c:	ldur	w0, [x29, #-16]
   24080:	mov	w8, wzr
   24084:	mov	w1, w8
   24088:	mov	w2, #0x5                   	// #5
   2408c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24090:	stur	w0, [x29, #-52]
   24094:	ldur	x0, [x29, #-24]
   24098:	ldur	w1, [x29, #-52]
   2409c:	ldur	x2, [x29, #-32]
   240a0:	ldur	x3, [x29, #-40]
   240a4:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   240a8:	sub	x9, x29, #0x8
   240ac:	str	w0, [sp, #528]
   240b0:	mov	x0, x9
   240b4:	ldr	w1, [sp, #528]
   240b8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   240bc:	tbnz	w0, #0, 240c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22c3c>
   240c0:	stur	wzr, [x29, #-4]
   240c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   240c8:	ldur	w0, [x29, #-16]
   240cc:	mov	w8, #0x5                   	// #5
   240d0:	mov	w1, w8
   240d4:	mov	w2, w8
   240d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   240dc:	stur	w0, [x29, #-52]
   240e0:	ldur	x0, [x29, #-24]
   240e4:	ldur	w1, [x29, #-52]
   240e8:	ldur	x2, [x29, #-32]
   240ec:	ldur	x3, [x29, #-40]
   240f0:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   240f4:	sub	x9, x29, #0x8
   240f8:	str	w0, [sp, #524]
   240fc:	mov	x0, x9
   24100:	ldr	w1, [sp, #524]
   24104:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24108:	tbnz	w0, #0, 24114 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22c88>
   2410c:	stur	wzr, [x29, #-4]
   24110:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24114:	ldur	w0, [x29, #-16]
   24118:	mov	w1, #0x10                  	// #16
   2411c:	mov	w2, #0x3                   	// #3
   24120:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24124:	stur	w0, [x29, #-52]
   24128:	ldur	x0, [x29, #-24]
   2412c:	ldur	w1, [x29, #-52]
   24130:	ldur	x2, [x29, #-32]
   24134:	ldur	x3, [x29, #-40]
   24138:	bl	26a04 <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv>
   2413c:	sub	x8, x29, #0x8
   24140:	str	w0, [sp, #520]
   24144:	mov	x0, x8
   24148:	ldr	w1, [sp, #520]
   2414c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24150:	tbnz	w0, #0, 2415c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22cd0>
   24154:	stur	wzr, [x29, #-4]
   24158:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2415c:	ldur	w8, [x29, #-8]
   24160:	stur	w8, [x29, #-4]
   24164:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24168:	ldur	w0, [x29, #-16]
   2416c:	mov	w8, wzr
   24170:	mov	w1, w8
   24174:	mov	w2, #0x5                   	// #5
   24178:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2417c:	stur	w0, [x29, #-52]
   24180:	ldur	x0, [x29, #-24]
   24184:	ldur	w1, [x29, #-52]
   24188:	ldur	x2, [x29, #-32]
   2418c:	ldur	x3, [x29, #-40]
   24190:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   24194:	sub	x9, x29, #0x8
   24198:	str	w0, [sp, #516]
   2419c:	mov	x0, x9
   241a0:	ldr	w1, [sp, #516]
   241a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   241a8:	tbnz	w0, #0, 241b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22d28>
   241ac:	stur	wzr, [x29, #-4]
   241b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   241b4:	ldur	w0, [x29, #-16]
   241b8:	mov	w8, #0x5                   	// #5
   241bc:	mov	w1, w8
   241c0:	mov	w2, w8
   241c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   241c8:	stur	w0, [x29, #-52]
   241cc:	ldur	x0, [x29, #-24]
   241d0:	ldur	w1, [x29, #-52]
   241d4:	ldur	x2, [x29, #-32]
   241d8:	ldur	x3, [x29, #-40]
   241dc:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   241e0:	sub	x9, x29, #0x8
   241e4:	str	w0, [sp, #512]
   241e8:	mov	x0, x9
   241ec:	ldr	w1, [sp, #512]
   241f0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   241f4:	tbnz	w0, #0, 24200 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22d74>
   241f8:	stur	wzr, [x29, #-4]
   241fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24200:	ldur	w0, [x29, #-16]
   24204:	mov	w1, #0x10                  	// #16
   24208:	mov	w2, #0x4                   	// #4
   2420c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24210:	stur	w0, [x29, #-52]
   24214:	ldur	x0, [x29, #-24]
   24218:	ldur	w1, [x29, #-52]
   2421c:	ldur	x2, [x29, #-32]
   24220:	ldur	x3, [x29, #-40]
   24224:	bl	26a40 <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv>
   24228:	sub	x8, x29, #0x8
   2422c:	str	w0, [sp, #508]
   24230:	mov	x0, x8
   24234:	ldr	w1, [sp, #508]
   24238:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2423c:	tbnz	w0, #0, 24248 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22dbc>
   24240:	stur	wzr, [x29, #-4]
   24244:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24248:	ldur	w8, [x29, #-8]
   2424c:	stur	w8, [x29, #-4]
   24250:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24254:	ldur	w0, [x29, #-16]
   24258:	mov	w8, wzr
   2425c:	mov	w1, w8
   24260:	mov	w2, #0x5                   	// #5
   24264:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24268:	stur	w0, [x29, #-52]
   2426c:	ldur	x0, [x29, #-24]
   24270:	ldur	w1, [x29, #-52]
   24274:	ldur	x2, [x29, #-32]
   24278:	ldur	x3, [x29, #-40]
   2427c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   24280:	sub	x9, x29, #0x8
   24284:	str	w0, [sp, #504]
   24288:	mov	x0, x9
   2428c:	ldr	w1, [sp, #504]
   24290:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24294:	tbnz	w0, #0, 242a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22e14>
   24298:	stur	wzr, [x29, #-4]
   2429c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   242a0:	ldur	w0, [x29, #-16]
   242a4:	mov	w8, #0x5                   	// #5
   242a8:	mov	w1, w8
   242ac:	mov	w2, w8
   242b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   242b4:	stur	w0, [x29, #-52]
   242b8:	ldur	x0, [x29, #-24]
   242bc:	ldur	w1, [x29, #-52]
   242c0:	ldur	x2, [x29, #-32]
   242c4:	ldur	x3, [x29, #-40]
   242c8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   242cc:	sub	x9, x29, #0x8
   242d0:	str	w0, [sp, #500]
   242d4:	mov	x0, x9
   242d8:	ldr	w1, [sp, #500]
   242dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   242e0:	tbnz	w0, #0, 242ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22e60>
   242e4:	stur	wzr, [x29, #-4]
   242e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   242ec:	ldur	w0, [x29, #-16]
   242f0:	mov	w1, #0x10                  	// #16
   242f4:	mov	w2, #0x5                   	// #5
   242f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   242fc:	stur	w0, [x29, #-52]
   24300:	ldur	x0, [x29, #-24]
   24304:	ldur	w1, [x29, #-52]
   24308:	ldur	x2, [x29, #-32]
   2430c:	ldur	x3, [x29, #-40]
   24310:	bl	26a7c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv>
   24314:	sub	x8, x29, #0x8
   24318:	str	w0, [sp, #496]
   2431c:	mov	x0, x8
   24320:	ldr	w1, [sp, #496]
   24324:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24328:	tbnz	w0, #0, 24334 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22ea8>
   2432c:	stur	wzr, [x29, #-4]
   24330:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24334:	ldur	w8, [x29, #-8]
   24338:	stur	w8, [x29, #-4]
   2433c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24340:	ldur	w0, [x29, #-16]
   24344:	mov	w8, wzr
   24348:	mov	w1, w8
   2434c:	mov	w2, #0x5                   	// #5
   24350:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24354:	stur	w0, [x29, #-52]
   24358:	ldur	x0, [x29, #-24]
   2435c:	ldur	w1, [x29, #-52]
   24360:	ldur	x2, [x29, #-32]
   24364:	ldur	x3, [x29, #-40]
   24368:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   2436c:	sub	x9, x29, #0x8
   24370:	str	w0, [sp, #492]
   24374:	mov	x0, x9
   24378:	ldr	w1, [sp, #492]
   2437c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24380:	tbnz	w0, #0, 2438c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22f00>
   24384:	stur	wzr, [x29, #-4]
   24388:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2438c:	ldur	w0, [x29, #-16]
   24390:	mov	w8, #0x5                   	// #5
   24394:	mov	w1, w8
   24398:	mov	w2, w8
   2439c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   243a0:	stur	w0, [x29, #-52]
   243a4:	ldur	x0, [x29, #-24]
   243a8:	ldur	w1, [x29, #-52]
   243ac:	ldur	x2, [x29, #-32]
   243b0:	ldur	x3, [x29, #-40]
   243b4:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   243b8:	sub	x9, x29, #0x8
   243bc:	str	w0, [sp, #488]
   243c0:	mov	x0, x9
   243c4:	ldr	w1, [sp, #488]
   243c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   243cc:	tbnz	w0, #0, 243d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22f4c>
   243d0:	stur	wzr, [x29, #-4]
   243d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   243d8:	ldur	w0, [x29, #-16]
   243dc:	mov	w1, #0x10                  	// #16
   243e0:	mov	w2, #0x4                   	// #4
   243e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   243e8:	stur	w0, [x29, #-52]
   243ec:	ldur	x0, [x29, #-24]
   243f0:	ldur	w1, [x29, #-52]
   243f4:	ldur	x2, [x29, #-32]
   243f8:	ldur	x3, [x29, #-40]
   243fc:	bl	28de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>
   24400:	sub	x8, x29, #0x8
   24404:	str	w0, [sp, #484]
   24408:	mov	x0, x8
   2440c:	ldr	w1, [sp, #484]
   24410:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24414:	tbnz	w0, #0, 24420 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x22f94>
   24418:	stur	wzr, [x29, #-4]
   2441c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24420:	stur	wzr, [x29, #-52]
   24424:	ldur	w0, [x29, #-16]
   24428:	mov	w1, #0xb                   	// #11
   2442c:	mov	w2, #0x1                   	// #1
   24430:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24434:	mov	w2, #0x2                   	// #2
   24438:	ldur	w8, [x29, #-52]
   2443c:	orr	w8, w8, w0, lsl #2
   24440:	stur	w8, [x29, #-52]
   24444:	ldur	w0, [x29, #-16]
   24448:	mov	w1, #0x14                  	// #20
   2444c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24450:	ldur	w8, [x29, #-52]
   24454:	orr	w8, w8, w0
   24458:	stur	w8, [x29, #-52]
   2445c:	ldur	x0, [x29, #-24]
   24460:	ldur	w8, [x29, #-52]
   24464:	mov	w3, w8
   24468:	str	x0, [sp, #472]
   2446c:	mov	x0, x3
   24470:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   24474:	add	x9, sp, #0x2, lsl #12
   24478:	add	x9, x9, #0x3f8
   2447c:	str	x0, [sp, #9208]
   24480:	str	x1, [sp, #9216]
   24484:	ldr	x0, [sp, #472]
   24488:	mov	x1, x9
   2448c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   24490:	ldur	w8, [x29, #-8]
   24494:	stur	w8, [x29, #-4]
   24498:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2449c:	ldur	w0, [x29, #-16]
   244a0:	mov	w8, wzr
   244a4:	mov	w1, w8
   244a8:	mov	w2, #0x5                   	// #5
   244ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   244b0:	stur	w0, [x29, #-52]
   244b4:	ldur	x0, [x29, #-24]
   244b8:	ldur	w1, [x29, #-52]
   244bc:	ldur	x2, [x29, #-32]
   244c0:	ldur	x3, [x29, #-40]
   244c4:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   244c8:	sub	x9, x29, #0x8
   244cc:	str	w0, [sp, #468]
   244d0:	mov	x0, x9
   244d4:	ldr	w1, [sp, #468]
   244d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   244dc:	tbnz	w0, #0, 244e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2305c>
   244e0:	stur	wzr, [x29, #-4]
   244e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   244e8:	ldur	w0, [x29, #-16]
   244ec:	mov	w8, #0x5                   	// #5
   244f0:	mov	w1, w8
   244f4:	mov	w2, w8
   244f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   244fc:	stur	w0, [x29, #-52]
   24500:	ldur	x0, [x29, #-24]
   24504:	ldur	w1, [x29, #-52]
   24508:	ldur	x2, [x29, #-32]
   2450c:	ldur	x3, [x29, #-40]
   24510:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   24514:	sub	x9, x29, #0x8
   24518:	str	w0, [sp, #464]
   2451c:	mov	x0, x9
   24520:	ldr	w1, [sp, #464]
   24524:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24528:	tbnz	w0, #0, 24534 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x230a8>
   2452c:	stur	wzr, [x29, #-4]
   24530:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24534:	ldur	w0, [x29, #-16]
   24538:	mov	w1, #0x10                  	// #16
   2453c:	mov	w2, #0x3                   	// #3
   24540:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24544:	stur	w0, [x29, #-52]
   24548:	ldur	x0, [x29, #-24]
   2454c:	ldur	w1, [x29, #-52]
   24550:	ldur	x2, [x29, #-32]
   24554:	ldur	x3, [x29, #-40]
   24558:	bl	26950 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv>
   2455c:	sub	x8, x29, #0x8
   24560:	str	w0, [sp, #460]
   24564:	mov	x0, x8
   24568:	ldr	w1, [sp, #460]
   2456c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24570:	tbnz	w0, #0, 2457c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x230f0>
   24574:	stur	wzr, [x29, #-4]
   24578:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2457c:	ldur	w8, [x29, #-8]
   24580:	stur	w8, [x29, #-4]
   24584:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24588:	ldur	w0, [x29, #-16]
   2458c:	mov	w8, wzr
   24590:	mov	w1, w8
   24594:	mov	w2, #0x5                   	// #5
   24598:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2459c:	stur	w0, [x29, #-52]
   245a0:	ldur	x0, [x29, #-24]
   245a4:	ldur	w1, [x29, #-52]
   245a8:	ldur	x2, [x29, #-32]
   245ac:	ldur	x3, [x29, #-40]
   245b0:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   245b4:	sub	x9, x29, #0x8
   245b8:	str	w0, [sp, #456]
   245bc:	mov	x0, x9
   245c0:	ldr	w1, [sp, #456]
   245c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   245c8:	tbnz	w0, #0, 245d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23148>
   245cc:	stur	wzr, [x29, #-4]
   245d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   245d4:	ldur	w0, [x29, #-16]
   245d8:	mov	w8, #0x5                   	// #5
   245dc:	mov	w1, w8
   245e0:	mov	w2, w8
   245e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   245e8:	stur	w0, [x29, #-52]
   245ec:	ldur	x0, [x29, #-24]
   245f0:	ldur	w1, [x29, #-52]
   245f4:	ldur	x2, [x29, #-32]
   245f8:	ldur	x3, [x29, #-40]
   245fc:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   24600:	sub	x9, x29, #0x8
   24604:	str	w0, [sp, #452]
   24608:	mov	x0, x9
   2460c:	ldr	w1, [sp, #452]
   24610:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24614:	tbnz	w0, #0, 24620 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23194>
   24618:	stur	wzr, [x29, #-4]
   2461c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24620:	ldur	w0, [x29, #-16]
   24624:	mov	w1, #0x10                  	// #16
   24628:	mov	w2, #0x4                   	// #4
   2462c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24630:	stur	w0, [x29, #-52]
   24634:	ldur	x0, [x29, #-24]
   24638:	ldur	w1, [x29, #-52]
   2463c:	ldur	x2, [x29, #-32]
   24640:	ldur	x3, [x29, #-40]
   24644:	bl	2698c <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv>
   24648:	sub	x8, x29, #0x8
   2464c:	str	w0, [sp, #448]
   24650:	mov	x0, x8
   24654:	ldr	w1, [sp, #448]
   24658:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2465c:	tbnz	w0, #0, 24668 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x231dc>
   24660:	stur	wzr, [x29, #-4]
   24664:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24668:	ldur	w8, [x29, #-8]
   2466c:	stur	w8, [x29, #-4]
   24670:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24674:	ldur	w0, [x29, #-16]
   24678:	mov	w8, wzr
   2467c:	mov	w1, w8
   24680:	mov	w2, #0x5                   	// #5
   24684:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24688:	stur	w0, [x29, #-52]
   2468c:	ldur	x0, [x29, #-24]
   24690:	ldur	w1, [x29, #-52]
   24694:	ldur	x2, [x29, #-32]
   24698:	ldur	x3, [x29, #-40]
   2469c:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   246a0:	sub	x9, x29, #0x8
   246a4:	str	w0, [sp, #444]
   246a8:	mov	x0, x9
   246ac:	ldr	w1, [sp, #444]
   246b0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   246b4:	tbnz	w0, #0, 246c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23234>
   246b8:	stur	wzr, [x29, #-4]
   246bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   246c0:	ldur	w0, [x29, #-16]
   246c4:	mov	w8, #0x5                   	// #5
   246c8:	mov	w1, w8
   246cc:	mov	w2, w8
   246d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   246d4:	stur	w0, [x29, #-52]
   246d8:	ldur	x0, [x29, #-24]
   246dc:	ldur	w1, [x29, #-52]
   246e0:	ldur	x2, [x29, #-32]
   246e4:	ldur	x3, [x29, #-40]
   246e8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   246ec:	sub	x9, x29, #0x8
   246f0:	str	w0, [sp, #440]
   246f4:	mov	x0, x9
   246f8:	ldr	w1, [sp, #440]
   246fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24700:	tbnz	w0, #0, 2470c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23280>
   24704:	stur	wzr, [x29, #-4]
   24708:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2470c:	ldur	w0, [x29, #-16]
   24710:	mov	w1, #0x10                  	// #16
   24714:	mov	w2, #0x5                   	// #5
   24718:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2471c:	stur	w0, [x29, #-52]
   24720:	ldur	x0, [x29, #-24]
   24724:	ldur	w1, [x29, #-52]
   24728:	ldur	x2, [x29, #-32]
   2472c:	ldur	x3, [x29, #-40]
   24730:	bl	269c8 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv>
   24734:	sub	x8, x29, #0x8
   24738:	str	w0, [sp, #436]
   2473c:	mov	x0, x8
   24740:	ldr	w1, [sp, #436]
   24744:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24748:	tbnz	w0, #0, 24754 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x232c8>
   2474c:	stur	wzr, [x29, #-4]
   24750:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24754:	ldur	w8, [x29, #-8]
   24758:	stur	w8, [x29, #-4]
   2475c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24760:	ldur	w0, [x29, #-16]
   24764:	mov	w8, wzr
   24768:	mov	w1, w8
   2476c:	mov	w2, #0x5                   	// #5
   24770:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24774:	stur	w0, [x29, #-52]
   24778:	ldur	x0, [x29, #-24]
   2477c:	ldur	w1, [x29, #-52]
   24780:	ldur	x2, [x29, #-32]
   24784:	ldur	x3, [x29, #-40]
   24788:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2478c:	sub	x9, x29, #0x8
   24790:	str	w0, [sp, #432]
   24794:	mov	x0, x9
   24798:	ldr	w1, [sp, #432]
   2479c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   247a0:	tbnz	w0, #0, 247ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23320>
   247a4:	stur	wzr, [x29, #-4]
   247a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   247ac:	ldur	w0, [x29, #-16]
   247b0:	mov	w8, #0x5                   	// #5
   247b4:	mov	w1, w8
   247b8:	mov	w2, w8
   247bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   247c0:	stur	w0, [x29, #-52]
   247c4:	ldur	x0, [x29, #-24]
   247c8:	ldur	w1, [x29, #-52]
   247cc:	ldur	x2, [x29, #-32]
   247d0:	ldur	x3, [x29, #-40]
   247d4:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   247d8:	sub	x9, x29, #0x8
   247dc:	str	w0, [sp, #428]
   247e0:	mov	x0, x9
   247e4:	ldr	w1, [sp, #428]
   247e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   247ec:	tbnz	w0, #0, 247f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2336c>
   247f0:	stur	wzr, [x29, #-4]
   247f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   247f8:	ldur	w0, [x29, #-16]
   247fc:	mov	w1, #0x10                  	// #16
   24800:	mov	w2, #0x5                   	// #5
   24804:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24808:	stur	w0, [x29, #-52]
   2480c:	ldur	x0, [x29, #-24]
   24810:	ldur	w1, [x29, #-52]
   24814:	ldur	x2, [x29, #-32]
   24818:	ldur	x3, [x29, #-40]
   2481c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   24820:	sub	x8, x29, #0x8
   24824:	str	w0, [sp, #424]
   24828:	mov	x0, x8
   2482c:	ldr	w1, [sp, #424]
   24830:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24834:	tbnz	w0, #0, 24840 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x233b4>
   24838:	stur	wzr, [x29, #-4]
   2483c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24840:	stur	wzr, [x29, #-52]
   24844:	ldur	w0, [x29, #-16]
   24848:	mov	w1, #0xb                   	// #11
   2484c:	mov	w8, #0x1                   	// #1
   24850:	mov	w2, w8
   24854:	str	w8, [sp, #420]
   24858:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2485c:	ldur	w8, [x29, #-52]
   24860:	orr	w8, w8, w0, lsl #1
   24864:	stur	w8, [x29, #-52]
   24868:	ldur	w0, [x29, #-16]
   2486c:	mov	w1, #0x15                  	// #21
   24870:	ldr	w2, [sp, #420]
   24874:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24878:	ldur	w8, [x29, #-52]
   2487c:	orr	w8, w8, w0
   24880:	stur	w8, [x29, #-52]
   24884:	ldur	x0, [x29, #-24]
   24888:	ldur	w8, [x29, #-52]
   2488c:	mov	w3, w8
   24890:	str	x0, [sp, #408]
   24894:	mov	x0, x3
   24898:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2489c:	add	x9, sp, #0x2, lsl #12
   248a0:	add	x9, x9, #0x3e8
   248a4:	str	x0, [sp, #9192]
   248a8:	str	x1, [sp, #9200]
   248ac:	ldr	x0, [sp, #408]
   248b0:	mov	x1, x9
   248b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   248b8:	ldur	w8, [x29, #-8]
   248bc:	stur	w8, [x29, #-4]
   248c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   248c4:	ldur	w0, [x29, #-16]
   248c8:	mov	w8, wzr
   248cc:	mov	w1, w8
   248d0:	mov	w2, #0x5                   	// #5
   248d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   248d8:	stur	w0, [x29, #-52]
   248dc:	ldur	x0, [x29, #-24]
   248e0:	ldur	w1, [x29, #-52]
   248e4:	ldur	x2, [x29, #-32]
   248e8:	ldur	x3, [x29, #-40]
   248ec:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   248f0:	sub	x9, x29, #0x8
   248f4:	str	w0, [sp, #404]
   248f8:	mov	x0, x9
   248fc:	ldr	w1, [sp, #404]
   24900:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24904:	tbnz	w0, #0, 24910 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23484>
   24908:	stur	wzr, [x29, #-4]
   2490c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24910:	ldur	w0, [x29, #-16]
   24914:	mov	w8, #0x5                   	// #5
   24918:	mov	w1, w8
   2491c:	mov	w2, w8
   24920:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24924:	stur	w0, [x29, #-52]
   24928:	ldur	x0, [x29, #-24]
   2492c:	ldur	w1, [x29, #-52]
   24930:	ldur	x2, [x29, #-32]
   24934:	ldur	x3, [x29, #-40]
   24938:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2493c:	sub	x9, x29, #0x8
   24940:	str	w0, [sp, #400]
   24944:	mov	x0, x9
   24948:	ldr	w1, [sp, #400]
   2494c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24950:	tbnz	w0, #0, 2495c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x234d0>
   24954:	stur	wzr, [x29, #-4]
   24958:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2495c:	ldur	w0, [x29, #-16]
   24960:	mov	w1, #0x10                  	// #16
   24964:	mov	w2, #0x5                   	// #5
   24968:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2496c:	stur	w0, [x29, #-52]
   24970:	ldur	x0, [x29, #-24]
   24974:	ldur	w1, [x29, #-52]
   24978:	ldur	x2, [x29, #-32]
   2497c:	ldur	x3, [x29, #-40]
   24980:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   24984:	sub	x8, x29, #0x8
   24988:	str	w0, [sp, #396]
   2498c:	mov	x0, x8
   24990:	ldr	w1, [sp, #396]
   24994:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24998:	tbnz	w0, #0, 249a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23518>
   2499c:	stur	wzr, [x29, #-4]
   249a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   249a4:	ldur	w0, [x29, #-16]
   249a8:	mov	w1, #0xb                   	// #11
   249ac:	mov	w2, #0x1                   	// #1
   249b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   249b4:	stur	w0, [x29, #-52]
   249b8:	ldur	x0, [x29, #-24]
   249bc:	ldur	w8, [x29, #-52]
   249c0:	mov	w3, w8
   249c4:	str	x0, [sp, #384]
   249c8:	mov	x0, x3
   249cc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   249d0:	add	x9, sp, #0x2, lsl #12
   249d4:	add	x9, x9, #0x3d8
   249d8:	str	x0, [sp, #9176]
   249dc:	str	x1, [sp, #9184]
   249e0:	ldr	x0, [sp, #384]
   249e4:	mov	x1, x9
   249e8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   249ec:	ldur	w8, [x29, #-8]
   249f0:	stur	w8, [x29, #-4]
   249f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   249f8:	ldur	w0, [x29, #-16]
   249fc:	mov	w8, wzr
   24a00:	mov	w1, w8
   24a04:	mov	w2, #0x5                   	// #5
   24a08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24a0c:	stur	w0, [x29, #-52]
   24a10:	ldur	x0, [x29, #-24]
   24a14:	ldur	w1, [x29, #-52]
   24a18:	ldur	x2, [x29, #-32]
   24a1c:	ldur	x3, [x29, #-40]
   24a20:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   24a24:	sub	x9, x29, #0x8
   24a28:	str	w0, [sp, #380]
   24a2c:	mov	x0, x9
   24a30:	ldr	w1, [sp, #380]
   24a34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24a38:	tbnz	w0, #0, 24a44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x235b8>
   24a3c:	stur	wzr, [x29, #-4]
   24a40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24a44:	ldur	w0, [x29, #-16]
   24a48:	mov	w8, #0x5                   	// #5
   24a4c:	mov	w1, w8
   24a50:	mov	w2, w8
   24a54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24a58:	stur	w0, [x29, #-52]
   24a5c:	ldur	x0, [x29, #-24]
   24a60:	ldur	w1, [x29, #-52]
   24a64:	ldur	x2, [x29, #-32]
   24a68:	ldur	x3, [x29, #-40]
   24a6c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   24a70:	sub	x9, x29, #0x8
   24a74:	str	w0, [sp, #376]
   24a78:	mov	x0, x9
   24a7c:	ldr	w1, [sp, #376]
   24a80:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24a84:	tbnz	w0, #0, 24a90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23604>
   24a88:	stur	wzr, [x29, #-4]
   24a8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24a90:	ldur	w0, [x29, #-16]
   24a94:	mov	w1, #0x10                  	// #16
   24a98:	mov	w2, #0x4                   	// #4
   24a9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24aa0:	stur	w0, [x29, #-52]
   24aa4:	ldur	x0, [x29, #-24]
   24aa8:	ldur	w1, [x29, #-52]
   24aac:	ldur	x2, [x29, #-32]
   24ab0:	ldur	x3, [x29, #-40]
   24ab4:	bl	28de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>
   24ab8:	sub	x8, x29, #0x8
   24abc:	str	w0, [sp, #372]
   24ac0:	mov	x0, x8
   24ac4:	ldr	w1, [sp, #372]
   24ac8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24acc:	tbnz	w0, #0, 24ad8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2364c>
   24ad0:	stur	wzr, [x29, #-4]
   24ad4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24ad8:	stur	wzr, [x29, #-52]
   24adc:	ldur	w0, [x29, #-16]
   24ae0:	mov	w1, #0xb                   	// #11
   24ae4:	mov	w2, #0x1                   	// #1
   24ae8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24aec:	mov	w2, #0x2                   	// #2
   24af0:	ldur	w8, [x29, #-52]
   24af4:	orr	w8, w8, w0, lsl #2
   24af8:	stur	w8, [x29, #-52]
   24afc:	ldur	w0, [x29, #-16]
   24b00:	mov	w1, #0x14                  	// #20
   24b04:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24b08:	ldur	w8, [x29, #-52]
   24b0c:	orr	w8, w8, w0
   24b10:	stur	w8, [x29, #-52]
   24b14:	ldur	x0, [x29, #-24]
   24b18:	ldur	w8, [x29, #-52]
   24b1c:	mov	w3, w8
   24b20:	str	x0, [sp, #360]
   24b24:	mov	x0, x3
   24b28:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   24b2c:	add	x9, sp, #0x2, lsl #12
   24b30:	add	x9, x9, #0x3c8
   24b34:	str	x0, [sp, #9160]
   24b38:	str	x1, [sp, #9168]
   24b3c:	ldr	x0, [sp, #360]
   24b40:	mov	x1, x9
   24b44:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   24b48:	ldur	w8, [x29, #-8]
   24b4c:	stur	w8, [x29, #-4]
   24b50:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24b54:	ldur	w0, [x29, #-16]
   24b58:	mov	w8, wzr
   24b5c:	mov	w1, w8
   24b60:	mov	w2, #0x5                   	// #5
   24b64:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24b68:	stur	w0, [x29, #-52]
   24b6c:	ldur	x0, [x29, #-24]
   24b70:	ldur	w1, [x29, #-52]
   24b74:	ldur	x2, [x29, #-32]
   24b78:	ldur	x3, [x29, #-40]
   24b7c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   24b80:	sub	x9, x29, #0x8
   24b84:	str	w0, [sp, #356]
   24b88:	mov	x0, x9
   24b8c:	ldr	w1, [sp, #356]
   24b90:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24b94:	tbnz	w0, #0, 24ba0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23714>
   24b98:	stur	wzr, [x29, #-4]
   24b9c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24ba0:	ldur	w0, [x29, #-16]
   24ba4:	mov	w8, #0x5                   	// #5
   24ba8:	mov	w1, w8
   24bac:	mov	w2, w8
   24bb0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24bb4:	stur	w0, [x29, #-52]
   24bb8:	ldur	x0, [x29, #-24]
   24bbc:	ldur	w1, [x29, #-52]
   24bc0:	ldur	x2, [x29, #-32]
   24bc4:	ldur	x3, [x29, #-40]
   24bc8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   24bcc:	sub	x9, x29, #0x8
   24bd0:	str	w0, [sp, #352]
   24bd4:	mov	x0, x9
   24bd8:	ldr	w1, [sp, #352]
   24bdc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24be0:	tbnz	w0, #0, 24bec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23760>
   24be4:	stur	wzr, [x29, #-4]
   24be8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24bec:	ldur	w0, [x29, #-16]
   24bf0:	mov	w1, #0x10                  	// #16
   24bf4:	mov	w2, #0x5                   	// #5
   24bf8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24bfc:	stur	w0, [x29, #-52]
   24c00:	ldur	x0, [x29, #-24]
   24c04:	ldur	w1, [x29, #-52]
   24c08:	ldur	x2, [x29, #-32]
   24c0c:	ldur	x3, [x29, #-40]
   24c10:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   24c14:	sub	x8, x29, #0x8
   24c18:	str	w0, [sp, #348]
   24c1c:	mov	x0, x8
   24c20:	ldr	w1, [sp, #348]
   24c24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24c28:	tbnz	w0, #0, 24c34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x237a8>
   24c2c:	stur	wzr, [x29, #-4]
   24c30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24c34:	stur	wzr, [x29, #-52]
   24c38:	ldur	w0, [x29, #-16]
   24c3c:	mov	w1, #0xb                   	// #11
   24c40:	mov	w8, #0x1                   	// #1
   24c44:	mov	w2, w8
   24c48:	str	w8, [sp, #344]
   24c4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24c50:	ldur	w8, [x29, #-52]
   24c54:	orr	w8, w8, w0, lsl #1
   24c58:	stur	w8, [x29, #-52]
   24c5c:	ldur	w0, [x29, #-16]
   24c60:	mov	w1, #0x15                  	// #21
   24c64:	ldr	w2, [sp, #344]
   24c68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24c6c:	ldur	w8, [x29, #-52]
   24c70:	orr	w8, w8, w0
   24c74:	stur	w8, [x29, #-52]
   24c78:	ldur	x0, [x29, #-24]
   24c7c:	ldur	w8, [x29, #-52]
   24c80:	mov	w3, w8
   24c84:	str	x0, [sp, #336]
   24c88:	mov	x0, x3
   24c8c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   24c90:	add	x9, sp, #0x2, lsl #12
   24c94:	add	x9, x9, #0x3b8
   24c98:	str	x0, [sp, #9144]
   24c9c:	str	x1, [sp, #9152]
   24ca0:	ldr	x0, [sp, #336]
   24ca4:	mov	x1, x9
   24ca8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   24cac:	ldur	w8, [x29, #-8]
   24cb0:	stur	w8, [x29, #-4]
   24cb4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24cb8:	ldur	w0, [x29, #-16]
   24cbc:	mov	w8, wzr
   24cc0:	mov	w1, w8
   24cc4:	mov	w2, #0x5                   	// #5
   24cc8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24ccc:	stur	w0, [x29, #-52]
   24cd0:	ldur	x0, [x29, #-24]
   24cd4:	ldur	w1, [x29, #-52]
   24cd8:	ldur	x2, [x29, #-32]
   24cdc:	ldur	x3, [x29, #-40]
   24ce0:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   24ce4:	sub	x9, x29, #0x8
   24ce8:	str	w0, [sp, #332]
   24cec:	mov	x0, x9
   24cf0:	ldr	w1, [sp, #332]
   24cf4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24cf8:	tbnz	w0, #0, 24d04 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23878>
   24cfc:	stur	wzr, [x29, #-4]
   24d00:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24d04:	ldur	w0, [x29, #-16]
   24d08:	mov	w8, #0x5                   	// #5
   24d0c:	mov	w1, w8
   24d10:	mov	w2, w8
   24d14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24d18:	stur	w0, [x29, #-52]
   24d1c:	ldur	x0, [x29, #-24]
   24d20:	ldur	w1, [x29, #-52]
   24d24:	ldur	x2, [x29, #-32]
   24d28:	ldur	x3, [x29, #-40]
   24d2c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   24d30:	sub	x9, x29, #0x8
   24d34:	str	w0, [sp, #328]
   24d38:	mov	x0, x9
   24d3c:	ldr	w1, [sp, #328]
   24d40:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24d44:	tbnz	w0, #0, 24d50 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x238c4>
   24d48:	stur	wzr, [x29, #-4]
   24d4c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24d50:	ldur	w0, [x29, #-16]
   24d54:	mov	w1, #0x10                  	// #16
   24d58:	mov	w2, #0x4                   	// #4
   24d5c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24d60:	stur	w0, [x29, #-52]
   24d64:	ldur	x0, [x29, #-24]
   24d68:	ldur	w1, [x29, #-52]
   24d6c:	ldur	x2, [x29, #-32]
   24d70:	ldur	x3, [x29, #-40]
   24d74:	bl	2698c <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv>
   24d78:	sub	x8, x29, #0x8
   24d7c:	str	w0, [sp, #324]
   24d80:	mov	x0, x8
   24d84:	ldr	w1, [sp, #324]
   24d88:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24d8c:	tbnz	w0, #0, 24d98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2390c>
   24d90:	stur	wzr, [x29, #-4]
   24d94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24d98:	ldur	w8, [x29, #-8]
   24d9c:	stur	w8, [x29, #-4]
   24da0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24da4:	ldur	w0, [x29, #-16]
   24da8:	mov	w8, wzr
   24dac:	mov	w1, w8
   24db0:	mov	w2, #0x5                   	// #5
   24db4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24db8:	stur	w0, [x29, #-52]
   24dbc:	ldur	x0, [x29, #-24]
   24dc0:	ldur	w1, [x29, #-52]
   24dc4:	ldur	x2, [x29, #-32]
   24dc8:	ldur	x3, [x29, #-40]
   24dcc:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   24dd0:	sub	x9, x29, #0x8
   24dd4:	str	w0, [sp, #320]
   24dd8:	mov	x0, x9
   24ddc:	ldr	w1, [sp, #320]
   24de0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24de4:	tbnz	w0, #0, 24df0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23964>
   24de8:	stur	wzr, [x29, #-4]
   24dec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24df0:	ldur	w0, [x29, #-16]
   24df4:	mov	w8, #0x5                   	// #5
   24df8:	mov	w1, w8
   24dfc:	mov	w2, w8
   24e00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24e04:	stur	w0, [x29, #-52]
   24e08:	ldur	x0, [x29, #-24]
   24e0c:	ldur	w1, [x29, #-52]
   24e10:	ldur	x2, [x29, #-32]
   24e14:	ldur	x3, [x29, #-40]
   24e18:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   24e1c:	sub	x9, x29, #0x8
   24e20:	str	w0, [sp, #316]
   24e24:	mov	x0, x9
   24e28:	ldr	w1, [sp, #316]
   24e2c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24e30:	tbnz	w0, #0, 24e3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x239b0>
   24e34:	stur	wzr, [x29, #-4]
   24e38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24e3c:	ldur	w0, [x29, #-16]
   24e40:	mov	w1, #0x10                  	// #16
   24e44:	mov	w2, #0x5                   	// #5
   24e48:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24e4c:	stur	w0, [x29, #-52]
   24e50:	ldur	x0, [x29, #-24]
   24e54:	ldur	w1, [x29, #-52]
   24e58:	ldur	x2, [x29, #-32]
   24e5c:	ldur	x3, [x29, #-40]
   24e60:	bl	269c8 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv>
   24e64:	sub	x8, x29, #0x8
   24e68:	str	w0, [sp, #312]
   24e6c:	mov	x0, x8
   24e70:	ldr	w1, [sp, #312]
   24e74:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24e78:	tbnz	w0, #0, 24e84 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x239f8>
   24e7c:	stur	wzr, [x29, #-4]
   24e80:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24e84:	ldur	w8, [x29, #-8]
   24e88:	stur	w8, [x29, #-4]
   24e8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24e90:	ldur	w0, [x29, #-16]
   24e94:	mov	w8, wzr
   24e98:	mov	w1, w8
   24e9c:	mov	w2, #0x5                   	// #5
   24ea0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24ea4:	stur	w0, [x29, #-52]
   24ea8:	ldur	x0, [x29, #-24]
   24eac:	ldur	w1, [x29, #-52]
   24eb0:	ldur	x2, [x29, #-32]
   24eb4:	ldur	x3, [x29, #-40]
   24eb8:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   24ebc:	sub	x9, x29, #0x8
   24ec0:	str	w0, [sp, #308]
   24ec4:	mov	x0, x9
   24ec8:	ldr	w1, [sp, #308]
   24ecc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24ed0:	tbnz	w0, #0, 24edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23a50>
   24ed4:	stur	wzr, [x29, #-4]
   24ed8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24edc:	ldur	w0, [x29, #-16]
   24ee0:	mov	w8, #0x5                   	// #5
   24ee4:	mov	w1, w8
   24ee8:	mov	w2, w8
   24eec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24ef0:	stur	w0, [x29, #-52]
   24ef4:	ldur	x0, [x29, #-24]
   24ef8:	ldur	w1, [x29, #-52]
   24efc:	ldur	x2, [x29, #-32]
   24f00:	ldur	x3, [x29, #-40]
   24f04:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   24f08:	sub	x9, x29, #0x8
   24f0c:	str	w0, [sp, #304]
   24f10:	mov	x0, x9
   24f14:	ldr	w1, [sp, #304]
   24f18:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24f1c:	tbnz	w0, #0, 24f28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23a9c>
   24f20:	stur	wzr, [x29, #-4]
   24f24:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24f28:	ldur	w0, [x29, #-16]
   24f2c:	mov	w1, #0x10                  	// #16
   24f30:	mov	w2, #0x5                   	// #5
   24f34:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24f38:	stur	w0, [x29, #-52]
   24f3c:	ldur	x0, [x29, #-24]
   24f40:	ldur	w1, [x29, #-52]
   24f44:	ldur	x2, [x29, #-32]
   24f48:	ldur	x3, [x29, #-40]
   24f4c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   24f50:	sub	x8, x29, #0x8
   24f54:	str	w0, [sp, #300]
   24f58:	mov	x0, x8
   24f5c:	ldr	w1, [sp, #300]
   24f60:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24f64:	tbnz	w0, #0, 24f70 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23ae4>
   24f68:	stur	wzr, [x29, #-4]
   24f6c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24f70:	stur	wzr, [x29, #-52]
   24f74:	ldur	w0, [x29, #-16]
   24f78:	mov	w1, #0xc                   	// #12
   24f7c:	mov	w8, #0x1                   	// #1
   24f80:	mov	w2, w8
   24f84:	str	w8, [sp, #296]
   24f88:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24f8c:	ldur	w8, [x29, #-52]
   24f90:	orr	w8, w8, w0
   24f94:	stur	w8, [x29, #-52]
   24f98:	ldur	w0, [x29, #-16]
   24f9c:	mov	w1, #0xf                   	// #15
   24fa0:	ldr	w2, [sp, #296]
   24fa4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   24fa8:	ldur	w8, [x29, #-52]
   24fac:	orr	w8, w8, w0, lsl #1
   24fb0:	stur	w8, [x29, #-52]
   24fb4:	ldur	x0, [x29, #-24]
   24fb8:	ldur	w1, [x29, #-52]
   24fbc:	ldur	x2, [x29, #-32]
   24fc0:	ldur	x3, [x29, #-40]
   24fc4:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   24fc8:	sub	x9, x29, #0x8
   24fcc:	str	w0, [sp, #292]
   24fd0:	mov	x0, x9
   24fd4:	ldr	w1, [sp, #292]
   24fd8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   24fdc:	tbnz	w0, #0, 24fe8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23b5c>
   24fe0:	stur	wzr, [x29, #-4]
   24fe4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24fe8:	ldur	w8, [x29, #-8]
   24fec:	stur	w8, [x29, #-4]
   24ff0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   24ff4:	ldur	w0, [x29, #-16]
   24ff8:	mov	w8, wzr
   24ffc:	mov	w1, w8
   25000:	mov	w2, #0x5                   	// #5
   25004:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25008:	stur	w0, [x29, #-52]
   2500c:	ldur	x0, [x29, #-24]
   25010:	ldur	w1, [x29, #-52]
   25014:	ldur	x2, [x29, #-32]
   25018:	ldur	x3, [x29, #-40]
   2501c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   25020:	sub	x9, x29, #0x8
   25024:	str	w0, [sp, #288]
   25028:	mov	x0, x9
   2502c:	ldr	w1, [sp, #288]
   25030:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25034:	tbnz	w0, #0, 25040 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23bb4>
   25038:	stur	wzr, [x29, #-4]
   2503c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25040:	ldur	w0, [x29, #-16]
   25044:	mov	w8, #0x5                   	// #5
   25048:	mov	w1, w8
   2504c:	mov	w2, w8
   25050:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25054:	stur	w0, [x29, #-52]
   25058:	ldur	x0, [x29, #-24]
   2505c:	ldur	w1, [x29, #-52]
   25060:	ldur	x2, [x29, #-32]
   25064:	ldur	x3, [x29, #-40]
   25068:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   2506c:	sub	x9, x29, #0x8
   25070:	str	w0, [sp, #284]
   25074:	mov	x0, x9
   25078:	ldr	w1, [sp, #284]
   2507c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25080:	tbnz	w0, #0, 2508c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23c00>
   25084:	stur	wzr, [x29, #-4]
   25088:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2508c:	ldur	w0, [x29, #-16]
   25090:	mov	w1, #0x10                  	// #16
   25094:	mov	w2, #0x5                   	// #5
   25098:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2509c:	stur	w0, [x29, #-52]
   250a0:	ldur	x0, [x29, #-24]
   250a4:	ldur	w1, [x29, #-52]
   250a8:	ldur	x2, [x29, #-32]
   250ac:	ldur	x3, [x29, #-40]
   250b0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   250b4:	sub	x8, x29, #0x8
   250b8:	str	w0, [sp, #280]
   250bc:	mov	x0, x8
   250c0:	ldr	w1, [sp, #280]
   250c4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   250c8:	tbnz	w0, #0, 250d4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23c48>
   250cc:	stur	wzr, [x29, #-4]
   250d0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   250d4:	stur	wzr, [x29, #-52]
   250d8:	ldur	w0, [x29, #-16]
   250dc:	mov	w1, #0xc                   	// #12
   250e0:	mov	w8, #0x1                   	// #1
   250e4:	mov	w2, w8
   250e8:	str	w8, [sp, #276]
   250ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   250f0:	ldur	w8, [x29, #-52]
   250f4:	orr	w8, w8, w0
   250f8:	stur	w8, [x29, #-52]
   250fc:	ldur	w0, [x29, #-16]
   25100:	mov	w1, #0xf                   	// #15
   25104:	ldr	w2, [sp, #276]
   25108:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2510c:	ldur	w8, [x29, #-52]
   25110:	orr	w8, w8, w0, lsl #1
   25114:	stur	w8, [x29, #-52]
   25118:	ldur	x0, [x29, #-24]
   2511c:	ldur	w1, [x29, #-52]
   25120:	ldur	x2, [x29, #-32]
   25124:	ldur	x3, [x29, #-40]
   25128:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   2512c:	sub	x9, x29, #0x8
   25130:	str	w0, [sp, #272]
   25134:	mov	x0, x9
   25138:	ldr	w1, [sp, #272]
   2513c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25140:	tbnz	w0, #0, 2514c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23cc0>
   25144:	stur	wzr, [x29, #-4]
   25148:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2514c:	ldur	w8, [x29, #-8]
   25150:	stur	w8, [x29, #-4]
   25154:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25158:	ldur	w0, [x29, #-16]
   2515c:	mov	w8, wzr
   25160:	mov	w1, w8
   25164:	mov	w2, #0x5                   	// #5
   25168:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2516c:	stur	w0, [x29, #-52]
   25170:	ldur	x0, [x29, #-24]
   25174:	ldur	w1, [x29, #-52]
   25178:	ldur	x2, [x29, #-32]
   2517c:	ldur	x3, [x29, #-40]
   25180:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   25184:	sub	x9, x29, #0x8
   25188:	str	w0, [sp, #268]
   2518c:	mov	x0, x9
   25190:	ldr	w1, [sp, #268]
   25194:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25198:	tbnz	w0, #0, 251a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23d18>
   2519c:	stur	wzr, [x29, #-4]
   251a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   251a4:	ldur	w0, [x29, #-16]
   251a8:	mov	w8, wzr
   251ac:	mov	w1, w8
   251b0:	mov	w2, #0x5                   	// #5
   251b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   251b8:	stur	w0, [x29, #-52]
   251bc:	ldur	x0, [x29, #-24]
   251c0:	ldur	w1, [x29, #-52]
   251c4:	ldur	x2, [x29, #-32]
   251c8:	ldur	x3, [x29, #-40]
   251cc:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   251d0:	sub	x9, x29, #0x8
   251d4:	str	w0, [sp, #264]
   251d8:	mov	x0, x9
   251dc:	ldr	w1, [sp, #264]
   251e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   251e4:	tbnz	w0, #0, 251f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23d64>
   251e8:	stur	wzr, [x29, #-4]
   251ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   251f0:	ldur	w0, [x29, #-16]
   251f4:	mov	w8, #0x5                   	// #5
   251f8:	mov	w1, w8
   251fc:	mov	w2, w8
   25200:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25204:	stur	w0, [x29, #-52]
   25208:	ldur	x0, [x29, #-24]
   2520c:	ldur	w1, [x29, #-52]
   25210:	ldur	x2, [x29, #-32]
   25214:	ldur	x3, [x29, #-40]
   25218:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   2521c:	sub	x9, x29, #0x8
   25220:	str	w0, [sp, #260]
   25224:	mov	x0, x9
   25228:	ldr	w1, [sp, #260]
   2522c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25230:	tbnz	w0, #0, 2523c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23db0>
   25234:	stur	wzr, [x29, #-4]
   25238:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2523c:	ldur	w0, [x29, #-16]
   25240:	mov	w1, #0x10                  	// #16
   25244:	mov	w2, #0x5                   	// #5
   25248:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2524c:	stur	w0, [x29, #-52]
   25250:	ldur	x0, [x29, #-24]
   25254:	ldur	w1, [x29, #-52]
   25258:	ldur	x2, [x29, #-32]
   2525c:	ldur	x3, [x29, #-40]
   25260:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   25264:	sub	x8, x29, #0x8
   25268:	str	w0, [sp, #256]
   2526c:	mov	x0, x8
   25270:	ldr	w1, [sp, #256]
   25274:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25278:	tbnz	w0, #0, 25284 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23df8>
   2527c:	stur	wzr, [x29, #-4]
   25280:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25284:	ldur	w8, [x29, #-8]
   25288:	stur	w8, [x29, #-4]
   2528c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25290:	ldur	w0, [x29, #-16]
   25294:	mov	w8, wzr
   25298:	mov	w1, w8
   2529c:	mov	w2, #0x5                   	// #5
   252a0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   252a4:	stur	w0, [x29, #-52]
   252a8:	ldur	x0, [x29, #-24]
   252ac:	ldur	w1, [x29, #-52]
   252b0:	ldur	x2, [x29, #-32]
   252b4:	ldur	x3, [x29, #-40]
   252b8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   252bc:	sub	x9, x29, #0x8
   252c0:	str	w0, [sp, #252]
   252c4:	mov	x0, x9
   252c8:	ldr	w1, [sp, #252]
   252cc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   252d0:	tbnz	w0, #0, 252dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23e50>
   252d4:	stur	wzr, [x29, #-4]
   252d8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   252dc:	ldur	w0, [x29, #-16]
   252e0:	mov	w8, wzr
   252e4:	mov	w1, w8
   252e8:	mov	w2, #0x5                   	// #5
   252ec:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   252f0:	stur	w0, [x29, #-52]
   252f4:	ldur	x0, [x29, #-24]
   252f8:	ldur	w1, [x29, #-52]
   252fc:	ldur	x2, [x29, #-32]
   25300:	ldur	x3, [x29, #-40]
   25304:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   25308:	sub	x9, x29, #0x8
   2530c:	str	w0, [sp, #248]
   25310:	mov	x0, x9
   25314:	ldr	w1, [sp, #248]
   25318:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2531c:	tbnz	w0, #0, 25328 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23e9c>
   25320:	stur	wzr, [x29, #-4]
   25324:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25328:	ldur	w0, [x29, #-16]
   2532c:	mov	w8, #0x5                   	// #5
   25330:	mov	w1, w8
   25334:	mov	w2, w8
   25338:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2533c:	stur	w0, [x29, #-52]
   25340:	ldur	x0, [x29, #-24]
   25344:	ldur	w1, [x29, #-52]
   25348:	ldur	x2, [x29, #-32]
   2534c:	ldur	x3, [x29, #-40]
   25350:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   25354:	sub	x9, x29, #0x8
   25358:	str	w0, [sp, #244]
   2535c:	mov	x0, x9
   25360:	ldr	w1, [sp, #244]
   25364:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25368:	tbnz	w0, #0, 25374 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23ee8>
   2536c:	stur	wzr, [x29, #-4]
   25370:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25374:	ldur	w0, [x29, #-16]
   25378:	mov	w1, #0x10                  	// #16
   2537c:	mov	w2, #0x5                   	// #5
   25380:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25384:	stur	w0, [x29, #-52]
   25388:	ldur	x0, [x29, #-24]
   2538c:	ldur	w1, [x29, #-52]
   25390:	ldur	x2, [x29, #-32]
   25394:	ldur	x3, [x29, #-40]
   25398:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2539c:	sub	x8, x29, #0x8
   253a0:	str	w0, [sp, #240]
   253a4:	mov	x0, x8
   253a8:	ldr	w1, [sp, #240]
   253ac:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   253b0:	tbnz	w0, #0, 253bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23f30>
   253b4:	stur	wzr, [x29, #-4]
   253b8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   253bc:	ldur	w8, [x29, #-8]
   253c0:	stur	w8, [x29, #-4]
   253c4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   253c8:	ldur	w0, [x29, #-16]
   253cc:	mov	w8, wzr
   253d0:	mov	w1, w8
   253d4:	mov	w2, #0x5                   	// #5
   253d8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   253dc:	stur	w0, [x29, #-52]
   253e0:	ldur	x0, [x29, #-24]
   253e4:	ldur	w1, [x29, #-52]
   253e8:	ldur	x2, [x29, #-32]
   253ec:	ldur	x3, [x29, #-40]
   253f0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   253f4:	sub	x9, x29, #0x8
   253f8:	str	w0, [sp, #236]
   253fc:	mov	x0, x9
   25400:	ldr	w1, [sp, #236]
   25404:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25408:	tbnz	w0, #0, 25414 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23f88>
   2540c:	stur	wzr, [x29, #-4]
   25410:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25414:	ldur	w0, [x29, #-16]
   25418:	mov	w8, wzr
   2541c:	mov	w1, w8
   25420:	mov	w2, #0x5                   	// #5
   25424:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25428:	stur	w0, [x29, #-52]
   2542c:	ldur	x0, [x29, #-24]
   25430:	ldur	w1, [x29, #-52]
   25434:	ldur	x2, [x29, #-32]
   25438:	ldur	x3, [x29, #-40]
   2543c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25440:	sub	x9, x29, #0x8
   25444:	str	w0, [sp, #232]
   25448:	mov	x0, x9
   2544c:	ldr	w1, [sp, #232]
   25450:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25454:	tbnz	w0, #0, 25460 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x23fd4>
   25458:	stur	wzr, [x29, #-4]
   2545c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25460:	ldur	w0, [x29, #-16]
   25464:	mov	w8, #0x5                   	// #5
   25468:	mov	w1, w8
   2546c:	mov	w2, w8
   25470:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25474:	stur	w0, [x29, #-52]
   25478:	ldur	x0, [x29, #-24]
   2547c:	ldur	w1, [x29, #-52]
   25480:	ldur	x2, [x29, #-32]
   25484:	ldur	x3, [x29, #-40]
   25488:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2548c:	sub	x9, x29, #0x8
   25490:	str	w0, [sp, #228]
   25494:	mov	x0, x9
   25498:	ldr	w1, [sp, #228]
   2549c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   254a0:	tbnz	w0, #0, 254ac <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24020>
   254a4:	stur	wzr, [x29, #-4]
   254a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   254ac:	ldur	w0, [x29, #-16]
   254b0:	mov	w1, #0x10                  	// #16
   254b4:	mov	w2, #0x6                   	// #6
   254b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   254bc:	stur	w0, [x29, #-52]
   254c0:	ldur	x0, [x29, #-24]
   254c4:	ldur	w1, [x29, #-52]
   254c8:	ldur	x2, [x29, #-32]
   254cc:	ldur	x3, [x29, #-40]
   254d0:	bl	26b80 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv>
   254d4:	sub	x8, x29, #0x8
   254d8:	str	w0, [sp, #224]
   254dc:	mov	x0, x8
   254e0:	ldr	w1, [sp, #224]
   254e4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   254e8:	tbnz	w0, #0, 254f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24068>
   254ec:	stur	wzr, [x29, #-4]
   254f0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   254f4:	ldur	w8, [x29, #-8]
   254f8:	stur	w8, [x29, #-4]
   254fc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25500:	ldur	w0, [x29, #-16]
   25504:	mov	w8, wzr
   25508:	mov	w1, w8
   2550c:	mov	w2, #0x5                   	// #5
   25510:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25514:	stur	w0, [x29, #-52]
   25518:	ldur	x0, [x29, #-24]
   2551c:	ldur	w1, [x29, #-52]
   25520:	ldur	x2, [x29, #-32]
   25524:	ldur	x3, [x29, #-40]
   25528:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   2552c:	sub	x9, x29, #0x8
   25530:	str	w0, [sp, #220]
   25534:	mov	x0, x9
   25538:	ldr	w1, [sp, #220]
   2553c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25540:	tbnz	w0, #0, 2554c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x240c0>
   25544:	stur	wzr, [x29, #-4]
   25548:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2554c:	ldur	w0, [x29, #-16]
   25550:	mov	w1, #0x5                   	// #5
   25554:	mov	w2, #0x13                  	// #19
   25558:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2555c:	stur	w0, [x29, #-52]
   25560:	ldur	x0, [x29, #-24]
   25564:	ldur	w1, [x29, #-52]
   25568:	ldur	x2, [x29, #-32]
   2556c:	ldur	x3, [x29, #-40]
   25570:	bl	29a68 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   25574:	sub	x8, x29, #0x8
   25578:	str	w0, [sp, #216]
   2557c:	mov	x0, x8
   25580:	ldr	w1, [sp, #216]
   25584:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25588:	tbnz	w0, #0, 25594 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24108>
   2558c:	stur	wzr, [x29, #-4]
   25590:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25594:	ldur	w8, [x29, #-8]
   25598:	stur	w8, [x29, #-4]
   2559c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   255a0:	ldur	w0, [x29, #-16]
   255a4:	mov	w8, wzr
   255a8:	mov	w1, w8
   255ac:	mov	w2, #0x5                   	// #5
   255b0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   255b4:	stur	w0, [x29, #-52]
   255b8:	ldur	x0, [x29, #-24]
   255bc:	ldur	w1, [x29, #-52]
   255c0:	ldur	x2, [x29, #-32]
   255c4:	ldur	x3, [x29, #-40]
   255c8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   255cc:	sub	x9, x29, #0x8
   255d0:	str	w0, [sp, #212]
   255d4:	mov	x0, x9
   255d8:	ldr	w1, [sp, #212]
   255dc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   255e0:	tbnz	w0, #0, 255ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24160>
   255e4:	stur	wzr, [x29, #-4]
   255e8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   255ec:	ldur	w0, [x29, #-16]
   255f0:	mov	w8, #0x5                   	// #5
   255f4:	mov	w1, w8
   255f8:	mov	w2, w8
   255fc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25600:	stur	w0, [x29, #-52]
   25604:	ldur	x0, [x29, #-24]
   25608:	ldur	w1, [x29, #-52]
   2560c:	ldur	x2, [x29, #-32]
   25610:	ldur	x3, [x29, #-40]
   25614:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25618:	sub	x9, x29, #0x8
   2561c:	str	w0, [sp, #208]
   25620:	mov	x0, x9
   25624:	ldr	w1, [sp, #208]
   25628:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2562c:	tbnz	w0, #0, 25638 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x241ac>
   25630:	stur	wzr, [x29, #-4]
   25634:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25638:	ldur	w0, [x29, #-16]
   2563c:	mov	w1, #0xa                   	// #10
   25640:	mov	w2, #0x6                   	// #6
   25644:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25648:	stur	w0, [x29, #-52]
   2564c:	ldur	x0, [x29, #-24]
   25650:	ldur	w1, [x29, #-52]
   25654:	ldur	x2, [x29, #-32]
   25658:	ldur	x3, [x29, #-40]
   2565c:	bl	2ae54 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv>
   25660:	sub	x8, x29, #0x8
   25664:	str	w0, [sp, #204]
   25668:	mov	x0, x8
   2566c:	ldr	w1, [sp, #204]
   25670:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25674:	tbnz	w0, #0, 25680 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x241f4>
   25678:	stur	wzr, [x29, #-4]
   2567c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25680:	ldur	w8, [x29, #-8]
   25684:	stur	w8, [x29, #-4]
   25688:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2568c:	ldur	w0, [x29, #-16]
   25690:	mov	w8, wzr
   25694:	mov	w1, w8
   25698:	mov	w2, #0x5                   	// #5
   2569c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   256a0:	stur	w0, [x29, #-52]
   256a4:	ldur	x0, [x29, #-24]
   256a8:	ldur	w1, [x29, #-52]
   256ac:	ldur	x2, [x29, #-32]
   256b0:	ldur	x3, [x29, #-40]
   256b4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   256b8:	sub	x9, x29, #0x8
   256bc:	str	w0, [sp, #200]
   256c0:	mov	x0, x9
   256c4:	ldr	w1, [sp, #200]
   256c8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   256cc:	tbnz	w0, #0, 256d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2424c>
   256d0:	stur	wzr, [x29, #-4]
   256d4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   256d8:	ldur	w0, [x29, #-16]
   256dc:	mov	w8, #0x5                   	// #5
   256e0:	mov	w1, w8
   256e4:	mov	w2, w8
   256e8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   256ec:	stur	w0, [x29, #-52]
   256f0:	ldur	x0, [x29, #-24]
   256f4:	ldur	w1, [x29, #-52]
   256f8:	ldur	x2, [x29, #-32]
   256fc:	ldur	x3, [x29, #-40]
   25700:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   25704:	sub	x9, x29, #0x8
   25708:	str	w0, [sp, #196]
   2570c:	mov	x0, x9
   25710:	ldr	w1, [sp, #196]
   25714:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25718:	tbnz	w0, #0, 25724 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24298>
   2571c:	stur	wzr, [x29, #-4]
   25720:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25724:	ldur	w0, [x29, #-16]
   25728:	mov	w1, #0xa                   	// #10
   2572c:	mov	w2, #0x6                   	// #6
   25730:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25734:	stur	w0, [x29, #-52]
   25738:	ldur	x0, [x29, #-24]
   2573c:	ldur	w1, [x29, #-52]
   25740:	ldur	x2, [x29, #-32]
   25744:	ldur	x3, [x29, #-40]
   25748:	bl	2ae54 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv>
   2574c:	sub	x8, x29, #0x8
   25750:	str	w0, [sp, #192]
   25754:	mov	x0, x8
   25758:	ldr	w1, [sp, #192]
   2575c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25760:	tbnz	w0, #0, 2576c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x242e0>
   25764:	stur	wzr, [x29, #-4]
   25768:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2576c:	ldur	w8, [x29, #-8]
   25770:	stur	w8, [x29, #-4]
   25774:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25778:	ldur	w0, [x29, #-16]
   2577c:	mov	w8, wzr
   25780:	mov	w1, w8
   25784:	mov	w2, #0x5                   	// #5
   25788:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2578c:	stur	w0, [x29, #-52]
   25790:	ldur	x0, [x29, #-24]
   25794:	ldur	w1, [x29, #-52]
   25798:	ldur	x2, [x29, #-32]
   2579c:	ldur	x3, [x29, #-40]
   257a0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   257a4:	sub	x9, x29, #0x8
   257a8:	str	w0, [sp, #188]
   257ac:	mov	x0, x9
   257b0:	ldr	w1, [sp, #188]
   257b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   257b8:	tbnz	w0, #0, 257c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24338>
   257bc:	stur	wzr, [x29, #-4]
   257c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   257c4:	ldur	w0, [x29, #-16]
   257c8:	mov	w8, #0x5                   	// #5
   257cc:	mov	w1, w8
   257d0:	mov	w2, w8
   257d4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   257d8:	stur	w0, [x29, #-52]
   257dc:	ldur	x0, [x29, #-24]
   257e0:	ldur	w1, [x29, #-52]
   257e4:	ldur	x2, [x29, #-32]
   257e8:	ldur	x3, [x29, #-40]
   257ec:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   257f0:	sub	x9, x29, #0x8
   257f4:	str	w0, [sp, #184]
   257f8:	mov	x0, x9
   257fc:	ldr	w1, [sp, #184]
   25800:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25804:	tbnz	w0, #0, 25810 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24384>
   25808:	stur	wzr, [x29, #-4]
   2580c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25810:	ldur	w8, [x29, #-8]
   25814:	stur	w8, [x29, #-4]
   25818:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2581c:	ldur	w0, [x29, #-16]
   25820:	mov	w8, wzr
   25824:	mov	w1, w8
   25828:	mov	w2, #0x5                   	// #5
   2582c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25830:	stur	w0, [x29, #-52]
   25834:	ldur	x0, [x29, #-24]
   25838:	ldur	w1, [x29, #-52]
   2583c:	ldur	x2, [x29, #-32]
   25840:	ldur	x3, [x29, #-40]
   25844:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   25848:	sub	x9, x29, #0x8
   2584c:	str	w0, [sp, #180]
   25850:	mov	x0, x9
   25854:	ldr	w1, [sp, #180]
   25858:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2585c:	tbnz	w0, #0, 25868 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x243dc>
   25860:	stur	wzr, [x29, #-4]
   25864:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25868:	ldur	w0, [x29, #-16]
   2586c:	mov	w8, #0x5                   	// #5
   25870:	mov	w1, w8
   25874:	mov	w2, w8
   25878:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2587c:	stur	w0, [x29, #-52]
   25880:	ldur	x0, [x29, #-24]
   25884:	ldur	w1, [x29, #-52]
   25888:	ldur	x2, [x29, #-32]
   2588c:	ldur	x3, [x29, #-40]
   25890:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25894:	sub	x9, x29, #0x8
   25898:	str	w0, [sp, #176]
   2589c:	mov	x0, x9
   258a0:	ldr	w1, [sp, #176]
   258a4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   258a8:	tbnz	w0, #0, 258b4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24428>
   258ac:	stur	wzr, [x29, #-4]
   258b0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   258b4:	ldur	w8, [x29, #-8]
   258b8:	stur	w8, [x29, #-4]
   258bc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   258c0:	ldur	w0, [x29, #-16]
   258c4:	mov	w8, wzr
   258c8:	mov	w1, w8
   258cc:	mov	w2, #0x5                   	// #5
   258d0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   258d4:	stur	w0, [x29, #-52]
   258d8:	ldur	x0, [x29, #-24]
   258dc:	ldur	w1, [x29, #-52]
   258e0:	ldur	x2, [x29, #-32]
   258e4:	ldur	x3, [x29, #-40]
   258e8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   258ec:	sub	x9, x29, #0x8
   258f0:	str	w0, [sp, #172]
   258f4:	mov	x0, x9
   258f8:	ldr	w1, [sp, #172]
   258fc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25900:	tbnz	w0, #0, 2590c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24480>
   25904:	stur	wzr, [x29, #-4]
   25908:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2590c:	ldur	w0, [x29, #-16]
   25910:	mov	w8, #0x5                   	// #5
   25914:	mov	w1, w8
   25918:	mov	w2, w8
   2591c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25920:	stur	w0, [x29, #-52]
   25924:	ldur	x0, [x29, #-24]
   25928:	ldur	w1, [x29, #-52]
   2592c:	ldur	x2, [x29, #-32]
   25930:	ldur	x3, [x29, #-40]
   25934:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25938:	sub	x9, x29, #0x8
   2593c:	str	w0, [sp, #168]
   25940:	mov	x0, x9
   25944:	ldr	w1, [sp, #168]
   25948:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2594c:	tbnz	w0, #0, 25958 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x244cc>
   25950:	stur	wzr, [x29, #-4]
   25954:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25958:	ldur	w0, [x29, #-16]
   2595c:	mov	w1, #0xa                   	// #10
   25960:	mov	w2, #0x6                   	// #6
   25964:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25968:	stur	w0, [x29, #-52]
   2596c:	ldur	x0, [x29, #-24]
   25970:	ldur	w1, [x29, #-52]
   25974:	ldur	x2, [x29, #-32]
   25978:	ldur	x3, [x29, #-40]
   2597c:	bl	2ae54 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv>
   25980:	sub	x8, x29, #0x8
   25984:	str	w0, [sp, #164]
   25988:	mov	x0, x8
   2598c:	ldr	w1, [sp, #164]
   25990:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25994:	tbnz	w0, #0, 259a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24514>
   25998:	stur	wzr, [x29, #-4]
   2599c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   259a0:	ldur	w8, [x29, #-8]
   259a4:	stur	w8, [x29, #-4]
   259a8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   259ac:	ldur	w0, [x29, #-16]
   259b0:	mov	w8, wzr
   259b4:	mov	w1, w8
   259b8:	mov	w2, #0x5                   	// #5
   259bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   259c0:	stur	w0, [x29, #-52]
   259c4:	ldur	x0, [x29, #-24]
   259c8:	ldur	w1, [x29, #-52]
   259cc:	ldur	x2, [x29, #-32]
   259d0:	ldur	x3, [x29, #-40]
   259d4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   259d8:	sub	x9, x29, #0x8
   259dc:	str	w0, [sp, #160]
   259e0:	mov	x0, x9
   259e4:	ldr	w1, [sp, #160]
   259e8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   259ec:	tbnz	w0, #0, 259f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2456c>
   259f0:	stur	wzr, [x29, #-4]
   259f4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   259f8:	ldur	w0, [x29, #-16]
   259fc:	mov	w8, #0x5                   	// #5
   25a00:	mov	w1, w8
   25a04:	mov	w2, w8
   25a08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25a0c:	stur	w0, [x29, #-52]
   25a10:	ldur	x0, [x29, #-24]
   25a14:	ldur	w1, [x29, #-52]
   25a18:	ldur	x2, [x29, #-32]
   25a1c:	ldur	x3, [x29, #-40]
   25a20:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25a24:	sub	x9, x29, #0x8
   25a28:	str	w0, [sp, #156]
   25a2c:	mov	x0, x9
   25a30:	ldr	w1, [sp, #156]
   25a34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25a38:	tbnz	w0, #0, 25a44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x245b8>
   25a3c:	stur	wzr, [x29, #-4]
   25a40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25a44:	ldur	w0, [x29, #-16]
   25a48:	mov	w1, #0xa                   	// #10
   25a4c:	mov	w2, #0x6                   	// #6
   25a50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25a54:	stur	w0, [x29, #-52]
   25a58:	ldur	x0, [x29, #-24]
   25a5c:	ldur	w1, [x29, #-52]
   25a60:	ldur	x2, [x29, #-32]
   25a64:	ldur	x3, [x29, #-40]
   25a68:	bl	2ae54 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv>
   25a6c:	sub	x8, x29, #0x8
   25a70:	str	w0, [sp, #152]
   25a74:	mov	x0, x8
   25a78:	ldr	w1, [sp, #152]
   25a7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25a80:	tbnz	w0, #0, 25a8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24600>
   25a84:	stur	wzr, [x29, #-4]
   25a88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25a8c:	ldur	w8, [x29, #-8]
   25a90:	stur	w8, [x29, #-4]
   25a94:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25a98:	ldur	w0, [x29, #-16]
   25a9c:	mov	w8, wzr
   25aa0:	mov	w1, w8
   25aa4:	mov	w2, #0x5                   	// #5
   25aa8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25aac:	stur	w0, [x29, #-52]
   25ab0:	ldur	x0, [x29, #-24]
   25ab4:	ldur	w1, [x29, #-52]
   25ab8:	ldur	x2, [x29, #-32]
   25abc:	ldur	x3, [x29, #-40]
   25ac0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25ac4:	sub	x9, x29, #0x8
   25ac8:	str	w0, [sp, #148]
   25acc:	mov	x0, x9
   25ad0:	ldr	w1, [sp, #148]
   25ad4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25ad8:	tbnz	w0, #0, 25ae4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24658>
   25adc:	stur	wzr, [x29, #-4]
   25ae0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25ae4:	ldur	w0, [x29, #-16]
   25ae8:	mov	w8, #0x5                   	// #5
   25aec:	mov	w1, w8
   25af0:	mov	w2, w8
   25af4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25af8:	stur	w0, [x29, #-52]
   25afc:	ldur	x0, [x29, #-24]
   25b00:	ldur	w1, [x29, #-52]
   25b04:	ldur	x2, [x29, #-32]
   25b08:	ldur	x3, [x29, #-40]
   25b0c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25b10:	sub	x9, x29, #0x8
   25b14:	str	w0, [sp, #144]
   25b18:	mov	x0, x9
   25b1c:	ldr	w1, [sp, #144]
   25b20:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25b24:	tbnz	w0, #0, 25b30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x246a4>
   25b28:	stur	wzr, [x29, #-4]
   25b2c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25b30:	ldur	w8, [x29, #-8]
   25b34:	stur	w8, [x29, #-4]
   25b38:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25b3c:	ldur	w0, [x29, #-16]
   25b40:	mov	w8, wzr
   25b44:	mov	w1, w8
   25b48:	mov	w2, #0x5                   	// #5
   25b4c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25b50:	stur	w0, [x29, #-52]
   25b54:	ldur	x0, [x29, #-24]
   25b58:	ldur	w1, [x29, #-52]
   25b5c:	ldur	x2, [x29, #-32]
   25b60:	ldur	x3, [x29, #-40]
   25b64:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25b68:	sub	x9, x29, #0x8
   25b6c:	str	w0, [sp, #140]
   25b70:	mov	x0, x9
   25b74:	ldr	w1, [sp, #140]
   25b78:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25b7c:	tbnz	w0, #0, 25b88 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x246fc>
   25b80:	stur	wzr, [x29, #-4]
   25b84:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25b88:	ldur	w0, [x29, #-16]
   25b8c:	mov	w8, #0x5                   	// #5
   25b90:	mov	w1, w8
   25b94:	mov	w2, w8
   25b98:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25b9c:	stur	w0, [x29, #-52]
   25ba0:	ldur	x0, [x29, #-24]
   25ba4:	ldur	w1, [x29, #-52]
   25ba8:	ldur	x2, [x29, #-32]
   25bac:	ldur	x3, [x29, #-40]
   25bb0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25bb4:	sub	x9, x29, #0x8
   25bb8:	str	w0, [sp, #136]
   25bbc:	mov	x0, x9
   25bc0:	ldr	w1, [sp, #136]
   25bc4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25bc8:	tbnz	w0, #0, 25bd4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24748>
   25bcc:	stur	wzr, [x29, #-4]
   25bd0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25bd4:	ldur	w8, [x29, #-8]
   25bd8:	stur	w8, [x29, #-4]
   25bdc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25be0:	ldur	x0, [x29, #-24]
   25be4:	ldur	w1, [x29, #-16]
   25be8:	ldur	x2, [x29, #-32]
   25bec:	ldur	x3, [x29, #-40]
   25bf0:	bl	2aec8 <_ZL25DecodeFMOVLaneInstructionRN4llvm6MCInstEjmPKv>
   25bf4:	sub	x8, x29, #0x8
   25bf8:	str	w0, [sp, #132]
   25bfc:	mov	x0, x8
   25c00:	ldr	w1, [sp, #132]
   25c04:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25c08:	tbnz	w0, #0, 25c14 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24788>
   25c0c:	stur	wzr, [x29, #-4]
   25c10:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25c14:	ldur	w8, [x29, #-8]
   25c18:	stur	w8, [x29, #-4]
   25c1c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25c20:	ldur	w0, [x29, #-16]
   25c24:	mov	w8, wzr
   25c28:	mov	w1, w8
   25c2c:	mov	w2, #0x5                   	// #5
   25c30:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25c34:	stur	w0, [x29, #-52]
   25c38:	ldur	x0, [x29, #-24]
   25c3c:	ldur	w1, [x29, #-52]
   25c40:	ldur	x2, [x29, #-32]
   25c44:	ldur	x3, [x29, #-40]
   25c48:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   25c4c:	sub	x9, x29, #0x8
   25c50:	str	w0, [sp, #128]
   25c54:	mov	x0, x9
   25c58:	ldr	w1, [sp, #128]
   25c5c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25c60:	tbnz	w0, #0, 25c6c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x247e0>
   25c64:	stur	wzr, [x29, #-4]
   25c68:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25c6c:	ldur	w0, [x29, #-16]
   25c70:	mov	w8, #0x5                   	// #5
   25c74:	mov	w1, w8
   25c78:	mov	w2, w8
   25c7c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25c80:	stur	w0, [x29, #-52]
   25c84:	ldur	x0, [x29, #-24]
   25c88:	ldur	w1, [x29, #-52]
   25c8c:	ldur	x2, [x29, #-32]
   25c90:	ldur	x3, [x29, #-40]
   25c94:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25c98:	sub	x9, x29, #0x8
   25c9c:	str	w0, [sp, #124]
   25ca0:	mov	x0, x9
   25ca4:	ldr	w1, [sp, #124]
   25ca8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25cac:	tbnz	w0, #0, 25cb8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x2482c>
   25cb0:	stur	wzr, [x29, #-4]
   25cb4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25cb8:	ldur	w0, [x29, #-16]
   25cbc:	mov	w1, #0xa                   	// #10
   25cc0:	mov	w2, #0x6                   	// #6
   25cc4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25cc8:	stur	w0, [x29, #-52]
   25ccc:	ldur	x0, [x29, #-24]
   25cd0:	ldur	w1, [x29, #-52]
   25cd4:	ldur	x2, [x29, #-32]
   25cd8:	ldur	x3, [x29, #-40]
   25cdc:	bl	2ae54 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv>
   25ce0:	sub	x8, x29, #0x8
   25ce4:	str	w0, [sp, #120]
   25ce8:	mov	x0, x8
   25cec:	ldr	w1, [sp, #120]
   25cf0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25cf4:	tbnz	w0, #0, 25d00 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24874>
   25cf8:	stur	wzr, [x29, #-4]
   25cfc:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25d00:	ldur	w8, [x29, #-8]
   25d04:	stur	w8, [x29, #-4]
   25d08:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25d0c:	ldur	w0, [x29, #-16]
   25d10:	mov	w8, wzr
   25d14:	mov	w1, w8
   25d18:	mov	w2, #0x5                   	// #5
   25d1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25d20:	stur	w0, [x29, #-52]
   25d24:	ldur	x0, [x29, #-24]
   25d28:	ldur	w1, [x29, #-52]
   25d2c:	ldur	x2, [x29, #-32]
   25d30:	ldur	x3, [x29, #-40]
   25d34:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25d38:	sub	x9, x29, #0x8
   25d3c:	str	w0, [sp, #116]
   25d40:	mov	x0, x9
   25d44:	ldr	w1, [sp, #116]
   25d48:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25d4c:	tbnz	w0, #0, 25d58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x248cc>
   25d50:	stur	wzr, [x29, #-4]
   25d54:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25d58:	ldur	w0, [x29, #-16]
   25d5c:	mov	w8, #0x5                   	// #5
   25d60:	mov	w1, w8
   25d64:	mov	w2, w8
   25d68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25d6c:	stur	w0, [x29, #-52]
   25d70:	ldur	x0, [x29, #-24]
   25d74:	ldur	w1, [x29, #-52]
   25d78:	ldur	x2, [x29, #-32]
   25d7c:	ldur	x3, [x29, #-40]
   25d80:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   25d84:	sub	x9, x29, #0x8
   25d88:	str	w0, [sp, #112]
   25d8c:	mov	x0, x9
   25d90:	ldr	w1, [sp, #112]
   25d94:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25d98:	tbnz	w0, #0, 25da4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24918>
   25d9c:	stur	wzr, [x29, #-4]
   25da0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25da4:	ldur	w0, [x29, #-16]
   25da8:	mov	w1, #0xa                   	// #10
   25dac:	mov	w2, #0x6                   	// #6
   25db0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25db4:	stur	w0, [x29, #-52]
   25db8:	ldur	x0, [x29, #-24]
   25dbc:	ldur	w1, [x29, #-52]
   25dc0:	ldur	x2, [x29, #-32]
   25dc4:	ldur	x3, [x29, #-40]
   25dc8:	bl	2ae54 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv>
   25dcc:	sub	x8, x29, #0x8
   25dd0:	str	w0, [sp, #108]
   25dd4:	mov	x0, x8
   25dd8:	ldr	w1, [sp, #108]
   25ddc:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25de0:	tbnz	w0, #0, 25dec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24960>
   25de4:	stur	wzr, [x29, #-4]
   25de8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25dec:	ldur	w8, [x29, #-8]
   25df0:	stur	w8, [x29, #-4]
   25df4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25df8:	ldur	w0, [x29, #-16]
   25dfc:	mov	w8, wzr
   25e00:	mov	w1, w8
   25e04:	mov	w2, #0x5                   	// #5
   25e08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25e0c:	stur	w0, [x29, #-52]
   25e10:	ldur	x0, [x29, #-24]
   25e14:	ldur	w1, [x29, #-52]
   25e18:	ldur	x2, [x29, #-32]
   25e1c:	ldur	x3, [x29, #-40]
   25e20:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25e24:	sub	x9, x29, #0x8
   25e28:	str	w0, [sp, #104]
   25e2c:	mov	x0, x9
   25e30:	ldr	w1, [sp, #104]
   25e34:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25e38:	tbnz	w0, #0, 25e44 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x249b8>
   25e3c:	stur	wzr, [x29, #-4]
   25e40:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25e44:	ldur	w0, [x29, #-16]
   25e48:	mov	w8, #0x5                   	// #5
   25e4c:	mov	w1, w8
   25e50:	mov	w2, w8
   25e54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25e58:	stur	w0, [x29, #-52]
   25e5c:	ldur	x0, [x29, #-24]
   25e60:	ldur	w1, [x29, #-52]
   25e64:	ldur	x2, [x29, #-32]
   25e68:	ldur	x3, [x29, #-40]
   25e6c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   25e70:	sub	x9, x29, #0x8
   25e74:	str	w0, [sp, #100]
   25e78:	mov	x0, x9
   25e7c:	ldr	w1, [sp, #100]
   25e80:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25e84:	tbnz	w0, #0, 25e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24a04>
   25e88:	stur	wzr, [x29, #-4]
   25e8c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25e90:	ldur	w8, [x29, #-8]
   25e94:	stur	w8, [x29, #-4]
   25e98:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25e9c:	ldur	w0, [x29, #-16]
   25ea0:	mov	w8, wzr
   25ea4:	mov	w1, w8
   25ea8:	mov	w2, #0x5                   	// #5
   25eac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25eb0:	stur	w0, [x29, #-52]
   25eb4:	ldur	x0, [x29, #-24]
   25eb8:	ldur	w1, [x29, #-52]
   25ebc:	ldur	x2, [x29, #-32]
   25ec0:	ldur	x3, [x29, #-40]
   25ec4:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   25ec8:	sub	x9, x29, #0x8
   25ecc:	str	w0, [sp, #96]
   25ed0:	mov	x0, x9
   25ed4:	ldr	w1, [sp, #96]
   25ed8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25edc:	tbnz	w0, #0, 25ee8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24a5c>
   25ee0:	stur	wzr, [x29, #-4]
   25ee4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25ee8:	ldur	w0, [x29, #-16]
   25eec:	mov	w8, #0x5                   	// #5
   25ef0:	mov	w1, w8
   25ef4:	mov	w2, w8
   25ef8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25efc:	stur	w0, [x29, #-52]
   25f00:	ldur	x0, [x29, #-24]
   25f04:	ldur	w1, [x29, #-52]
   25f08:	ldur	x2, [x29, #-32]
   25f0c:	ldur	x3, [x29, #-40]
   25f10:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   25f14:	sub	x9, x29, #0x8
   25f18:	str	w0, [sp, #92]
   25f1c:	mov	x0, x9
   25f20:	ldr	w1, [sp, #92]
   25f24:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25f28:	tbnz	w0, #0, 25f34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24aa8>
   25f2c:	stur	wzr, [x29, #-4]
   25f30:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25f34:	ldur	w8, [x29, #-8]
   25f38:	stur	w8, [x29, #-4]
   25f3c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25f40:	ldur	w0, [x29, #-16]
   25f44:	mov	w8, wzr
   25f48:	mov	w1, w8
   25f4c:	mov	w2, #0x5                   	// #5
   25f50:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25f54:	stur	w0, [x29, #-52]
   25f58:	ldur	x0, [x29, #-24]
   25f5c:	ldur	w1, [x29, #-52]
   25f60:	ldur	x2, [x29, #-32]
   25f64:	ldur	x3, [x29, #-40]
   25f68:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   25f6c:	sub	x9, x29, #0x8
   25f70:	str	w0, [sp, #88]
   25f74:	mov	x0, x9
   25f78:	ldr	w1, [sp, #88]
   25f7c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25f80:	tbnz	w0, #0, 25f8c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24b00>
   25f84:	stur	wzr, [x29, #-4]
   25f88:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25f8c:	ldur	w0, [x29, #-16]
   25f90:	mov	w8, #0x5                   	// #5
   25f94:	mov	w1, w8
   25f98:	mov	w2, w8
   25f9c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25fa0:	stur	w0, [x29, #-52]
   25fa4:	ldur	x0, [x29, #-24]
   25fa8:	ldur	w1, [x29, #-52]
   25fac:	ldur	x2, [x29, #-32]
   25fb0:	ldur	x3, [x29, #-40]
   25fb4:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   25fb8:	sub	x9, x29, #0x8
   25fbc:	str	w0, [sp, #84]
   25fc0:	mov	x0, x9
   25fc4:	ldr	w1, [sp, #84]
   25fc8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   25fcc:	tbnz	w0, #0, 25fd8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24b4c>
   25fd0:	stur	wzr, [x29, #-4]
   25fd4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   25fd8:	ldur	w0, [x29, #-16]
   25fdc:	mov	w1, #0x10                  	// #16
   25fe0:	mov	w2, #0x5                   	// #5
   25fe4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   25fe8:	stur	w0, [x29, #-52]
   25fec:	ldur	x0, [x29, #-24]
   25ff0:	ldur	w1, [x29, #-52]
   25ff4:	ldur	x2, [x29, #-32]
   25ff8:	ldur	x3, [x29, #-40]
   25ffc:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   26000:	sub	x8, x29, #0x8
   26004:	str	w0, [sp, #80]
   26008:	mov	x0, x8
   2600c:	ldr	w1, [sp, #80]
   26010:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   26014:	tbnz	w0, #0, 26020 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24b94>
   26018:	stur	wzr, [x29, #-4]
   2601c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   26020:	stur	wzr, [x29, #-52]
   26024:	ldur	w0, [x29, #-16]
   26028:	mov	w1, #0xc                   	// #12
   2602c:	mov	w8, #0x1                   	// #1
   26030:	mov	w2, w8
   26034:	str	w8, [sp, #76]
   26038:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2603c:	ldur	w8, [x29, #-52]
   26040:	orr	w8, w8, w0
   26044:	stur	w8, [x29, #-52]
   26048:	ldur	w0, [x29, #-16]
   2604c:	mov	w1, #0xf                   	// #15
   26050:	ldr	w2, [sp, #76]
   26054:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26058:	ldur	w8, [x29, #-52]
   2605c:	orr	w8, w8, w0, lsl #1
   26060:	stur	w8, [x29, #-52]
   26064:	ldur	x0, [x29, #-24]
   26068:	ldur	w1, [x29, #-52]
   2606c:	ldur	x2, [x29, #-32]
   26070:	ldur	x3, [x29, #-40]
   26074:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   26078:	sub	x9, x29, #0x8
   2607c:	str	w0, [sp, #72]
   26080:	mov	x0, x9
   26084:	ldr	w1, [sp, #72]
   26088:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   2608c:	tbnz	w0, #0, 26098 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24c0c>
   26090:	stur	wzr, [x29, #-4]
   26094:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   26098:	ldur	w8, [x29, #-8]
   2609c:	stur	w8, [x29, #-4]
   260a0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   260a4:	ldur	w0, [x29, #-16]
   260a8:	mov	w8, wzr
   260ac:	mov	w1, w8
   260b0:	mov	w2, #0x5                   	// #5
   260b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   260b8:	stur	w0, [x29, #-52]
   260bc:	ldur	x0, [x29, #-24]
   260c0:	ldur	w1, [x29, #-52]
   260c4:	ldur	x2, [x29, #-32]
   260c8:	ldur	x3, [x29, #-40]
   260cc:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   260d0:	sub	x9, x29, #0x8
   260d4:	str	w0, [sp, #68]
   260d8:	mov	x0, x9
   260dc:	ldr	w1, [sp, #68]
   260e0:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   260e4:	tbnz	w0, #0, 260f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24c64>
   260e8:	stur	wzr, [x29, #-4]
   260ec:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   260f0:	ldur	w0, [x29, #-16]
   260f4:	mov	w8, #0x5                   	// #5
   260f8:	mov	w1, w8
   260fc:	mov	w2, w8
   26100:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26104:	stur	w0, [x29, #-52]
   26108:	ldur	x0, [x29, #-24]
   2610c:	ldur	w1, [x29, #-52]
   26110:	ldur	x2, [x29, #-32]
   26114:	ldur	x3, [x29, #-40]
   26118:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   2611c:	sub	x9, x29, #0x8
   26120:	str	w0, [sp, #64]
   26124:	mov	x0, x9
   26128:	ldr	w1, [sp, #64]
   2612c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   26130:	tbnz	w0, #0, 2613c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24cb0>
   26134:	stur	wzr, [x29, #-4]
   26138:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2613c:	ldur	w0, [x29, #-16]
   26140:	mov	w1, #0x10                  	// #16
   26144:	mov	w2, #0x5                   	// #5
   26148:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2614c:	stur	w0, [x29, #-52]
   26150:	ldur	x0, [x29, #-24]
   26154:	ldur	w1, [x29, #-52]
   26158:	ldur	x2, [x29, #-32]
   2615c:	ldur	x3, [x29, #-40]
   26160:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   26164:	sub	x8, x29, #0x8
   26168:	str	w0, [sp, #60]
   2616c:	mov	x0, x8
   26170:	ldr	w1, [sp, #60]
   26174:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   26178:	tbnz	w0, #0, 26184 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24cf8>
   2617c:	stur	wzr, [x29, #-4]
   26180:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   26184:	stur	wzr, [x29, #-52]
   26188:	ldur	w0, [x29, #-16]
   2618c:	mov	w1, #0xc                   	// #12
   26190:	mov	w8, #0x1                   	// #1
   26194:	mov	w2, w8
   26198:	str	w8, [sp, #56]
   2619c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   261a0:	ldur	w8, [x29, #-52]
   261a4:	orr	w8, w8, w0
   261a8:	stur	w8, [x29, #-52]
   261ac:	ldur	w0, [x29, #-16]
   261b0:	mov	w1, #0xf                   	// #15
   261b4:	ldr	w2, [sp, #56]
   261b8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   261bc:	ldur	w8, [x29, #-52]
   261c0:	orr	w8, w8, w0, lsl #1
   261c4:	stur	w8, [x29, #-52]
   261c8:	ldur	x0, [x29, #-24]
   261cc:	ldur	w1, [x29, #-52]
   261d0:	ldur	x2, [x29, #-32]
   261d4:	ldur	x3, [x29, #-40]
   261d8:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   261dc:	sub	x9, x29, #0x8
   261e0:	str	w0, [sp, #52]
   261e4:	mov	x0, x9
   261e8:	ldr	w1, [sp, #52]
   261ec:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   261f0:	tbnz	w0, #0, 261fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24d70>
   261f4:	stur	wzr, [x29, #-4]
   261f8:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   261fc:	ldur	w8, [x29, #-8]
   26200:	stur	w8, [x29, #-4]
   26204:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   26208:	ldur	w0, [x29, #-16]
   2620c:	mov	w8, wzr
   26210:	mov	w1, w8
   26214:	mov	w2, #0x5                   	// #5
   26218:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2621c:	stur	w0, [x29, #-52]
   26220:	ldur	x0, [x29, #-24]
   26224:	ldur	w1, [x29, #-52]
   26228:	ldur	x2, [x29, #-32]
   2622c:	ldur	x3, [x29, #-40]
   26230:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   26234:	sub	x9, x29, #0x8
   26238:	str	w0, [sp, #48]
   2623c:	mov	x0, x9
   26240:	ldr	w1, [sp, #48]
   26244:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   26248:	tbnz	w0, #0, 26254 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24dc8>
   2624c:	stur	wzr, [x29, #-4]
   26250:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   26254:	ldur	w0, [x29, #-16]
   26258:	mov	w8, #0x5                   	// #5
   2625c:	mov	w1, w8
   26260:	mov	w2, w8
   26264:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26268:	stur	w0, [x29, #-52]
   2626c:	ldur	x0, [x29, #-24]
   26270:	ldur	w1, [x29, #-52]
   26274:	ldur	x2, [x29, #-32]
   26278:	ldur	x3, [x29, #-40]
   2627c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   26280:	sub	x9, x29, #0x8
   26284:	str	w0, [sp, #44]
   26288:	mov	x0, x9
   2628c:	ldr	w1, [sp, #44]
   26290:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   26294:	tbnz	w0, #0, 262a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24e14>
   26298:	stur	wzr, [x29, #-4]
   2629c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   262a0:	ldur	w0, [x29, #-16]
   262a4:	mov	w1, #0x10                  	// #16
   262a8:	mov	w2, #0x5                   	// #5
   262ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   262b0:	stur	w0, [x29, #-52]
   262b4:	ldur	x0, [x29, #-24]
   262b8:	ldur	w1, [x29, #-52]
   262bc:	ldur	x2, [x29, #-32]
   262c0:	ldur	x3, [x29, #-40]
   262c4:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   262c8:	sub	x8, x29, #0x8
   262cc:	str	w0, [sp, #40]
   262d0:	mov	x0, x8
   262d4:	ldr	w1, [sp, #40]
   262d8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   262dc:	tbnz	w0, #0, 262e8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24e5c>
   262e0:	stur	wzr, [x29, #-4]
   262e4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   262e8:	stur	wzr, [x29, #-52]
   262ec:	ldur	w0, [x29, #-16]
   262f0:	mov	w1, #0xc                   	// #12
   262f4:	mov	w8, #0x1                   	// #1
   262f8:	mov	w2, w8
   262fc:	str	w8, [sp, #36]
   26300:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26304:	ldur	w8, [x29, #-52]
   26308:	orr	w8, w8, w0
   2630c:	stur	w8, [x29, #-52]
   26310:	ldur	w0, [x29, #-16]
   26314:	mov	w1, #0xf                   	// #15
   26318:	ldr	w2, [sp, #36]
   2631c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26320:	ldur	w8, [x29, #-52]
   26324:	orr	w8, w8, w0, lsl #1
   26328:	stur	w8, [x29, #-52]
   2632c:	ldur	x0, [x29, #-24]
   26330:	ldur	w1, [x29, #-52]
   26334:	ldur	x2, [x29, #-32]
   26338:	ldur	x3, [x29, #-40]
   2633c:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   26340:	sub	x9, x29, #0x8
   26344:	str	w0, [sp, #32]
   26348:	mov	x0, x9
   2634c:	ldr	w1, [sp, #32]
   26350:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   26354:	tbnz	w0, #0, 26360 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24ed4>
   26358:	stur	wzr, [x29, #-4]
   2635c:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   26360:	ldur	w8, [x29, #-8]
   26364:	stur	w8, [x29, #-4]
   26368:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2636c:	ldur	w0, [x29, #-16]
   26370:	mov	w8, wzr
   26374:	mov	w1, w8
   26378:	mov	w2, #0x5                   	// #5
   2637c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26380:	stur	w0, [x29, #-52]
   26384:	ldur	x0, [x29, #-24]
   26388:	ldur	w1, [x29, #-52]
   2638c:	ldur	x2, [x29, #-32]
   26390:	ldur	x3, [x29, #-40]
   26394:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   26398:	sub	x9, x29, #0x8
   2639c:	str	w0, [sp, #28]
   263a0:	mov	x0, x9
   263a4:	ldr	w1, [sp, #28]
   263a8:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   263ac:	tbnz	w0, #0, 263b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24f2c>
   263b0:	stur	wzr, [x29, #-4]
   263b4:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   263b8:	ldur	w0, [x29, #-16]
   263bc:	mov	w8, #0x5                   	// #5
   263c0:	mov	w1, w8
   263c4:	mov	w2, w8
   263c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   263cc:	stur	w0, [x29, #-52]
   263d0:	ldur	x0, [x29, #-24]
   263d4:	ldur	w1, [x29, #-52]
   263d8:	ldur	x2, [x29, #-32]
   263dc:	ldur	x3, [x29, #-40]
   263e0:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   263e4:	sub	x9, x29, #0x8
   263e8:	str	w0, [sp, #24]
   263ec:	mov	x0, x9
   263f0:	ldr	w1, [sp, #24]
   263f4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   263f8:	tbnz	w0, #0, 26404 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24f78>
   263fc:	stur	wzr, [x29, #-4]
   26400:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   26404:	ldur	w0, [x29, #-16]
   26408:	mov	w1, #0x10                  	// #16
   2640c:	mov	w2, #0x5                   	// #5
   26410:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26414:	stur	w0, [x29, #-52]
   26418:	ldur	x0, [x29, #-24]
   2641c:	ldur	w1, [x29, #-52]
   26420:	ldur	x2, [x29, #-32]
   26424:	ldur	x3, [x29, #-40]
   26428:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2642c:	sub	x8, x29, #0x8
   26430:	str	w0, [sp, #20]
   26434:	mov	x0, x8
   26438:	ldr	w1, [sp, #20]
   2643c:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   26440:	tbnz	w0, #0, 2644c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x24fc0>
   26444:	stur	wzr, [x29, #-4]
   26448:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   2644c:	stur	wzr, [x29, #-52]
   26450:	ldur	w0, [x29, #-16]
   26454:	mov	w1, #0xc                   	// #12
   26458:	mov	w8, #0x1                   	// #1
   2645c:	mov	w2, w8
   26460:	str	w8, [sp, #16]
   26464:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26468:	ldur	w8, [x29, #-52]
   2646c:	orr	w8, w8, w0
   26470:	stur	w8, [x29, #-52]
   26474:	ldur	w0, [x29, #-16]
   26478:	mov	w1, #0xf                   	// #15
   2647c:	ldr	w2, [sp, #16]
   26480:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26484:	ldur	w8, [x29, #-52]
   26488:	orr	w8, w8, w0, lsl #1
   2648c:	stur	w8, [x29, #-52]
   26490:	ldur	x0, [x29, #-24]
   26494:	ldur	w1, [x29, #-52]
   26498:	ldur	x2, [x29, #-32]
   2649c:	ldur	x3, [x29, #-40]
   264a0:	bl	2a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>
   264a4:	sub	x9, x29, #0x8
   264a8:	str	w0, [sp, #12]
   264ac:	mov	x0, x9
   264b0:	ldr	w1, [sp, #12]
   264b4:	bl	26608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   264b8:	tbnz	w0, #0, 264c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25038>
   264bc:	stur	wzr, [x29, #-4]
   264c0:	b	264cc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x25040>
   264c4:	ldur	w8, [x29, #-8]
   264c8:	stur	w8, [x29, #-4]
   264cc:	ldur	w0, [x29, #-4]
   264d0:	add	sp, sp, #0x3, lsl #12
   264d4:	add	sp, sp, #0x260
   264d8:	ldr	x28, [sp, #16]
   264dc:	ldp	x29, x30, [sp], #32
   264e0:	ret

00000000000264e4 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE>:
   264e4:	sub	sp, sp, #0x30
   264e8:	stp	x29, x30, [sp, #32]
   264ec:	add	x29, sp, #0x20
   264f0:	sturb	w3, [x29, #-1]
   264f4:	stur	w0, [x29, #-8]
   264f8:	stur	w1, [x29, #-12]
   264fc:	str	w2, [sp, #16]
   26500:	ldur	w8, [x29, #-12]
   26504:	ldr	w9, [sp, #16]
   26508:	add	w8, w8, w9
   2650c:	mov	w9, #0x0                   	// #0
   26510:	cmp	w8, #0x40
   26514:	str	w9, [sp, #8]
   26518:	b.hi	26524 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE+0x40>  // b.pmore
   2651c:	mov	w8, #0x1                   	// #1
   26520:	str	w8, [sp, #8]
   26524:	ldr	w8, [sp, #8]
   26528:	tbnz	w8, #0, 26530 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE+0x4c>
   2652c:	b	26534 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE+0x50>
   26530:	b	26554 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE+0x70>
   26534:	adrp	x0, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26538:	add	x0, x0, #0x0
   2653c:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26540:	add	x1, x1, #0x0
   26544:	mov	w2, #0x24                  	// #36
   26548:	adrp	x3, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2654c:	add	x3, x3, #0x0
   26550:	bl	0 <__assert_fail>
   26554:	ldur	w8, [x29, #-12]
   26558:	ldr	w9, [sp, #16]
   2655c:	add	w8, w8, w9
   26560:	mov	w10, w8
   26564:	ubfx	x10, x10, #0, #32
   26568:	mov	w8, #0x0                   	// #0
   2656c:	cmp	x10, #0x20
   26570:	str	w8, [sp, #4]
   26574:	b.hi	26580 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE+0x9c>  // b.pmore
   26578:	mov	w8, #0x1                   	// #1
   2657c:	str	w8, [sp, #4]
   26580:	ldr	w8, [sp, #4]
   26584:	tbnz	w8, #0, 2658c <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE+0xa8>
   26588:	b	26590 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE+0xac>
   2658c:	b	265b0 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE+0xcc>
   26590:	adrp	x0, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26594:	add	x0, x0, #0x0
   26598:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2659c:	add	x1, x1, #0x0
   265a0:	mov	w2, #0x26                  	// #38
   265a4:	adrp	x3, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   265a8:	add	x3, x3, #0x0
   265ac:	bl	0 <__assert_fail>
   265b0:	ldr	w8, [sp, #16]
   265b4:	mov	w9, w8
   265b8:	cmp	x9, #0x20
   265bc:	b.ne	265cc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE+0xe8>  // b.any
   265c0:	mov	w8, #0xffffffff            	// #-1
   265c4:	str	w8, [sp, #12]
   265c8:	b	265e8 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE+0x104>
   265cc:	ldr	w8, [sp, #16]
   265d0:	mov	w9, #0x1                   	// #1
   265d4:	lsl	w8, w9, w8
   265d8:	subs	w8, w8, #0x1
   265dc:	ldur	w9, [x29, #-12]
   265e0:	lsl	w8, w8, w9
   265e4:	str	w8, [sp, #12]
   265e8:	ldur	w8, [x29, #-8]
   265ec:	ldr	w9, [sp, #12]
   265f0:	and	w8, w8, w9
   265f4:	ldur	w9, [x29, #-12]
   265f8:	lsr	w0, w8, w9
   265fc:	ldp	x29, x30, [sp, #32]
   26600:	add	sp, sp, #0x30
   26604:	ret

0000000000026608 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>:
   26608:	sub	sp, sp, #0x30
   2660c:	stp	x29, x30, [sp, #32]
   26610:	add	x29, sp, #0x20
   26614:	str	x0, [sp, #16]
   26618:	str	w1, [sp, #12]
   2661c:	ldr	w8, [sp, #12]
   26620:	str	w8, [sp, #8]
   26624:	cbz	w8, 26680 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x78>
   26628:	b	2662c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x24>
   2662c:	ldr	w8, [sp, #8]
   26630:	cmp	w8, #0x1
   26634:	b.eq	26664 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x5c>  // b.none
   26638:	b	2663c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x34>
   2663c:	ldr	w8, [sp, #8]
   26640:	cmp	w8, #0x3
   26644:	cset	w9, eq  // eq = none
   26648:	eor	w9, w9, #0x1
   2664c:	tbnz	w9, #0, 2669c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x94>
   26650:	b	26654 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x4c>
   26654:	mov	w8, #0x1                   	// #1
   26658:	and	w8, w8, #0x1
   2665c:	sturb	w8, [x29, #-1]
   26660:	b	266b4 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0xac>
   26664:	ldr	w8, [sp, #12]
   26668:	ldr	x9, [sp, #16]
   2666c:	str	w8, [x9]
   26670:	mov	w8, #0x1                   	// #1
   26674:	and	w8, w8, #0x1
   26678:	sturb	w8, [x29, #-1]
   2667c:	b	266b4 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0xac>
   26680:	ldr	w8, [sp, #12]
   26684:	ldr	x9, [sp, #16]
   26688:	str	w8, [x9]
   2668c:	mov	w8, wzr
   26690:	and	w8, w8, #0x1
   26694:	sturb	w8, [x29, #-1]
   26698:	b	266b4 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0xac>
   2669c:	adrp	x0, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   266a0:	add	x0, x0, #0x0
   266a4:	adrp	x1, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   266a8:	add	x1, x1, #0x0
   266ac:	mov	w2, #0xeb                  	// #235
   266b0:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
   266b4:	ldurb	w8, [x29, #-1]
   266b8:	and	w0, w8, #0x1
   266bc:	ldp	x29, x30, [sp, #32]
   266c0:	add	sp, sp, #0x30
   266c4:	ret

00000000000266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>:
   266c8:	sub	sp, sp, #0x60
   266cc:	stp	x29, x30, [sp, #80]
   266d0:	add	x29, sp, #0x50
   266d4:	stur	x0, [x29, #-16]
   266d8:	stur	w1, [x29, #-20]
   266dc:	stur	x2, [x29, #-32]
   266e0:	str	x3, [sp, #40]
   266e4:	ldur	w8, [x29, #-20]
   266e8:	cmp	w8, #0x1f
   266ec:	b.ls	266f8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   266f0:	stur	wzr, [x29, #-4]
   266f4:	b	26744 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   266f8:	ldur	w8, [x29, #-20]
   266fc:	mov	w9, w8
   26700:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26704:	add	x10, x10, #0x0
   26708:	ldr	w8, [x10, x9, lsl #2]
   2670c:	str	w8, [sp, #36]
   26710:	ldur	x0, [x29, #-16]
   26714:	ldr	w8, [sp, #36]
   26718:	str	x0, [sp, #8]
   2671c:	mov	w0, w8
   26720:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26724:	add	x9, sp, #0x10
   26728:	str	x0, [sp, #16]
   2672c:	str	x1, [sp, #24]
   26730:	ldr	x0, [sp, #8]
   26734:	mov	x1, x9
   26738:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2673c:	mov	w8, #0x3                   	// #3
   26740:	stur	w8, [x29, #-4]
   26744:	ldur	w0, [x29, #-4]
   26748:	ldp	x29, x30, [sp, #80]
   2674c:	add	sp, sp, #0x60
   26750:	ret

0000000000026754 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv>:
   26754:	sub	sp, sp, #0x40
   26758:	stp	x29, x30, [sp, #48]
   2675c:	add	x29, sp, #0x30
   26760:	stur	x0, [x29, #-16]
   26764:	stur	w1, [x29, #-20]
   26768:	str	x2, [sp, #16]
   2676c:	str	x3, [sp, #8]
   26770:	ldur	w8, [x29, #-20]
   26774:	cmp	w8, #0x7
   26778:	b.ls	26784 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   2677c:	stur	wzr, [x29, #-4]
   26780:	b	2679c <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv+0x48>
   26784:	ldur	x0, [x29, #-16]
   26788:	ldur	w1, [x29, #-20]
   2678c:	ldr	x2, [sp, #16]
   26790:	ldr	x3, [sp, #8]
   26794:	bl	26cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>
   26798:	stur	w0, [x29, #-4]
   2679c:	ldur	w0, [x29, #-4]
   267a0:	ldp	x29, x30, [sp, #48]
   267a4:	add	sp, sp, #0x40
   267a8:	ret

00000000000267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>:
   267ac:	sub	sp, sp, #0x60
   267b0:	stp	x29, x30, [sp, #80]
   267b4:	add	x29, sp, #0x50
   267b8:	stur	x0, [x29, #-16]
   267bc:	stur	w1, [x29, #-20]
   267c0:	stur	x2, [x29, #-32]
   267c4:	str	x3, [sp, #40]
   267c8:	ldur	w8, [x29, #-20]
   267cc:	cmp	w8, #0x1f
   267d0:	b.ls	267dc <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   267d4:	stur	wzr, [x29, #-4]
   267d8:	b	26828 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   267dc:	ldur	w8, [x29, #-20]
   267e0:	mov	w9, w8
   267e4:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   267e8:	add	x10, x10, #0x0
   267ec:	ldr	w8, [x10, x9, lsl #2]
   267f0:	str	w8, [sp, #36]
   267f4:	ldur	x0, [x29, #-16]
   267f8:	ldr	w8, [sp, #36]
   267fc:	str	x0, [sp, #8]
   26800:	mov	w0, w8
   26804:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26808:	add	x9, sp, #0x10
   2680c:	str	x0, [sp, #16]
   26810:	str	x1, [sp, #24]
   26814:	ldr	x0, [sp, #8]
   26818:	mov	x1, x9
   2681c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26820:	mov	w8, #0x3                   	// #3
   26824:	stur	w8, [x29, #-4]
   26828:	ldur	w0, [x29, #-4]
   2682c:	ldp	x29, x30, [sp, #80]
   26830:	add	sp, sp, #0x60
   26834:	ret

0000000000026838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>:
   26838:	sub	sp, sp, #0x60
   2683c:	stp	x29, x30, [sp, #80]
   26840:	add	x29, sp, #0x50
   26844:	stur	x0, [x29, #-16]
   26848:	stur	w1, [x29, #-20]
   2684c:	stur	x2, [x29, #-32]
   26850:	str	x3, [sp, #40]
   26854:	ldur	w8, [x29, #-20]
   26858:	cmp	w8, #0x1f
   2685c:	b.ls	26868 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   26860:	stur	wzr, [x29, #-4]
   26864:	b	268b4 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   26868:	ldur	w8, [x29, #-20]
   2686c:	mov	w9, w8
   26870:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26874:	add	x10, x10, #0x0
   26878:	ldr	w8, [x10, x9, lsl #2]
   2687c:	str	w8, [sp, #36]
   26880:	ldur	x0, [x29, #-16]
   26884:	ldr	w8, [sp, #36]
   26888:	str	x0, [sp, #8]
   2688c:	mov	w0, w8
   26890:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26894:	add	x9, sp, #0x10
   26898:	str	x0, [sp, #16]
   2689c:	str	x1, [sp, #24]
   268a0:	ldr	x0, [sp, #8]
   268a4:	mov	x1, x9
   268a8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   268ac:	mov	w8, #0x3                   	// #3
   268b0:	stur	w8, [x29, #-4]
   268b4:	ldur	w0, [x29, #-4]
   268b8:	ldp	x29, x30, [sp, #80]
   268bc:	add	sp, sp, #0x60
   268c0:	ret

00000000000268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>:
   268c4:	sub	sp, sp, #0x60
   268c8:	stp	x29, x30, [sp, #80]
   268cc:	add	x29, sp, #0x50
   268d0:	stur	x0, [x29, #-16]
   268d4:	stur	w1, [x29, #-20]
   268d8:	stur	x2, [x29, #-32]
   268dc:	str	x3, [sp, #40]
   268e0:	ldur	w8, [x29, #-20]
   268e4:	cmp	w8, #0x1f
   268e8:	b.ls	268f4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   268ec:	stur	wzr, [x29, #-4]
   268f0:	b	26940 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   268f4:	ldur	w8, [x29, #-20]
   268f8:	mov	w9, w8
   268fc:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26900:	add	x10, x10, #0x0
   26904:	ldr	w8, [x10, x9, lsl #2]
   26908:	str	w8, [sp, #36]
   2690c:	ldur	x0, [x29, #-16]
   26910:	ldr	w8, [sp, #36]
   26914:	str	x0, [sp, #8]
   26918:	mov	w0, w8
   2691c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26920:	add	x9, sp, #0x10
   26924:	str	x0, [sp, #16]
   26928:	str	x1, [sp, #24]
   2692c:	ldr	x0, [sp, #8]
   26930:	mov	x1, x9
   26934:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26938:	mov	w8, #0x3                   	// #3
   2693c:	stur	w8, [x29, #-4]
   26940:	ldur	w0, [x29, #-4]
   26944:	ldp	x29, x30, [sp, #80]
   26948:	add	sp, sp, #0x60
   2694c:	ret

0000000000026950 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv>:
   26950:	sub	sp, sp, #0x30
   26954:	stp	x29, x30, [sp, #32]
   26958:	add	x29, sp, #0x20
   2695c:	mov	w8, #0x8                   	// #8
   26960:	stur	x0, [x29, #-8]
   26964:	stur	w1, [x29, #-12]
   26968:	str	x2, [sp, #8]
   2696c:	str	x3, [sp]
   26970:	ldur	x0, [x29, #-8]
   26974:	ldur	w1, [x29, #-12]
   26978:	mov	w2, w8
   2697c:	bl	2afdc <_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj>
   26980:	ldp	x29, x30, [sp, #32]
   26984:	add	sp, sp, #0x30
   26988:	ret

000000000002698c <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv>:
   2698c:	sub	sp, sp, #0x30
   26990:	stp	x29, x30, [sp, #32]
   26994:	add	x29, sp, #0x20
   26998:	mov	w8, #0x10                  	// #16
   2699c:	stur	x0, [x29, #-8]
   269a0:	stur	w1, [x29, #-12]
   269a4:	str	x2, [sp, #8]
   269a8:	str	x3, [sp]
   269ac:	ldur	x0, [x29, #-8]
   269b0:	ldur	w1, [x29, #-12]
   269b4:	mov	w2, w8
   269b8:	bl	2afdc <_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj>
   269bc:	ldp	x29, x30, [sp, #32]
   269c0:	add	sp, sp, #0x30
   269c4:	ret

00000000000269c8 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv>:
   269c8:	sub	sp, sp, #0x30
   269cc:	stp	x29, x30, [sp, #32]
   269d0:	add	x29, sp, #0x20
   269d4:	mov	w8, #0x20                  	// #32
   269d8:	stur	x0, [x29, #-8]
   269dc:	stur	w1, [x29, #-12]
   269e0:	str	x2, [sp, #8]
   269e4:	str	x3, [sp]
   269e8:	ldur	x0, [x29, #-8]
   269ec:	ldur	w1, [x29, #-12]
   269f0:	mov	w2, w8
   269f4:	bl	2afdc <_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj>
   269f8:	ldp	x29, x30, [sp, #32]
   269fc:	add	sp, sp, #0x30
   26a00:	ret

0000000000026a04 <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv>:
   26a04:	sub	sp, sp, #0x30
   26a08:	stp	x29, x30, [sp, #32]
   26a0c:	add	x29, sp, #0x20
   26a10:	mov	w8, #0x8                   	// #8
   26a14:	stur	x0, [x29, #-8]
   26a18:	stur	w1, [x29, #-12]
   26a1c:	str	x2, [sp, #8]
   26a20:	str	x3, [sp]
   26a24:	ldur	x0, [x29, #-8]
   26a28:	ldur	w1, [x29, #-12]
   26a2c:	mov	w2, w8
   26a30:	bl	2b04c <_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj>
   26a34:	ldp	x29, x30, [sp, #32]
   26a38:	add	sp, sp, #0x30
   26a3c:	ret

0000000000026a40 <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv>:
   26a40:	sub	sp, sp, #0x30
   26a44:	stp	x29, x30, [sp, #32]
   26a48:	add	x29, sp, #0x20
   26a4c:	mov	w8, #0x10                  	// #16
   26a50:	stur	x0, [x29, #-8]
   26a54:	stur	w1, [x29, #-12]
   26a58:	str	x2, [sp, #8]
   26a5c:	str	x3, [sp]
   26a60:	ldur	x0, [x29, #-8]
   26a64:	ldur	w1, [x29, #-12]
   26a68:	mov	w2, w8
   26a6c:	bl	2b04c <_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj>
   26a70:	ldp	x29, x30, [sp, #32]
   26a74:	add	sp, sp, #0x30
   26a78:	ret

0000000000026a7c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv>:
   26a7c:	sub	sp, sp, #0x30
   26a80:	stp	x29, x30, [sp, #32]
   26a84:	add	x29, sp, #0x20
   26a88:	mov	w8, #0x20                  	// #32
   26a8c:	stur	x0, [x29, #-8]
   26a90:	stur	w1, [x29, #-12]
   26a94:	str	x2, [sp, #8]
   26a98:	str	x3, [sp]
   26a9c:	ldur	x0, [x29, #-8]
   26aa0:	ldur	w1, [x29, #-12]
   26aa4:	mov	w2, w8
   26aa8:	bl	2b04c <_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj>
   26aac:	ldp	x29, x30, [sp, #32]
   26ab0:	add	sp, sp, #0x30
   26ab4:	ret

0000000000026ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>:
   26ab8:	sub	sp, sp, #0x60
   26abc:	stp	x29, x30, [sp, #80]
   26ac0:	add	x29, sp, #0x50
   26ac4:	stur	x0, [x29, #-16]
   26ac8:	stur	w1, [x29, #-20]
   26acc:	stur	x2, [x29, #-32]
   26ad0:	str	x3, [sp, #40]
   26ad4:	ldur	w8, [x29, #-20]
   26ad8:	cmp	w8, #0x1f
   26adc:	b.ls	26ae8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   26ae0:	stur	wzr, [x29, #-4]
   26ae4:	b	26b34 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   26ae8:	ldur	w8, [x29, #-20]
   26aec:	mov	w9, w8
   26af0:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26af4:	add	x10, x10, #0x0
   26af8:	ldr	w8, [x10, x9, lsl #2]
   26afc:	str	w8, [sp, #36]
   26b00:	ldur	x0, [x29, #-16]
   26b04:	ldr	w8, [sp, #36]
   26b08:	str	x0, [sp, #8]
   26b0c:	mov	w0, w8
   26b10:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26b14:	add	x9, sp, #0x10
   26b18:	str	x0, [sp, #16]
   26b1c:	str	x1, [sp, #24]
   26b20:	ldr	x0, [sp, #8]
   26b24:	mov	x1, x9
   26b28:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26b2c:	mov	w8, #0x3                   	// #3
   26b30:	stur	w8, [x29, #-4]
   26b34:	ldur	w0, [x29, #-4]
   26b38:	ldp	x29, x30, [sp, #80]
   26b3c:	add	sp, sp, #0x60
   26b40:	ret

0000000000026b44 <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv>:
   26b44:	sub	sp, sp, #0x30
   26b48:	stp	x29, x30, [sp, #32]
   26b4c:	add	x29, sp, #0x20
   26b50:	mov	w8, #0x40                  	// #64
   26b54:	stur	x0, [x29, #-8]
   26b58:	stur	w1, [x29, #-12]
   26b5c:	str	x2, [sp, #8]
   26b60:	str	x3, [sp]
   26b64:	ldur	x0, [x29, #-8]
   26b68:	ldur	w1, [x29, #-12]
   26b6c:	mov	w2, w8
   26b70:	bl	2afdc <_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj>
   26b74:	ldp	x29, x30, [sp, #32]
   26b78:	add	sp, sp, #0x30
   26b7c:	ret

0000000000026b80 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv>:
   26b80:	sub	sp, sp, #0x30
   26b84:	stp	x29, x30, [sp, #32]
   26b88:	add	x29, sp, #0x20
   26b8c:	mov	w8, #0x40                  	// #64
   26b90:	stur	x0, [x29, #-8]
   26b94:	stur	w1, [x29, #-12]
   26b98:	str	x2, [sp, #8]
   26b9c:	str	x3, [sp]
   26ba0:	ldur	x0, [x29, #-8]
   26ba4:	ldur	w1, [x29, #-12]
   26ba8:	mov	w2, w8
   26bac:	bl	2b04c <_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj>
   26bb0:	ldp	x29, x30, [sp, #32]
   26bb4:	add	sp, sp, #0x30
   26bb8:	ret

0000000000026bbc <_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv>:
   26bbc:	sub	sp, sp, #0x70
   26bc0:	stp	x29, x30, [sp, #96]
   26bc4:	add	x29, sp, #0x60
   26bc8:	mov	w8, wzr
   26bcc:	mov	w9, #0x5                   	// #5
   26bd0:	mov	w10, #0xd                   	// #13
   26bd4:	mov	w11, #0x40                  	// #64
   26bd8:	stur	x0, [x29, #-16]
   26bdc:	stur	w1, [x29, #-20]
   26be0:	stur	x2, [x29, #-32]
   26be4:	stur	x3, [x29, #-40]
   26be8:	ldur	w0, [x29, #-20]
   26bec:	mov	w1, w8
   26bf0:	mov	w2, w9
   26bf4:	str	w9, [sp, #28]
   26bf8:	str	w10, [sp, #24]
   26bfc:	str	w11, [sp, #20]
   26c00:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26c04:	stur	w0, [x29, #-44]
   26c08:	ldur	w0, [x29, #-20]
   26c0c:	ldr	w1, [sp, #28]
   26c10:	ldr	w2, [sp, #24]
   26c14:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   26c18:	str	w0, [sp, #48]
   26c1c:	ldr	w8, [sp, #48]
   26c20:	mov	w0, w8
   26c24:	ldr	w1, [sp, #20]
   26c28:	bl	2b0c8 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   26c2c:	tbnz	w0, #0, 26c38 <_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv+0x7c>
   26c30:	stur	wzr, [x29, #-4]
   26c34:	b	26cac <_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv+0xf0>
   26c38:	ldur	x0, [x29, #-16]
   26c3c:	ldur	w1, [x29, #-44]
   26c40:	ldur	x2, [x29, #-32]
   26c44:	ldur	x3, [x29, #-40]
   26c48:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
   26c4c:	ldur	x8, [x29, #-16]
   26c50:	mov	x0, x8
   26c54:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26c58:	cmp	w0, #0x33b
   26c5c:	b.eq	26c74 <_ZL30DecodeSVELogicalImmInstructionRN4llvm6MCInstEjmPKv+0xb8>  // b.none
   26c60:	ldur	x0, [x29, #-16]
   26c64:	ldur	w1, [x29, #-44]
   26c68:	ldur	x2, [x29, #-32]
   26c6c:	ldur	x3, [x29, #-40]
   26c70:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
   26c74:	ldur	x0, [x29, #-16]
   26c78:	ldr	w8, [sp, #48]
   26c7c:	mov	w1, w8
   26c80:	str	x0, [sp, #8]
   26c84:	mov	x0, x1
   26c88:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26c8c:	add	x9, sp, #0x20
   26c90:	str	x0, [sp, #32]
   26c94:	str	x1, [sp, #40]
   26c98:	ldr	x0, [sp, #8]
   26c9c:	mov	x1, x9
   26ca0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26ca4:	mov	w8, #0x3                   	// #3
   26ca8:	stur	w8, [x29, #-4]
   26cac:	ldur	w0, [x29, #-4]
   26cb0:	ldp	x29, x30, [sp, #96]
   26cb4:	add	sp, sp, #0x70
   26cb8:	ret

0000000000026cbc <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv>:
   26cbc:	sub	sp, sp, #0x60
   26cc0:	stp	x29, x30, [sp, #80]
   26cc4:	add	x29, sp, #0x50
   26cc8:	stur	x0, [x29, #-16]
   26ccc:	stur	w1, [x29, #-20]
   26cd0:	stur	x2, [x29, #-32]
   26cd4:	str	x3, [sp, #40]
   26cd8:	ldur	w8, [x29, #-20]
   26cdc:	cmp	w8, #0xf
   26ce0:	b.ls	26cec <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   26ce4:	stur	wzr, [x29, #-4]
   26ce8:	b	26d38 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   26cec:	ldur	w8, [x29, #-20]
   26cf0:	mov	w9, w8
   26cf4:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26cf8:	add	x10, x10, #0x0
   26cfc:	ldr	w8, [x10, x9, lsl #2]
   26d00:	str	w8, [sp, #36]
   26d04:	ldur	x0, [x29, #-16]
   26d08:	ldr	w8, [sp, #36]
   26d0c:	str	x0, [sp, #8]
   26d10:	mov	w0, w8
   26d14:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26d18:	add	x9, sp, #0x10
   26d1c:	str	x0, [sp, #16]
   26d20:	str	x1, [sp, #24]
   26d24:	ldr	x0, [sp, #8]
   26d28:	mov	x1, x9
   26d2c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26d30:	mov	w8, #0x3                   	// #3
   26d34:	stur	w8, [x29, #-4]
   26d38:	ldur	w0, [x29, #-4]
   26d3c:	ldp	x29, x30, [sp, #80]
   26d40:	add	sp, sp, #0x60
   26d44:	ret

0000000000026d48 <_ZL16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>:
   26d48:	sub	sp, sp, #0x70
   26d4c:	stp	x29, x30, [sp, #96]
   26d50:	add	x29, sp, #0x60
   26d54:	mov	w8, wzr
   26d58:	mov	w9, #0x8                   	// #8
   26d5c:	stur	x0, [x29, #-16]
   26d60:	stur	w1, [x29, #-20]
   26d64:	stur	x2, [x29, #-32]
   26d68:	stur	x3, [x29, #-40]
   26d6c:	ldur	w10, [x29, #-20]
   26d70:	and	w10, w10, #0xff
   26d74:	stur	w10, [x29, #-44]
   26d78:	ldur	w10, [x29, #-20]
   26d7c:	tst	w10, #0x100
   26d80:	csel	w8, w9, w8, ne  // ne = any
   26d84:	str	w8, [sp, #48]
   26d88:	ldr	w8, [sp, #48]
   26d8c:	cbz	w8, 26d98 <_ZL16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv+0x50>
   26d90:	stur	wzr, [x29, #-4]
   26d94:	b	26e00 <_ZL16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv+0xb8>
   26d98:	ldur	x0, [x29, #-16]
   26d9c:	ldur	w8, [x29, #-44]
   26da0:	mov	w1, w8
   26da4:	str	x0, [sp, #8]
   26da8:	mov	x0, x1
   26dac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26db0:	add	x9, sp, #0x20
   26db4:	str	x0, [sp, #32]
   26db8:	str	x1, [sp, #40]
   26dbc:	ldr	x0, [sp, #8]
   26dc0:	mov	x1, x9
   26dc4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26dc8:	ldur	x0, [x29, #-16]
   26dcc:	ldr	w8, [sp, #48]
   26dd0:	mov	w1, w8
   26dd4:	str	x0, [sp]
   26dd8:	mov	x0, x1
   26ddc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26de0:	add	x9, sp, #0x10
   26de4:	str	x0, [sp, #16]
   26de8:	str	x1, [sp, #24]
   26dec:	ldr	x0, [sp]
   26df0:	mov	x1, x9
   26df4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26df8:	mov	w8, #0x3                   	// #3
   26dfc:	stur	w8, [x29, #-4]
   26e00:	ldur	w0, [x29, #-4]
   26e04:	ldp	x29, x30, [sp, #96]
   26e08:	add	sp, sp, #0x70
   26e0c:	ret

0000000000026e10 <_ZL16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>:
   26e10:	sub	sp, sp, #0x80
   26e14:	stp	x29, x30, [sp, #112]
   26e18:	add	x29, sp, #0x70
   26e1c:	mov	w8, wzr
   26e20:	mov	w9, #0x8                   	// #8
   26e24:	mov	w10, #0x3                   	// #3
   26e28:	add	x11, sp, #0x38
   26e2c:	add	x12, sp, #0x28
   26e30:	stur	x0, [x29, #-8]
   26e34:	stur	w1, [x29, #-12]
   26e38:	stur	x2, [x29, #-24]
   26e3c:	stur	x3, [x29, #-32]
   26e40:	ldur	w13, [x29, #-12]
   26e44:	and	w13, w13, #0xff
   26e48:	stur	w13, [x29, #-36]
   26e4c:	ldur	w13, [x29, #-12]
   26e50:	tst	w13, #0x100
   26e54:	csel	w8, w9, w8, ne  // ne = any
   26e58:	stur	w8, [x29, #-40]
   26e5c:	ldur	x0, [x29, #-8]
   26e60:	ldur	w8, [x29, #-36]
   26e64:	mov	w2, w8
   26e68:	str	x0, [sp, #32]
   26e6c:	mov	x0, x2
   26e70:	str	w10, [sp, #28]
   26e74:	str	x11, [sp, #16]
   26e78:	str	x12, [sp, #8]
   26e7c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26e80:	str	x0, [sp, #56]
   26e84:	str	x1, [sp, #64]
   26e88:	ldr	x0, [sp, #32]
   26e8c:	ldr	x1, [sp, #16]
   26e90:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26e94:	ldur	x0, [x29, #-8]
   26e98:	ldur	w8, [x29, #-40]
   26e9c:	mov	w1, w8
   26ea0:	str	x0, [sp]
   26ea4:	mov	x0, x1
   26ea8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26eac:	str	x0, [sp, #40]
   26eb0:	str	x1, [sp, #48]
   26eb4:	ldr	x0, [sp]
   26eb8:	ldr	x1, [sp, #8]
   26ebc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26ec0:	ldr	w0, [sp, #28]
   26ec4:	ldp	x29, x30, [sp, #112]
   26ec8:	add	sp, sp, #0x80
   26ecc:	ret

0000000000026ed0 <_ZL16DecodeImm8OptLslILi32EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>:
   26ed0:	sub	sp, sp, #0x80
   26ed4:	stp	x29, x30, [sp, #112]
   26ed8:	add	x29, sp, #0x70
   26edc:	mov	w8, wzr
   26ee0:	mov	w9, #0x8                   	// #8
   26ee4:	mov	w10, #0x3                   	// #3
   26ee8:	add	x11, sp, #0x38
   26eec:	add	x12, sp, #0x28
   26ef0:	stur	x0, [x29, #-8]
   26ef4:	stur	w1, [x29, #-12]
   26ef8:	stur	x2, [x29, #-24]
   26efc:	stur	x3, [x29, #-32]
   26f00:	ldur	w13, [x29, #-12]
   26f04:	and	w13, w13, #0xff
   26f08:	stur	w13, [x29, #-36]
   26f0c:	ldur	w13, [x29, #-12]
   26f10:	tst	w13, #0x100
   26f14:	csel	w8, w9, w8, ne  // ne = any
   26f18:	stur	w8, [x29, #-40]
   26f1c:	ldur	x0, [x29, #-8]
   26f20:	ldur	w8, [x29, #-36]
   26f24:	mov	w2, w8
   26f28:	str	x0, [sp, #32]
   26f2c:	mov	x0, x2
   26f30:	str	w10, [sp, #28]
   26f34:	str	x11, [sp, #16]
   26f38:	str	x12, [sp, #8]
   26f3c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26f40:	str	x0, [sp, #56]
   26f44:	str	x1, [sp, #64]
   26f48:	ldr	x0, [sp, #32]
   26f4c:	ldr	x1, [sp, #16]
   26f50:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26f54:	ldur	x0, [x29, #-8]
   26f58:	ldur	w8, [x29, #-40]
   26f5c:	mov	w1, w8
   26f60:	str	x0, [sp]
   26f64:	mov	x0, x1
   26f68:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26f6c:	str	x0, [sp, #40]
   26f70:	str	x1, [sp, #48]
   26f74:	ldr	x0, [sp]
   26f78:	ldr	x1, [sp, #8]
   26f7c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   26f80:	ldr	w0, [sp, #28]
   26f84:	ldp	x29, x30, [sp, #112]
   26f88:	add	sp, sp, #0x80
   26f8c:	ret

0000000000026f90 <_ZL16DecodeImm8OptLslILi64EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv>:
   26f90:	sub	sp, sp, #0x80
   26f94:	stp	x29, x30, [sp, #112]
   26f98:	add	x29, sp, #0x70
   26f9c:	mov	w8, wzr
   26fa0:	mov	w9, #0x8                   	// #8
   26fa4:	mov	w10, #0x3                   	// #3
   26fa8:	add	x11, sp, #0x38
   26fac:	add	x12, sp, #0x28
   26fb0:	stur	x0, [x29, #-8]
   26fb4:	stur	w1, [x29, #-12]
   26fb8:	stur	x2, [x29, #-24]
   26fbc:	stur	x3, [x29, #-32]
   26fc0:	ldur	w13, [x29, #-12]
   26fc4:	and	w13, w13, #0xff
   26fc8:	stur	w13, [x29, #-36]
   26fcc:	ldur	w13, [x29, #-12]
   26fd0:	tst	w13, #0x100
   26fd4:	csel	w8, w9, w8, ne  // ne = any
   26fd8:	stur	w8, [x29, #-40]
   26fdc:	ldur	x0, [x29, #-8]
   26fe0:	ldur	w8, [x29, #-36]
   26fe4:	mov	w2, w8
   26fe8:	str	x0, [sp, #32]
   26fec:	mov	x0, x2
   26ff0:	str	w10, [sp, #28]
   26ff4:	str	x11, [sp, #16]
   26ff8:	str	x12, [sp, #8]
   26ffc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27000:	str	x0, [sp, #56]
   27004:	str	x1, [sp, #64]
   27008:	ldr	x0, [sp, #32]
   2700c:	ldr	x1, [sp, #16]
   27010:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27014:	ldur	x0, [x29, #-8]
   27018:	ldur	w8, [x29, #-40]
   2701c:	mov	w1, w8
   27020:	str	x0, [sp]
   27024:	mov	x0, x1
   27028:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2702c:	str	x0, [sp, #40]
   27030:	str	x1, [sp, #48]
   27034:	ldr	x0, [sp]
   27038:	ldr	x1, [sp, #8]
   2703c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27040:	ldr	w0, [sp, #28]
   27044:	ldp	x29, x30, [sp, #112]
   27048:	add	sp, sp, #0x80
   2704c:	ret

0000000000027050 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv>:
   27050:	sub	sp, sp, #0x60
   27054:	stp	x29, x30, [sp, #80]
   27058:	add	x29, sp, #0x50
   2705c:	stur	x0, [x29, #-16]
   27060:	stur	w1, [x29, #-20]
   27064:	stur	x2, [x29, #-32]
   27068:	str	x3, [sp, #40]
   2706c:	ldur	w8, [x29, #-20]
   27070:	cmp	w8, #0x1f
   27074:	b.ls	27080 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   27078:	stur	wzr, [x29, #-4]
   2707c:	b	270cc <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   27080:	ldur	w8, [x29, #-20]
   27084:	mov	w9, w8
   27088:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2708c:	add	x10, x10, #0x0
   27090:	ldr	w8, [x10, x9, lsl #2]
   27094:	str	w8, [sp, #36]
   27098:	ldur	x0, [x29, #-16]
   2709c:	ldr	w8, [sp, #36]
   270a0:	str	x0, [sp, #8]
   270a4:	mov	w0, w8
   270a8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   270ac:	add	x9, sp, #0x10
   270b0:	str	x0, [sp, #16]
   270b4:	str	x1, [sp, #24]
   270b8:	ldr	x0, [sp, #8]
   270bc:	mov	x1, x9
   270c0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   270c4:	mov	w8, #0x3                   	// #3
   270c8:	stur	w8, [x29, #-4]
   270cc:	ldur	w0, [x29, #-4]
   270d0:	ldp	x29, x30, [sp, #80]
   270d4:	add	sp, sp, #0x60
   270d8:	ret

00000000000270dc <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv>:
   270dc:	sub	sp, sp, #0x60
   270e0:	stp	x29, x30, [sp, #80]
   270e4:	add	x29, sp, #0x50
   270e8:	stur	x0, [x29, #-16]
   270ec:	stur	w1, [x29, #-20]
   270f0:	stur	x2, [x29, #-32]
   270f4:	str	x3, [sp, #40]
   270f8:	ldur	w8, [x29, #-20]
   270fc:	cmp	w8, #0x1f
   27100:	b.ls	2710c <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   27104:	stur	wzr, [x29, #-4]
   27108:	b	2716c <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv+0x90>
   2710c:	ldur	w8, [x29, #-20]
   27110:	mov	w9, w8
   27114:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27118:	add	x10, x10, #0x0
   2711c:	ldr	w8, [x10, x9, lsl #2]
   27120:	str	w8, [sp, #36]
   27124:	ldr	w8, [sp, #36]
   27128:	cmp	w8, #0x7
   2712c:	b.ne	27138 <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv+0x5c>  // b.any
   27130:	mov	w8, #0x6                   	// #6
   27134:	str	w8, [sp, #36]
   27138:	ldur	x0, [x29, #-16]
   2713c:	ldr	w8, [sp, #36]
   27140:	str	x0, [sp, #8]
   27144:	mov	w0, w8
   27148:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2714c:	add	x9, sp, #0x10
   27150:	str	x0, [sp, #16]
   27154:	str	x1, [sp, #24]
   27158:	ldr	x0, [sp, #8]
   2715c:	mov	x1, x9
   27160:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27164:	mov	w8, #0x3                   	// #3
   27168:	stur	w8, [x29, #-4]
   2716c:	ldur	w0, [x29, #-4]
   27170:	ldp	x29, x30, [sp, #80]
   27174:	add	sp, sp, #0x60
   27178:	ret

000000000002717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>:
   2717c:	sub	sp, sp, #0x60
   27180:	stp	x29, x30, [sp, #80]
   27184:	add	x29, sp, #0x50
   27188:	stur	x0, [x29, #-16]
   2718c:	stur	w1, [x29, #-20]
   27190:	stur	x2, [x29, #-32]
   27194:	str	x3, [sp, #40]
   27198:	ldur	w8, [x29, #-20]
   2719c:	cmp	w8, #0x1f
   271a0:	b.ls	271ac <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   271a4:	stur	wzr, [x29, #-4]
   271a8:	b	271f8 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   271ac:	ldur	w8, [x29, #-20]
   271b0:	mov	w9, w8
   271b4:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   271b8:	add	x10, x10, #0x0
   271bc:	ldr	w8, [x10, x9, lsl #2]
   271c0:	str	w8, [sp, #36]
   271c4:	ldur	x0, [x29, #-16]
   271c8:	ldr	w8, [sp, #36]
   271cc:	str	x0, [sp, #8]
   271d0:	mov	w0, w8
   271d4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   271d8:	add	x9, sp, #0x10
   271dc:	str	x0, [sp, #16]
   271e0:	str	x1, [sp, #24]
   271e4:	ldr	x0, [sp, #8]
   271e8:	mov	x1, x9
   271ec:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   271f0:	mov	w8, #0x3                   	// #3
   271f4:	stur	w8, [x29, #-4]
   271f8:	ldur	w0, [x29, #-4]
   271fc:	ldp	x29, x30, [sp, #80]
   27200:	add	sp, sp, #0x60
   27204:	ret

0000000000027208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>:
   27208:	sub	sp, sp, #0x60
   2720c:	stp	x29, x30, [sp, #80]
   27210:	add	x29, sp, #0x50
   27214:	stur	x0, [x29, #-16]
   27218:	stur	w1, [x29, #-20]
   2721c:	stur	x2, [x29, #-32]
   27220:	str	x3, [sp, #40]
   27224:	ldur	w8, [x29, #-20]
   27228:	cmp	w8, #0x1f
   2722c:	b.ls	27238 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   27230:	stur	wzr, [x29, #-4]
   27234:	b	27298 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv+0x90>
   27238:	ldur	w8, [x29, #-20]
   2723c:	mov	w9, w8
   27240:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27244:	add	x10, x10, #0x0
   27248:	ldr	w8, [x10, x9, lsl #2]
   2724c:	str	w8, [sp, #36]
   27250:	ldr	w8, [sp, #36]
   27254:	cmp	w8, #0x8
   27258:	b.ne	27264 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv+0x5c>  // b.any
   2725c:	mov	w8, #0x5                   	// #5
   27260:	str	w8, [sp, #36]
   27264:	ldur	x0, [x29, #-16]
   27268:	ldr	w8, [sp, #36]
   2726c:	str	x0, [sp, #8]
   27270:	mov	w0, w8
   27274:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27278:	add	x9, sp, #0x10
   2727c:	str	x0, [sp, #16]
   27280:	str	x1, [sp, #24]
   27284:	ldr	x0, [sp, #8]
   27288:	mov	x1, x9
   2728c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27290:	mov	w8, #0x3                   	// #3
   27294:	stur	w8, [x29, #-4]
   27298:	ldur	w0, [x29, #-4]
   2729c:	ldp	x29, x30, [sp, #80]
   272a0:	add	sp, sp, #0x60
   272a4:	ret

00000000000272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>:
   272a8:	sub	sp, sp, #0x60
   272ac:	stp	x29, x30, [sp, #80]
   272b0:	add	x29, sp, #0x50
   272b4:	stur	x0, [x29, #-16]
   272b8:	stur	w1, [x29, #-20]
   272bc:	stur	x2, [x29, #-32]
   272c0:	str	x3, [sp, #40]
   272c4:	ldur	w8, [x29, #-20]
   272c8:	cmp	w8, #0x1f
   272cc:	b.ls	272d8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   272d0:	stur	wzr, [x29, #-4]
   272d4:	b	27324 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   272d8:	ldur	w8, [x29, #-20]
   272dc:	mov	w9, w8
   272e0:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   272e4:	add	x10, x10, #0x0
   272e8:	ldr	w8, [x10, x9, lsl #2]
   272ec:	str	w8, [sp, #36]
   272f0:	ldur	x0, [x29, #-16]
   272f4:	ldr	w8, [sp, #36]
   272f8:	str	x0, [sp, #8]
   272fc:	mov	w0, w8
   27300:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27304:	add	x9, sp, #0x10
   27308:	str	x0, [sp, #16]
   2730c:	str	x1, [sp, #24]
   27310:	ldr	x0, [sp, #8]
   27314:	mov	x1, x9
   27318:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2731c:	mov	w8, #0x3                   	// #3
   27320:	stur	w8, [x29, #-4]
   27324:	ldur	w0, [x29, #-4]
   27328:	ldp	x29, x30, [sp, #80]
   2732c:	add	sp, sp, #0x60
   27330:	ret

0000000000027334 <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>:
   27334:	sub	sp, sp, #0x50
   27338:	stp	x29, x30, [sp, #64]
   2733c:	add	x29, sp, #0x40
   27340:	stur	x0, [x29, #-16]
   27344:	stur	x1, [x29, #-24]
   27348:	str	x2, [sp, #32]
   2734c:	str	x3, [sp, #24]
   27350:	ldur	x8, [x29, #-24]
   27354:	and	x8, x8, #0xffffffffffffffe0
   27358:	cbz	x8, 27364 <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x30>
   2735c:	stur	wzr, [x29, #-4]
   27360:	b	273b0 <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x7c>
   27364:	ldur	x8, [x29, #-24]
   27368:	and	x8, x8, #0x10
   2736c:	cbz	x8, 2737c <_ZL10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x48>
   27370:	ldur	x8, [x29, #-24]
   27374:	orr	x8, x8, #0xffffffffffffffe0
   27378:	stur	x8, [x29, #-24]
   2737c:	ldur	x0, [x29, #-16]
   27380:	ldur	x8, [x29, #-24]
   27384:	str	x0, [sp]
   27388:	mov	x0, x8
   2738c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27390:	add	x8, sp, #0x8
   27394:	str	x0, [sp, #8]
   27398:	str	x1, [sp, #16]
   2739c:	ldr	x0, [sp]
   273a0:	mov	x1, x8
   273a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   273a8:	mov	w9, #0x3                   	// #3
   273ac:	stur	w9, [x29, #-4]
   273b0:	ldur	w0, [x29, #-4]
   273b4:	ldp	x29, x30, [sp, #64]
   273b8:	add	sp, sp, #0x50
   273bc:	ret

00000000000273c0 <_ZL10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>:
   273c0:	sub	sp, sp, #0x50
   273c4:	stp	x29, x30, [sp, #64]
   273c8:	add	x29, sp, #0x40
   273cc:	stur	x0, [x29, #-16]
   273d0:	stur	x1, [x29, #-24]
   273d4:	str	x2, [sp, #32]
   273d8:	str	x3, [sp, #24]
   273dc:	ldur	x8, [x29, #-24]
   273e0:	and	x8, x8, #0xffffffffffffffc0
   273e4:	cbz	x8, 273f0 <_ZL10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x30>
   273e8:	stur	wzr, [x29, #-4]
   273ec:	b	2743c <_ZL10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x7c>
   273f0:	ldur	x8, [x29, #-24]
   273f4:	and	x8, x8, #0x20
   273f8:	cbz	x8, 27408 <_ZL10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x48>
   273fc:	ldur	x8, [x29, #-24]
   27400:	orr	x8, x8, #0xffffffffffffffc0
   27404:	stur	x8, [x29, #-24]
   27408:	ldur	x0, [x29, #-16]
   2740c:	ldur	x8, [x29, #-24]
   27410:	str	x0, [sp]
   27414:	mov	x0, x8
   27418:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2741c:	add	x8, sp, #0x8
   27420:	str	x0, [sp, #8]
   27424:	str	x1, [sp, #16]
   27428:	ldr	x0, [sp]
   2742c:	mov	x1, x8
   27430:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27434:	mov	w9, #0x3                   	// #3
   27438:	stur	w9, [x29, #-4]
   2743c:	ldur	w0, [x29, #-4]
   27440:	ldp	x29, x30, [sp, #64]
   27444:	add	sp, sp, #0x50
   27448:	ret

000000000002744c <_ZL18DecodeSVEIncDecImmRN4llvm6MCInstEjmPKv>:
   2744c:	sub	sp, sp, #0x60
   27450:	stp	x29, x30, [sp, #80]
   27454:	add	x29, sp, #0x50
   27458:	mov	w8, #0x3                   	// #3
   2745c:	add	x9, sp, #0x20
   27460:	stur	x0, [x29, #-8]
   27464:	stur	w1, [x29, #-12]
   27468:	stur	x2, [x29, #-24]
   2746c:	stur	x3, [x29, #-32]
   27470:	ldur	x0, [x29, #-8]
   27474:	ldur	w10, [x29, #-12]
   27478:	add	w10, w10, #0x1
   2747c:	mov	w11, w10
   27480:	ubfx	x11, x11, #0, #32
   27484:	str	x0, [sp, #24]
   27488:	mov	x0, x11
   2748c:	str	w8, [sp, #20]
   27490:	str	x9, [sp, #8]
   27494:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27498:	str	x0, [sp, #32]
   2749c:	str	x1, [sp, #40]
   274a0:	ldr	x0, [sp, #24]
   274a4:	ldr	x1, [sp, #8]
   274a8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   274ac:	ldr	w0, [sp, #20]
   274b0:	ldp	x29, x30, [sp, #80]
   274b4:	add	sp, sp, #0x60
   274b8:	ret

00000000000274bc <_ZL10DecodeSImmILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>:
   274bc:	sub	sp, sp, #0x50
   274c0:	stp	x29, x30, [sp, #64]
   274c4:	add	x29, sp, #0x40
   274c8:	stur	x0, [x29, #-16]
   274cc:	stur	x1, [x29, #-24]
   274d0:	str	x2, [sp, #32]
   274d4:	str	x3, [sp, #24]
   274d8:	ldur	x8, [x29, #-24]
   274dc:	and	x8, x8, #0xffffffffffffff00
   274e0:	cbz	x8, 274ec <_ZL10DecodeSImmILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x30>
   274e4:	stur	wzr, [x29, #-4]
   274e8:	b	27538 <_ZL10DecodeSImmILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x7c>
   274ec:	ldur	x8, [x29, #-24]
   274f0:	and	x8, x8, #0x80
   274f4:	cbz	x8, 27504 <_ZL10DecodeSImmILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x48>
   274f8:	ldur	x8, [x29, #-24]
   274fc:	orr	x8, x8, #0xffffffffffffff00
   27500:	stur	x8, [x29, #-24]
   27504:	ldur	x0, [x29, #-16]
   27508:	ldur	x8, [x29, #-24]
   2750c:	str	x0, [sp]
   27510:	mov	x0, x8
   27514:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27518:	add	x8, sp, #0x8
   2751c:	str	x0, [sp, #8]
   27520:	str	x1, [sp, #16]
   27524:	ldr	x0, [sp]
   27528:	mov	x1, x8
   2752c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27530:	mov	w9, #0x3                   	// #3
   27534:	stur	w9, [x29, #-4]
   27538:	ldur	w0, [x29, #-4]
   2753c:	ldp	x29, x30, [sp, #64]
   27540:	add	sp, sp, #0x50
   27544:	ret

0000000000027548 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv>:
   27548:	sub	sp, sp, #0x40
   2754c:	stp	x29, x30, [sp, #48]
   27550:	add	x29, sp, #0x30
   27554:	stur	x0, [x29, #-16]
   27558:	stur	w1, [x29, #-20]
   2755c:	str	x2, [sp, #16]
   27560:	str	x3, [sp, #8]
   27564:	ldur	w8, [x29, #-20]
   27568:	cmp	w8, #0x7
   2756c:	b.ls	27578 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   27570:	stur	wzr, [x29, #-4]
   27574:	b	27590 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv+0x48>
   27578:	ldur	x0, [x29, #-16]
   2757c:	ldur	w1, [x29, #-20]
   27580:	ldr	x2, [sp, #16]
   27584:	ldr	x3, [sp, #8]
   27588:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
   2758c:	stur	w0, [x29, #-4]
   27590:	ldur	w0, [x29, #-4]
   27594:	ldp	x29, x30, [sp, #48]
   27598:	add	sp, sp, #0x40
   2759c:	ret

00000000000275a0 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv>:
   275a0:	sub	sp, sp, #0x40
   275a4:	stp	x29, x30, [sp, #48]
   275a8:	add	x29, sp, #0x30
   275ac:	stur	x0, [x29, #-16]
   275b0:	stur	w1, [x29, #-20]
   275b4:	str	x2, [sp, #16]
   275b8:	str	x3, [sp, #8]
   275bc:	ldur	w8, [x29, #-20]
   275c0:	cmp	w8, #0xf
   275c4:	b.ls	275d0 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   275c8:	stur	wzr, [x29, #-4]
   275cc:	b	275e8 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv+0x48>
   275d0:	ldur	x0, [x29, #-16]
   275d4:	ldur	w1, [x29, #-20]
   275d8:	ldr	x2, [sp, #16]
   275dc:	ldr	x3, [sp, #8]
   275e0:	bl	266c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv>
   275e4:	stur	w0, [x29, #-4]
   275e8:	ldur	w0, [x29, #-4]
   275ec:	ldp	x29, x30, [sp, #48]
   275f0:	add	sp, sp, #0x40
   275f4:	ret

00000000000275f8 <_ZL10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>:
   275f8:	sub	sp, sp, #0x50
   275fc:	stp	x29, x30, [sp, #64]
   27600:	add	x29, sp, #0x40
   27604:	stur	x0, [x29, #-16]
   27608:	stur	x1, [x29, #-24]
   2760c:	str	x2, [sp, #32]
   27610:	str	x3, [sp, #24]
   27614:	ldur	x8, [x29, #-24]
   27618:	and	x8, x8, #0xfffffffffffffe00
   2761c:	cbz	x8, 27628 <_ZL10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x30>
   27620:	stur	wzr, [x29, #-4]
   27624:	b	27674 <_ZL10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x7c>
   27628:	ldur	x8, [x29, #-24]
   2762c:	and	x8, x8, #0x100
   27630:	cbz	x8, 27640 <_ZL10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x48>
   27634:	ldur	x8, [x29, #-24]
   27638:	orr	x8, x8, #0xfffffffffffffe00
   2763c:	stur	x8, [x29, #-24]
   27640:	ldur	x0, [x29, #-16]
   27644:	ldur	x8, [x29, #-24]
   27648:	str	x0, [sp]
   2764c:	mov	x0, x8
   27650:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27654:	add	x8, sp, #0x8
   27658:	str	x0, [sp, #8]
   2765c:	str	x1, [sp, #16]
   27660:	ldr	x0, [sp]
   27664:	mov	x1, x8
   27668:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2766c:	mov	w9, #0x3                   	// #3
   27670:	stur	w9, [x29, #-4]
   27674:	ldur	w0, [x29, #-4]
   27678:	ldp	x29, x30, [sp, #64]
   2767c:	add	sp, sp, #0x50
   27680:	ret

0000000000027684 <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv>:
   27684:	sub	sp, sp, #0x60
   27688:	stp	x29, x30, [sp, #80]
   2768c:	add	x29, sp, #0x50
   27690:	stur	x0, [x29, #-16]
   27694:	stur	w1, [x29, #-20]
   27698:	stur	x2, [x29, #-32]
   2769c:	str	x3, [sp, #40]
   276a0:	ldur	w8, [x29, #-20]
   276a4:	cmp	w8, #0x1e
   276a8:	b.ls	276b4 <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   276ac:	stur	wzr, [x29, #-4]
   276b0:	b	27700 <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   276b4:	ldur	w8, [x29, #-20]
   276b8:	mov	w9, w8
   276bc:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   276c0:	add	x10, x10, #0x0
   276c4:	ldr	w8, [x10, x9, lsl #2]
   276c8:	str	w8, [sp, #36]
   276cc:	ldur	x0, [x29, #-16]
   276d0:	ldr	w8, [sp, #36]
   276d4:	str	x0, [sp, #8]
   276d8:	mov	w0, w8
   276dc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   276e0:	add	x9, sp, #0x10
   276e4:	str	x0, [sp, #16]
   276e8:	str	x1, [sp, #24]
   276ec:	ldr	x0, [sp, #8]
   276f0:	mov	x1, x9
   276f4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   276f8:	mov	w8, #0x3                   	// #3
   276fc:	stur	w8, [x29, #-4]
   27700:	ldur	w0, [x29, #-4]
   27704:	ldp	x29, x30, [sp, #80]
   27708:	add	sp, sp, #0x60
   2770c:	ret

0000000000027710 <_ZL10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>:
   27710:	sub	sp, sp, #0x50
   27714:	stp	x29, x30, [sp, #64]
   27718:	add	x29, sp, #0x40
   2771c:	stur	x0, [x29, #-16]
   27720:	stur	x1, [x29, #-24]
   27724:	str	x2, [sp, #32]
   27728:	str	x3, [sp, #24]
   2772c:	ldur	x8, [x29, #-24]
   27730:	and	x8, x8, #0xfffffffffffffff0
   27734:	cbz	x8, 27740 <_ZL10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x30>
   27738:	stur	wzr, [x29, #-4]
   2773c:	b	2778c <_ZL10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x7c>
   27740:	ldur	x8, [x29, #-24]
   27744:	and	x8, x8, #0x8
   27748:	cbz	x8, 27758 <_ZL10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x48>
   2774c:	ldur	x8, [x29, #-24]
   27750:	orr	x8, x8, #0xfffffffffffffff0
   27754:	stur	x8, [x29, #-24]
   27758:	ldur	x0, [x29, #-16]
   2775c:	ldur	x8, [x29, #-24]
   27760:	str	x0, [sp]
   27764:	mov	x0, x8
   27768:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2776c:	add	x8, sp, #0x8
   27770:	str	x0, [sp, #8]
   27774:	str	x1, [sp, #16]
   27778:	ldr	x0, [sp]
   2777c:	mov	x1, x8
   27780:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27784:	mov	w9, #0x3                   	// #3
   27788:	stur	w9, [x29, #-4]
   2778c:	ldur	w0, [x29, #-4]
   27790:	ldp	x29, x30, [sp, #64]
   27794:	add	sp, sp, #0x50
   27798:	ret

000000000002779c <_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv>:
   2779c:	sub	sp, sp, #0x60
   277a0:	stp	x29, x30, [sp, #80]
   277a4:	add	x29, sp, #0x50
   277a8:	stur	x0, [x29, #-16]
   277ac:	stur	w1, [x29, #-20]
   277b0:	stur	x2, [x29, #-32]
   277b4:	str	x3, [sp, #40]
   277b8:	ldur	w8, [x29, #-20]
   277bc:	cmp	w8, #0x1f
   277c0:	b.ls	277cc <_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   277c4:	stur	wzr, [x29, #-4]
   277c8:	b	27818 <_ZL23DecodeZPR3RegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   277cc:	ldur	w8, [x29, #-20]
   277d0:	mov	w9, w8
   277d4:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   277d8:	add	x10, x10, #0x0
   277dc:	ldr	w8, [x10, x9, lsl #2]
   277e0:	str	w8, [sp, #36]
   277e4:	ldur	x0, [x29, #-16]
   277e8:	ldr	w8, [sp, #36]
   277ec:	str	x0, [sp, #8]
   277f0:	mov	w0, w8
   277f4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   277f8:	add	x9, sp, #0x10
   277fc:	str	x0, [sp, #16]
   27800:	str	x1, [sp, #24]
   27804:	ldr	x0, [sp, #8]
   27808:	mov	x1, x9
   2780c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27810:	mov	w8, #0x3                   	// #3
   27814:	stur	w8, [x29, #-4]
   27818:	ldur	w0, [x29, #-4]
   2781c:	ldp	x29, x30, [sp, #80]
   27820:	add	sp, sp, #0x60
   27824:	ret

0000000000027828 <_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv>:
   27828:	sub	sp, sp, #0x60
   2782c:	stp	x29, x30, [sp, #80]
   27830:	add	x29, sp, #0x50
   27834:	stur	x0, [x29, #-16]
   27838:	stur	w1, [x29, #-20]
   2783c:	stur	x2, [x29, #-32]
   27840:	str	x3, [sp, #40]
   27844:	ldur	w8, [x29, #-20]
   27848:	cmp	w8, #0x1f
   2784c:	b.ls	27858 <_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   27850:	stur	wzr, [x29, #-4]
   27854:	b	278a4 <_ZL23DecodeZPR4RegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   27858:	ldur	w8, [x29, #-20]
   2785c:	mov	w9, w8
   27860:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27864:	add	x10, x10, #0x0
   27868:	ldr	w8, [x10, x9, lsl #2]
   2786c:	str	w8, [sp, #36]
   27870:	ldur	x0, [x29, #-16]
   27874:	ldr	w8, [sp, #36]
   27878:	str	x0, [sp, #8]
   2787c:	mov	w0, w8
   27880:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27884:	add	x9, sp, #0x10
   27888:	str	x0, [sp, #16]
   2788c:	str	x1, [sp, #24]
   27890:	ldr	x0, [sp, #8]
   27894:	mov	x1, x9
   27898:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2789c:	mov	w8, #0x3                   	// #3
   278a0:	stur	w8, [x29, #-4]
   278a4:	ldur	w0, [x29, #-4]
   278a8:	ldp	x29, x30, [sp, #80]
   278ac:	add	sp, sp, #0x60
   278b0:	ret

00000000000278b4 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv>:
   278b4:	sub	sp, sp, #0x60
   278b8:	stp	x29, x30, [sp, #80]
   278bc:	add	x29, sp, #0x50
   278c0:	mov	w8, wzr
   278c4:	mov	w9, #0x5                   	// #5
   278c8:	mov	w10, #0xa                   	// #10
   278cc:	mov	w11, #0x10                  	// #16
   278d0:	stur	x0, [x29, #-16]
   278d4:	stur	w1, [x29, #-20]
   278d8:	stur	x2, [x29, #-32]
   278dc:	str	x3, [sp, #40]
   278e0:	ldur	w0, [x29, #-20]
   278e4:	mov	w1, w8
   278e8:	mov	w2, w9
   278ec:	str	w9, [sp, #16]
   278f0:	str	w10, [sp, #12]
   278f4:	str	w11, [sp, #8]
   278f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   278fc:	str	w0, [sp, #36]
   27900:	ldur	w0, [x29, #-20]
   27904:	ldr	w1, [sp, #16]
   27908:	ldr	w2, [sp, #16]
   2790c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   27910:	str	w0, [sp, #32]
   27914:	ldur	w0, [x29, #-20]
   27918:	ldr	w1, [sp, #12]
   2791c:	ldr	w2, [sp, #16]
   27920:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   27924:	str	w0, [sp, #28]
   27928:	ldur	w0, [x29, #-20]
   2792c:	ldr	w1, [sp, #8]
   27930:	ldr	w2, [sp, #16]
   27934:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   27938:	str	w0, [sp, #24]
   2793c:	ldur	x0, [x29, #-16]
   27940:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27944:	str	w0, [sp, #20]
   27948:	ldr	w8, [sp, #20]
   2794c:	subs	w9, w8, #0x93d
   27950:	cmp	w9, #0x2
   27954:	str	w8, [sp, #4]
   27958:	b.ls	27b38 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x284>  // b.plast
   2795c:	b	27960 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0xac>
   27960:	ldr	w8, [sp, #4]
   27964:	cmp	w8, #0x940
   27968:	b.eq	27b64 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x2b0>  // b.none
   2796c:	b	27970 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0xbc>
   27970:	ldr	w8, [sp, #4]
   27974:	cmp	w8, #0x941
   27978:	b.eq	27b90 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x2dc>  // b.none
   2797c:	b	27980 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0xcc>
   27980:	ldr	w8, [sp, #4]
   27984:	cmp	w8, #0x942
   27988:	b.eq	27bd4 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x320>  // b.none
   2798c:	b	27990 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0xdc>
   27990:	ldr	w8, [sp, #4]
   27994:	subs	w9, w8, #0x943
   27998:	cmp	w9, #0x2
   2799c:	b.ls	27b38 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x284>  // b.plast
   279a0:	b	279a4 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0xf0>
   279a4:	ldr	w8, [sp, #4]
   279a8:	cmp	w8, #0x946
   279ac:	b.eq	27b64 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x2b0>  // b.none
   279b0:	b	279b4 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x100>
   279b4:	ldr	w8, [sp, #4]
   279b8:	subs	w9, w8, #0x979
   279bc:	cmp	w9, #0x2
   279c0:	b.ls	27b38 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x284>  // b.plast
   279c4:	b	279c8 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x114>
   279c8:	ldr	w8, [sp, #4]
   279cc:	cmp	w8, #0x97c
   279d0:	b.eq	27b64 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x2b0>  // b.none
   279d4:	b	279d8 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x124>
   279d8:	ldr	w8, [sp, #4]
   279dc:	cmp	w8, #0xa71
   279e0:	b.eq	27b90 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x2dc>  // b.none
   279e4:	b	279e8 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x134>
   279e8:	ldr	w8, [sp, #4]
   279ec:	cmp	w8, #0xa72
   279f0:	b.eq	27bd4 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x320>  // b.none
   279f4:	b	279f8 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x144>
   279f8:	ldr	w8, [sp, #4]
   279fc:	subs	w9, w8, #0xa73
   27a00:	cmp	w9, #0x2
   27a04:	b.ls	27b38 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x284>  // b.plast
   27a08:	b	27a0c <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x158>
   27a0c:	ldr	w8, [sp, #4]
   27a10:	cmp	w8, #0xa76
   27a14:	b.eq	27b64 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x2b0>  // b.none
   27a18:	b	27a1c <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x168>
   27a1c:	mov	w8, #0x10b9                	// #4281
   27a20:	ldr	w9, [sp, #4]
   27a24:	subs	w8, w9, w8
   27a28:	cmp	w8, #0x2
   27a2c:	b.ls	27b38 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x284>  // b.plast
   27a30:	b	27a34 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x180>
   27a34:	mov	w8, #0x10bc                	// #4284
   27a38:	ldr	w9, [sp, #4]
   27a3c:	cmp	w9, w8
   27a40:	b.eq	27b64 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x2b0>  // b.none
   27a44:	b	27a48 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x194>
   27a48:	mov	w8, #0x10bd                	// #4285
   27a4c:	ldr	w9, [sp, #4]
   27a50:	subs	w8, w9, w8
   27a54:	cmp	w8, #0x2
   27a58:	b.ls	27b38 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x284>  // b.plast
   27a5c:	b	27a60 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x1ac>
   27a60:	mov	w8, #0x10c0                	// #4288
   27a64:	ldr	w9, [sp, #4]
   27a68:	cmp	w9, w8
   27a6c:	b.eq	27b64 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x2b0>  // b.none
   27a70:	b	27a74 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x1c0>
   27a74:	mov	w8, #0x10c5                	// #4293
   27a78:	ldr	w9, [sp, #4]
   27a7c:	cmp	w9, w8
   27a80:	b.eq	27b7c <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x2c8>  // b.none
   27a84:	b	27a88 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x1d4>
   27a88:	mov	w8, #0x10c6                	// #4294
   27a8c:	ldr	w9, [sp, #4]
   27a90:	cmp	w9, w8
   27a94:	b.eq	27bc0 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x30c>  // b.none
   27a98:	b	27a9c <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x1e8>
   27a9c:	mov	w8, #0x10c7                	// #4295
   27aa0:	ldr	w9, [sp, #4]
   27aa4:	subs	w8, w9, w8
   27aa8:	cmp	w8, #0x2
   27aac:	b.ls	27b24 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x270>  // b.plast
   27ab0:	b	27ab4 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x200>
   27ab4:	mov	w8, #0x10ca                	// #4298
   27ab8:	ldr	w9, [sp, #4]
   27abc:	cmp	w9, w8
   27ac0:	b.eq	27b50 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x29c>  // b.none
   27ac4:	b	27ac8 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x214>
   27ac8:	mov	w8, #0x112a                	// #4394
   27acc:	ldr	w9, [sp, #4]
   27ad0:	cmp	w9, w8
   27ad4:	b.eq	27b7c <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x2c8>  // b.none
   27ad8:	b	27adc <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x228>
   27adc:	mov	w8, #0x112b                	// #4395
   27ae0:	ldr	w9, [sp, #4]
   27ae4:	cmp	w9, w8
   27ae8:	b.eq	27bc0 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x30c>  // b.none
   27aec:	b	27af0 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x23c>
   27af0:	mov	w8, #0x112c                	// #4396
   27af4:	ldr	w9, [sp, #4]
   27af8:	subs	w8, w9, w8
   27afc:	cmp	w8, #0x2
   27b00:	b.ls	27b24 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x270>  // b.plast
   27b04:	b	27b08 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x254>
   27b08:	mov	w8, #0x112f                	// #4399
   27b0c:	ldr	w9, [sp, #4]
   27b10:	cmp	w9, w8
   27b14:	b.eq	27b50 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x29c>  // b.none
   27b18:	b	27b1c <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x268>
   27b1c:	stur	wzr, [x29, #-4]
   27b20:	b	27c68 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x3b4>
   27b24:	ldur	x0, [x29, #-16]
   27b28:	ldr	w1, [sp, #24]
   27b2c:	ldur	x2, [x29, #-32]
   27b30:	ldr	x3, [sp, #40]
   27b34:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   27b38:	ldur	x0, [x29, #-16]
   27b3c:	ldr	w1, [sp, #36]
   27b40:	ldur	x2, [x29, #-32]
   27b44:	ldr	x3, [sp, #40]
   27b48:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   27b4c:	b	27c00 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x34c>
   27b50:	ldur	x0, [x29, #-16]
   27b54:	ldr	w1, [sp, #24]
   27b58:	ldur	x2, [x29, #-32]
   27b5c:	ldr	x3, [sp, #40]
   27b60:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   27b64:	ldur	x0, [x29, #-16]
   27b68:	ldr	w1, [sp, #36]
   27b6c:	ldur	x2, [x29, #-32]
   27b70:	ldr	x3, [sp, #40]
   27b74:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   27b78:	b	27c00 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x34c>
   27b7c:	ldur	x0, [x29, #-16]
   27b80:	ldr	w1, [sp, #24]
   27b84:	ldur	x2, [x29, #-32]
   27b88:	ldr	x3, [sp, #40]
   27b8c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   27b90:	ldur	x0, [x29, #-16]
   27b94:	ldr	w1, [sp, #36]
   27b98:	ldur	x2, [x29, #-32]
   27b9c:	ldr	x3, [sp, #40]
   27ba0:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   27ba4:	ldur	x8, [x29, #-16]
   27ba8:	ldr	w1, [sp, #28]
   27bac:	ldur	x2, [x29, #-32]
   27bb0:	ldr	x3, [sp, #40]
   27bb4:	mov	x0, x8
   27bb8:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   27bbc:	b	27c00 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x34c>
   27bc0:	ldur	x0, [x29, #-16]
   27bc4:	ldr	w1, [sp, #24]
   27bc8:	ldur	x2, [x29, #-32]
   27bcc:	ldr	x3, [sp, #40]
   27bd0:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   27bd4:	ldur	x0, [x29, #-16]
   27bd8:	ldr	w1, [sp, #36]
   27bdc:	ldur	x2, [x29, #-32]
   27be0:	ldr	x3, [sp, #40]
   27be4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   27be8:	ldur	x8, [x29, #-16]
   27bec:	ldr	w1, [sp, #28]
   27bf0:	ldur	x2, [x29, #-32]
   27bf4:	ldr	x3, [sp, #40]
   27bf8:	mov	x0, x8
   27bfc:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   27c00:	ldur	x0, [x29, #-16]
   27c04:	ldr	w1, [sp, #32]
   27c08:	ldur	x2, [x29, #-32]
   27c0c:	ldr	x3, [sp, #40]
   27c10:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   27c14:	ldr	w8, [sp, #20]
   27c18:	cmp	w8, #0x941
   27c1c:	b.eq	27c44 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x390>  // b.none
   27c20:	ldr	w8, [sp, #20]
   27c24:	cmp	w8, #0xa71
   27c28:	b.eq	27c44 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x390>  // b.none
   27c2c:	ldr	w8, [sp, #20]
   27c30:	cmp	w8, #0x942
   27c34:	b.eq	27c44 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x390>  // b.none
   27c38:	ldr	w8, [sp, #20]
   27c3c:	cmp	w8, #0xa72
   27c40:	b.ne	27c60 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x3ac>  // b.any
   27c44:	ldr	w8, [sp, #36]
   27c48:	ldr	w9, [sp, #28]
   27c4c:	cmp	w8, w9
   27c50:	b.ne	27c60 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x3ac>  // b.any
   27c54:	mov	w8, #0x1                   	// #1
   27c58:	stur	w8, [x29, #-4]
   27c5c:	b	27c68 <_ZL30DecodeExclusiveLdStInstructionRN4llvm6MCInstEjmPKv+0x3b4>
   27c60:	mov	w8, #0x3                   	// #3
   27c64:	stur	w8, [x29, #-4]
   27c68:	ldur	w0, [x29, #-4]
   27c6c:	ldp	x29, x30, [sp, #80]
   27c70:	add	sp, sp, #0x60
   27c74:	ret

0000000000027c78 <_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv>:
   27c78:	sub	sp, sp, #0x30
   27c7c:	stp	x29, x30, [sp, #32]
   27c80:	add	x29, sp, #0x20
   27c84:	mov	w8, #0xc                   	// #12
   27c88:	stur	x0, [x29, #-8]
   27c8c:	stur	w1, [x29, #-12]
   27c90:	str	x2, [sp, #8]
   27c94:	str	x3, [sp]
   27c98:	ldur	x0, [x29, #-8]
   27c9c:	ldur	w2, [x29, #-12]
   27ca0:	ldr	x3, [sp, #8]
   27ca4:	ldr	x4, [sp]
   27ca8:	mov	w1, w8
   27cac:	bl	2b1cc <_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv>
   27cb0:	ldp	x29, x30, [sp, #32]
   27cb4:	add	sp, sp, #0x30
   27cb8:	ret

0000000000027cbc <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv>:
   27cbc:	sub	sp, sp, #0x90
   27cc0:	stp	x29, x30, [sp, #128]
   27cc4:	add	x29, sp, #0x80
   27cc8:	mov	w8, wzr
   27ccc:	mov	w9, #0x5                   	// #5
   27cd0:	mov	w10, #0x10                  	// #16
   27cd4:	mov	w11, #0x16                  	// #22
   27cd8:	mov	w12, #0x2                   	// #2
   27cdc:	mov	w13, #0xa                   	// #10
   27ce0:	mov	w14, #0x6                   	// #6
   27ce4:	stur	x0, [x29, #-16]
   27ce8:	stur	w1, [x29, #-20]
   27cec:	stur	x2, [x29, #-32]
   27cf0:	stur	x3, [x29, #-40]
   27cf4:	ldur	w0, [x29, #-20]
   27cf8:	mov	w1, w8
   27cfc:	mov	w2, w9
   27d00:	str	w9, [sp, #44]
   27d04:	str	w10, [sp, #40]
   27d08:	str	w11, [sp, #36]
   27d0c:	str	w12, [sp, #32]
   27d10:	str	w13, [sp, #28]
   27d14:	str	w14, [sp, #24]
   27d18:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   27d1c:	stur	w0, [x29, #-44]
   27d20:	ldur	w0, [x29, #-20]
   27d24:	ldr	w1, [sp, #44]
   27d28:	ldr	w2, [sp, #44]
   27d2c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   27d30:	stur	w0, [x29, #-48]
   27d34:	ldur	w0, [x29, #-20]
   27d38:	ldr	w1, [sp, #40]
   27d3c:	ldr	w2, [sp, #44]
   27d40:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   27d44:	stur	w0, [x29, #-52]
   27d48:	ldur	w0, [x29, #-20]
   27d4c:	ldr	w1, [sp, #36]
   27d50:	ldr	w2, [sp, #32]
   27d54:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   27d58:	stur	w0, [x29, #-56]
   27d5c:	ldur	w0, [x29, #-20]
   27d60:	ldr	w1, [sp, #28]
   27d64:	ldr	w2, [sp, #24]
   27d68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   27d6c:	stur	w0, [x29, #-60]
   27d70:	ldur	w8, [x29, #-56]
   27d74:	ldur	w9, [x29, #-60]
   27d78:	orr	w8, w9, w8, lsl #6
   27d7c:	str	w8, [sp, #64]
   27d80:	ldur	x0, [x29, #-16]
   27d84:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   27d88:	cmp	w0, #0xf4
   27d8c:	str	w0, [sp, #20]
   27d90:	b.eq	27f20 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   27d94:	b	27d98 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0xdc>
   27d98:	ldr	w8, [sp, #20]
   27d9c:	cmp	w8, #0xf8
   27da0:	b.eq	27f94 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2d8>  // b.none
   27da4:	b	27da8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0xec>
   27da8:	ldr	w8, [sp, #20]
   27dac:	cmp	w8, #0x103
   27db0:	b.eq	27f20 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   27db4:	b	27db8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0xfc>
   27db8:	ldr	w8, [sp, #20]
   27dbc:	cmp	w8, #0x107
   27dc0:	b.eq	27f94 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2d8>  // b.none
   27dc4:	b	27dc8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x10c>
   27dc8:	ldr	w8, [sp, #20]
   27dcc:	cmp	w8, #0x13f
   27dd0:	b.eq	27f34 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x278>  // b.none
   27dd4:	b	27dd8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x11c>
   27dd8:	ldr	w8, [sp, #20]
   27ddc:	cmp	w8, #0x142
   27de0:	b.eq	27fa8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2ec>  // b.none
   27de4:	b	27de8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x12c>
   27de8:	ldr	w8, [sp, #20]
   27dec:	cmp	w8, #0x14a
   27df0:	b.eq	27f34 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x278>  // b.none
   27df4:	b	27df8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x13c>
   27df8:	ldr	w8, [sp, #20]
   27dfc:	cmp	w8, #0x14d
   27e00:	b.eq	27fa8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2ec>  // b.none
   27e04:	b	27e08 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x14c>
   27e08:	ldr	w8, [sp, #20]
   27e0c:	cmp	w8, #0x194
   27e10:	b.eq	27f34 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x278>  // b.none
   27e14:	b	27e18 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x15c>
   27e18:	ldr	w8, [sp, #20]
   27e1c:	cmp	w8, #0x196
   27e20:	b.eq	27fa8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2ec>  // b.none
   27e24:	b	27e28 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x16c>
   27e28:	ldr	w8, [sp, #20]
   27e2c:	cmp	w8, #0x199
   27e30:	b.eq	27f34 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x278>  // b.none
   27e34:	b	27e38 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x17c>
   27e38:	ldr	w8, [sp, #20]
   27e3c:	cmp	w8, #0x19b
   27e40:	b.eq	27fa8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2ec>  // b.none
   27e44:	b	27e48 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x18c>
   27e48:	ldr	w8, [sp, #20]
   27e4c:	cmp	w8, #0x359
   27e50:	b.eq	27f34 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x278>  // b.none
   27e54:	b	27e58 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x19c>
   27e58:	ldr	w8, [sp, #20]
   27e5c:	cmp	w8, #0x35b
   27e60:	b.eq	27fa8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2ec>  // b.none
   27e64:	b	27e68 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x1ac>
   27e68:	ldr	w8, [sp, #20]
   27e6c:	cmp	w8, #0x36d
   27e70:	b.eq	27f34 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x278>  // b.none
   27e74:	b	27e78 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x1bc>
   27e78:	ldr	w8, [sp, #20]
   27e7c:	cmp	w8, #0x370
   27e80:	b.eq	27fa8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2ec>  // b.none
   27e84:	b	27e88 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x1cc>
   27e88:	ldr	w8, [sp, #20]
   27e8c:	cmp	w8, #0xb39
   27e90:	b.eq	27f34 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x278>  // b.none
   27e94:	b	27e98 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x1dc>
   27e98:	ldr	w8, [sp, #20]
   27e9c:	cmp	w8, #0xb3b
   27ea0:	b.eq	27fa8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2ec>  // b.none
   27ea4:	b	27ea8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x1ec>
   27ea8:	ldr	w8, [sp, #20]
   27eac:	cmp	w8, #0xb42
   27eb0:	b.eq	27f34 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x278>  // b.none
   27eb4:	b	27eb8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x1fc>
   27eb8:	ldr	w8, [sp, #20]
   27ebc:	cmp	w8, #0xb45
   27ec0:	b.eq	27fa8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2ec>  // b.none
   27ec4:	b	27ec8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x20c>
   27ec8:	mov	w8, #0x1151                	// #4433
   27ecc:	ldr	w9, [sp, #20]
   27ed0:	cmp	w9, w8
   27ed4:	b.eq	27f20 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   27ed8:	b	27edc <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x220>
   27edc:	mov	w8, #0x1155                	// #4437
   27ee0:	ldr	w9, [sp, #20]
   27ee4:	cmp	w9, w8
   27ee8:	b.eq	27f94 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2d8>  // b.none
   27eec:	b	27ef0 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x234>
   27ef0:	mov	w8, #0x115a                	// #4442
   27ef4:	ldr	w9, [sp, #20]
   27ef8:	cmp	w9, w8
   27efc:	b.eq	27f20 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   27f00:	b	27f04 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x248>
   27f04:	mov	w8, #0x115e                	// #4446
   27f08:	ldr	w9, [sp, #20]
   27f0c:	cmp	w9, w8
   27f10:	b.eq	27f94 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2d8>  // b.none
   27f14:	b	27f18 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x25c>
   27f18:	stur	wzr, [x29, #-4]
   27f1c:	b	28024 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x368>
   27f20:	ldur	w8, [x29, #-56]
   27f24:	cmp	w8, #0x3
   27f28:	b.ne	27f34 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x278>  // b.any
   27f2c:	stur	wzr, [x29, #-4]
   27f30:	b	28024 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x368>
   27f34:	ldur	w8, [x29, #-60]
   27f38:	lsr	w8, w8, #5
   27f3c:	cmp	w8, #0x1
   27f40:	b.ne	27f4c <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.any
   27f44:	stur	wzr, [x29, #-4]
   27f48:	b	28024 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x368>
   27f4c:	ldur	x0, [x29, #-16]
   27f50:	ldur	w1, [x29, #-44]
   27f54:	ldur	x2, [x29, #-32]
   27f58:	ldur	x3, [x29, #-40]
   27f5c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   27f60:	ldur	x8, [x29, #-16]
   27f64:	ldur	w1, [x29, #-48]
   27f68:	ldur	x2, [x29, #-32]
   27f6c:	ldur	x3, [x29, #-40]
   27f70:	mov	x0, x8
   27f74:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   27f78:	ldur	x8, [x29, #-16]
   27f7c:	ldur	w1, [x29, #-52]
   27f80:	ldur	x2, [x29, #-32]
   27f84:	ldur	x3, [x29, #-40]
   27f88:	mov	x0, x8
   27f8c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   27f90:	b	27fec <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x330>
   27f94:	ldur	w8, [x29, #-56]
   27f98:	cmp	w8, #0x3
   27f9c:	b.ne	27fa8 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x2ec>  // b.any
   27fa0:	stur	wzr, [x29, #-4]
   27fa4:	b	28024 <_ZL30DecodeThreeAddrSRegInstructionRN4llvm6MCInstEjmPKv+0x368>
   27fa8:	ldur	x0, [x29, #-16]
   27fac:	ldur	w1, [x29, #-44]
   27fb0:	ldur	x2, [x29, #-32]
   27fb4:	ldur	x3, [x29, #-40]
   27fb8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   27fbc:	ldur	x8, [x29, #-16]
   27fc0:	ldur	w1, [x29, #-48]
   27fc4:	ldur	x2, [x29, #-32]
   27fc8:	ldur	x3, [x29, #-40]
   27fcc:	mov	x0, x8
   27fd0:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   27fd4:	ldur	x8, [x29, #-16]
   27fd8:	ldur	w1, [x29, #-52]
   27fdc:	ldur	x2, [x29, #-32]
   27fe0:	ldur	x3, [x29, #-40]
   27fe4:	mov	x0, x8
   27fe8:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   27fec:	ldur	x0, [x29, #-16]
   27ff0:	ldr	w8, [sp, #64]
   27ff4:	mov	w1, w8
   27ff8:	str	x0, [sp, #8]
   27ffc:	mov	x0, x1
   28000:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28004:	add	x9, sp, #0x30
   28008:	str	x0, [sp, #48]
   2800c:	str	x1, [sp, #56]
   28010:	ldr	x0, [sp, #8]
   28014:	mov	x1, x9
   28018:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2801c:	mov	w8, #0x3                   	// #3
   28020:	stur	w8, [x29, #-4]
   28024:	ldur	w0, [x29, #-4]
   28028:	ldp	x29, x30, [sp, #128]
   2802c:	add	sp, sp, #0x90
   28030:	ret

0000000000028034 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv>:
   28034:	sub	sp, sp, #0x80
   28038:	stp	x29, x30, [sp, #112]
   2803c:	add	x29, sp, #0x70
   28040:	mov	w8, wzr
   28044:	mov	w9, #0x5                   	// #5
   28048:	mov	w10, #0x10                  	// #16
   2804c:	mov	w11, #0xa                   	// #10
   28050:	mov	w12, #0x6                   	// #6
   28054:	stur	x0, [x29, #-16]
   28058:	stur	w1, [x29, #-20]
   2805c:	stur	x2, [x29, #-32]
   28060:	stur	x3, [x29, #-40]
   28064:	ldur	w0, [x29, #-20]
   28068:	mov	w1, w8
   2806c:	mov	w2, w9
   28070:	str	w9, [sp, #28]
   28074:	str	w10, [sp, #24]
   28078:	str	w11, [sp, #20]
   2807c:	str	w12, [sp, #16]
   28080:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   28084:	stur	w0, [x29, #-44]
   28088:	ldur	w0, [x29, #-20]
   2808c:	ldr	w1, [sp, #28]
   28090:	ldr	w2, [sp, #28]
   28094:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   28098:	stur	w0, [x29, #-48]
   2809c:	ldur	w0, [x29, #-20]
   280a0:	ldr	w1, [sp, #24]
   280a4:	ldr	w2, [sp, #28]
   280a8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   280ac:	stur	w0, [x29, #-52]
   280b0:	ldur	w0, [x29, #-20]
   280b4:	ldr	w1, [sp, #20]
   280b8:	ldr	w2, [sp, #16]
   280bc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   280c0:	str	w0, [sp, #56]
   280c4:	ldr	w8, [sp, #56]
   280c8:	and	w8, w8, #0x7
   280cc:	str	w8, [sp, #52]
   280d0:	ldr	w8, [sp, #52]
   280d4:	cmp	w8, #0x4
   280d8:	b.ls	280e4 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0xb0>  // b.plast
   280dc:	stur	wzr, [x29, #-4]
   280e0:	b	283b0 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x37c>
   280e4:	ldur	x0, [x29, #-16]
   280e8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   280ec:	cmp	w0, #0xf5
   280f0:	str	w0, [sp, #12]
   280f4:	b.eq	28214 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x1e0>  // b.none
   280f8:	b	280fc <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0xc8>
   280fc:	ldr	w8, [sp, #12]
   28100:	cmp	w8, #0xf9
   28104:	b.eq	282a4 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x270>  // b.none
   28108:	b	2810c <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0xd8>
   2810c:	ldr	w8, [sp, #12]
   28110:	cmp	w8, #0xfa
   28114:	b.eq	28334 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x300>  // b.none
   28118:	b	2811c <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0xe8>
   2811c:	ldr	w8, [sp, #12]
   28120:	cmp	w8, #0x104
   28124:	b.eq	281cc <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x198>  // b.none
   28128:	b	2812c <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0xf8>
   2812c:	ldr	w8, [sp, #12]
   28130:	cmp	w8, #0x108
   28134:	b.eq	2825c <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x228>  // b.none
   28138:	b	2813c <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x108>
   2813c:	ldr	w8, [sp, #12]
   28140:	cmp	w8, #0x109
   28144:	b.eq	282ec <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x2b8>  // b.none
   28148:	b	2814c <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x118>
   2814c:	mov	w8, #0x1152                	// #4434
   28150:	ldr	w9, [sp, #12]
   28154:	cmp	w9, w8
   28158:	b.eq	28214 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x1e0>  // b.none
   2815c:	b	28160 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x12c>
   28160:	mov	w8, #0x1156                	// #4438
   28164:	ldr	w9, [sp, #12]
   28168:	cmp	w9, w8
   2816c:	b.eq	282a4 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x270>  // b.none
   28170:	b	28174 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x140>
   28174:	mov	w8, #0x1157                	// #4439
   28178:	ldr	w9, [sp, #12]
   2817c:	cmp	w9, w8
   28180:	b.eq	28334 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x300>  // b.none
   28184:	b	28188 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x154>
   28188:	mov	w8, #0x115b                	// #4443
   2818c:	ldr	w9, [sp, #12]
   28190:	cmp	w9, w8
   28194:	b.eq	281cc <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x198>  // b.none
   28198:	b	2819c <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x168>
   2819c:	mov	w8, #0x115f                	// #4447
   281a0:	ldr	w9, [sp, #12]
   281a4:	cmp	w9, w8
   281a8:	b.eq	2825c <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x228>  // b.none
   281ac:	b	281b0 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x17c>
   281b0:	mov	w8, #0x1160                	// #4448
   281b4:	ldr	w9, [sp, #12]
   281b8:	cmp	w9, w8
   281bc:	b.eq	282ec <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x2b8>  // b.none
   281c0:	b	281c4 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x190>
   281c4:	stur	wzr, [x29, #-4]
   281c8:	b	283b0 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x37c>
   281cc:	ldur	x0, [x29, #-16]
   281d0:	ldur	w1, [x29, #-44]
   281d4:	ldur	x2, [x29, #-32]
   281d8:	ldur	x3, [x29, #-40]
   281dc:	bl	270dc <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv>
   281e0:	ldur	x8, [x29, #-16]
   281e4:	ldur	w1, [x29, #-48]
   281e8:	ldur	x2, [x29, #-32]
   281ec:	ldur	x3, [x29, #-40]
   281f0:	mov	x0, x8
   281f4:	bl	270dc <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv>
   281f8:	ldur	x8, [x29, #-16]
   281fc:	ldur	w1, [x29, #-52]
   28200:	ldur	x2, [x29, #-32]
   28204:	ldur	x3, [x29, #-40]
   28208:	mov	x0, x8
   2820c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   28210:	b	28378 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x344>
   28214:	ldur	x0, [x29, #-16]
   28218:	ldur	w1, [x29, #-44]
   2821c:	ldur	x2, [x29, #-32]
   28220:	ldur	x3, [x29, #-40]
   28224:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   28228:	ldur	x8, [x29, #-16]
   2822c:	ldur	w1, [x29, #-48]
   28230:	ldur	x2, [x29, #-32]
   28234:	ldur	x3, [x29, #-40]
   28238:	mov	x0, x8
   2823c:	bl	270dc <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv>
   28240:	ldur	x8, [x29, #-16]
   28244:	ldur	w1, [x29, #-52]
   28248:	ldur	x2, [x29, #-32]
   2824c:	ldur	x3, [x29, #-40]
   28250:	mov	x0, x8
   28254:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   28258:	b	28378 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x344>
   2825c:	ldur	x0, [x29, #-16]
   28260:	ldur	w1, [x29, #-44]
   28264:	ldur	x2, [x29, #-32]
   28268:	ldur	x3, [x29, #-40]
   2826c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   28270:	ldur	x8, [x29, #-16]
   28274:	ldur	w1, [x29, #-48]
   28278:	ldur	x2, [x29, #-32]
   2827c:	ldur	x3, [x29, #-40]
   28280:	mov	x0, x8
   28284:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   28288:	ldur	x8, [x29, #-16]
   2828c:	ldur	w1, [x29, #-52]
   28290:	ldur	x2, [x29, #-32]
   28294:	ldur	x3, [x29, #-40]
   28298:	mov	x0, x8
   2829c:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   282a0:	b	28378 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x344>
   282a4:	ldur	x0, [x29, #-16]
   282a8:	ldur	w1, [x29, #-44]
   282ac:	ldur	x2, [x29, #-32]
   282b0:	ldur	x3, [x29, #-40]
   282b4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   282b8:	ldur	x8, [x29, #-16]
   282bc:	ldur	w1, [x29, #-48]
   282c0:	ldur	x2, [x29, #-32]
   282c4:	ldur	x3, [x29, #-40]
   282c8:	mov	x0, x8
   282cc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   282d0:	ldur	x8, [x29, #-16]
   282d4:	ldur	w1, [x29, #-52]
   282d8:	ldur	x2, [x29, #-32]
   282dc:	ldur	x3, [x29, #-40]
   282e0:	mov	x0, x8
   282e4:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   282e8:	b	28378 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x344>
   282ec:	ldur	x0, [x29, #-16]
   282f0:	ldur	w1, [x29, #-44]
   282f4:	ldur	x2, [x29, #-32]
   282f8:	ldur	x3, [x29, #-40]
   282fc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   28300:	ldur	x8, [x29, #-16]
   28304:	ldur	w1, [x29, #-48]
   28308:	ldur	x2, [x29, #-32]
   2830c:	ldur	x3, [x29, #-40]
   28310:	mov	x0, x8
   28314:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   28318:	ldur	x8, [x29, #-16]
   2831c:	ldur	w1, [x29, #-52]
   28320:	ldur	x2, [x29, #-32]
   28324:	ldur	x3, [x29, #-40]
   28328:	mov	x0, x8
   2832c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   28330:	b	28378 <_ZL27DecodeAddSubERegInstructionRN4llvm6MCInstEjmPKv+0x344>
   28334:	ldur	x0, [x29, #-16]
   28338:	ldur	w1, [x29, #-44]
   2833c:	ldur	x2, [x29, #-32]
   28340:	ldur	x3, [x29, #-40]
   28344:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   28348:	ldur	x8, [x29, #-16]
   2834c:	ldur	w1, [x29, #-48]
   28350:	ldur	x2, [x29, #-32]
   28354:	ldur	x3, [x29, #-40]
   28358:	mov	x0, x8
   2835c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   28360:	ldur	x8, [x29, #-16]
   28364:	ldur	w1, [x29, #-52]
   28368:	ldur	x2, [x29, #-32]
   2836c:	ldur	x3, [x29, #-40]
   28370:	mov	x0, x8
   28374:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   28378:	ldur	x0, [x29, #-16]
   2837c:	ldr	w8, [sp, #56]
   28380:	mov	w1, w8
   28384:	str	x0, [sp]
   28388:	mov	x0, x1
   2838c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28390:	add	x9, sp, #0x20
   28394:	str	x0, [sp, #32]
   28398:	str	x1, [sp, #40]
   2839c:	ldr	x0, [sp]
   283a0:	mov	x1, x9
   283a4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   283a8:	mov	w8, #0x3                   	// #3
   283ac:	stur	w8, [x29, #-4]
   283b0:	ldur	w0, [x29, #-4]
   283b4:	ldp	x29, x30, [sp, #112]
   283b8:	add	sp, sp, #0x80
   283bc:	ret

00000000000283c0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv>:
   283c0:	sub	sp, sp, #0xa0
   283c4:	stp	x29, x30, [sp, #144]
   283c8:	add	x29, sp, #0x90
   283cc:	mov	w8, wzr
   283d0:	mov	w9, #0x5                   	// #5
   283d4:	mov	w10, #0xa                   	// #10
   283d8:	mov	w11, #0xf                   	// #15
   283dc:	mov	w12, #0x7                   	// #7
   283e0:	mov	w13, #0x16                  	// #22
   283e4:	mov	w14, #0x1                   	// #1
   283e8:	stur	x0, [x29, #-16]
   283ec:	stur	w1, [x29, #-20]
   283f0:	stur	x2, [x29, #-32]
   283f4:	stur	x3, [x29, #-40]
   283f8:	ldur	w0, [x29, #-20]
   283fc:	mov	w1, w8
   28400:	mov	w2, w9
   28404:	str	w9, [sp, #44]
   28408:	str	w10, [sp, #40]
   2840c:	str	w11, [sp, #36]
   28410:	str	w12, [sp, #32]
   28414:	str	w13, [sp, #28]
   28418:	str	w14, [sp, #24]
   2841c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   28420:	stur	w0, [x29, #-44]
   28424:	ldur	w0, [x29, #-20]
   28428:	ldr	w1, [sp, #44]
   2842c:	ldr	w2, [sp, #44]
   28430:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   28434:	stur	w0, [x29, #-48]
   28438:	ldur	w0, [x29, #-20]
   2843c:	ldr	w1, [sp, #40]
   28440:	ldr	w2, [sp, #44]
   28444:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   28448:	stur	w0, [x29, #-52]
   2844c:	ldur	w0, [x29, #-20]
   28450:	ldr	w1, [sp, #36]
   28454:	ldr	w2, [sp, #32]
   28458:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2845c:	mov	w15, w0
   28460:	ubfx	x15, x15, #0, #32
   28464:	stur	x15, [x29, #-64]
   28468:	ldur	w0, [x29, #-20]
   2846c:	ldr	w1, [sp, #28]
   28470:	ldr	w2, [sp, #24]
   28474:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   28478:	cmp	w0, #0x0
   2847c:	cset	w8, ne  // ne = any
   28480:	ldr	w9, [sp, #24]
   28484:	and	w8, w8, w9
   28488:	sturb	w8, [x29, #-65]
   2848c:	ldur	x15, [x29, #-64]
   28490:	and	x15, x15, #0x40
   28494:	cbz	x15, 284a4 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0xe4>
   28498:	ldur	x8, [x29, #-64]
   2849c:	orr	x8, x8, #0xffffffffffffff80
   284a0:	stur	x8, [x29, #-64]
   284a4:	ldur	x0, [x29, #-16]
   284a8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   284ac:	str	w0, [sp, #72]
   284b0:	mov	w8, #0x0                   	// #0
   284b4:	strb	w8, [sp, #71]
   284b8:	ldr	w8, [sp, #72]
   284bc:	subs	w9, w8, #0x9a7
   284c0:	cmp	w9, #0x1
   284c4:	str	w8, [sp, #20]
   284c8:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   284cc:	b	284d0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x110>
   284d0:	ldr	w8, [sp, #20]
   284d4:	subs	w9, w8, #0x9aa
   284d8:	cmp	w9, #0x1
   284dc:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   284e0:	b	284e4 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x124>
   284e4:	ldr	w8, [sp, #20]
   284e8:	subs	w9, w8, #0x9ad
   284ec:	cmp	w9, #0x1
   284f0:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   284f4:	b	284f8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x138>
   284f8:	ldr	w8, [sp, #20]
   284fc:	subs	w9, w8, #0x9b0
   28500:	cmp	w9, #0x1
   28504:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   28508:	b	2850c <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x14c>
   2850c:	ldr	w8, [sp, #20]
   28510:	subs	w9, w8, #0x9b3
   28514:	cmp	w9, #0x1
   28518:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   2851c:	b	28520 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x160>
   28520:	ldr	w8, [sp, #20]
   28524:	subs	w9, w8, #0x9b6
   28528:	cmp	w9, #0x1
   2852c:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   28530:	b	28534 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x174>
   28534:	mov	w8, #0x10b5                	// #4277
   28538:	ldr	w9, [sp, #20]
   2853c:	subs	w8, w9, w8
   28540:	cmp	w8, #0x1
   28544:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   28548:	b	2854c <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x18c>
   2854c:	mov	w8, #0x10e0                	// #4320
   28550:	ldr	w9, [sp, #20]
   28554:	subs	w8, w9, w8
   28558:	cmp	w8, #0x1
   2855c:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   28560:	b	28564 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x1a4>
   28564:	mov	w8, #0x10e3                	// #4323
   28568:	ldr	w9, [sp, #20]
   2856c:	subs	w8, w9, w8
   28570:	cmp	w8, #0x1
   28574:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   28578:	b	2857c <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x1bc>
   2857c:	mov	w8, #0x10e6                	// #4326
   28580:	ldr	w9, [sp, #20]
   28584:	subs	w8, w9, w8
   28588:	cmp	w8, #0x1
   2858c:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   28590:	b	28594 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x1d4>
   28594:	mov	w8, #0x10e9                	// #4329
   28598:	ldr	w9, [sp, #20]
   2859c:	subs	w8, w9, w8
   285a0:	cmp	w8, #0x1
   285a4:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   285a8:	b	285ac <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x1ec>
   285ac:	mov	w8, #0x10ec                	// #4332
   285b0:	ldr	w9, [sp, #20]
   285b4:	subs	w8, w9, w8
   285b8:	cmp	w8, #0x1
   285bc:	b.ls	285c8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x208>  // b.plast
   285c0:	b	285c4 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x204>
   285c4:	b	285dc <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x21c>
   285c8:	ldur	x0, [x29, #-16]
   285cc:	ldur	w1, [x29, #-48]
   285d0:	ldur	x2, [x29, #-32]
   285d4:	ldur	x3, [x29, #-40]
   285d8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   285dc:	ldr	w8, [sp, #72]
   285e0:	cmp	w8, #0x98d
   285e4:	str	w8, [sp, #16]
   285e8:	b.eq	288b0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x4f0>  // b.none
   285ec:	b	285f0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x230>
   285f0:	ldr	w8, [sp, #16]
   285f4:	cmp	w8, #0x98e
   285f8:	b.eq	28880 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x4c0>  // b.none
   285fc:	b	28600 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x240>
   28600:	ldr	w8, [sp, #16]
   28604:	cmp	w8, #0x98f
   28608:	b.eq	288e0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x520>  // b.none
   2860c:	b	28610 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x250>
   28610:	ldr	w8, [sp, #16]
   28614:	cmp	w8, #0x990
   28618:	b.eq	28850 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x490>  // b.none
   2861c:	b	28620 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x260>
   28620:	ldr	w8, [sp, #16]
   28624:	cmp	w8, #0x991
   28628:	b.eq	28818 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x458>  // b.none
   2862c:	b	28630 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x270>
   28630:	ldr	w8, [sp, #16]
   28634:	subs	w9, w8, #0x9a6
   28638:	cmp	w9, #0x2
   2863c:	b.ls	288b0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x4f0>  // b.plast
   28640:	b	28644 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x284>
   28644:	ldr	w8, [sp, #16]
   28648:	subs	w9, w8, #0x9a9
   2864c:	cmp	w9, #0x2
   28650:	b.ls	28880 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x4c0>  // b.plast
   28654:	b	28658 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x298>
   28658:	ldr	w8, [sp, #16]
   2865c:	cmp	w8, #0x9ac
   28660:	b.eq	28818 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x458>  // b.none
   28664:	b	28668 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x2a8>
   28668:	ldr	w8, [sp, #16]
   2866c:	subs	w9, w8, #0x9ad
   28670:	cmp	w9, #0x1
   28674:	b.ls	28810 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x450>  // b.plast
   28678:	b	2867c <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x2bc>
   2867c:	ldr	w8, [sp, #16]
   28680:	subs	w9, w8, #0x9af
   28684:	cmp	w9, #0x2
   28688:	b.ls	288e0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x520>  // b.plast
   2868c:	b	28690 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x2d0>
   28690:	ldr	w8, [sp, #16]
   28694:	cmp	w8, #0x9b2
   28698:	b.eq	28850 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x490>  // b.none
   2869c:	b	286a0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x2e0>
   286a0:	ldr	w8, [sp, #16]
   286a4:	subs	w9, w8, #0x9b3
   286a8:	cmp	w9, #0x1
   286ac:	b.ls	28848 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x488>  // b.plast
   286b0:	b	286b4 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x2f4>
   286b4:	ldr	w8, [sp, #16]
   286b8:	cmp	w8, #0x9b5
   286bc:	b.eq	28818 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x458>  // b.none
   286c0:	b	286c4 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x304>
   286c4:	ldr	w8, [sp, #16]
   286c8:	subs	w9, w8, #0x9b6
   286cc:	cmp	w9, #0x1
   286d0:	b.ls	28810 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x450>  // b.plast
   286d4:	b	286d8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x318>
   286d8:	mov	w8, #0x10b3                	// #4275
   286dc:	ldr	w9, [sp, #16]
   286e0:	cmp	w9, w8
   286e4:	b.eq	28818 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x458>  // b.none
   286e8:	b	286ec <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x32c>
   286ec:	mov	w8, #0x10b5                	// #4277
   286f0:	ldr	w9, [sp, #16]
   286f4:	subs	w8, w9, w8
   286f8:	cmp	w8, #0x1
   286fc:	b.ls	28810 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x450>  // b.plast
   28700:	b	28704 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x344>
   28704:	mov	w8, #0x10cb                	// #4299
   28708:	ldr	w9, [sp, #16]
   2870c:	cmp	w9, w8
   28710:	b.eq	288b0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x4f0>  // b.none
   28714:	b	28718 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x358>
   28718:	mov	w8, #0x10cc                	// #4300
   2871c:	ldr	w9, [sp, #16]
   28720:	cmp	w9, w8
   28724:	b.eq	28880 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x4c0>  // b.none
   28728:	b	2872c <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x36c>
   2872c:	mov	w8, #0x10cd                	// #4301
   28730:	ldr	w9, [sp, #16]
   28734:	cmp	w9, w8
   28738:	b.eq	288e0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x520>  // b.none
   2873c:	b	28740 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x380>
   28740:	mov	w8, #0x10ce                	// #4302
   28744:	ldr	w9, [sp, #16]
   28748:	cmp	w9, w8
   2874c:	b.eq	28850 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x490>  // b.none
   28750:	b	28754 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x394>
   28754:	mov	w8, #0x10cf                	// #4303
   28758:	ldr	w9, [sp, #16]
   2875c:	cmp	w9, w8
   28760:	b.eq	28818 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x458>  // b.none
   28764:	b	28768 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x3a8>
   28768:	mov	w8, #0x10df                	// #4319
   2876c:	ldr	w9, [sp, #16]
   28770:	subs	w8, w9, w8
   28774:	cmp	w8, #0x2
   28778:	b.ls	288b0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x4f0>  // b.plast
   2877c:	b	28780 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x3c0>
   28780:	mov	w8, #0x10e2                	// #4322
   28784:	ldr	w9, [sp, #16]
   28788:	subs	w8, w9, w8
   2878c:	cmp	w8, #0x2
   28790:	b.ls	28880 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x4c0>  // b.plast
   28794:	b	28798 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x3d8>
   28798:	mov	w8, #0x10e5                	// #4325
   2879c:	ldr	w9, [sp, #16]
   287a0:	subs	w8, w9, w8
   287a4:	cmp	w8, #0x2
   287a8:	b.ls	288e0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x520>  // b.plast
   287ac:	b	287b0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x3f0>
   287b0:	mov	w8, #0x10e8                	// #4328
   287b4:	ldr	w9, [sp, #16]
   287b8:	cmp	w9, w8
   287bc:	b.eq	28850 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x490>  // b.none
   287c0:	b	287c4 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x404>
   287c4:	mov	w8, #0x10e9                	// #4329
   287c8:	ldr	w9, [sp, #16]
   287cc:	subs	w8, w9, w8
   287d0:	cmp	w8, #0x1
   287d4:	b.ls	28848 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x488>  // b.plast
   287d8:	b	287dc <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x41c>
   287dc:	mov	w8, #0x10eb                	// #4331
   287e0:	ldr	w9, [sp, #16]
   287e4:	cmp	w9, w8
   287e8:	b.eq	28818 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x458>  // b.none
   287ec:	b	287f0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x430>
   287f0:	mov	w8, #0x10ec                	// #4332
   287f4:	ldr	w9, [sp, #16]
   287f8:	subs	w8, w9, w8
   287fc:	cmp	w8, #0x1
   28800:	b.ls	28810 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x450>  // b.plast
   28804:	b	28808 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x448>
   28808:	stur	wzr, [x29, #-4]
   2880c:	b	289c0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x600>
   28810:	mov	w8, #0x1                   	// #1
   28814:	strb	w8, [sp, #71]
   28818:	ldur	x0, [x29, #-16]
   2881c:	ldur	w1, [x29, #-44]
   28820:	ldur	x2, [x29, #-32]
   28824:	ldur	x3, [x29, #-40]
   28828:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2882c:	ldur	x8, [x29, #-16]
   28830:	ldur	w1, [x29, #-52]
   28834:	ldur	x2, [x29, #-32]
   28838:	ldur	x3, [x29, #-40]
   2883c:	mov	x0, x8
   28840:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   28844:	b	2890c <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x54c>
   28848:	mov	w8, #0x1                   	// #1
   2884c:	strb	w8, [sp, #71]
   28850:	ldur	x0, [x29, #-16]
   28854:	ldur	w1, [x29, #-44]
   28858:	ldur	x2, [x29, #-32]
   2885c:	ldur	x3, [x29, #-40]
   28860:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   28864:	ldur	x8, [x29, #-16]
   28868:	ldur	w1, [x29, #-52]
   2886c:	ldur	x2, [x29, #-32]
   28870:	ldur	x3, [x29, #-40]
   28874:	mov	x0, x8
   28878:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2887c:	b	2890c <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x54c>
   28880:	ldur	x0, [x29, #-16]
   28884:	ldur	w1, [x29, #-44]
   28888:	ldur	x2, [x29, #-32]
   2888c:	ldur	x3, [x29, #-40]
   28890:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   28894:	ldur	x8, [x29, #-16]
   28898:	ldur	w1, [x29, #-52]
   2889c:	ldur	x2, [x29, #-32]
   288a0:	ldur	x3, [x29, #-40]
   288a4:	mov	x0, x8
   288a8:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   288ac:	b	2890c <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x54c>
   288b0:	ldur	x0, [x29, #-16]
   288b4:	ldur	w1, [x29, #-44]
   288b8:	ldur	x2, [x29, #-32]
   288bc:	ldur	x3, [x29, #-40]
   288c0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   288c4:	ldur	x8, [x29, #-16]
   288c8:	ldur	w1, [x29, #-52]
   288cc:	ldur	x2, [x29, #-32]
   288d0:	ldur	x3, [x29, #-40]
   288d4:	mov	x0, x8
   288d8:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   288dc:	b	2890c <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x54c>
   288e0:	ldur	x0, [x29, #-16]
   288e4:	ldur	w1, [x29, #-44]
   288e8:	ldur	x2, [x29, #-32]
   288ec:	ldur	x3, [x29, #-40]
   288f0:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   288f4:	ldur	x8, [x29, #-16]
   288f8:	ldur	w1, [x29, #-52]
   288fc:	ldur	x2, [x29, #-32]
   28900:	ldur	x3, [x29, #-40]
   28904:	mov	x0, x8
   28908:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2890c:	ldur	x0, [x29, #-16]
   28910:	ldur	w1, [x29, #-48]
   28914:	ldur	x2, [x29, #-32]
   28918:	ldur	x3, [x29, #-40]
   2891c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   28920:	ldur	x8, [x29, #-16]
   28924:	ldur	x9, [x29, #-64]
   28928:	mov	x0, x9
   2892c:	str	x8, [sp, #8]
   28930:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28934:	add	x8, sp, #0x30
   28938:	str	x0, [sp, #48]
   2893c:	str	x1, [sp, #56]
   28940:	ldr	x0, [sp, #8]
   28944:	mov	x1, x8
   28948:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2894c:	ldurb	w10, [x29, #-65]
   28950:	tbnz	w10, #0, 28958 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x598>
   28954:	b	28974 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x5b4>
   28958:	ldur	w8, [x29, #-44]
   2895c:	ldur	w9, [x29, #-52]
   28960:	cmp	w8, w9
   28964:	b.ne	28974 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x5b4>  // b.any
   28968:	mov	w8, #0x1                   	// #1
   2896c:	stur	w8, [x29, #-4]
   28970:	b	289c0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x600>
   28974:	ldrb	w8, [sp, #71]
   28978:	tbnz	w8, #0, 28980 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x5c0>
   2897c:	b	289b8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x5f8>
   28980:	ldur	w8, [x29, #-48]
   28984:	cmp	w8, #0x1f
   28988:	b.eq	289b8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x5f8>  // b.none
   2898c:	ldur	w8, [x29, #-44]
   28990:	ldur	w9, [x29, #-48]
   28994:	cmp	w8, w9
   28998:	b.eq	289ac <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x5ec>  // b.none
   2899c:	ldur	w8, [x29, #-52]
   289a0:	ldur	w9, [x29, #-48]
   289a4:	cmp	w8, w9
   289a8:	b.ne	289b8 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x5f8>  // b.any
   289ac:	mov	w8, #0x1                   	// #1
   289b0:	stur	w8, [x29, #-4]
   289b4:	b	289c0 <_ZL25DecodePairLdStInstructionRN4llvm6MCInstEjmPKv+0x600>
   289b8:	mov	w8, #0x3                   	// #3
   289bc:	stur	w8, [x29, #-4]
   289c0:	ldur	w0, [x29, #-4]
   289c4:	ldp	x29, x30, [sp, #144]
   289c8:	add	sp, sp, #0xa0
   289cc:	ret

00000000000289d0 <_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv>:
   289d0:	sub	sp, sp, #0x30
   289d4:	stp	x29, x30, [sp, #32]
   289d8:	add	x29, sp, #0x20
   289dc:	mov	w8, #0x1c                  	// #28
   289e0:	stur	x0, [x29, #-8]
   289e4:	stur	w1, [x29, #-12]
   289e8:	str	x2, [sp, #8]
   289ec:	str	x3, [sp]
   289f0:	ldur	x0, [x29, #-8]
   289f4:	ldur	w2, [x29, #-12]
   289f8:	ldr	x3, [sp, #8]
   289fc:	ldr	x4, [sp]
   28a00:	mov	w1, w8
   28a04:	bl	2b1cc <_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv>
   28a08:	ldp	x29, x30, [sp, #32]
   28a0c:	add	sp, sp, #0x30
   28a10:	ret

0000000000028a14 <_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv>:
   28a14:	sub	sp, sp, #0x60
   28a18:	stp	x29, x30, [sp, #80]
   28a1c:	add	x29, sp, #0x50
   28a20:	stur	x0, [x29, #-16]
   28a24:	stur	w1, [x29, #-20]
   28a28:	stur	x2, [x29, #-32]
   28a2c:	str	x3, [sp, #40]
   28a30:	ldur	w8, [x29, #-20]
   28a34:	cmp	w8, #0x1f
   28a38:	b.ls	28a44 <_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   28a3c:	stur	wzr, [x29, #-4]
   28a40:	b	28a90 <_ZL23DecodeDDDDRegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   28a44:	ldur	w8, [x29, #-20]
   28a48:	mov	w9, w8
   28a4c:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28a50:	add	x10, x10, #0x0
   28a54:	ldr	w8, [x10, x9, lsl #2]
   28a58:	str	w8, [sp, #36]
   28a5c:	ldur	x0, [x29, #-16]
   28a60:	ldr	w8, [sp, #36]
   28a64:	str	x0, [sp, #8]
   28a68:	mov	w0, w8
   28a6c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28a70:	add	x9, sp, #0x10
   28a74:	str	x0, [sp, #16]
   28a78:	str	x1, [sp, #24]
   28a7c:	ldr	x0, [sp, #8]
   28a80:	mov	x1, x9
   28a84:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28a88:	mov	w8, #0x3                   	// #3
   28a8c:	stur	w8, [x29, #-4]
   28a90:	ldur	w0, [x29, #-4]
   28a94:	ldp	x29, x30, [sp, #80]
   28a98:	add	sp, sp, #0x60
   28a9c:	ret

0000000000028aa0 <_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv>:
   28aa0:	sub	sp, sp, #0x60
   28aa4:	stp	x29, x30, [sp, #80]
   28aa8:	add	x29, sp, #0x50
   28aac:	stur	x0, [x29, #-16]
   28ab0:	stur	w1, [x29, #-20]
   28ab4:	stur	x2, [x29, #-32]
   28ab8:	str	x3, [sp, #40]
   28abc:	ldur	w8, [x29, #-20]
   28ac0:	cmp	w8, #0x1f
   28ac4:	b.ls	28ad0 <_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   28ac8:	stur	wzr, [x29, #-4]
   28acc:	b	28b1c <_ZL22DecodeDDDRegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   28ad0:	ldur	w8, [x29, #-20]
   28ad4:	mov	w9, w8
   28ad8:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28adc:	add	x10, x10, #0x0
   28ae0:	ldr	w8, [x10, x9, lsl #2]
   28ae4:	str	w8, [sp, #36]
   28ae8:	ldur	x0, [x29, #-16]
   28aec:	ldr	w8, [sp, #36]
   28af0:	str	x0, [sp, #8]
   28af4:	mov	w0, w8
   28af8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28afc:	add	x9, sp, #0x10
   28b00:	str	x0, [sp, #16]
   28b04:	str	x1, [sp, #24]
   28b08:	ldr	x0, [sp, #8]
   28b0c:	mov	x1, x9
   28b10:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28b14:	mov	w8, #0x3                   	// #3
   28b18:	stur	w8, [x29, #-4]
   28b1c:	ldur	w0, [x29, #-4]
   28b20:	ldp	x29, x30, [sp, #80]
   28b24:	add	sp, sp, #0x60
   28b28:	ret

0000000000028b2c <_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv>:
   28b2c:	sub	sp, sp, #0x60
   28b30:	stp	x29, x30, [sp, #80]
   28b34:	add	x29, sp, #0x50
   28b38:	stur	x0, [x29, #-16]
   28b3c:	stur	w1, [x29, #-20]
   28b40:	stur	x2, [x29, #-32]
   28b44:	str	x3, [sp, #40]
   28b48:	ldur	w8, [x29, #-20]
   28b4c:	cmp	w8, #0x1f
   28b50:	b.ls	28b5c <_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   28b54:	stur	wzr, [x29, #-4]
   28b58:	b	28ba8 <_ZL21DecodeDDRegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   28b5c:	ldur	w8, [x29, #-20]
   28b60:	mov	w9, w8
   28b64:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28b68:	add	x10, x10, #0x0
   28b6c:	ldr	w8, [x10, x9, lsl #2]
   28b70:	str	w8, [sp, #36]
   28b74:	ldur	x0, [x29, #-16]
   28b78:	ldr	w8, [sp, #36]
   28b7c:	str	x0, [sp, #8]
   28b80:	mov	w0, w8
   28b84:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28b88:	add	x9, sp, #0x10
   28b8c:	str	x0, [sp, #16]
   28b90:	str	x1, [sp, #24]
   28b94:	ldr	x0, [sp, #8]
   28b98:	mov	x1, x9
   28b9c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28ba0:	mov	w8, #0x3                   	// #3
   28ba4:	stur	w8, [x29, #-4]
   28ba8:	ldur	w0, [x29, #-4]
   28bac:	ldp	x29, x30, [sp, #80]
   28bb0:	add	sp, sp, #0x60
   28bb4:	ret

0000000000028bb8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv>:
   28bb8:	sub	sp, sp, #0x60
   28bbc:	stp	x29, x30, [sp, #80]
   28bc0:	add	x29, sp, #0x50
   28bc4:	stur	x0, [x29, #-16]
   28bc8:	stur	w1, [x29, #-20]
   28bcc:	stur	x2, [x29, #-32]
   28bd0:	str	x3, [sp, #40]
   28bd4:	ldur	w8, [x29, #-20]
   28bd8:	cmp	w8, #0x1f
   28bdc:	b.ls	28be8 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   28be0:	stur	wzr, [x29, #-4]
   28be4:	b	28c34 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   28be8:	ldur	w8, [x29, #-20]
   28bec:	mov	w9, w8
   28bf0:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28bf4:	add	x10, x10, #0x0
   28bf8:	ldr	w8, [x10, x9, lsl #2]
   28bfc:	str	w8, [sp, #36]
   28c00:	ldur	x0, [x29, #-16]
   28c04:	ldr	w8, [sp, #36]
   28c08:	str	x0, [sp, #8]
   28c0c:	mov	w0, w8
   28c10:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28c14:	add	x9, sp, #0x10
   28c18:	str	x0, [sp, #16]
   28c1c:	str	x1, [sp, #24]
   28c20:	ldr	x0, [sp, #8]
   28c24:	mov	x1, x9
   28c28:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28c2c:	mov	w8, #0x3                   	// #3
   28c30:	stur	w8, [x29, #-4]
   28c34:	ldur	w0, [x29, #-4]
   28c38:	ldp	x29, x30, [sp, #80]
   28c3c:	add	sp, sp, #0x60
   28c40:	ret

0000000000028c44 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv>:
   28c44:	sub	sp, sp, #0x60
   28c48:	stp	x29, x30, [sp, #80]
   28c4c:	add	x29, sp, #0x50
   28c50:	stur	x0, [x29, #-16]
   28c54:	stur	w1, [x29, #-20]
   28c58:	stur	x2, [x29, #-32]
   28c5c:	str	x3, [sp, #40]
   28c60:	ldur	w8, [x29, #-20]
   28c64:	cmp	w8, #0x1f
   28c68:	b.ls	28c74 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   28c6c:	stur	wzr, [x29, #-4]
   28c70:	b	28cc0 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   28c74:	ldur	w8, [x29, #-20]
   28c78:	mov	w9, w8
   28c7c:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28c80:	add	x10, x10, #0x0
   28c84:	ldr	w8, [x10, x9, lsl #2]
   28c88:	str	w8, [sp, #36]
   28c8c:	ldur	x0, [x29, #-16]
   28c90:	ldr	w8, [sp, #36]
   28c94:	str	x0, [sp, #8]
   28c98:	mov	w0, w8
   28c9c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28ca0:	add	x9, sp, #0x10
   28ca4:	str	x0, [sp, #16]
   28ca8:	str	x1, [sp, #24]
   28cac:	ldr	x0, [sp, #8]
   28cb0:	mov	x1, x9
   28cb4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28cb8:	mov	w8, #0x3                   	// #3
   28cbc:	stur	w8, [x29, #-4]
   28cc0:	ldur	w0, [x29, #-4]
   28cc4:	ldp	x29, x30, [sp, #80]
   28cc8:	add	sp, sp, #0x60
   28ccc:	ret

0000000000028cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>:
   28cd0:	sub	sp, sp, #0x60
   28cd4:	stp	x29, x30, [sp, #80]
   28cd8:	add	x29, sp, #0x50
   28cdc:	stur	x0, [x29, #-16]
   28ce0:	stur	w1, [x29, #-20]
   28ce4:	stur	x2, [x29, #-32]
   28ce8:	str	x3, [sp, #40]
   28cec:	ldur	w8, [x29, #-20]
   28cf0:	cmp	w8, #0x1f
   28cf4:	b.ls	28d00 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   28cf8:	stur	wzr, [x29, #-4]
   28cfc:	b	28d4c <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   28d00:	ldur	w8, [x29, #-20]
   28d04:	mov	w9, w8
   28d08:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28d0c:	add	x10, x10, #0x0
   28d10:	ldr	w8, [x10, x9, lsl #2]
   28d14:	str	w8, [sp, #36]
   28d18:	ldur	x0, [x29, #-16]
   28d1c:	ldr	w8, [sp, #36]
   28d20:	str	x0, [sp, #8]
   28d24:	mov	w0, w8
   28d28:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28d2c:	add	x9, sp, #0x10
   28d30:	str	x0, [sp, #16]
   28d34:	str	x1, [sp, #24]
   28d38:	ldr	x0, [sp, #8]
   28d3c:	mov	x1, x9
   28d40:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28d44:	mov	w8, #0x3                   	// #3
   28d48:	stur	w8, [x29, #-4]
   28d4c:	ldur	w0, [x29, #-4]
   28d50:	ldp	x29, x30, [sp, #80]
   28d54:	add	sp, sp, #0x60
   28d58:	ret

0000000000028d5c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv>:
   28d5c:	sub	sp, sp, #0x60
   28d60:	stp	x29, x30, [sp, #80]
   28d64:	add	x29, sp, #0x50
   28d68:	stur	x0, [x29, #-16]
   28d6c:	stur	w1, [x29, #-20]
   28d70:	stur	x2, [x29, #-32]
   28d74:	str	x3, [sp, #40]
   28d78:	ldur	w8, [x29, #-20]
   28d7c:	cmp	w8, #0x1f
   28d80:	b.ls	28d8c <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   28d84:	stur	wzr, [x29, #-4]
   28d88:	b	28dd8 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   28d8c:	ldur	w8, [x29, #-20]
   28d90:	mov	w9, w8
   28d94:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28d98:	add	x10, x10, #0x0
   28d9c:	ldr	w8, [x10, x9, lsl #2]
   28da0:	str	w8, [sp, #36]
   28da4:	ldur	x0, [x29, #-16]
   28da8:	ldr	w8, [sp, #36]
   28dac:	str	x0, [sp, #8]
   28db0:	mov	w0, w8
   28db4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28db8:	add	x9, sp, #0x10
   28dbc:	str	x0, [sp, #16]
   28dc0:	str	x1, [sp, #24]
   28dc4:	ldr	x0, [sp, #8]
   28dc8:	mov	x1, x9
   28dcc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28dd0:	mov	w8, #0x3                   	// #3
   28dd4:	stur	w8, [x29, #-4]
   28dd8:	ldur	w0, [x29, #-4]
   28ddc:	ldp	x29, x30, [sp, #80]
   28de0:	add	sp, sp, #0x60
   28de4:	ret

0000000000028de8 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv>:
   28de8:	sub	sp, sp, #0x40
   28dec:	stp	x29, x30, [sp, #48]
   28df0:	add	x29, sp, #0x30
   28df4:	stur	x0, [x29, #-16]
   28df8:	stur	w1, [x29, #-20]
   28dfc:	str	x2, [sp, #16]
   28e00:	str	x3, [sp, #8]
   28e04:	ldur	w8, [x29, #-20]
   28e08:	cmp	w8, #0xf
   28e0c:	b.ls	28e18 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   28e10:	stur	wzr, [x29, #-4]
   28e14:	b	28e30 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv+0x48>
   28e18:	ldur	x0, [x29, #-16]
   28e1c:	ldur	w1, [x29, #-20]
   28e20:	ldr	x2, [sp, #16]
   28e24:	ldr	x3, [sp, #8]
   28e28:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   28e2c:	stur	w0, [x29, #-4]
   28e30:	ldur	w0, [x29, #-4]
   28e34:	ldp	x29, x30, [sp, #48]
   28e38:	add	sp, sp, #0x40
   28e3c:	ret

0000000000028e40 <_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv>:
   28e40:	sub	sp, sp, #0xb0
   28e44:	stp	x29, x30, [sp, #160]
   28e48:	add	x29, sp, #0xa0
   28e4c:	mov	w8, wzr
   28e50:	mov	w9, #0x5                   	// #5
   28e54:	mov	w10, #0xc                   	// #12
   28e58:	mov	w11, #0x4                   	// #4
   28e5c:	mov	w12, #0x10                  	// #16
   28e60:	mov	w13, #0x3                   	// #3
   28e64:	stur	x0, [x29, #-8]
   28e68:	stur	w1, [x29, #-12]
   28e6c:	stur	x2, [x29, #-24]
   28e70:	stur	x3, [x29, #-32]
   28e74:	ldur	w0, [x29, #-12]
   28e78:	mov	w1, w8
   28e7c:	mov	w2, w9
   28e80:	str	w9, [sp, #60]
   28e84:	str	w10, [sp, #56]
   28e88:	str	w11, [sp, #52]
   28e8c:	str	w12, [sp, #48]
   28e90:	str	w13, [sp, #44]
   28e94:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   28e98:	stur	w0, [x29, #-36]
   28e9c:	ldur	w0, [x29, #-12]
   28ea0:	ldr	w1, [sp, #56]
   28ea4:	ldr	w2, [sp, #52]
   28ea8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   28eac:	stur	w0, [x29, #-40]
   28eb0:	ldur	w0, [x29, #-12]
   28eb4:	ldr	w1, [sp, #48]
   28eb8:	ldr	w2, [sp, #44]
   28ebc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   28ec0:	lsl	w8, w0, #5
   28ec4:	stur	w8, [x29, #-44]
   28ec8:	ldur	w0, [x29, #-12]
   28ecc:	ldr	w1, [sp, #60]
   28ed0:	ldr	w2, [sp, #60]
   28ed4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   28ed8:	ldur	w8, [x29, #-44]
   28edc:	orr	w8, w8, w0
   28ee0:	stur	w8, [x29, #-44]
   28ee4:	ldur	x0, [x29, #-8]
   28ee8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28eec:	cmp	w0, #0xad2
   28ef0:	b.ne	28f0c <_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv+0xcc>  // b.any
   28ef4:	ldur	x0, [x29, #-8]
   28ef8:	ldur	w1, [x29, #-36]
   28efc:	ldur	x2, [x29, #-24]
   28f00:	ldur	x3, [x29, #-32]
   28f04:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   28f08:	b	28f20 <_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv+0xe0>
   28f0c:	ldur	x0, [x29, #-8]
   28f10:	ldur	w1, [x29, #-36]
   28f14:	ldur	x2, [x29, #-24]
   28f18:	ldur	x3, [x29, #-32]
   28f1c:	bl	2b274 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv>
   28f20:	ldur	x0, [x29, #-8]
   28f24:	ldur	w8, [x29, #-44]
   28f28:	mov	w1, w8
   28f2c:	str	x0, [sp, #32]
   28f30:	mov	x0, x1
   28f34:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28f38:	sub	x9, x29, #0x40
   28f3c:	stur	x0, [x29, #-64]
   28f40:	stur	x1, [x29, #-56]
   28f44:	ldr	x0, [sp, #32]
   28f48:	mov	x1, x9
   28f4c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28f50:	ldur	x0, [x29, #-8]
   28f54:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28f58:	subs	w8, w0, #0xad5
   28f5c:	mov	w9, w8
   28f60:	ubfx	x9, x9, #0, #32
   28f64:	cmp	x9, #0x48
   28f68:	str	x9, [sp, #24]
   28f6c:	b.hi	28f88 <_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv+0x148>  // b.pmore
   28f70:	adrp	x8, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28f74:	add	x8, x8, #0x0
   28f78:	ldr	x11, [sp, #24]
   28f7c:	ldrsw	x10, [x8, x11, lsl #2]
   28f80:	add	x9, x8, x10
   28f84:	br	x9
   28f88:	b	29010 <_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv+0x1d0>
   28f8c:	ldur	x0, [x29, #-8]
   28f90:	ldur	w8, [x29, #-40]
   28f94:	and	w8, w8, #0x6
   28f98:	lsl	w8, w8, #2
   28f9c:	mov	w9, w8
   28fa0:	ubfx	x9, x9, #0, #32
   28fa4:	str	x0, [sp, #16]
   28fa8:	mov	x0, x9
   28fac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28fb0:	add	x9, sp, #0x50
   28fb4:	str	x0, [sp, #80]
   28fb8:	str	x1, [sp, #88]
   28fbc:	ldr	x0, [sp, #16]
   28fc0:	mov	x1, x9
   28fc4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28fc8:	b	29010 <_ZL23DecodeModImmInstructionRN4llvm6MCInstEjmPKv+0x1d0>
   28fcc:	ldur	x0, [x29, #-8]
   28fd0:	ldur	w8, [x29, #-40]
   28fd4:	mov	w9, #0x108                 	// #264
   28fd8:	mov	w10, #0x110                 	// #272
   28fdc:	tst	w8, #0x1
   28fe0:	csel	w8, w10, w9, ne  // ne = any
   28fe4:	mov	w1, w8
   28fe8:	sxtw	x11, w1
   28fec:	str	x0, [sp, #8]
   28ff0:	mov	x0, x11
   28ff4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   28ff8:	add	x11, sp, #0x40
   28ffc:	str	x0, [sp, #64]
   29000:	str	x1, [sp, #72]
   29004:	ldr	x0, [sp, #8]
   29008:	mov	x1, x11
   2900c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29010:	mov	w0, #0x3                   	// #3
   29014:	ldp	x29, x30, [sp, #160]
   29018:	add	sp, sp, #0xb0
   2901c:	ret

0000000000029020 <_ZL27DecodeModImmTiedInstructionRN4llvm6MCInstEjmPKv>:
   29020:	sub	sp, sp, #0xa0
   29024:	stp	x29, x30, [sp, #144]
   29028:	add	x29, sp, #0x90
   2902c:	mov	w8, wzr
   29030:	mov	w9, #0x5                   	// #5
   29034:	mov	w10, #0xc                   	// #12
   29038:	mov	w11, #0x4                   	// #4
   2903c:	mov	w12, #0x10                  	// #16
   29040:	mov	w13, #0x3                   	// #3
   29044:	sub	x14, x29, #0x40
   29048:	add	x15, sp, #0x40
   2904c:	stur	x0, [x29, #-8]
   29050:	stur	w1, [x29, #-12]
   29054:	stur	x2, [x29, #-24]
   29058:	stur	x3, [x29, #-32]
   2905c:	ldur	w0, [x29, #-12]
   29060:	mov	w1, w8
   29064:	mov	w2, w9
   29068:	str	w9, [sp, #60]
   2906c:	str	w10, [sp, #56]
   29070:	str	w11, [sp, #52]
   29074:	str	w12, [sp, #48]
   29078:	str	w13, [sp, #44]
   2907c:	str	x14, [sp, #32]
   29080:	str	x15, [sp, #24]
   29084:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29088:	stur	w0, [x29, #-36]
   2908c:	ldur	w0, [x29, #-12]
   29090:	ldr	w1, [sp, #56]
   29094:	ldr	w2, [sp, #52]
   29098:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2909c:	stur	w0, [x29, #-40]
   290a0:	ldur	w0, [x29, #-12]
   290a4:	ldr	w1, [sp, #48]
   290a8:	ldr	w2, [sp, #44]
   290ac:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   290b0:	lsl	w8, w0, #5
   290b4:	stur	w8, [x29, #-44]
   290b8:	ldur	w0, [x29, #-12]
   290bc:	ldr	w1, [sp, #60]
   290c0:	ldr	w2, [sp, #60]
   290c4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   290c8:	ldur	w8, [x29, #-44]
   290cc:	orr	w8, w8, w0
   290d0:	stur	w8, [x29, #-44]
   290d4:	ldur	x0, [x29, #-8]
   290d8:	ldur	w1, [x29, #-36]
   290dc:	ldur	x2, [x29, #-24]
   290e0:	ldur	x3, [x29, #-32]
   290e4:	bl	2b274 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv>
   290e8:	ldur	x14, [x29, #-8]
   290ec:	ldur	w1, [x29, #-36]
   290f0:	ldur	x2, [x29, #-24]
   290f4:	ldur	x3, [x29, #-32]
   290f8:	mov	x0, x14
   290fc:	bl	2b274 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv>
   29100:	ldur	x14, [x29, #-8]
   29104:	ldur	w8, [x29, #-44]
   29108:	mov	w2, w8
   2910c:	mov	x0, x2
   29110:	str	x14, [sp, #16]
   29114:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29118:	stur	x0, [x29, #-64]
   2911c:	stur	x1, [x29, #-56]
   29120:	ldr	x0, [sp, #16]
   29124:	ldr	x1, [sp, #32]
   29128:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2912c:	ldur	x0, [x29, #-8]
   29130:	ldur	w8, [x29, #-40]
   29134:	and	w8, w8, #0x6
   29138:	lsl	w8, w8, #2
   2913c:	mov	w14, w8
   29140:	ubfx	x14, x14, #0, #32
   29144:	str	x0, [sp, #8]
   29148:	mov	x0, x14
   2914c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29150:	str	x0, [sp, #64]
   29154:	str	x1, [sp, #72]
   29158:	ldr	x0, [sp, #8]
   2915c:	ldr	x1, [sp, #24]
   29160:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29164:	ldr	w0, [sp, #44]
   29168:	ldp	x29, x30, [sp, #144]
   2916c:	add	sp, sp, #0xa0
   29170:	ret

0000000000029174 <_ZL26DecodeVecShiftR16ImmNarrowRN4llvm6MCInstEjmPKv>:
   29174:	sub	sp, sp, #0x30
   29178:	stp	x29, x30, [sp, #32]
   2917c:	add	x29, sp, #0x20
   29180:	mov	w8, #0x10                  	// #16
   29184:	stur	x0, [x29, #-8]
   29188:	stur	w1, [x29, #-12]
   2918c:	str	x2, [sp, #8]
   29190:	str	x3, [sp]
   29194:	ldur	x0, [x29, #-8]
   29198:	ldur	w9, [x29, #-12]
   2919c:	orr	w1, w9, #0x8
   291a0:	mov	w2, w8
   291a4:	bl	2afdc <_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj>
   291a8:	ldp	x29, x30, [sp, #32]
   291ac:	add	sp, sp, #0x30
   291b0:	ret

00000000000291b4 <_ZL26DecodeVecShiftR32ImmNarrowRN4llvm6MCInstEjmPKv>:
   291b4:	sub	sp, sp, #0x30
   291b8:	stp	x29, x30, [sp, #32]
   291bc:	add	x29, sp, #0x20
   291c0:	mov	w8, #0x20                  	// #32
   291c4:	stur	x0, [x29, #-8]
   291c8:	stur	w1, [x29, #-12]
   291cc:	str	x2, [sp, #8]
   291d0:	str	x3, [sp]
   291d4:	ldur	x0, [x29, #-8]
   291d8:	ldur	w9, [x29, #-12]
   291dc:	orr	w1, w9, #0x10
   291e0:	mov	w2, w8
   291e4:	bl	2afdc <_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj>
   291e8:	ldp	x29, x30, [sp, #32]
   291ec:	add	sp, sp, #0x30
   291f0:	ret

00000000000291f4 <_ZL26DecodeVecShiftR64ImmNarrowRN4llvm6MCInstEjmPKv>:
   291f4:	sub	sp, sp, #0x30
   291f8:	stp	x29, x30, [sp, #32]
   291fc:	add	x29, sp, #0x20
   29200:	mov	w8, #0x40                  	// #64
   29204:	stur	x0, [x29, #-8]
   29208:	stur	w1, [x29, #-12]
   2920c:	str	x2, [sp, #8]
   29210:	str	x3, [sp]
   29214:	ldur	x0, [x29, #-8]
   29218:	ldur	w9, [x29, #-12]
   2921c:	orr	w1, w9, #0x20
   29220:	mov	w2, w8
   29224:	bl	2afdc <_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj>
   29228:	ldp	x29, x30, [sp, #32]
   2922c:	add	sp, sp, #0x30
   29230:	ret

0000000000029234 <_ZL20DecodeAdrInstructionRN4llvm6MCInstEjmPKv>:
   29234:	sub	sp, sp, #0x70
   29238:	stp	x29, x30, [sp, #96]
   2923c:	add	x29, sp, #0x60
   29240:	mov	w8, wzr
   29244:	mov	w9, #0x5                   	// #5
   29248:	mov	w10, #0x13                  	// #19
   2924c:	mov	w11, #0x2                   	// #2
   29250:	mov	w12, #0x1d                  	// #29
   29254:	stur	x0, [x29, #-8]
   29258:	stur	w1, [x29, #-12]
   2925c:	stur	x2, [x29, #-24]
   29260:	stur	x3, [x29, #-32]
   29264:	ldur	w0, [x29, #-12]
   29268:	mov	w1, w8
   2926c:	mov	w2, w9
   29270:	str	w9, [sp, #20]
   29274:	str	w10, [sp, #16]
   29278:	str	w11, [sp, #12]
   2927c:	str	w12, [sp, #8]
   29280:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29284:	stur	w0, [x29, #-36]
   29288:	ldur	w0, [x29, #-12]
   2928c:	ldr	w1, [sp, #20]
   29290:	ldr	w2, [sp, #16]
   29294:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29298:	lsl	w8, w0, #2
   2929c:	mov	w13, w8
   292a0:	ubfx	x13, x13, #0, #32
   292a4:	str	x13, [sp, #48]
   292a8:	ldur	w0, [x29, #-12]
   292ac:	ldr	w1, [sp, #8]
   292b0:	ldr	w2, [sp, #12]
   292b4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   292b8:	mov	w13, w0
   292bc:	ubfx	x13, x13, #0, #32
   292c0:	ldr	x14, [sp, #48]
   292c4:	orr	x13, x14, x13
   292c8:	str	x13, [sp, #48]
   292cc:	ldur	x13, [x29, #-32]
   292d0:	str	x13, [sp, #40]
   292d4:	ldr	x13, [sp, #48]
   292d8:	and	x13, x13, #0x100000
   292dc:	cbz	x13, 292ec <_ZL20DecodeAdrInstructionRN4llvm6MCInstEjmPKv+0xb8>
   292e0:	ldr	x8, [sp, #48]
   292e4:	orr	x8, x8, #0xffffffffffe00000
   292e8:	str	x8, [sp, #48]
   292ec:	ldur	x0, [x29, #-8]
   292f0:	ldur	w1, [x29, #-36]
   292f4:	ldur	x2, [x29, #-24]
   292f8:	ldur	x3, [x29, #-32]
   292fc:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   29300:	ldr	x8, [sp, #40]
   29304:	ldur	x1, [x29, #-8]
   29308:	ldr	x2, [sp, #48]
   2930c:	ldur	x3, [x29, #-24]
   29310:	mov	x0, x8
   29314:	mov	w9, wzr
   29318:	and	w4, w9, #0x1
   2931c:	mov	x8, xzr
   29320:	mov	x5, x8
   29324:	mov	x6, #0x4                   	// #4
   29328:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   2932c:	tbnz	w0, #0, 2935c <_ZL20DecodeAdrInstructionRN4llvm6MCInstEjmPKv+0x128>
   29330:	ldur	x0, [x29, #-8]
   29334:	ldr	x8, [sp, #48]
   29338:	str	x0, [sp]
   2933c:	mov	x0, x8
   29340:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29344:	add	x8, sp, #0x18
   29348:	str	x0, [sp, #24]
   2934c:	str	x1, [sp, #32]
   29350:	ldr	x0, [sp]
   29354:	mov	x1, x8
   29358:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2935c:	mov	w0, #0x3                   	// #3
   29360:	ldp	x29, x30, [sp, #96]
   29364:	add	sp, sp, #0x70
   29368:	ret

000000000002936c <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv>:
   2936c:	sub	sp, sp, #0xb0
   29370:	stp	x29, x30, [sp, #160]
   29374:	add	x29, sp, #0xa0
   29378:	mov	w8, wzr
   2937c:	mov	w9, #0x5                   	// #5
   29380:	mov	w10, #0xa                   	// #10
   29384:	mov	w11, #0xe                   	// #14
   29388:	mov	w12, #0x1d                  	// #29
   2938c:	mov	w13, #0x1                   	// #1
   29390:	mov	w14, #0x1f                  	// #31
   29394:	stur	x0, [x29, #-16]
   29398:	stur	w1, [x29, #-20]
   2939c:	stur	x2, [x29, #-32]
   293a0:	stur	x3, [x29, #-40]
   293a4:	ldur	w0, [x29, #-20]
   293a8:	mov	w1, w8
   293ac:	mov	w2, w9
   293b0:	str	w9, [sp, #44]
   293b4:	str	w10, [sp, #40]
   293b8:	str	w11, [sp, #36]
   293bc:	str	w12, [sp, #32]
   293c0:	str	w13, [sp, #28]
   293c4:	str	w14, [sp, #24]
   293c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   293cc:	stur	w0, [x29, #-44]
   293d0:	ldur	w0, [x29, #-20]
   293d4:	ldr	w1, [sp, #44]
   293d8:	ldr	w2, [sp, #44]
   293dc:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   293e0:	stur	w0, [x29, #-48]
   293e4:	ldur	w0, [x29, #-20]
   293e8:	ldr	w1, [sp, #40]
   293ec:	ldr	w2, [sp, #36]
   293f0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   293f4:	stur	w0, [x29, #-52]
   293f8:	ldur	w0, [x29, #-20]
   293fc:	ldr	w1, [sp, #32]
   29400:	ldr	w2, [sp, #28]
   29404:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29408:	stur	w0, [x29, #-56]
   2940c:	ldur	w0, [x29, #-20]
   29410:	ldr	w1, [sp, #24]
   29414:	ldr	w2, [sp, #28]
   29418:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2941c:	stur	w0, [x29, #-60]
   29420:	ldur	w8, [x29, #-52]
   29424:	lsr	w8, w8, #12
   29428:	and	w8, w8, #0x3
   2942c:	stur	w8, [x29, #-64]
   29430:	ldur	w8, [x29, #-52]
   29434:	and	w8, w8, #0xfff
   29438:	stur	w8, [x29, #-68]
   2943c:	ldur	x15, [x29, #-40]
   29440:	str	x15, [sp, #80]
   29444:	ldur	w8, [x29, #-64]
   29448:	cbz	w8, 29460 <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0xf4>
   2944c:	ldur	w8, [x29, #-64]
   29450:	cmp	w8, #0x1
   29454:	b.eq	29460 <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0xf4>  // b.none
   29458:	stur	wzr, [x29, #-4]
   2945c:	b	295b8 <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0x24c>
   29460:	ldur	w8, [x29, #-60]
   29464:	cbz	w8, 294c0 <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0x154>
   29468:	ldur	w8, [x29, #-44]
   2946c:	cmp	w8, #0x1f
   29470:	b.ne	29494 <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0x128>  // b.any
   29474:	ldur	w8, [x29, #-56]
   29478:	cbnz	w8, 29494 <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0x128>
   2947c:	ldur	x0, [x29, #-16]
   29480:	ldur	w1, [x29, #-44]
   29484:	ldur	x2, [x29, #-32]
   29488:	ldur	x3, [x29, #-40]
   2948c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   29490:	b	294a8 <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0x13c>
   29494:	ldur	x0, [x29, #-16]
   29498:	ldur	w1, [x29, #-44]
   2949c:	ldur	x2, [x29, #-32]
   294a0:	ldur	x3, [x29, #-40]
   294a4:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   294a8:	ldur	x0, [x29, #-16]
   294ac:	ldur	w1, [x29, #-48]
   294b0:	ldur	x2, [x29, #-32]
   294b4:	ldur	x3, [x29, #-40]
   294b8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   294bc:	b	29514 <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0x1a8>
   294c0:	ldur	w8, [x29, #-44]
   294c4:	cmp	w8, #0x1f
   294c8:	b.ne	294ec <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0x180>  // b.any
   294cc:	ldur	w8, [x29, #-56]
   294d0:	cbnz	w8, 294ec <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0x180>
   294d4:	ldur	x0, [x29, #-16]
   294d8:	ldur	w1, [x29, #-44]
   294dc:	ldur	x2, [x29, #-32]
   294e0:	ldur	x3, [x29, #-40]
   294e4:	bl	270dc <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv>
   294e8:	b	29500 <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0x194>
   294ec:	ldur	x0, [x29, #-16]
   294f0:	ldur	w1, [x29, #-44]
   294f4:	ldur	x2, [x29, #-32]
   294f8:	ldur	x3, [x29, #-40]
   294fc:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   29500:	ldur	x0, [x29, #-16]
   29504:	ldur	w1, [x29, #-48]
   29508:	ldur	x2, [x29, #-32]
   2950c:	ldur	x3, [x29, #-40]
   29510:	bl	270dc <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv>
   29514:	ldr	x0, [sp, #80]
   29518:	ldur	x1, [x29, #-16]
   2951c:	ldur	w8, [x29, #-52]
   29520:	mov	w2, w8
   29524:	ldur	x3, [x29, #-32]
   29528:	mov	w8, wzr
   2952c:	and	w4, w8, #0x1
   29530:	mov	x9, xzr
   29534:	mov	x5, x9
   29538:	mov	x6, #0x4                   	// #4
   2953c:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   29540:	tbnz	w0, #0, 29574 <_ZL20DecodeAddSubImmShiftRN4llvm6MCInstEjmPKv+0x208>
   29544:	ldur	x0, [x29, #-16]
   29548:	ldur	w8, [x29, #-68]
   2954c:	mov	w1, w8
   29550:	str	x0, [sp, #16]
   29554:	mov	x0, x1
   29558:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2955c:	add	x9, sp, #0x40
   29560:	str	x0, [sp, #64]
   29564:	str	x1, [sp, #72]
   29568:	ldr	x0, [sp, #16]
   2956c:	mov	x1, x9
   29570:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29574:	ldur	x0, [x29, #-16]
   29578:	ldur	w8, [x29, #-64]
   2957c:	mov	w9, #0xc                   	// #12
   29580:	mul	w8, w9, w8
   29584:	mov	w10, w8
   29588:	ubfx	x10, x10, #0, #32
   2958c:	str	x0, [sp, #8]
   29590:	mov	x0, x10
   29594:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29598:	add	x10, sp, #0x30
   2959c:	str	x0, [sp, #48]
   295a0:	str	x1, [sp, #56]
   295a4:	ldr	x0, [sp, #8]
   295a8:	mov	x1, x10
   295ac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   295b0:	mov	w8, #0x3                   	// #3
   295b4:	stur	w8, [x29, #-4]
   295b8:	ldur	w0, [x29, #-4]
   295bc:	ldp	x29, x30, [sp, #160]
   295c0:	add	sp, sp, #0xb0
   295c4:	ret

00000000000295c8 <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv>:
   295c8:	sub	sp, sp, #0x70
   295cc:	stp	x29, x30, [sp, #96]
   295d0:	add	x29, sp, #0x60
   295d4:	mov	w8, wzr
   295d8:	mov	w9, #0x5                   	// #5
   295dc:	mov	w10, #0x1f                  	// #31
   295e0:	mov	w11, #0x1                   	// #1
   295e4:	stur	x0, [x29, #-16]
   295e8:	stur	w1, [x29, #-20]
   295ec:	stur	x2, [x29, #-32]
   295f0:	stur	x3, [x29, #-40]
   295f4:	ldur	w0, [x29, #-20]
   295f8:	mov	w1, w8
   295fc:	mov	w2, w9
   29600:	str	w9, [sp, #20]
   29604:	str	w10, [sp, #16]
   29608:	str	w11, [sp, #12]
   2960c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29610:	stur	w0, [x29, #-44]
   29614:	ldur	w0, [x29, #-20]
   29618:	ldr	w1, [sp, #20]
   2961c:	ldr	w2, [sp, #20]
   29620:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29624:	str	w0, [sp, #48]
   29628:	ldur	w0, [x29, #-20]
   2962c:	ldr	w1, [sp, #16]
   29630:	ldr	w2, [sp, #12]
   29634:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29638:	str	w0, [sp, #44]
   2963c:	ldr	w8, [sp, #44]
   29640:	cbz	w8, 296cc <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv+0x104>
   29644:	ldur	x0, [x29, #-16]
   29648:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2964c:	cmp	w0, #0x140
   29650:	b.ne	2966c <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv+0xa4>  // b.any
   29654:	ldur	x0, [x29, #-16]
   29658:	ldur	w1, [x29, #-44]
   2965c:	ldur	x2, [x29, #-32]
   29660:	ldur	x3, [x29, #-40]
   29664:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   29668:	b	29680 <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv+0xb8>
   2966c:	ldur	x0, [x29, #-16]
   29670:	ldur	w1, [x29, #-44]
   29674:	ldur	x2, [x29, #-32]
   29678:	ldur	x3, [x29, #-40]
   2967c:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   29680:	ldur	x0, [x29, #-16]
   29684:	ldr	w1, [sp, #48]
   29688:	ldur	x2, [x29, #-32]
   2968c:	ldur	x3, [x29, #-40]
   29690:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   29694:	ldur	w8, [x29, #-20]
   29698:	mov	w0, w8
   2969c:	mov	w1, #0xa                   	// #10
   296a0:	mov	w2, #0xd                   	// #13
   296a4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   296a8:	str	w0, [sp, #40]
   296ac:	ldr	w8, [sp, #40]
   296b0:	mov	w0, w8
   296b4:	mov	w1, #0x40                  	// #64
   296b8:	bl	2b0c8 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   296bc:	tbnz	w0, #0, 296c8 <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv+0x100>
   296c0:	stur	wzr, [x29, #-4]
   296c4:	b	29788 <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv+0x1c0>
   296c8:	b	29750 <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv+0x188>
   296cc:	ldur	x0, [x29, #-16]
   296d0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   296d4:	cmp	w0, #0x13d
   296d8:	b.ne	296f4 <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv+0x12c>  // b.any
   296dc:	ldur	x0, [x29, #-16]
   296e0:	ldur	w1, [x29, #-44]
   296e4:	ldur	x2, [x29, #-32]
   296e8:	ldur	x3, [x29, #-40]
   296ec:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   296f0:	b	29708 <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv+0x140>
   296f4:	ldur	x0, [x29, #-16]
   296f8:	ldur	w1, [x29, #-44]
   296fc:	ldur	x2, [x29, #-32]
   29700:	ldur	x3, [x29, #-40]
   29704:	bl	270dc <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv>
   29708:	ldur	x0, [x29, #-16]
   2970c:	ldr	w1, [sp, #48]
   29710:	ldur	x2, [x29, #-32]
   29714:	ldur	x3, [x29, #-40]
   29718:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2971c:	ldur	w8, [x29, #-20]
   29720:	mov	w0, w8
   29724:	mov	w1, #0xa                   	// #10
   29728:	mov	w2, #0xc                   	// #12
   2972c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29730:	str	w0, [sp, #40]
   29734:	ldr	w8, [sp, #40]
   29738:	mov	w0, w8
   2973c:	mov	w1, #0x20                  	// #32
   29740:	bl	2b0c8 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   29744:	tbnz	w0, #0, 29750 <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv+0x188>
   29748:	stur	wzr, [x29, #-4]
   2974c:	b	29788 <_ZL27DecodeLogicalImmInstructionRN4llvm6MCInstEjmPKv+0x1c0>
   29750:	ldur	x0, [x29, #-16]
   29754:	ldr	w8, [sp, #40]
   29758:	mov	w1, w8
   2975c:	str	x0, [sp]
   29760:	mov	x0, x1
   29764:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29768:	add	x9, sp, #0x18
   2976c:	str	x0, [sp, #24]
   29770:	str	x1, [sp, #32]
   29774:	ldr	x0, [sp]
   29778:	mov	x1, x9
   2977c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29780:	mov	w8, #0x3                   	// #3
   29784:	stur	w8, [x29, #-4]
   29788:	ldur	w0, [x29, #-4]
   2978c:	ldp	x29, x30, [sp, #96]
   29790:	add	sp, sp, #0x70
   29794:	ret

0000000000029798 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv>:
   29798:	sub	sp, sp, #0xa0
   2979c:	stp	x29, x30, [sp, #144]
   297a0:	add	x29, sp, #0x90
   297a4:	mov	w8, wzr
   297a8:	mov	w9, #0x5                   	// #5
   297ac:	mov	w10, #0x10                  	// #16
   297b0:	mov	w11, #0x15                  	// #21
   297b4:	mov	w12, #0x2                   	// #2
   297b8:	stur	x0, [x29, #-16]
   297bc:	stur	w1, [x29, #-20]
   297c0:	stur	x2, [x29, #-32]
   297c4:	stur	x3, [x29, #-40]
   297c8:	ldur	w0, [x29, #-20]
   297cc:	mov	w1, w8
   297d0:	mov	w2, w9
   297d4:	str	w9, [sp, #52]
   297d8:	str	w10, [sp, #48]
   297dc:	str	w11, [sp, #44]
   297e0:	str	w12, [sp, #40]
   297e4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   297e8:	stur	w0, [x29, #-44]
   297ec:	ldur	w0, [x29, #-20]
   297f0:	ldr	w1, [sp, #52]
   297f4:	ldr	w2, [sp, #48]
   297f8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   297fc:	stur	w0, [x29, #-48]
   29800:	ldur	w0, [x29, #-20]
   29804:	ldr	w1, [sp, #44]
   29808:	ldr	w2, [sp, #40]
   2980c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29810:	stur	w0, [x29, #-52]
   29814:	ldur	w8, [x29, #-52]
   29818:	lsl	w8, w8, #4
   2981c:	stur	w8, [x29, #-52]
   29820:	ldur	x0, [x29, #-16]
   29824:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29828:	cmp	w0, #0xadc
   2982c:	str	w0, [sp, #36]
   29830:	b.eq	29890 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0xf8>  // b.none
   29834:	b	29838 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0xa0>
   29838:	ldr	w8, [sp, #36]
   2983c:	cmp	w8, #0xadd
   29840:	b.eq	298bc <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0x124>  // b.none
   29844:	b	29848 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0xb0>
   29848:	ldr	w8, [sp, #36]
   2984c:	cmp	w8, #0xadf
   29850:	b.eq	29890 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0xf8>  // b.none
   29854:	b	29858 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0xc0>
   29858:	ldr	w8, [sp, #36]
   2985c:	cmp	w8, #0xae0
   29860:	b.eq	298bc <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0x124>  // b.none
   29864:	b	29868 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0xd0>
   29868:	ldr	w8, [sp, #36]
   2986c:	cmp	w8, #0xaea
   29870:	b.eq	29890 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0xf8>  // b.none
   29874:	b	29878 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0xe0>
   29878:	ldr	w8, [sp, #36]
   2987c:	cmp	w8, #0xaeb
   29880:	b.eq	298bc <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0x124>  // b.none
   29884:	b	29888 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0xf0>
   29888:	stur	wzr, [x29, #-4]
   2988c:	b	29988 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0x1f0>
   29890:	ldur	w8, [x29, #-52]
   29894:	and	w8, w8, #0x20
   29898:	cbz	w8, 298a4 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0x10c>
   2989c:	stur	wzr, [x29, #-4]
   298a0:	b	29988 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0x1f0>
   298a4:	ldur	x0, [x29, #-16]
   298a8:	ldur	w1, [x29, #-44]
   298ac:	ldur	x2, [x29, #-32]
   298b0:	ldur	x3, [x29, #-40]
   298b4:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   298b8:	b	298d0 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0x138>
   298bc:	ldur	x0, [x29, #-16]
   298c0:	ldur	w1, [x29, #-44]
   298c4:	ldur	x2, [x29, #-32]
   298c8:	ldur	x3, [x29, #-40]
   298cc:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   298d0:	ldur	x0, [x29, #-16]
   298d4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   298d8:	cmp	w0, #0xadc
   298dc:	b.eq	298f0 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0x158>  // b.none
   298e0:	ldur	x0, [x29, #-16]
   298e4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   298e8:	cmp	w0, #0xadd
   298ec:	b.ne	29920 <_ZL24DecodeMoveImmInstructionRN4llvm6MCInstEjmPKv+0x188>  // b.any
   298f0:	ldur	x0, [x29, #-16]
   298f4:	ldur	x8, [x29, #-16]
   298f8:	str	x0, [sp, #24]
   298fc:	mov	x0, x8
   29900:	mov	w9, wzr
   29904:	mov	w1, w9
   29908:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2990c:	ldr	x8, [sp, #24]
   29910:	str	x0, [sp, #16]
   29914:	mov	x0, x8
   29918:	ldr	x1, [sp, #16]
   2991c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29920:	ldur	x0, [x29, #-16]
   29924:	ldur	w8, [x29, #-48]
   29928:	mov	w1, w8
   2992c:	str	x0, [sp, #8]
   29930:	mov	x0, x1
   29934:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29938:	add	x9, sp, #0x48
   2993c:	str	x0, [sp, #72]
   29940:	str	x1, [sp, #80]
   29944:	ldr	x0, [sp, #8]
   29948:	mov	x1, x9
   2994c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29950:	ldur	x0, [x29, #-16]
   29954:	ldur	w8, [x29, #-52]
   29958:	mov	w1, w8
   2995c:	str	x0, [sp]
   29960:	mov	x0, x1
   29964:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29968:	add	x9, sp, #0x38
   2996c:	str	x0, [sp, #56]
   29970:	str	x1, [sp, #64]
   29974:	ldr	x0, [sp]
   29978:	mov	x1, x9
   2997c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29980:	mov	w8, #0x3                   	// #3
   29984:	stur	w8, [x29, #-4]
   29988:	ldur	w0, [x29, #-4]
   2998c:	ldp	x29, x30, [sp, #144]
   29990:	add	sp, sp, #0xa0
   29994:	ret

0000000000029998 <_ZL25DecodeUnconditionalBranchRN4llvm6MCInstEjmPKv>:
   29998:	sub	sp, sp, #0x60
   2999c:	stp	x29, x30, [sp, #80]
   299a0:	add	x29, sp, #0x50
   299a4:	mov	w8, wzr
   299a8:	mov	w9, #0x1a                  	// #26
   299ac:	stur	x0, [x29, #-8]
   299b0:	stur	w1, [x29, #-12]
   299b4:	stur	x2, [x29, #-24]
   299b8:	stur	x3, [x29, #-32]
   299bc:	ldur	w0, [x29, #-12]
   299c0:	mov	w1, w8
   299c4:	mov	w2, w9
   299c8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   299cc:	mov	w10, w0
   299d0:	ubfx	x10, x10, #0, #32
   299d4:	str	x10, [sp, #40]
   299d8:	ldur	x10, [x29, #-32]
   299dc:	str	x10, [sp, #32]
   299e0:	ldr	x10, [sp, #40]
   299e4:	and	x10, x10, #0x2000000
   299e8:	cbz	x10, 299f8 <_ZL25DecodeUnconditionalBranchRN4llvm6MCInstEjmPKv+0x60>
   299ec:	ldr	x8, [sp, #40]
   299f0:	orr	x8, x8, #0xfffffffffc000000
   299f4:	str	x8, [sp, #40]
   299f8:	ldr	x0, [sp, #32]
   299fc:	ldur	x1, [x29, #-8]
   29a00:	ldr	x8, [sp, #40]
   29a04:	mov	x9, #0x4                   	// #4
   29a08:	mul	x2, x8, x9
   29a0c:	ldur	x3, [x29, #-24]
   29a10:	mov	w10, #0x1                   	// #1
   29a14:	and	w4, w10, #0x1
   29a18:	mov	x8, xzr
   29a1c:	mov	x5, x8
   29a20:	mov	x6, x9
   29a24:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   29a28:	tbnz	w0, #0, 29a58 <_ZL25DecodeUnconditionalBranchRN4llvm6MCInstEjmPKv+0xc0>
   29a2c:	ldur	x0, [x29, #-8]
   29a30:	ldr	x8, [sp, #40]
   29a34:	str	x0, [sp, #8]
   29a38:	mov	x0, x8
   29a3c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29a40:	add	x8, sp, #0x10
   29a44:	str	x0, [sp, #16]
   29a48:	str	x1, [sp, #24]
   29a4c:	ldr	x0, [sp, #8]
   29a50:	mov	x1, x8
   29a54:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29a58:	mov	w0, #0x3                   	// #3
   29a5c:	ldp	x29, x30, [sp, #80]
   29a60:	add	sp, sp, #0x60
   29a64:	ret

0000000000029a68 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>:
   29a68:	sub	sp, sp, #0x80
   29a6c:	stp	x29, x30, [sp, #112]
   29a70:	add	x29, sp, #0x70
   29a74:	stur	x0, [x29, #-8]
   29a78:	stur	w1, [x29, #-12]
   29a7c:	stur	x2, [x29, #-24]
   29a80:	stur	x3, [x29, #-32]
   29a84:	ldur	w8, [x29, #-12]
   29a88:	mov	w9, w8
   29a8c:	stur	x9, [x29, #-40]
   29a90:	ldur	x9, [x29, #-32]
   29a94:	stur	x9, [x29, #-48]
   29a98:	ldur	x9, [x29, #-40]
   29a9c:	and	x9, x9, #0x40000
   29aa0:	cbz	x9, 29ab0 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv+0x48>
   29aa4:	ldur	x8, [x29, #-40]
   29aa8:	orr	x8, x8, #0xfffffffffff80000
   29aac:	stur	x8, [x29, #-40]
   29ab0:	ldur	x0, [x29, #-48]
   29ab4:	ldur	x1, [x29, #-8]
   29ab8:	ldur	x8, [x29, #-40]
   29abc:	mov	x9, #0x4                   	// #4
   29ac0:	mul	x2, x8, x9
   29ac4:	ldur	x3, [x29, #-24]
   29ac8:	ldur	x8, [x29, #-8]
   29acc:	str	x0, [sp, #40]
   29ad0:	mov	x0, x8
   29ad4:	str	x1, [sp, #32]
   29ad8:	str	x9, [sp, #24]
   29adc:	str	x2, [sp, #16]
   29ae0:	str	x3, [sp, #8]
   29ae4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29ae8:	cmp	w0, #0xa02
   29aec:	cset	w10, ne  // ne = any
   29af0:	ldr	x0, [sp, #40]
   29af4:	ldr	x1, [sp, #32]
   29af8:	ldr	x2, [sp, #16]
   29afc:	ldr	x3, [sp, #8]
   29b00:	and	w4, w10, #0x1
   29b04:	mov	x8, xzr
   29b08:	mov	x5, x8
   29b0c:	ldr	x6, [sp, #24]
   29b10:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   29b14:	tbnz	w0, #0, 29b44 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv+0xdc>
   29b18:	ldur	x0, [x29, #-8]
   29b1c:	ldur	x8, [x29, #-40]
   29b20:	str	x0, [sp]
   29b24:	mov	x0, x8
   29b28:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29b2c:	add	x8, sp, #0x30
   29b30:	str	x0, [sp, #48]
   29b34:	str	x1, [sp, #56]
   29b38:	ldr	x0, [sp]
   29b3c:	mov	x1, x8
   29b40:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29b44:	mov	w0, #0x3                   	// #3
   29b48:	ldp	x29, x30, [sp, #112]
   29b4c:	add	sp, sp, #0x80
   29b50:	ret

0000000000029b54 <_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv>:
   29b54:	sub	sp, sp, #0xa0
   29b58:	stp	x29, x30, [sp, #144]
   29b5c:	add	x29, sp, #0x90
   29b60:	mov	w8, wzr
   29b64:	mov	w9, #0x5                   	// #5
   29b68:	mov	w10, #0x1f                  	// #31
   29b6c:	mov	w11, #0x1                   	// #1
   29b70:	mov	w12, #0x13                  	// #19
   29b74:	mov	w13, #0xe                   	// #14
   29b78:	stur	x0, [x29, #-8]
   29b7c:	stur	w1, [x29, #-12]
   29b80:	stur	x2, [x29, #-24]
   29b84:	stur	x3, [x29, #-32]
   29b88:	ldur	w0, [x29, #-12]
   29b8c:	mov	w1, w8
   29b90:	mov	w2, w9
   29b94:	str	w9, [sp, #44]
   29b98:	str	w10, [sp, #40]
   29b9c:	str	w11, [sp, #36]
   29ba0:	str	w12, [sp, #32]
   29ba4:	str	w13, [sp, #28]
   29ba8:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29bac:	mov	w14, w0
   29bb0:	ubfx	x14, x14, #0, #32
   29bb4:	stur	x14, [x29, #-40]
   29bb8:	ldur	w0, [x29, #-12]
   29bbc:	ldr	w1, [sp, #40]
   29bc0:	ldr	w2, [sp, #36]
   29bc4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29bc8:	lsl	w8, w0, #5
   29bcc:	mov	w14, w8
   29bd0:	ubfx	x14, x14, #0, #32
   29bd4:	stur	x14, [x29, #-48]
   29bd8:	ldur	w0, [x29, #-12]
   29bdc:	ldr	w1, [sp, #32]
   29be0:	ldr	w2, [sp, #44]
   29be4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29be8:	mov	w14, w0
   29bec:	ubfx	x14, x14, #0, #32
   29bf0:	ldur	x15, [x29, #-48]
   29bf4:	orr	x14, x15, x14
   29bf8:	stur	x14, [x29, #-48]
   29bfc:	ldur	w0, [x29, #-12]
   29c00:	ldr	w1, [sp, #44]
   29c04:	ldr	w2, [sp, #28]
   29c08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29c0c:	mov	w14, w0
   29c10:	ubfx	x14, x14, #0, #32
   29c14:	stur	x14, [x29, #-56]
   29c18:	ldur	x14, [x29, #-32]
   29c1c:	stur	x14, [x29, #-64]
   29c20:	ldur	x14, [x29, #-56]
   29c24:	and	x14, x14, #0x2000
   29c28:	cbz	x14, 29c38 <_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv+0xe4>
   29c2c:	ldur	x8, [x29, #-56]
   29c30:	orr	x8, x8, #0xffffffffffffc000
   29c34:	stur	x8, [x29, #-56]
   29c38:	ldur	w0, [x29, #-12]
   29c3c:	mov	w1, #0x1f                  	// #31
   29c40:	mov	w2, #0x1                   	// #1
   29c44:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29c48:	cbnz	w0, 29c68 <_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv+0x114>
   29c4c:	ldur	x0, [x29, #-8]
   29c50:	ldur	x8, [x29, #-40]
   29c54:	ldur	x2, [x29, #-24]
   29c58:	ldur	x3, [x29, #-32]
   29c5c:	mov	w1, w8
   29c60:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   29c64:	b	29c80 <_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv+0x12c>
   29c68:	ldur	x0, [x29, #-8]
   29c6c:	ldur	x8, [x29, #-40]
   29c70:	ldur	x2, [x29, #-24]
   29c74:	ldur	x3, [x29, #-32]
   29c78:	mov	w1, w8
   29c7c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   29c80:	ldur	x0, [x29, #-8]
   29c84:	ldur	x8, [x29, #-48]
   29c88:	str	x0, [sp, #16]
   29c8c:	mov	x0, x8
   29c90:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29c94:	add	x8, sp, #0x40
   29c98:	str	x0, [sp, #64]
   29c9c:	str	x1, [sp, #72]
   29ca0:	ldr	x0, [sp, #16]
   29ca4:	mov	x1, x8
   29ca8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29cac:	ldur	x0, [x29, #-64]
   29cb0:	ldur	x1, [x29, #-8]
   29cb4:	ldur	x8, [x29, #-56]
   29cb8:	mov	x9, #0x4                   	// #4
   29cbc:	mul	x2, x8, x9
   29cc0:	ldur	x3, [x29, #-24]
   29cc4:	mov	w10, #0x1                   	// #1
   29cc8:	and	w4, w10, #0x1
   29ccc:	mov	x8, xzr
   29cd0:	mov	x5, x8
   29cd4:	mov	x6, x9
   29cd8:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   29cdc:	tbnz	w0, #0, 29d0c <_ZL19DecodeTestAndBranchRN4llvm6MCInstEjmPKv+0x1b8>
   29ce0:	ldur	x0, [x29, #-8]
   29ce4:	ldur	x8, [x29, #-56]
   29ce8:	str	x0, [sp, #8]
   29cec:	mov	x0, x8
   29cf0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29cf4:	add	x8, sp, #0x30
   29cf8:	str	x0, [sp, #48]
   29cfc:	str	x1, [sp, #56]
   29d00:	ldr	x0, [sp, #8]
   29d04:	mov	x1, x8
   29d08:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29d0c:	mov	w0, #0x3                   	// #3
   29d10:	ldp	x29, x30, [sp, #144]
   29d14:	add	sp, sp, #0xa0
   29d18:	ret

0000000000029d1c <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv>:
   29d1c:	sub	sp, sp, #0xd0
   29d20:	stp	x29, x30, [sp, #192]
   29d24:	add	x29, sp, #0xc0
   29d28:	mov	w8, #0x10                  	// #16
   29d2c:	mov	w9, #0x3                   	// #3
   29d30:	mov	w10, #0x5                   	// #5
   29d34:	mov	w11, #0x8                   	// #8
   29d38:	mov	w12, #0x4                   	// #4
   29d3c:	stur	x0, [x29, #-16]
   29d40:	stur	w1, [x29, #-20]
   29d44:	stur	x2, [x29, #-32]
   29d48:	stur	x3, [x29, #-40]
   29d4c:	ldur	w0, [x29, #-20]
   29d50:	mov	w1, w8
   29d54:	mov	w2, w9
   29d58:	str	w9, [sp, #44]
   29d5c:	str	w10, [sp, #40]
   29d60:	str	w11, [sp, #36]
   29d64:	str	w12, [sp, #32]
   29d68:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29d6c:	mov	w13, w0
   29d70:	ubfx	x13, x13, #0, #32
   29d74:	stur	x13, [x29, #-48]
   29d78:	ldur	w0, [x29, #-20]
   29d7c:	ldr	w1, [sp, #40]
   29d80:	ldr	w2, [sp, #44]
   29d84:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29d88:	mov	w13, w0
   29d8c:	ubfx	x13, x13, #0, #32
   29d90:	stur	x13, [x29, #-56]
   29d94:	ldur	w0, [x29, #-20]
   29d98:	ldr	w1, [sp, #36]
   29d9c:	ldr	w2, [sp, #32]
   29da0:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   29da4:	mov	w13, w0
   29da8:	ubfx	x13, x13, #0, #32
   29dac:	stur	x13, [x29, #-64]
   29db0:	ldur	x13, [x29, #-48]
   29db4:	ldur	x14, [x29, #-56]
   29db8:	orr	x13, x14, x13, lsl #3
   29dbc:	stur	x13, [x29, #-72]
   29dc0:	ldur	x13, [x29, #-72]
   29dc4:	subs	x13, x13, #0x1
   29dc8:	cmp	x13, #0x1
   29dcc:	cset	w8, ls  // ls = plast
   29dd0:	eor	w8, w8, #0x1
   29dd4:	tbnz	w8, #0, 29de4 <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0xc8>
   29dd8:	b	29ddc <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0xc0>
   29ddc:	stur	wzr, [x29, #-4]
   29de0:	b	29ee0 <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0x1c4>
   29de4:	ldur	x8, [x29, #-72]
   29de8:	cmp	x8, #0x4
   29dec:	b.eq	29e08 <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0xec>  // b.none
   29df0:	ldur	x8, [x29, #-72]
   29df4:	cmp	x8, #0x3
   29df8:	b.eq	29e08 <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0xec>  // b.none
   29dfc:	ldur	x8, [x29, #-72]
   29e00:	cmp	x8, #0x19
   29e04:	b.ne	29e1c <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0x100>  // b.any
   29e08:	ldur	x8, [x29, #-64]
   29e0c:	cmp	x8, #0x1
   29e10:	b.ls	29e1c <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0x100>  // b.plast
   29e14:	stur	wzr, [x29, #-4]
   29e18:	b	29ee0 <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0x1c4>
   29e1c:	ldur	x0, [x29, #-16]
   29e20:	ldur	x8, [x29, #-72]
   29e24:	str	x0, [sp, #24]
   29e28:	mov	x0, x8
   29e2c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29e30:	sub	x8, x29, #0x58
   29e34:	stur	x0, [x29, #-88]
   29e38:	stur	x1, [x29, #-80]
   29e3c:	ldr	x0, [sp, #24]
   29e40:	mov	x1, x8
   29e44:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29e48:	ldur	x0, [x29, #-16]
   29e4c:	ldur	x8, [x29, #-64]
   29e50:	str	x0, [sp, #16]
   29e54:	mov	x0, x8
   29e58:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29e5c:	add	x8, sp, #0x58
   29e60:	str	x0, [sp, #88]
   29e64:	str	x1, [sp, #96]
   29e68:	ldr	x0, [sp, #16]
   29e6c:	mov	x1, x8
   29e70:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29e74:	ldur	x8, [x29, #-40]
   29e78:	str	x8, [sp, #80]
   29e7c:	ldur	x8, [x29, #-72]
   29e80:	mov	w0, w8
   29e84:	bl	0 <_ZN4llvm13AArch64PState22lookupPStateByEncodingEh>
   29e88:	str	x0, [sp, #72]
   29e8c:	ldr	x9, [sp, #72]
   29e90:	cbz	x9, 29edc <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0x1c0>
   29e94:	ldr	x0, [sp, #72]
   29e98:	ldr	x8, [sp, #80]
   29e9c:	str	x0, [sp, #8]
   29ea0:	mov	x0, x8
   29ea4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29ea8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29eac:	ldr	q0, [x0]
   29eb0:	add	x1, sp, #0x30
   29eb4:	str	q0, [sp, #48]
   29eb8:	ldr	x8, [x0, #16]
   29ebc:	str	x8, [sp, #64]
   29ec0:	ldr	x0, [sp, #8]
   29ec4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29ec8:	tbnz	w0, #0, 29ed0 <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0x1b4>
   29ecc:	b	29edc <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0x1c0>
   29ed0:	mov	w8, #0x3                   	// #3
   29ed4:	stur	w8, [x29, #-4]
   29ed8:	b	29ee0 <_ZL29DecodeSystemPStateInstructionRN4llvm6MCInstEjmPKv+0x1c4>
   29edc:	stur	wzr, [x29, #-4]
   29ee0:	ldur	w0, [x29, #-4]
   29ee4:	ldp	x29, x30, [sp, #192]
   29ee8:	add	sp, sp, #0xd0
   29eec:	ret

0000000000029ef0 <_ZL23DecodeMSRSystemRegisterRN4llvm6MCInstEjmPKv>:
   29ef0:	sub	sp, sp, #0x60
   29ef4:	stp	x29, x30, [sp, #80]
   29ef8:	add	x29, sp, #0x50
   29efc:	mov	w8, #0x3                   	// #3
   29f00:	add	x9, sp, #0x20
   29f04:	stur	x0, [x29, #-8]
   29f08:	stur	w1, [x29, #-12]
   29f0c:	stur	x2, [x29, #-24]
   29f10:	stur	x3, [x29, #-32]
   29f14:	ldur	x0, [x29, #-8]
   29f18:	ldur	w10, [x29, #-12]
   29f1c:	mov	w2, w10
   29f20:	str	x0, [sp, #24]
   29f24:	mov	x0, x2
   29f28:	str	w8, [sp, #20]
   29f2c:	str	x9, [sp, #8]
   29f30:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29f34:	str	x0, [sp, #32]
   29f38:	str	x1, [sp, #40]
   29f3c:	ldr	x0, [sp, #24]
   29f40:	ldr	x1, [sp, #8]
   29f44:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29f48:	ldr	w0, [sp, #20]
   29f4c:	ldp	x29, x30, [sp, #80]
   29f50:	add	sp, sp, #0x60
   29f54:	ret

0000000000029f58 <_ZL23DecodeMRSSystemRegisterRN4llvm6MCInstEjmPKv>:
   29f58:	sub	sp, sp, #0x60
   29f5c:	stp	x29, x30, [sp, #80]
   29f60:	add	x29, sp, #0x50
   29f64:	mov	w8, #0x3                   	// #3
   29f68:	add	x9, sp, #0x20
   29f6c:	stur	x0, [x29, #-8]
   29f70:	stur	w1, [x29, #-12]
   29f74:	stur	x2, [x29, #-24]
   29f78:	stur	x3, [x29, #-32]
   29f7c:	ldur	x0, [x29, #-8]
   29f80:	ldur	w10, [x29, #-12]
   29f84:	mov	w2, w10
   29f88:	str	x0, [sp, #24]
   29f8c:	mov	x0, x2
   29f90:	str	w8, [sp, #20]
   29f94:	str	x9, [sp, #8]
   29f98:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29f9c:	str	x0, [sp, #32]
   29fa0:	str	x1, [sp, #40]
   29fa4:	ldr	x0, [sp, #24]
   29fa8:	ldr	x1, [sp, #8]
   29fac:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   29fb0:	ldr	w0, [sp, #20]
   29fb4:	ldp	x29, x30, [sp, #80]
   29fb8:	add	sp, sp, #0x60
   29fbc:	ret

0000000000029fc0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv>:
   29fc0:	sub	sp, sp, #0xa0
   29fc4:	stp	x29, x30, [sp, #144]
   29fc8:	add	x29, sp, #0x90
   29fcc:	mov	w8, wzr
   29fd0:	mov	w9, #0x5                   	// #5
   29fd4:	mov	w10, #0xc                   	// #12
   29fd8:	mov	w11, #0x9                   	// #9
   29fdc:	stur	x0, [x29, #-16]
   29fe0:	stur	w1, [x29, #-20]
   29fe4:	stur	x2, [x29, #-32]
   29fe8:	stur	x3, [x29, #-40]
   29fec:	ldur	w0, [x29, #-20]
   29ff0:	mov	w1, w8
   29ff4:	mov	w2, w9
   29ff8:	str	w9, [sp, #48]
   29ffc:	str	w10, [sp, #44]
   2a000:	str	w11, [sp, #40]
   2a004:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2a008:	stur	w0, [x29, #-44]
   2a00c:	ldur	w0, [x29, #-20]
   2a010:	ldr	w1, [sp, #48]
   2a014:	ldr	w2, [sp, #48]
   2a018:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2a01c:	stur	w0, [x29, #-48]
   2a020:	ldur	w0, [x29, #-20]
   2a024:	ldr	w1, [sp, #44]
   2a028:	ldr	w2, [sp, #40]
   2a02c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2a030:	mov	w12, w0
   2a034:	ubfx	x12, x12, #0, #32
   2a038:	stur	x12, [x29, #-56]
   2a03c:	ldur	x12, [x29, #-56]
   2a040:	and	x12, x12, #0x100
   2a044:	cbz	x12, 2a054 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x94>
   2a048:	ldur	x8, [x29, #-56]
   2a04c:	orr	x8, x8, #0xfffffffffffffe00
   2a050:	stur	x8, [x29, #-56]
   2a054:	ldur	x0, [x29, #-16]
   2a058:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2a05c:	subs	w8, w0, #0x9bc
   2a060:	cmp	w8, #0x1
   2a064:	str	w0, [sp, #36]
   2a068:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a06c:	b	2a070 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0xb0>
   2a070:	ldr	w8, [sp, #36]
   2a074:	subs	w9, w8, #0x9c1
   2a078:	cmp	w9, #0x1
   2a07c:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a080:	b	2a084 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0xc4>
   2a084:	ldr	w8, [sp, #36]
   2a088:	subs	w9, w8, #0x9c7
   2a08c:	cmp	w9, #0x1
   2a090:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a094:	b	2a098 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0xd8>
   2a098:	ldr	w8, [sp, #36]
   2a09c:	subs	w9, w8, #0x9cc
   2a0a0:	cmp	w9, #0x1
   2a0a4:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a0a8:	b	2a0ac <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0xec>
   2a0ac:	ldr	w8, [sp, #36]
   2a0b0:	subs	w9, w8, #0x9d1
   2a0b4:	cmp	w9, #0x1
   2a0b8:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a0bc:	b	2a0c0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x100>
   2a0c0:	ldr	w8, [sp, #36]
   2a0c4:	subs	w9, w8, #0x9d7
   2a0c8:	cmp	w9, #0x1
   2a0cc:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a0d0:	b	2a0d4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x114>
   2a0d4:	ldr	w8, [sp, #36]
   2a0d8:	subs	w9, w8, #0x9dc
   2a0dc:	cmp	w9, #0x1
   2a0e0:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a0e4:	b	2a0e8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x128>
   2a0e8:	ldr	w8, [sp, #36]
   2a0ec:	subs	w9, w8, #0x9e1
   2a0f0:	cmp	w9, #0x1
   2a0f4:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a0f8:	b	2a0fc <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x13c>
   2a0fc:	ldr	w8, [sp, #36]
   2a100:	subs	w9, w8, #0x9e6
   2a104:	cmp	w9, #0x1
   2a108:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a10c:	b	2a110 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x150>
   2a110:	ldr	w8, [sp, #36]
   2a114:	subs	w9, w8, #0x9eb
   2a118:	cmp	w9, #0x1
   2a11c:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a120:	b	2a124 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x164>
   2a124:	ldr	w8, [sp, #36]
   2a128:	subs	w9, w8, #0x9f1
   2a12c:	cmp	w9, #0x1
   2a130:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a134:	b	2a138 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x178>
   2a138:	ldr	w8, [sp, #36]
   2a13c:	subs	w9, w8, #0x9f7
   2a140:	cmp	w9, #0x1
   2a144:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a148:	b	2a14c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x18c>
   2a14c:	ldr	w8, [sp, #36]
   2a150:	subs	w9, w8, #0x9fd
   2a154:	cmp	w9, #0x1
   2a158:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a15c:	b	2a160 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x1a0>
   2a160:	ldr	w8, [sp, #36]
   2a164:	subs	w9, w8, #0xa03
   2a168:	cmp	w9, #0x1
   2a16c:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a170:	b	2a174 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x1b4>
   2a174:	mov	w8, #0x10ee                	// #4334
   2a178:	ldr	w9, [sp, #36]
   2a17c:	subs	w8, w9, w8
   2a180:	cmp	w8, #0x1
   2a184:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a188:	b	2a18c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x1cc>
   2a18c:	mov	w8, #0x10f3                	// #4339
   2a190:	ldr	w9, [sp, #36]
   2a194:	subs	w8, w9, w8
   2a198:	cmp	w8, #0x1
   2a19c:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a1a0:	b	2a1a4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x1e4>
   2a1a4:	mov	w8, #0x10f8                	// #4344
   2a1a8:	ldr	w9, [sp, #36]
   2a1ac:	subs	w8, w9, w8
   2a1b0:	cmp	w8, #0x1
   2a1b4:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a1b8:	b	2a1bc <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x1fc>
   2a1bc:	mov	w8, #0x10fd                	// #4349
   2a1c0:	ldr	w9, [sp, #36]
   2a1c4:	subs	w8, w9, w8
   2a1c8:	cmp	w8, #0x1
   2a1cc:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a1d0:	b	2a1d4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x214>
   2a1d4:	mov	w8, #0x1102                	// #4354
   2a1d8:	ldr	w9, [sp, #36]
   2a1dc:	subs	w8, w9, w8
   2a1e0:	cmp	w8, #0x1
   2a1e4:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a1e8:	b	2a1ec <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x22c>
   2a1ec:	mov	w8, #0x1107                	// #4359
   2a1f0:	ldr	w9, [sp, #36]
   2a1f4:	subs	w8, w9, w8
   2a1f8:	cmp	w8, #0x1
   2a1fc:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a200:	b	2a204 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x244>
   2a204:	mov	w8, #0x110c                	// #4364
   2a208:	ldr	w9, [sp, #36]
   2a20c:	subs	w8, w9, w8
   2a210:	cmp	w8, #0x1
   2a214:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a218:	b	2a21c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x25c>
   2a21c:	mov	w8, #0x1111                	// #4369
   2a220:	ldr	w9, [sp, #36]
   2a224:	subs	w8, w9, w8
   2a228:	cmp	w8, #0x1
   2a22c:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a230:	b	2a234 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x274>
   2a234:	mov	w8, #0x1116                	// #4374
   2a238:	ldr	w9, [sp, #36]
   2a23c:	subs	w8, w9, w8
   2a240:	cmp	w8, #0x1
   2a244:	b.ls	2a250 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x290>  // b.plast
   2a248:	b	2a24c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x28c>
   2a24c:	b	2a264 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2a4>
   2a250:	ldur	x0, [x29, #-16]
   2a254:	ldur	w1, [x29, #-48]
   2a258:	ldur	x2, [x29, #-32]
   2a25c:	ldur	x3, [x29, #-40]
   2a260:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   2a264:	ldur	x0, [x29, #-16]
   2a268:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2a26c:	subs	w8, w0, #0x934
   2a270:	cmp	w8, #0x2
   2a274:	str	w0, [sp, #32]
   2a278:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a27c:	b	2a280 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2c0>
   2a280:	ldr	w8, [sp, #32]
   2a284:	cmp	w8, #0x937
   2a288:	b.eq	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.none
   2a28c:	b	2a290 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2d0>
   2a290:	ldr	w8, [sp, #32]
   2a294:	cmp	w8, #0x938
   2a298:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a29c:	b	2a2a0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2e0>
   2a2a0:	ldr	w8, [sp, #32]
   2a2a4:	subs	w9, w8, #0x939
   2a2a8:	cmp	w9, #0x2
   2a2ac:	b.ls	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.plast
   2a2b0:	b	2a2b4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2f4>
   2a2b4:	ldr	w8, [sp, #32]
   2a2b8:	cmp	w8, #0x93c
   2a2bc:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a2c0:	b	2a2c4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x304>
   2a2c4:	ldr	w8, [sp, #32]
   2a2c8:	subs	w9, w8, #0x9bc
   2a2cc:	cmp	w9, #0x1
   2a2d0:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a2d4:	b	2a2d8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x318>
   2a2d8:	ldr	w8, [sp, #32]
   2a2dc:	subs	w9, w8, #0x9c1
   2a2e0:	cmp	w9, #0x1
   2a2e4:	b.ls	2a7d8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x818>  // b.plast
   2a2e8:	b	2a2ec <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x32c>
   2a2ec:	ldr	w8, [sp, #32]
   2a2f0:	subs	w9, w8, #0x9c7
   2a2f4:	cmp	w9, #0x1
   2a2f8:	b.ls	2a790 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7d0>  // b.plast
   2a2fc:	b	2a300 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x340>
   2a300:	ldr	w8, [sp, #32]
   2a304:	subs	w9, w8, #0x9cc
   2a308:	cmp	w9, #0x1
   2a30c:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a310:	b	2a314 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x354>
   2a314:	ldr	w8, [sp, #32]
   2a318:	subs	w9, w8, #0x9d1
   2a31c:	cmp	w9, #0x1
   2a320:	b.ls	2a7c0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x800>  // b.plast
   2a324:	b	2a328 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x368>
   2a328:	ldr	w8, [sp, #32]
   2a32c:	subs	w9, w8, #0x9d7
   2a330:	cmp	w9, #0x1
   2a334:	b.ls	2a778 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7b8>  // b.plast
   2a338:	b	2a33c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x37c>
   2a33c:	ldr	w8, [sp, #32]
   2a340:	subs	w9, w8, #0x9dc
   2a344:	cmp	w9, #0x1
   2a348:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a34c:	b	2a350 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x390>
   2a350:	ldr	w8, [sp, #32]
   2a354:	subs	w9, w8, #0x9e1
   2a358:	cmp	w9, #0x1
   2a35c:	b.ls	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.plast
   2a360:	b	2a364 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x3a4>
   2a364:	ldr	w8, [sp, #32]
   2a368:	subs	w9, w8, #0x9e6
   2a36c:	cmp	w9, #0x1
   2a370:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a374:	b	2a378 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x3b8>
   2a378:	ldr	w8, [sp, #32]
   2a37c:	subs	w9, w8, #0x9eb
   2a380:	cmp	w9, #0x1
   2a384:	b.ls	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.plast
   2a388:	b	2a38c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x3cc>
   2a38c:	ldr	w8, [sp, #32]
   2a390:	subs	w9, w8, #0x9f1
   2a394:	cmp	w9, #0x1
   2a398:	b.ls	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.plast
   2a39c:	b	2a3a0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x3e0>
   2a3a0:	ldr	w8, [sp, #32]
   2a3a4:	subs	w9, w8, #0x9f7
   2a3a8:	cmp	w9, #0x1
   2a3ac:	b.ls	2a7a8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7e8>  // b.plast
   2a3b0:	b	2a3b4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x3f4>
   2a3b4:	ldr	w8, [sp, #32]
   2a3b8:	subs	w9, w8, #0x9fd
   2a3bc:	cmp	w9, #0x1
   2a3c0:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a3c4:	b	2a3c8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x408>
   2a3c8:	ldr	w8, [sp, #32]
   2a3cc:	subs	w9, w8, #0xa03
   2a3d0:	cmp	w9, #0x1
   2a3d4:	b.ls	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.plast
   2a3d8:	b	2a3dc <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x41c>
   2a3dc:	ldr	w8, [sp, #32]
   2a3e0:	subs	w9, w8, #0xa3a
   2a3e4:	cmp	w9, #0x2
   2a3e8:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a3ec:	b	2a3f0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x430>
   2a3f0:	ldr	w8, [sp, #32]
   2a3f4:	cmp	w8, #0xa3d
   2a3f8:	b.eq	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.none
   2a3fc:	b	2a400 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x440>
   2a400:	ldr	w8, [sp, #32]
   2a404:	cmp	w8, #0xa3e
   2a408:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a40c:	b	2a410 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x450>
   2a410:	ldr	w8, [sp, #32]
   2a414:	subs	w9, w8, #0xa3f
   2a418:	cmp	w9, #0x1
   2a41c:	b.ls	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.plast
   2a420:	b	2a424 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x464>
   2a424:	ldr	w8, [sp, #32]
   2a428:	cmp	w8, #0xa41
   2a42c:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a430:	b	2a434 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x474>
   2a434:	ldr	w8, [sp, #32]
   2a438:	cmp	w8, #0xa42
   2a43c:	b.eq	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.none
   2a440:	b	2a444 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x484>
   2a444:	ldr	w8, [sp, #32]
   2a448:	cmp	w8, #0xa63
   2a44c:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a450:	b	2a454 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x494>
   2a454:	ldr	w8, [sp, #32]
   2a458:	cmp	w8, #0xa64
   2a45c:	b.eq	2a7d8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x818>  // b.none
   2a460:	b	2a464 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x4a4>
   2a464:	ldr	w8, [sp, #32]
   2a468:	cmp	w8, #0xa65
   2a46c:	b.eq	2a790 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7d0>  // b.none
   2a470:	b	2a474 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x4b4>
   2a474:	ldr	w8, [sp, #32]
   2a478:	cmp	w8, #0xa66
   2a47c:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a480:	b	2a484 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x4c4>
   2a484:	ldr	w8, [sp, #32]
   2a488:	cmp	w8, #0xa67
   2a48c:	b.eq	2a7c0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x800>  // b.none
   2a490:	b	2a494 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x4d4>
   2a494:	ldr	w8, [sp, #32]
   2a498:	cmp	w8, #0xa68
   2a49c:	b.eq	2a778 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7b8>  // b.none
   2a4a0:	b	2a4a4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x4e4>
   2a4a4:	ldr	w8, [sp, #32]
   2a4a8:	cmp	w8, #0xa69
   2a4ac:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a4b0:	b	2a4b4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x4f4>
   2a4b4:	ldr	w8, [sp, #32]
   2a4b8:	cmp	w8, #0xa6a
   2a4bc:	b.eq	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.none
   2a4c0:	b	2a4c4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x504>
   2a4c4:	ldr	w8, [sp, #32]
   2a4c8:	cmp	w8, #0xa6b
   2a4cc:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a4d0:	b	2a4d4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x514>
   2a4d4:	ldr	w8, [sp, #32]
   2a4d8:	subs	w9, w8, #0xa6c
   2a4dc:	cmp	w9, #0x1
   2a4e0:	b.ls	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.plast
   2a4e4:	b	2a4e8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x528>
   2a4e8:	ldr	w8, [sp, #32]
   2a4ec:	cmp	w8, #0xa6e
   2a4f0:	b.eq	2a7a8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7e8>  // b.none
   2a4f4:	b	2a4f8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x538>
   2a4f8:	ldr	w8, [sp, #32]
   2a4fc:	cmp	w8, #0xa6f
   2a500:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a504:	b	2a508 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x548>
   2a508:	ldr	w8, [sp, #32]
   2a50c:	cmp	w8, #0xa70
   2a510:	b.eq	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.none
   2a514:	b	2a518 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x558>
   2a518:	ldr	w8, [sp, #32]
   2a51c:	cmp	w8, #0xb99
   2a520:	b.eq	2a714 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x754>  // b.none
   2a524:	b	2a528 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x568>
   2a528:	mov	w8, #0x10c1                	// #4289
   2a52c:	ldr	w9, [sp, #32]
   2a530:	subs	w8, w9, w8
   2a534:	cmp	w8, #0x2
   2a538:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a53c:	b	2a540 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x580>
   2a540:	mov	w8, #0x10c4                	// #4292
   2a544:	ldr	w9, [sp, #32]
   2a548:	cmp	w9, w8
   2a54c:	b.eq	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.none
   2a550:	b	2a554 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x594>
   2a554:	mov	w8, #0x10ee                	// #4334
   2a558:	ldr	w9, [sp, #32]
   2a55c:	subs	w8, w9, w8
   2a560:	cmp	w8, #0x1
   2a564:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a568:	b	2a56c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x5ac>
   2a56c:	mov	w8, #0x10f3                	// #4339
   2a570:	ldr	w9, [sp, #32]
   2a574:	subs	w8, w9, w8
   2a578:	cmp	w8, #0x1
   2a57c:	b.ls	2a7d8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x818>  // b.plast
   2a580:	b	2a584 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x5c4>
   2a584:	mov	w8, #0x10f8                	// #4344
   2a588:	ldr	w9, [sp, #32]
   2a58c:	subs	w8, w9, w8
   2a590:	cmp	w8, #0x1
   2a594:	b.ls	2a790 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7d0>  // b.plast
   2a598:	b	2a59c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x5dc>
   2a59c:	mov	w8, #0x10fd                	// #4349
   2a5a0:	ldr	w9, [sp, #32]
   2a5a4:	subs	w8, w9, w8
   2a5a8:	cmp	w8, #0x1
   2a5ac:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a5b0:	b	2a5b4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x5f4>
   2a5b4:	mov	w8, #0x1102                	// #4354
   2a5b8:	ldr	w9, [sp, #32]
   2a5bc:	subs	w8, w9, w8
   2a5c0:	cmp	w8, #0x1
   2a5c4:	b.ls	2a7c0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x800>  // b.plast
   2a5c8:	b	2a5cc <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x60c>
   2a5cc:	mov	w8, #0x1107                	// #4359
   2a5d0:	ldr	w9, [sp, #32]
   2a5d4:	subs	w8, w9, w8
   2a5d8:	cmp	w8, #0x1
   2a5dc:	b.ls	2a778 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7b8>  // b.plast
   2a5e0:	b	2a5e4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x624>
   2a5e4:	mov	w8, #0x110c                	// #4364
   2a5e8:	ldr	w9, [sp, #32]
   2a5ec:	subs	w8, w9, w8
   2a5f0:	cmp	w8, #0x1
   2a5f4:	b.ls	2a7a8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7e8>  // b.plast
   2a5f8:	b	2a5fc <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x63c>
   2a5fc:	mov	w8, #0x1111                	// #4369
   2a600:	ldr	w9, [sp, #32]
   2a604:	subs	w8, w9, w8
   2a608:	cmp	w8, #0x1
   2a60c:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a610:	b	2a614 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x654>
   2a614:	mov	w8, #0x1116                	// #4374
   2a618:	ldr	w9, [sp, #32]
   2a61c:	subs	w8, w9, w8
   2a620:	cmp	w8, #0x1
   2a624:	b.ls	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.plast
   2a628:	b	2a62c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x66c>
   2a62c:	mov	w8, #0x111d                	// #4381
   2a630:	ldr	w9, [sp, #32]
   2a634:	subs	w8, w9, w8
   2a638:	cmp	w8, #0x2
   2a63c:	b.ls	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.plast
   2a640:	b	2a644 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x684>
   2a644:	mov	w8, #0x1120                	// #4384
   2a648:	ldr	w9, [sp, #32]
   2a64c:	cmp	w9, w8
   2a650:	b.eq	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.none
   2a654:	b	2a658 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x698>
   2a658:	mov	w8, #0x1121                	// #4385
   2a65c:	ldr	w9, [sp, #32]
   2a660:	cmp	w9, w8
   2a664:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a668:	b	2a66c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x6ac>
   2a66c:	mov	w8, #0x1122                	// #4386
   2a670:	ldr	w9, [sp, #32]
   2a674:	cmp	w9, w8
   2a678:	b.eq	2a7d8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x818>  // b.none
   2a67c:	b	2a680 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x6c0>
   2a680:	mov	w8, #0x1123                	// #4387
   2a684:	ldr	w9, [sp, #32]
   2a688:	cmp	w9, w8
   2a68c:	b.eq	2a790 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7d0>  // b.none
   2a690:	b	2a694 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x6d4>
   2a694:	mov	w8, #0x1124                	// #4388
   2a698:	ldr	w9, [sp, #32]
   2a69c:	cmp	w9, w8
   2a6a0:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a6a4:	b	2a6a8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x6e8>
   2a6a8:	mov	w8, #0x1125                	// #4389
   2a6ac:	ldr	w9, [sp, #32]
   2a6b0:	cmp	w9, w8
   2a6b4:	b.eq	2a7c0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x800>  // b.none
   2a6b8:	b	2a6bc <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x6fc>
   2a6bc:	mov	w8, #0x1126                	// #4390
   2a6c0:	ldr	w9, [sp, #32]
   2a6c4:	cmp	w9, w8
   2a6c8:	b.eq	2a778 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7b8>  // b.none
   2a6cc:	b	2a6d0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x710>
   2a6d0:	mov	w8, #0x1127                	// #4391
   2a6d4:	ldr	w9, [sp, #32]
   2a6d8:	cmp	w9, w8
   2a6dc:	b.eq	2a7a8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7e8>  // b.none
   2a6e0:	b	2a6e4 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x724>
   2a6e4:	mov	w8, #0x1128                	// #4392
   2a6e8:	ldr	w9, [sp, #32]
   2a6ec:	cmp	w9, w8
   2a6f0:	b.eq	2a748 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x788>  // b.none
   2a6f4:	b	2a6f8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x738>
   2a6f8:	mov	w8, #0x1129                	// #4393
   2a6fc:	ldr	w9, [sp, #32]
   2a700:	cmp	w9, w8
   2a704:	b.eq	2a760 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x7a0>  // b.none
   2a708:	b	2a70c <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x74c>
   2a70c:	stur	wzr, [x29, #-4]
   2a710:	b	2a8f0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x930>
   2a714:	ldur	x0, [x29, #-16]
   2a718:	ldur	w8, [x29, #-44]
   2a71c:	mov	w1, w8
   2a720:	str	x0, [sp, #24]
   2a724:	mov	x0, x1
   2a728:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2a72c:	add	x9, sp, #0x48
   2a730:	str	x0, [sp, #72]
   2a734:	str	x1, [sp, #80]
   2a738:	ldr	x0, [sp, #24]
   2a73c:	mov	x1, x9
   2a740:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2a744:	b	2a7ec <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x82c>
   2a748:	ldur	x0, [x29, #-16]
   2a74c:	ldur	w1, [x29, #-44]
   2a750:	ldur	x2, [x29, #-32]
   2a754:	ldur	x3, [x29, #-40]
   2a758:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2a75c:	b	2a7ec <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x82c>
   2a760:	ldur	x0, [x29, #-16]
   2a764:	ldur	w1, [x29, #-44]
   2a768:	ldur	x2, [x29, #-32]
   2a76c:	ldur	x3, [x29, #-40]
   2a770:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2a774:	b	2a7ec <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x82c>
   2a778:	ldur	x0, [x29, #-16]
   2a77c:	ldur	w1, [x29, #-44]
   2a780:	ldur	x2, [x29, #-32]
   2a784:	ldur	x3, [x29, #-40]
   2a788:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   2a78c:	b	2a7ec <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x82c>
   2a790:	ldur	x0, [x29, #-16]
   2a794:	ldur	w1, [x29, #-44]
   2a798:	ldur	x2, [x29, #-32]
   2a79c:	ldur	x3, [x29, #-40]
   2a7a0:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2a7a4:	b	2a7ec <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x82c>
   2a7a8:	ldur	x0, [x29, #-16]
   2a7ac:	ldur	w1, [x29, #-44]
   2a7b0:	ldur	x2, [x29, #-32]
   2a7b4:	ldur	x3, [x29, #-40]
   2a7b8:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2a7bc:	b	2a7ec <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x82c>
   2a7c0:	ldur	x0, [x29, #-16]
   2a7c4:	ldur	w1, [x29, #-44]
   2a7c8:	ldur	x2, [x29, #-32]
   2a7cc:	ldur	x3, [x29, #-40]
   2a7d0:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   2a7d4:	b	2a7ec <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x82c>
   2a7d8:	ldur	x0, [x29, #-16]
   2a7dc:	ldur	w1, [x29, #-44]
   2a7e0:	ldur	x2, [x29, #-32]
   2a7e4:	ldur	x3, [x29, #-40]
   2a7e8:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   2a7ec:	ldur	x0, [x29, #-16]
   2a7f0:	ldur	w1, [x29, #-48]
   2a7f4:	ldur	x2, [x29, #-32]
   2a7f8:	ldur	x3, [x29, #-40]
   2a7fc:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   2a800:	ldur	x8, [x29, #-16]
   2a804:	ldur	x9, [x29, #-56]
   2a808:	mov	x0, x9
   2a80c:	str	x8, [sp, #16]
   2a810:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2a814:	add	x8, sp, #0x38
   2a818:	str	x0, [sp, #56]
   2a81c:	str	x1, [sp, #64]
   2a820:	ldr	x0, [sp, #16]
   2a824:	mov	x1, x8
   2a828:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2a82c:	ldur	w0, [x29, #-20]
   2a830:	mov	w1, #0x16                  	// #22
   2a834:	mov	w10, #0x1                   	// #1
   2a838:	mov	w2, w10
   2a83c:	str	w10, [sp, #12]
   2a840:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2a844:	cmp	w0, #0x0
   2a848:	cset	w10, ne  // ne = any
   2a84c:	mov	w11, #0x1                   	// #1
   2a850:	and	w10, w10, w11
   2a854:	strb	w10, [sp, #55]
   2a858:	ldur	w0, [x29, #-20]
   2a85c:	mov	w1, #0xa                   	// #10
   2a860:	mov	w2, #0x2                   	// #2
   2a864:	str	w11, [sp, #8]
   2a868:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2a86c:	cmp	w0, #0x0
   2a870:	cset	w10, ne  // ne = any
   2a874:	ldr	w11, [sp, #8]
   2a878:	and	w10, w10, w11
   2a87c:	strb	w10, [sp, #54]
   2a880:	ldur	w0, [x29, #-20]
   2a884:	mov	w1, #0x1a                  	// #26
   2a888:	ldr	w2, [sp, #12]
   2a88c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2a890:	cmp	w0, #0x0
   2a894:	cset	w10, ne  // ne = any
   2a898:	and	w10, w10, #0x1
   2a89c:	strb	w10, [sp, #53]
   2a8a0:	ldrb	w10, [sp, #55]
   2a8a4:	tbnz	w10, #0, 2a8ac <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x8ec>
   2a8a8:	b	2a8e8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x928>
   2a8ac:	ldrb	w8, [sp, #54]
   2a8b0:	tbnz	w8, #0, 2a8b8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x8f8>
   2a8b4:	b	2a8e8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x928>
   2a8b8:	ldrb	w8, [sp, #53]
   2a8bc:	tbnz	w8, #0, 2a8e8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x928>
   2a8c0:	ldur	w8, [x29, #-48]
   2a8c4:	cmp	w8, #0x1f
   2a8c8:	b.eq	2a8e8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x928>  // b.none
   2a8cc:	ldur	w8, [x29, #-44]
   2a8d0:	ldur	w9, [x29, #-48]
   2a8d4:	cmp	w8, w9
   2a8d8:	b.ne	2a8e8 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x928>  // b.any
   2a8dc:	mov	w8, #0x1                   	// #1
   2a8e0:	stur	w8, [x29, #-4]
   2a8e4:	b	2a8f0 <_ZL27DecodeSignedLdStInstructionRN4llvm6MCInstEjmPKv+0x930>
   2a8e8:	mov	w8, #0x3                   	// #3
   2a8ec:	stur	w8, [x29, #-4]
   2a8f0:	ldur	w0, [x29, #-4]
   2a8f4:	ldp	x29, x30, [sp, #144]
   2a8f8:	add	sp, sp, #0xa0
   2a8fc:	ret

000000000002a900 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv>:
   2a900:	sub	sp, sp, #0x80
   2a904:	stp	x29, x30, [sp, #112]
   2a908:	add	x29, sp, #0x70
   2a90c:	mov	w8, #0x3                   	// #3
   2a910:	sub	x9, x29, #0x30
   2a914:	add	x10, sp, #0x30
   2a918:	stur	x0, [x29, #-8]
   2a91c:	stur	w1, [x29, #-12]
   2a920:	stur	x2, [x29, #-24]
   2a924:	stur	x3, [x29, #-32]
   2a928:	ldur	x0, [x29, #-8]
   2a92c:	ldur	w11, [x29, #-12]
   2a930:	lsr	w11, w11, #1
   2a934:	and	w11, w11, #0x1
   2a938:	mov	w12, w11
   2a93c:	ubfx	x12, x12, #0, #32
   2a940:	str	x0, [sp, #40]
   2a944:	mov	x0, x12
   2a948:	str	w8, [sp, #36]
   2a94c:	str	x9, [sp, #24]
   2a950:	str	x10, [sp, #16]
   2a954:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2a958:	stur	x0, [x29, #-48]
   2a95c:	stur	x1, [x29, #-40]
   2a960:	ldr	x0, [sp, #40]
   2a964:	ldr	x1, [sp, #24]
   2a968:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2a96c:	ldur	x0, [x29, #-8]
   2a970:	ldur	w8, [x29, #-12]
   2a974:	and	w8, w8, #0x1
   2a978:	mov	w9, w8
   2a97c:	ubfx	x9, x9, #0, #32
   2a980:	str	x0, [sp, #8]
   2a984:	mov	x0, x9
   2a988:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2a98c:	str	x0, [sp, #48]
   2a990:	str	x1, [sp, #56]
   2a994:	ldr	x0, [sp, #8]
   2a998:	ldr	x1, [sp, #16]
   2a99c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2a9a0:	ldr	w0, [sp, #36]
   2a9a4:	ldp	x29, x30, [sp, #112]
   2a9a8:	add	sp, sp, #0x80
   2a9ac:	ret

000000000002a9b0 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv>:
   2a9b0:	sub	sp, sp, #0x90
   2a9b4:	stp	x29, x30, [sp, #128]
   2a9b8:	add	x29, sp, #0x80
   2a9bc:	mov	w8, wzr
   2a9c0:	mov	w9, #0x5                   	// #5
   2a9c4:	mov	w10, #0xa                   	// #10
   2a9c8:	mov	w11, #0xc                   	// #12
   2a9cc:	stur	x0, [x29, #-16]
   2a9d0:	stur	w1, [x29, #-20]
   2a9d4:	stur	x2, [x29, #-32]
   2a9d8:	stur	x3, [x29, #-40]
   2a9dc:	ldur	w0, [x29, #-20]
   2a9e0:	mov	w1, w8
   2a9e4:	mov	w2, w9
   2a9e8:	str	w9, [sp, #28]
   2a9ec:	str	w10, [sp, #24]
   2a9f0:	str	w11, [sp, #20]
   2a9f4:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2a9f8:	stur	w0, [x29, #-44]
   2a9fc:	ldur	w0, [x29, #-20]
   2aa00:	ldr	w1, [sp, #28]
   2aa04:	ldr	w2, [sp, #28]
   2aa08:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2aa0c:	stur	w0, [x29, #-48]
   2aa10:	ldur	w0, [x29, #-20]
   2aa14:	ldr	w1, [sp, #24]
   2aa18:	ldr	w2, [sp, #20]
   2aa1c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2aa20:	stur	w0, [x29, #-52]
   2aa24:	ldur	x12, [x29, #-40]
   2aa28:	str	x12, [sp, #64]
   2aa2c:	ldur	x0, [x29, #-16]
   2aa30:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2aa34:	cmp	w0, #0x9c0
   2aa38:	str	w0, [sp, #16]
   2aa3c:	b.eq	2ac14 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   2aa40:	b	2aa44 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x94>
   2aa44:	ldr	w8, [sp, #16]
   2aa48:	cmp	w8, #0x9c5
   2aa4c:	b.eq	2aca4 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2f4>  // b.none
   2aa50:	b	2aa54 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0xa4>
   2aa54:	ldr	w8, [sp, #16]
   2aa58:	cmp	w8, #0x9cb
   2aa5c:	b.eq	2ac5c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2ac>  // b.none
   2aa60:	b	2aa64 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0xb4>
   2aa64:	ldr	w8, [sp, #16]
   2aa68:	cmp	w8, #0x9d0
   2aa6c:	b.eq	2ac14 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   2aa70:	b	2aa74 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0xc4>
   2aa74:	ldr	w8, [sp, #16]
   2aa78:	cmp	w8, #0x9d5
   2aa7c:	b.eq	2ac8c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2dc>  // b.none
   2aa80:	b	2aa84 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0xd4>
   2aa84:	ldr	w8, [sp, #16]
   2aa88:	cmp	w8, #0x9db
   2aa8c:	b.eq	2ac44 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x294>  // b.none
   2aa90:	b	2aa94 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0xe4>
   2aa94:	ldr	w8, [sp, #16]
   2aa98:	cmp	w8, #0x9e0
   2aa9c:	b.eq	2ac14 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   2aaa0:	b	2aaa4 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0xf4>
   2aaa4:	ldr	w8, [sp, #16]
   2aaa8:	cmp	w8, #0x9e5
   2aaac:	b.eq	2ac2c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x27c>  // b.none
   2aab0:	b	2aab4 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x104>
   2aab4:	ldr	w8, [sp, #16]
   2aab8:	cmp	w8, #0x9ea
   2aabc:	b.eq	2ac14 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   2aac0:	b	2aac4 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x114>
   2aac4:	ldr	w8, [sp, #16]
   2aac8:	cmp	w8, #0x9ef
   2aacc:	b.eq	2ac2c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x27c>  // b.none
   2aad0:	b	2aad4 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x124>
   2aad4:	ldr	w8, [sp, #16]
   2aad8:	cmp	w8, #0x9f5
   2aadc:	b.eq	2ac2c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x27c>  // b.none
   2aae0:	b	2aae4 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x134>
   2aae4:	ldr	w8, [sp, #16]
   2aae8:	cmp	w8, #0x9fb
   2aaec:	b.eq	2ac74 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2c4>  // b.none
   2aaf0:	b	2aaf4 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x144>
   2aaf4:	ldr	w8, [sp, #16]
   2aaf8:	cmp	w8, #0xa01
   2aafc:	b.eq	2ac14 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   2ab00:	b	2ab04 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x154>
   2ab04:	ldr	w8, [sp, #16]
   2ab08:	cmp	w8, #0xa07
   2ab0c:	b.eq	2ac2c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x27c>  // b.none
   2ab10:	b	2ab14 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x164>
   2ab14:	ldr	w8, [sp, #16]
   2ab18:	cmp	w8, #0xb97
   2ab1c:	b.eq	2abe0 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x230>  // b.none
   2ab20:	b	2ab24 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x174>
   2ab24:	mov	w8, #0x10f2                	// #4338
   2ab28:	ldr	w9, [sp, #16]
   2ab2c:	cmp	w9, w8
   2ab30:	b.eq	2ac14 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   2ab34:	b	2ab38 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x188>
   2ab38:	mov	w8, #0x10f7                	// #4343
   2ab3c:	ldr	w9, [sp, #16]
   2ab40:	cmp	w9, w8
   2ab44:	b.eq	2aca4 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2f4>  // b.none
   2ab48:	b	2ab4c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x19c>
   2ab4c:	mov	w8, #0x10fc                	// #4348
   2ab50:	ldr	w9, [sp, #16]
   2ab54:	cmp	w9, w8
   2ab58:	b.eq	2ac5c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2ac>  // b.none
   2ab5c:	b	2ab60 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x1b0>
   2ab60:	mov	w8, #0x1101                	// #4353
   2ab64:	ldr	w9, [sp, #16]
   2ab68:	cmp	w9, w8
   2ab6c:	b.eq	2ac14 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   2ab70:	b	2ab74 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x1c4>
   2ab74:	mov	w8, #0x1106                	// #4358
   2ab78:	ldr	w9, [sp, #16]
   2ab7c:	cmp	w9, w8
   2ab80:	b.eq	2ac8c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2dc>  // b.none
   2ab84:	b	2ab88 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x1d8>
   2ab88:	mov	w8, #0x110b                	// #4363
   2ab8c:	ldr	w9, [sp, #16]
   2ab90:	cmp	w9, w8
   2ab94:	b.eq	2ac44 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x294>  // b.none
   2ab98:	b	2ab9c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x1ec>
   2ab9c:	mov	w8, #0x1110                	// #4368
   2aba0:	ldr	w9, [sp, #16]
   2aba4:	cmp	w9, w8
   2aba8:	b.eq	2ac74 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x2c4>  // b.none
   2abac:	b	2abb0 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x200>
   2abb0:	mov	w8, #0x1115                	// #4373
   2abb4:	ldr	w9, [sp, #16]
   2abb8:	cmp	w9, w8
   2abbc:	b.eq	2ac14 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x264>  // b.none
   2abc0:	b	2abc4 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x214>
   2abc4:	mov	w8, #0x111a                	// #4378
   2abc8:	ldr	w9, [sp, #16]
   2abcc:	cmp	w9, w8
   2abd0:	b.eq	2ac2c <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x27c>  // b.none
   2abd4:	b	2abd8 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x228>
   2abd8:	stur	wzr, [x29, #-4]
   2abdc:	b	2ad38 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x388>
   2abe0:	ldur	x0, [x29, #-16]
   2abe4:	ldur	w8, [x29, #-44]
   2abe8:	mov	w1, w8
   2abec:	str	x0, [sp, #8]
   2abf0:	mov	x0, x1
   2abf4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2abf8:	add	x9, sp, #0x30
   2abfc:	str	x0, [sp, #48]
   2ac00:	str	x1, [sp, #56]
   2ac04:	ldr	x0, [sp, #8]
   2ac08:	mov	x1, x9
   2ac0c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2ac10:	b	2acb8 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x308>
   2ac14:	ldur	x0, [x29, #-16]
   2ac18:	ldur	w1, [x29, #-44]
   2ac1c:	ldur	x2, [x29, #-32]
   2ac20:	ldur	x3, [x29, #-40]
   2ac24:	bl	2717c <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2ac28:	b	2acb8 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x308>
   2ac2c:	ldur	x0, [x29, #-16]
   2ac30:	ldur	w1, [x29, #-44]
   2ac34:	ldur	x2, [x29, #-32]
   2ac38:	ldur	x3, [x29, #-40]
   2ac3c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2ac40:	b	2acb8 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x308>
   2ac44:	ldur	x0, [x29, #-16]
   2ac48:	ldur	w1, [x29, #-44]
   2ac4c:	ldur	x2, [x29, #-32]
   2ac50:	ldur	x3, [x29, #-40]
   2ac54:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   2ac58:	b	2acb8 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x308>
   2ac5c:	ldur	x0, [x29, #-16]
   2ac60:	ldur	w1, [x29, #-44]
   2ac64:	ldur	x2, [x29, #-32]
   2ac68:	ldur	x3, [x29, #-40]
   2ac6c:	bl	267ac <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2ac70:	b	2acb8 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x308>
   2ac74:	ldur	x0, [x29, #-16]
   2ac78:	ldur	w1, [x29, #-44]
   2ac7c:	ldur	x2, [x29, #-32]
   2ac80:	ldur	x3, [x29, #-40]
   2ac84:	bl	26ab8 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv>
   2ac88:	b	2acb8 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x308>
   2ac8c:	ldur	x0, [x29, #-16]
   2ac90:	ldur	w1, [x29, #-44]
   2ac94:	ldur	x2, [x29, #-32]
   2ac98:	ldur	x3, [x29, #-40]
   2ac9c:	bl	268c4 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv>
   2aca0:	b	2acb8 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x308>
   2aca4:	ldur	x0, [x29, #-16]
   2aca8:	ldur	w1, [x29, #-44]
   2acac:	ldur	x2, [x29, #-32]
   2acb0:	ldur	x3, [x29, #-40]
   2acb4:	bl	26838 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv>
   2acb8:	ldur	x0, [x29, #-16]
   2acbc:	ldur	w1, [x29, #-48]
   2acc0:	ldur	x2, [x29, #-32]
   2acc4:	ldur	x3, [x29, #-40]
   2acc8:	bl	27208 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv>
   2accc:	ldr	x8, [sp, #64]
   2acd0:	ldur	x1, [x29, #-16]
   2acd4:	ldur	w9, [x29, #-52]
   2acd8:	mov	w2, w9
   2acdc:	ldur	x3, [x29, #-32]
   2ace0:	mov	x0, x8
   2ace4:	mov	w9, wzr
   2ace8:	and	w4, w9, #0x1
   2acec:	mov	x8, xzr
   2acf0:	mov	x5, x8
   2acf4:	mov	x6, #0x4                   	// #4
   2acf8:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   2acfc:	tbnz	w0, #0, 2ad30 <_ZL29DecodeUnsignedLdStInstructionRN4llvm6MCInstEjmPKv+0x380>
   2ad00:	ldur	x0, [x29, #-16]
   2ad04:	ldur	w8, [x29, #-52]
   2ad08:	mov	w1, w8
   2ad0c:	str	x0, [sp]
   2ad10:	mov	x0, x1
   2ad14:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2ad18:	add	x9, sp, #0x20
   2ad1c:	str	x0, [sp, #32]
   2ad20:	str	x1, [sp, #40]
   2ad24:	ldr	x0, [sp]
   2ad28:	mov	x1, x9
   2ad2c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2ad30:	mov	w8, #0x3                   	// #3
   2ad34:	stur	w8, [x29, #-4]
   2ad38:	ldur	w0, [x29, #-4]
   2ad3c:	ldp	x29, x30, [sp, #128]
   2ad40:	add	sp, sp, #0x90
   2ad44:	ret

000000000002ad48 <_ZL10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv>:
   2ad48:	sub	sp, sp, #0x50
   2ad4c:	stp	x29, x30, [sp, #64]
   2ad50:	add	x29, sp, #0x40
   2ad54:	stur	x0, [x29, #-16]
   2ad58:	stur	x1, [x29, #-24]
   2ad5c:	str	x2, [sp, #32]
   2ad60:	str	x3, [sp, #24]
   2ad64:	ldur	x8, [x29, #-24]
   2ad68:	and	x8, x8, #0xfffffffffffffc00
   2ad6c:	cbz	x8, 2ad78 <_ZL10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x30>
   2ad70:	stur	wzr, [x29, #-4]
   2ad74:	b	2adc4 <_ZL10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x7c>
   2ad78:	ldur	x8, [x29, #-24]
   2ad7c:	and	x8, x8, #0x200
   2ad80:	cbz	x8, 2ad90 <_ZL10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv+0x48>
   2ad84:	ldur	x8, [x29, #-24]
   2ad88:	orr	x8, x8, #0xfffffffffffffc00
   2ad8c:	stur	x8, [x29, #-24]
   2ad90:	ldur	x0, [x29, #-16]
   2ad94:	ldur	x8, [x29, #-24]
   2ad98:	str	x0, [sp]
   2ad9c:	mov	x0, x8
   2ada0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2ada4:	add	x8, sp, #0x8
   2ada8:	str	x0, [sp, #8]
   2adac:	str	x1, [sp, #16]
   2adb0:	ldr	x0, [sp]
   2adb4:	mov	x1, x8
   2adb8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2adbc:	mov	w9, #0x3                   	// #3
   2adc0:	stur	w9, [x29, #-4]
   2adc4:	ldur	w0, [x29, #-4]
   2adc8:	ldp	x29, x30, [sp, #64]
   2adcc:	add	sp, sp, #0x50
   2add0:	ret

000000000002add4 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv>:
   2add4:	sub	sp, sp, #0x60
   2add8:	stp	x29, x30, [sp, #80]
   2addc:	add	x29, sp, #0x50
   2ade0:	mov	w8, #0x40                  	// #64
   2ade4:	mov	w9, #0x3                   	// #3
   2ade8:	add	x10, sp, #0x20
   2adec:	stur	x0, [x29, #-8]
   2adf0:	stur	w1, [x29, #-12]
   2adf4:	stur	x2, [x29, #-24]
   2adf8:	stur	x3, [x29, #-32]
   2adfc:	ldur	w11, [x29, #-12]
   2ae00:	orr	w11, w11, #0x20
   2ae04:	stur	w11, [x29, #-12]
   2ae08:	ldur	x0, [x29, #-8]
   2ae0c:	ldur	w11, [x29, #-12]
   2ae10:	subs	w8, w8, w11
   2ae14:	mov	w12, w8
   2ae18:	ubfx	x12, x12, #0, #32
   2ae1c:	str	x0, [sp, #24]
   2ae20:	mov	x0, x12
   2ae24:	str	w9, [sp, #20]
   2ae28:	str	x10, [sp, #8]
   2ae2c:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2ae30:	str	x0, [sp, #32]
   2ae34:	str	x1, [sp, #40]
   2ae38:	ldr	x0, [sp, #24]
   2ae3c:	ldr	x1, [sp, #8]
   2ae40:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2ae44:	ldr	w0, [sp, #20]
   2ae48:	ldp	x29, x30, [sp, #80]
   2ae4c:	add	sp, sp, #0x60
   2ae50:	ret

000000000002ae54 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv>:
   2ae54:	sub	sp, sp, #0x60
   2ae58:	stp	x29, x30, [sp, #80]
   2ae5c:	add	x29, sp, #0x50
   2ae60:	mov	w8, #0x40                  	// #64
   2ae64:	mov	w9, #0x3                   	// #3
   2ae68:	add	x10, sp, #0x20
   2ae6c:	stur	x0, [x29, #-8]
   2ae70:	stur	w1, [x29, #-12]
   2ae74:	stur	x2, [x29, #-24]
   2ae78:	stur	x3, [x29, #-32]
   2ae7c:	ldur	x0, [x29, #-8]
   2ae80:	ldur	w11, [x29, #-12]
   2ae84:	subs	w8, w8, w11
   2ae88:	mov	w12, w8
   2ae8c:	ubfx	x12, x12, #0, #32
   2ae90:	str	x0, [sp, #24]
   2ae94:	mov	x0, x12
   2ae98:	str	w9, [sp, #20]
   2ae9c:	str	x10, [sp, #8]
   2aea0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2aea4:	str	x0, [sp, #32]
   2aea8:	str	x1, [sp, #40]
   2aeac:	ldr	x0, [sp, #24]
   2aeb0:	ldr	x1, [sp, #8]
   2aeb4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2aeb8:	ldr	w0, [sp, #20]
   2aebc:	ldp	x29, x30, [sp, #80]
   2aec0:	add	sp, sp, #0x60
   2aec4:	ret

000000000002aec8 <_ZL25DecodeFMOVLaneInstructionRN4llvm6MCInstEjmPKv>:
   2aec8:	sub	sp, sp, #0x70
   2aecc:	stp	x29, x30, [sp, #96]
   2aed0:	add	x29, sp, #0x60
   2aed4:	mov	w8, wzr
   2aed8:	mov	w9, #0x5                   	// #5
   2aedc:	mov	w10, #0x10                  	// #16
   2aee0:	mov	w11, #0x1                   	// #1
   2aee4:	stur	x0, [x29, #-8]
   2aee8:	stur	w1, [x29, #-12]
   2aeec:	stur	x2, [x29, #-24]
   2aef0:	stur	x3, [x29, #-32]
   2aef4:	ldur	w0, [x29, #-12]
   2aef8:	mov	w1, w8
   2aefc:	mov	w2, w9
   2af00:	str	w9, [sp, #28]
   2af04:	str	w10, [sp, #24]
   2af08:	str	w11, [sp, #20]
   2af0c:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2af10:	stur	w0, [x29, #-36]
   2af14:	ldur	w0, [x29, #-12]
   2af18:	ldr	w1, [sp, #28]
   2af1c:	ldr	w2, [sp, #28]
   2af20:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2af24:	stur	w0, [x29, #-40]
   2af28:	ldur	w0, [x29, #-12]
   2af2c:	ldr	w1, [sp, #24]
   2af30:	ldr	w2, [sp, #20]
   2af34:	bl	fbc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jj>
   2af38:	stur	w0, [x29, #-44]
   2af3c:	ldur	w8, [x29, #-44]
   2af40:	cbz	w8, 2af74 <_ZL25DecodeFMOVLaneInstructionRN4llvm6MCInstEjmPKv+0xac>
   2af44:	ldur	x0, [x29, #-8]
   2af48:	ldur	w1, [x29, #-36]
   2af4c:	ldur	x2, [x29, #-24]
   2af50:	ldur	x3, [x29, #-32]
   2af54:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   2af58:	ldur	x8, [x29, #-8]
   2af5c:	ldur	w1, [x29, #-40]
   2af60:	ldur	x2, [x29, #-24]
   2af64:	ldur	x3, [x29, #-32]
   2af68:	mov	x0, x8
   2af6c:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2af70:	b	2afa0 <_ZL25DecodeFMOVLaneInstructionRN4llvm6MCInstEjmPKv+0xd8>
   2af74:	ldur	x0, [x29, #-8]
   2af78:	ldur	w1, [x29, #-36]
   2af7c:	ldur	x2, [x29, #-24]
   2af80:	ldur	x3, [x29, #-32]
   2af84:	bl	272a8 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv>
   2af88:	ldur	x8, [x29, #-8]
   2af8c:	ldur	w1, [x29, #-40]
   2af90:	ldur	x2, [x29, #-24]
   2af94:	ldur	x3, [x29, #-32]
   2af98:	mov	x0, x8
   2af9c:	bl	28cd0 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv>
   2afa0:	ldur	x0, [x29, #-8]
   2afa4:	mov	x8, #0x1                   	// #1
   2afa8:	str	x0, [sp, #8]
   2afac:	mov	x0, x8
   2afb0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2afb4:	add	x8, sp, #0x20
   2afb8:	str	x0, [sp, #32]
   2afbc:	str	x1, [sp, #40]
   2afc0:	ldr	x0, [sp, #8]
   2afc4:	mov	x1, x8
   2afc8:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2afcc:	mov	w0, #0x3                   	// #3
   2afd0:	ldp	x29, x30, [sp, #96]
   2afd4:	add	sp, sp, #0x70
   2afd8:	ret

000000000002afdc <_ZL18DecodeVecShiftRImmRN4llvm6MCInstEjj>:
   2afdc:	sub	sp, sp, #0x50
   2afe0:	stp	x29, x30, [sp, #64]
   2afe4:	add	x29, sp, #0x40
   2afe8:	mov	w8, #0x3                   	// #3
   2afec:	add	x9, sp, #0x20
   2aff0:	stur	x0, [x29, #-8]
   2aff4:	stur	w1, [x29, #-12]
   2aff8:	stur	w2, [x29, #-16]
   2affc:	ldur	x0, [x29, #-8]
   2b000:	ldur	w10, [x29, #-16]
   2b004:	ldur	w11, [x29, #-12]
   2b008:	subs	w10, w10, w11
   2b00c:	mov	w12, w10
   2b010:	ubfx	x12, x12, #0, #32
   2b014:	str	x0, [sp, #24]
   2b018:	mov	x0, x12
   2b01c:	str	w8, [sp, #20]
   2b020:	str	x9, [sp, #8]
   2b024:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b028:	str	x0, [sp, #32]
   2b02c:	str	x1, [sp, #40]
   2b030:	ldr	x0, [sp, #24]
   2b034:	ldr	x1, [sp, #8]
   2b038:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b03c:	ldr	w0, [sp, #20]
   2b040:	ldp	x29, x30, [sp, #64]
   2b044:	add	sp, sp, #0x50
   2b048:	ret

000000000002b04c <_ZL18DecodeVecShiftLImmRN4llvm6MCInstEjj>:
   2b04c:	sub	sp, sp, #0x50
   2b050:	stp	x29, x30, [sp, #64]
   2b054:	add	x29, sp, #0x40
   2b058:	mov	w8, #0x3                   	// #3
   2b05c:	add	x9, sp, #0x20
   2b060:	stur	x0, [x29, #-8]
   2b064:	stur	w1, [x29, #-12]
   2b068:	stur	w2, [x29, #-16]
   2b06c:	ldur	x0, [x29, #-8]
   2b070:	ldur	w10, [x29, #-12]
   2b074:	ldur	w11, [x29, #-16]
   2b078:	add	w10, w10, w11
   2b07c:	ldur	w11, [x29, #-16]
   2b080:	subs	w11, w11, #0x1
   2b084:	and	w10, w10, w11
   2b088:	mov	w12, w10
   2b08c:	ubfx	x12, x12, #0, #32
   2b090:	str	x0, [sp, #24]
   2b094:	mov	x0, x12
   2b098:	str	w8, [sp, #20]
   2b09c:	str	x9, [sp, #8]
   2b0a0:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b0a4:	str	x0, [sp, #32]
   2b0a8:	str	x1, [sp, #40]
   2b0ac:	ldr	x0, [sp, #24]
   2b0b0:	ldr	x1, [sp, #8]
   2b0b4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b0b8:	ldr	w0, [sp, #20]
   2b0bc:	ldp	x29, x30, [sp, #64]
   2b0c0:	add	sp, sp, #0x50
   2b0c4:	ret

000000000002b0c8 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>:
   2b0c8:	sub	sp, sp, #0x40
   2b0cc:	stp	x29, x30, [sp, #48]
   2b0d0:	add	x29, sp, #0x30
   2b0d4:	stur	x0, [x29, #-16]
   2b0d8:	stur	w1, [x29, #-20]
   2b0dc:	ldur	x8, [x29, #-16]
   2b0e0:	lsr	x8, x8, #12
   2b0e4:	and	x8, x8, #0x1
   2b0e8:	str	w8, [sp, #24]
   2b0ec:	ldur	x9, [x29, #-16]
   2b0f0:	and	x9, x9, #0x3f
   2b0f4:	str	w9, [sp, #20]
   2b0f8:	ldur	w8, [x29, #-20]
   2b0fc:	cmp	w8, #0x20
   2b100:	b.ne	2b11c <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj+0x54>  // b.any
   2b104:	ldr	w8, [sp, #24]
   2b108:	cbz	w8, 2b11c <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj+0x54>
   2b10c:	mov	w8, wzr
   2b110:	and	w8, w8, #0x1
   2b114:	sturb	w8, [x29, #-1]
   2b118:	b	2b1b8 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj+0xf0>
   2b11c:	ldr	w8, [sp, #24]
   2b120:	ldr	w9, [sp, #20]
   2b124:	mvn	w9, w9
   2b128:	and	w9, w9, #0x3f
   2b12c:	orr	w0, w9, w8, lsl #6
   2b130:	mov	w1, #0x2                   	// #2
   2b134:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b138:	mov	w8, #0x1f                  	// #31
   2b13c:	subs	w8, w8, w0
   2b140:	str	w8, [sp, #16]
   2b144:	ldr	w8, [sp, #16]
   2b148:	cmp	w8, #0x0
   2b14c:	cset	w8, ge  // ge = tcont
   2b150:	tbnz	w8, #0, 2b164 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj+0x9c>
   2b154:	mov	w8, wzr
   2b158:	and	w8, w8, #0x1
   2b15c:	sturb	w8, [x29, #-1]
   2b160:	b	2b1b8 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj+0xf0>
   2b164:	ldr	w8, [sp, #16]
   2b168:	mov	w9, #0x1                   	// #1
   2b16c:	lsl	w8, w9, w8
   2b170:	str	w8, [sp, #12]
   2b174:	ldr	w8, [sp, #20]
   2b178:	ldr	w9, [sp, #12]
   2b17c:	subs	w9, w9, #0x1
   2b180:	and	w8, w8, w9
   2b184:	str	w8, [sp, #8]
   2b188:	ldr	w8, [sp, #8]
   2b18c:	ldr	w9, [sp, #12]
   2b190:	subs	w9, w9, #0x1
   2b194:	cmp	w8, w9
   2b198:	b.ne	2b1ac <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj+0xe4>  // b.any
   2b19c:	mov	w8, wzr
   2b1a0:	and	w8, w8, #0x1
   2b1a4:	sturb	w8, [x29, #-1]
   2b1a8:	b	2b1b8 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj+0xf0>
   2b1ac:	mov	w8, #0x1                   	// #1
   2b1b0:	and	w8, w8, #0x1
   2b1b4:	sturb	w8, [x29, #-1]
   2b1b8:	ldurb	w8, [x29, #-1]
   2b1bc:	and	w0, w8, #0x1
   2b1c0:	ldp	x29, x30, [sp, #48]
   2b1c4:	add	sp, sp, #0x40
   2b1c8:	ret

000000000002b1cc <_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv>:
   2b1cc:	sub	sp, sp, #0x60
   2b1d0:	stp	x29, x30, [sp, #80]
   2b1d4:	add	x29, sp, #0x50
   2b1d8:	stur	x0, [x29, #-16]
   2b1dc:	stur	w1, [x29, #-20]
   2b1e0:	stur	w2, [x29, #-24]
   2b1e4:	stur	x3, [x29, #-32]
   2b1e8:	str	x4, [sp, #40]
   2b1ec:	ldur	w8, [x29, #-24]
   2b1f0:	and	w8, w8, #0x1
   2b1f4:	cbz	w8, 2b200 <_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv+0x34>
   2b1f8:	stur	wzr, [x29, #-4]
   2b1fc:	b	2b264 <_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv+0x98>
   2b200:	ldur	w8, [x29, #-20]
   2b204:	mov	w9, w8
   2b208:	mov	x10, #0x20                  	// #32
   2b20c:	mul	x9, x10, x9
   2b210:	adrp	x10, 0 <_ZN4llvm24AArch64MCRegisterClassesE>
   2b214:	ldr	x10, [x10]
   2b218:	add	x0, x10, x9
   2b21c:	ldur	w8, [x29, #-24]
   2b220:	mov	w11, #0x2                   	// #2
   2b224:	udiv	w1, w8, w11
   2b228:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b22c:	str	w0, [sp, #36]
   2b230:	ldur	x0, [x29, #-16]
   2b234:	ldr	w8, [sp, #36]
   2b238:	str	x0, [sp, #8]
   2b23c:	mov	w0, w8
   2b240:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b244:	add	x9, sp, #0x10
   2b248:	str	x0, [sp, #16]
   2b24c:	str	x1, [sp, #24]
   2b250:	ldr	x0, [sp, #8]
   2b254:	mov	x1, x9
   2b258:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b25c:	mov	w8, #0x3                   	// #3
   2b260:	stur	w8, [x29, #-4]
   2b264:	ldur	w0, [x29, #-4]
   2b268:	ldp	x29, x30, [sp, #80]
   2b26c:	add	sp, sp, #0x60
   2b270:	ret

000000000002b274 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv>:
   2b274:	sub	sp, sp, #0x60
   2b278:	stp	x29, x30, [sp, #80]
   2b27c:	add	x29, sp, #0x50
   2b280:	stur	x0, [x29, #-16]
   2b284:	stur	w1, [x29, #-20]
   2b288:	stur	x2, [x29, #-32]
   2b28c:	str	x3, [sp, #40]
   2b290:	ldur	w8, [x29, #-20]
   2b294:	cmp	w8, #0x1f
   2b298:	b.ls	2b2a4 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv+0x30>  // b.plast
   2b29c:	stur	wzr, [x29, #-4]
   2b2a0:	b	2b2f0 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv+0x7c>
   2b2a4:	ldur	w8, [x29, #-20]
   2b2a8:	mov	w9, w8
   2b2ac:	adrp	x10, 0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b2b0:	add	x10, x10, #0x0
   2b2b4:	ldr	w8, [x10, x9, lsl #2]
   2b2b8:	str	w8, [sp, #36]
   2b2bc:	ldur	x0, [x29, #-16]
   2b2c0:	ldr	w8, [sp, #36]
   2b2c4:	str	x0, [sp, #8]
   2b2c8:	mov	w0, w8
   2b2cc:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b2d0:	add	x9, sp, #0x10
   2b2d4:	str	x0, [sp, #16]
   2b2d8:	str	x1, [sp, #24]
   2b2dc:	ldr	x0, [sp, #8]
   2b2e0:	mov	x1, x9
   2b2e4:	bl	0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>
   2b2e8:	mov	w8, #0x3                   	// #3
   2b2ec:	stur	w8, [x29, #-4]
   2b2f0:	ldur	w0, [x29, #-4]
   2b2f4:	ldp	x29, x30, [sp, #80]
   2b2f8:	add	sp, sp, #0x60
   2b2fc:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhEixEm:

0000000000000000 <_ZNK4llvm8ArrayRefIhEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	x10, [x8, #8]
  20:	mov	w11, #0x0                   	// #0
  24:	cmp	x9, x10
  28:	str	x8, [sp, #8]
  2c:	str	w11, [sp, #4]
  30:	b.cs	3c <_ZNK4llvm8ArrayRefIhEixEm+0x3c>  // b.hs, b.nlast
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZNK4llvm8ArrayRefIhEixEm+0x48>
  44:	b	4c <_ZNK4llvm8ArrayRefIhEixEm+0x4c>
  48:	b	6c <_ZNK4llvm8ArrayRefIhEixEm+0x6c>
  4c:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xfa                  	// #250
  60:	adrp	x3, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldr	x9, [x8]
  74:	ldr	x10, [sp, #16]
  78:	add	x0, x9, x10
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE:

0000000000000000 <_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x8, [x9, #120]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISK_EEE:

0000000000000000 <_ZN4llvm14TargetRegistry20RegisterMCSymbolizerERNS_6TargetEPFPNS_12MCSymbolizerERKNS_6TripleEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISK_EEE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x8, [x9, #208]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm19AArch64DisassemblerD2Ev:

0000000000000000 <_ZN4llvm19AArch64DisassemblerD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm14MCDisassemblerD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm19AArch64DisassemblerD0Ev:

0000000000000000 <_ZN4llvm19AArch64DisassemblerD0Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm19AArch64DisassemblerD0Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZdlPv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm19AArch64DisassemblerC2ERKNS_15MCSubtargetInfoERNS_9MCContextE:

0000000000000000 <_ZN4llvm19AArch64DisassemblerC2ERKNS_15MCSubtargetInfoERNS_9MCContextE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	adrp	x8, 0 <_ZN4llvm19AArch64DisassemblerC2ERKNS_15MCSubtargetInfoERNS_9MCContextE>
  10:	add	x8, x8, #0x0
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	stur	x1, [x29, #-16]
  20:	str	x2, [sp, #24]
  24:	ldur	x9, [x29, #-8]
  28:	ldur	x1, [x29, #-16]
  2c:	ldr	x2, [sp, #24]
  30:	mov	x0, x9
  34:	str	x8, [sp, #16]
  38:	str	x9, [sp, #8]
  3c:	bl	0 <_ZN4llvm19AArch64DisassemblerC2ERKNS_15MCSubtargetInfoERNS_9MCContextE>
  40:	ldr	x8, [sp, #16]
  44:	ldr	x9, [sp, #8]
  48:	str	x8, [x9]
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm14MCDisassemblerC2ERKNS_15MCSubtargetInfoERNS_9MCContextE:

0000000000000000 <_ZN4llvm14MCDisassemblerC2ERKNS_15MCSubtargetInfoERNS_9MCContextE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	adrp	x8, 0 <_ZTVN4llvm14MCDisassemblerE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	mov	x9, xzr
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	str	x2, [sp, #24]
  28:	ldur	x10, [x29, #-8]
  2c:	str	x8, [x10]
  30:	ldr	x8, [sp, #24]
  34:	str	x8, [x10, #8]
  38:	ldur	x8, [x29, #-16]
  3c:	str	x8, [x10, #16]
  40:	add	x0, x10, #0x18
  44:	str	x9, [sp, #16]
  48:	str	x10, [sp, #8]
  4c:	bl	0 <_ZN4llvm14MCDisassemblerC2ERKNS_15MCSubtargetInfoERNS_9MCContextE>
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [sp, #8]
  58:	str	x8, [x9, #32]
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_vEEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_vEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	xzr, [x8]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2IS3_vEEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm12MCSymbolizerESt14default_deleteIS1_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm12MCSymbolizerESt14default_deleteIS1_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm12MCSymbolizerEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm12MCSymbolizerELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm12MCSymbolizerEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_>
  38:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2EOS4_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm25AArch64ExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_:

0000000000000000 <_ZN4llvm25AArch64ExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	adrp	x8, 0 <_ZTVN4llvm25AArch64ExternalSymbolizerE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	add	x9, sp, #0x30
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	stur	x3, [x29, #-24]
  28:	stur	x4, [x29, #-32]
  2c:	stur	x5, [x29, #-40]
  30:	ldur	x10, [x29, #-8]
  34:	ldur	x1, [x29, #-16]
  38:	mov	x0, x2
  3c:	str	x8, [sp, #40]
  40:	str	x9, [sp, #32]
  44:	str	x10, [sp, #24]
  48:	str	x1, [sp, #16]
  4c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  50:	ldr	x8, [sp, #32]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  64:	ldur	x3, [x29, #-24]
  68:	ldur	x4, [x29, #-32]
  6c:	ldur	x5, [x29, #-40]
  70:	ldr	x0, [sp, #24]
  74:	ldr	x1, [sp, #16]
  78:	ldr	x2, [sp, #32]
  7c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  80:	ldr	x0, [sp, #32]
  84:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  88:	ldr	x8, [sp, #40]
  8c:	ldr	x9, [sp, #24]
  90:	str	x8, [x9]
  94:	ldp	x29, x30, [sp, #96]
  98:	add	sp, sp, #0x70
  9c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm16MCRelocationInfoEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm16MCRelocationInfoEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_EEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm16MCRelocationInfoEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm16MCRelocationInfoESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm16MCRelocationInfoEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm16MCRelocationInfoEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm16MCRelocationInfoEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm16MCRelocationInfoESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2IS3_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2IS3_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm16MCRelocationInfoEEEEC2IS3_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC2IRS2_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm16MCRelocationInfoELb0EEC2IRS2_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm16MCRelocationInfoEELb1EEC2IS3_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_:

0000000000000000 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	adrp	x8, 0 <_ZTVN4llvm20MCExternalSymbolizerE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	add	x9, sp, #0x30
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	stur	x3, [x29, #-24]
  28:	stur	x4, [x29, #-32]
  2c:	stur	x5, [x29, #-40]
  30:	ldur	x10, [x29, #-8]
  34:	ldur	x1, [x29, #-16]
  38:	mov	x0, x2
  3c:	str	x8, [sp, #40]
  40:	str	x9, [sp, #32]
  44:	str	x10, [sp, #24]
  48:	str	x1, [sp, #16]
  4c:	bl	0 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  50:	ldr	x8, [sp, #32]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  64:	ldr	x0, [sp, #24]
  68:	ldr	x1, [sp, #16]
  6c:	ldr	x2, [sp, #32]
  70:	bl	0 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZN4llvm20MCExternalSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPFiPvmmmiS8_EPFPKcS8_mPmmPSC_ES8_>
  7c:	ldr	x8, [sp, #40]
  80:	ldr	x9, [sp, #24]
  84:	str	x8, [x9]
  88:	ldur	x10, [x29, #-24]
  8c:	str	x10, [x9, #24]
  90:	ldur	x10, [x29, #-32]
  94:	str	x10, [x9, #32]
  98:	ldur	x10, [x29, #-40]
  9c:	str	x10, [x9, #40]
  a0:	ldp	x29, x30, [sp, #96]
  a4:	add	sp, sp, #0x70
  a8:	ret

Disassembly of section .text._ZN4llvm12MCSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE:

0000000000000000 <_ZN4llvm12MCSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm12MCSymbolizerE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	str	x8, [x9]
  28:	ldr	x8, [sp, #16]
  2c:	str	x8, [x9, #8]
  30:	add	x0, x9, #0x10
  34:	str	x0, [sp, #8]
  38:	mov	x0, x2
  3c:	bl	0 <_ZN4llvm12MCSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE>
  40:	ldr	x8, [sp, #8]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp]
  50:	bl	0 <_ZN4llvm12MCSymbolizerC2ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE>
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm16MCRelocationInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv:

0000000000000000 <_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0xb8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEj:

0000000000000000 <_ZN4llvm11raw_ostreamlsEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13decodeULEB128EPKhPjS1_PPKc:

0000000000000000 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc>:
   0:	sub	sp, sp, #0x50
   4:	str	x0, [sp, #64]
   8:	str	x1, [sp, #56]
   c:	str	x2, [sp, #48]
  10:	str	x3, [sp, #40]
  14:	ldr	x8, [sp, #64]
  18:	str	x8, [sp, #32]
  1c:	str	xzr, [sp, #24]
  20:	str	wzr, [sp, #20]
  24:	ldr	x8, [sp, #40]
  28:	cbz	x8, 38 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x38>
  2c:	ldr	x8, [sp, #40]
  30:	mov	x9, xzr
  34:	str	x9, [x8]
  38:	ldr	x8, [sp, #48]
  3c:	cbz	x8, 8c <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x8c>
  40:	ldr	x8, [sp, #64]
  44:	ldr	x9, [sp, #48]
  48:	cmp	x8, x9
  4c:	b.ne	8c <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x8c>  // b.any
  50:	ldr	x8, [sp, #40]
  54:	cbz	x8, 68 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x68>
  58:	ldr	x8, [sp, #40]
  5c:	adrp	x9, 0 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc>
  60:	add	x9, x9, #0x0
  64:	str	x9, [x8]
  68:	ldr	x8, [sp, #56]
  6c:	cbz	x8, 84 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x84>
  70:	ldr	x8, [sp, #64]
  74:	ldr	x9, [sp, #32]
  78:	subs	x8, x8, x9
  7c:	ldr	x9, [sp, #56]
  80:	str	w8, [x9]
  84:	str	xzr, [sp, #72]
  88:	b	188 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x188>
  8c:	ldr	x8, [sp, #64]
  90:	ldrb	w9, [x8]
  94:	and	w9, w9, #0x7f
  98:	mov	w0, w9
  9c:	sxtw	x8, w0
  a0:	str	x8, [sp, #8]
  a4:	ldr	w9, [sp, #20]
  a8:	cmp	w9, #0x40
  ac:	b.cs	d8 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0xd8>  // b.hs, b.nlast
  b0:	ldr	x8, [sp, #8]
  b4:	ldr	w9, [sp, #20]
  b8:	mov	w10, w9
  bc:	lsl	x8, x8, x10
  c0:	ldr	w9, [sp, #20]
  c4:	mov	w10, w9
  c8:	lsr	x8, x8, x10
  cc:	ldr	x10, [sp, #8]
  d0:	cmp	x8, x10
  d4:	b.eq	114 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x114>  // b.none
  d8:	ldr	x8, [sp, #40]
  dc:	cbz	x8, f0 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0xf0>
  e0:	ldr	x8, [sp, #40]
  e4:	adrp	x9, 0 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc>
  e8:	add	x9, x9, #0x0
  ec:	str	x9, [x8]
  f0:	ldr	x8, [sp, #56]
  f4:	cbz	x8, 10c <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x10c>
  f8:	ldr	x8, [sp, #64]
  fc:	ldr	x9, [sp, #32]
 100:	subs	x8, x8, x9
 104:	ldr	x9, [sp, #56]
 108:	str	w8, [x9]
 10c:	str	xzr, [sp, #72]
 110:	b	188 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x188>
 114:	ldr	x8, [sp, #64]
 118:	ldrb	w9, [x8]
 11c:	and	w9, w9, #0x7f
 120:	mov	w0, w9
 124:	sxtw	x8, w0
 128:	ldr	w9, [sp, #20]
 12c:	mov	w10, w9
 130:	lsl	x8, x8, x10
 134:	ldr	x10, [sp, #24]
 138:	add	x8, x10, x8
 13c:	str	x8, [sp, #24]
 140:	ldr	w9, [sp, #20]
 144:	add	w9, w9, #0x7
 148:	str	w9, [sp, #20]
 14c:	ldr	x8, [sp, #64]
 150:	add	x9, x8, #0x1
 154:	str	x9, [sp, #64]
 158:	ldrb	w10, [x8]
 15c:	cmp	w10, #0x80
 160:	b.ge	38 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x38>  // b.tcont
 164:	ldr	x8, [sp, #56]
 168:	cbz	x8, 180 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x180>
 16c:	ldr	x8, [sp, #64]
 170:	ldr	x9, [sp, #32]
 174:	subs	x8, x8, x9
 178:	ldr	x9, [sp, #56]
 17c:	str	w8, [x9]
 180:	ldr	x8, [sp, #24]
 184:	str	x8, [sp, #72]
 188:	ldr	x0, [sp, #72]
 18c:	add	sp, sp, #0x50
 190:	ret

Disassembly of section .text._ZN4llvm6MCInst5clearEv:

0000000000000000 <_ZN4llvm6MCInst5clearEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZN4llvm6MCInst5clearEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm6MCInst9setOpcodeEj:

0000000000000000 <_ZN4llvm6MCInst9setOpcodeEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm6MCInstC2Ev:

0000000000000000 <_ZN4llvm6MCInstC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	wzr, [x8]
  18:	str	wzr, [x8, #4]
  1c:	add	x0, x8, #0x8
  20:	str	x8, [sp]
  24:	bl	0 <_ZN4llvm6MCInstC2Ev>
  28:	ldr	x8, [sp]
  2c:	add	x0, x8, #0x10
  30:	bl	0 <_ZN4llvm6MCInstC2Ev>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm6MCInstaSERKS0_:

0000000000000000 <_ZN4llvm6MCInstaSERKS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	q0, [x9]
  20:	str	q0, [x8]
  24:	add	x0, x8, #0x10
  28:	ldr	x9, [sp, #16]
  2c:	add	x1, x9, #0x10
  30:	str	x8, [sp, #8]
  34:	bl	0 <_ZN4llvm6MCInstaSERKS0_>
  38:	ldr	x8, [sp, #8]
  3c:	mov	x0, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm6MCInstD2Ev:

0000000000000000 <_ZN4llvm6MCInstD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZN4llvm6MCInstD2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm13FeatureBitsetixEj:

0000000000000000 <_ZNK4llvm13FeatureBitsetixEj>:
   0:	sub	sp, sp, #0x20
   4:	mov	w8, #0x40                  	// #64
   8:	mov	x9, #0x1                   	// #1
   c:	str	x0, [sp, #24]
  10:	str	w1, [sp, #20]
  14:	ldr	x10, [sp, #24]
  18:	ldr	w11, [sp, #20]
  1c:	udiv	w12, w11, w8
  20:	mul	w12, w12, w8
  24:	subs	w11, w11, w12
  28:	mov	w13, w11
  2c:	lsl	x9, x9, x13
  30:	str	x9, [sp, #8]
  34:	ldr	w11, [sp, #20]
  38:	udiv	w8, w11, w8
  3c:	ldr	x9, [x10, w8, uxtw #3]
  40:	ldr	x10, [sp, #8]
  44:	tst	x9, x10
  48:	cset	w8, ne  // ne = any
  4c:	and	w0, w8, #0x1
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9MCOperandEE5clearEv:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9MCOperandEE5clearEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEE5clearEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEE5clearEv>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEE5clearEv>
  44:	ldr	x8, [sp, #16]
  48:	str	wzr, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm6MCInst10addOperandERKNS_9MCOperandE:

0000000000000000 <_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x10
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm9MCOperand9createImmEl:

0000000000000000 <_ZN4llvm9MCOperand9createImmEl>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x2                   	// #2
  10:	add	x9, sp, #0x10
  14:	str	x0, [sp, #8]
  18:	mov	x0, x9
  1c:	str	w8, [sp, #4]
  20:	bl	0 <_ZN4llvm9MCOperand9createImmEl>
  24:	ldr	w8, [sp, #4]
  28:	strb	w8, [sp, #16]
  2c:	ldr	x9, [sp, #8]
  30:	str	x9, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #24]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	q0, [x8]
  60:	str	q0, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9MCOperandC2Ev:

0000000000000000 <_ZN4llvm9MCOperandC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	fmov	d0, xzr
   c:	str	x0, [sp, #8]
  10:	ldr	x9, [sp, #8]
  14:	strb	w8, [x9]
  18:	str	d0, [x9, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm9MCOperand9createRegEj:

0000000000000000 <_ZN4llvm9MCOperand9createRegEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	add	x9, sp, #0x10
  14:	str	w0, [sp, #12]
  18:	mov	x0, x9
  1c:	str	w8, [sp, #8]
  20:	bl	0 <_ZN4llvm9MCOperand9createRegEj>
  24:	ldr	w8, [sp, #8]
  28:	strb	w8, [sp, #16]
  2c:	ldr	w10, [sp, #12]
  30:	str	w10, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #24]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm6MCInst9getOpcodeEv:

0000000000000000 <_ZNK4llvm6MCInst9getOpcodeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17countLeadingZerosIjEEjT_NS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm17countLeadingZerosIjEEjT_NS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	stur	w0, [x29, #-4]
  10:	str	w1, [sp, #8]
  14:	ldur	w0, [x29, #-4]
  18:	ldr	w1, [sp, #8]
  1c:	bl	0 <_ZN4llvm17countLeadingZerosIjEEjT_NS_12ZeroBehaviorE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm6detail19LeadingZerosCounterIjLm4EE5countEjNS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm6detail19LeadingZerosCounterIjLm4EE5countEjNS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w8, [sp, #4]
  10:	cbz	w8, 28 <_ZN4llvm6detail19LeadingZerosCounterIjLm4EE5countEjNS_12ZeroBehaviorE+0x28>
  14:	ldr	w8, [sp, #8]
  18:	cbnz	w8, 28 <_ZN4llvm6detail19LeadingZerosCounterIjLm4EE5countEjNS_12ZeroBehaviorE+0x28>
  1c:	mov	w8, #0x20                  	// #32
  20:	str	w8, [sp, #12]
  24:	b	34 <_ZN4llvm6detail19LeadingZerosCounterIjLm4EE5countEjNS_12ZeroBehaviorE+0x34>
  28:	ldr	w8, [sp, #8]
  2c:	clz	w8, w8
  30:	str	w8, [sp, #12]
  34:	ldr	w0, [sp, #12]
  38:	add	sp, sp, #0x10
  3c:	ret

Disassembly of section .text._ZNK4llvm15MCRegisterClass11getRegisterEj:

0000000000000000 <_ZNK4llvm15MCRegisterClass11getRegisterEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	w9, [sp, #4]
  28:	bl	0 <_ZNK4llvm15MCRegisterClass11getRegisterEj>
  2c:	mov	w9, #0x0                   	// #0
  30:	ldr	w10, [sp, #4]
  34:	cmp	w10, w0
  38:	str	w9, [sp]
  3c:	b.cs	48 <_ZNK4llvm15MCRegisterClass11getRegisterEj+0x48>  // b.hs, b.nlast
  40:	mov	w8, #0x1                   	// #1
  44:	str	w8, [sp]
  48:	ldr	w8, [sp]
  4c:	tbnz	w8, #0, 54 <_ZNK4llvm15MCRegisterClass11getRegisterEj+0x54>
  50:	b	58 <_ZNK4llvm15MCRegisterClass11getRegisterEj+0x58>
  54:	b	78 <_ZNK4llvm15MCRegisterClass11getRegisterEj+0x78>
  58:	adrp	x0, 0 <_ZNK4llvm15MCRegisterClass11getRegisterEj>
  5c:	add	x0, x0, #0x0
  60:	adrp	x1, 0 <_ZNK4llvm15MCRegisterClass11getRegisterEj>
  64:	add	x1, x1, #0x0
  68:	mov	w2, #0x3d                  	// #61
  6c:	adrp	x3, 0 <_ZNK4llvm15MCRegisterClass11getRegisterEj>
  70:	add	x3, x3, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldr	x8, [sp, #8]
  7c:	ldr	x9, [x8]
  80:	ldur	w10, [x29, #-12]
  84:	mov	w11, w10
  88:	ldrh	w0, [x9, x11, lsl #1]
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZNK4llvm15MCRegisterClass10getNumRegsEv:

0000000000000000 <_ZNK4llvm15MCRegisterClass10getNumRegsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #20]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm6MCInst10getOperandEj:

0000000000000000 <_ZN4llvm6MCInst10getOperandEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x10
  1c:	ldr	w9, [sp, #4]
  20:	mov	w1, w9
  24:	bl	0 <_ZN4llvm6MCInst10getOperandEj>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x95                  	// #149
  50:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x10                  	// #16
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm8SysAlias12haveFeaturesENS_13FeatureBitsetE:

0000000000000000 <_ZNK4llvm8SysAlias12haveFeaturesENS_13FeatureBitsetE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	add	x0, x9, #0x10
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNK4llvm8SysAlias12haveFeaturesENS_13FeatureBitsetE>
  28:	ldr	x8, [sp]
  2c:	add	x1, x8, #0x10
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNK4llvm8SysAlias12haveFeaturesENS_13FeatureBitsetE>
  38:	and	w0, w0, #0x1
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNK4llvm14MCDisassembler16getSubtargetInfoEv:

0000000000000000 <_ZNK4llvm14MCDisassembler16getSubtargetInfoEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13FeatureBitsetanERKS0_:

0000000000000000 <_ZNK4llvm13FeatureBitsetanERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x9, [sp, #8]
  18:	ldr	q0, [x9]
  1c:	str	q0, [x8]
  20:	ldr	x9, [x9, #16]
  24:	str	x9, [x8, #16]
  28:	ldr	x1, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZNK4llvm13FeatureBitsetanERKS0_>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm13FeatureBitseteqERKS0_:

0000000000000000 <_ZNK4llvm13FeatureBitseteqERKS0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNK4llvm13FeatureBitseteqERKS0_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZNK4llvm13FeatureBitseteqERKS0_>
  34:	ldur	x8, [x29, #-16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	bl	0 <_ZNK4llvm13FeatureBitseteqERKS0_>
  44:	ldr	x1, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x1
  50:	ldr	x1, [sp, #8]
  54:	ldr	x2, [sp]
  58:	bl	0 <_ZNK4llvm13FeatureBitseteqERKS0_>
  5c:	and	w0, w0, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZN4llvm13FeatureBitsetaNERKS0_:

0000000000000000 <_ZN4llvm13FeatureBitsetaNERKS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	str	wzr, [sp, #12]
  1c:	mov	x0, x8
  20:	str	x8, [sp]
  24:	bl	0 <_ZN4llvm13FeatureBitsetaNERKS0_>
  28:	str	w0, [sp, #8]
  2c:	ldr	w8, [sp, #12]
  30:	ldr	w9, [sp, #8]
  34:	cmp	w8, w9
  38:	b.eq	80 <_ZN4llvm13FeatureBitsetaNERKS0_+0x80>  // b.none
  3c:	ldr	x8, [sp, #16]
  40:	ldr	w9, [sp, #12]
  44:	mov	w10, w9
  48:	mov	x11, #0x8                   	// #8
  4c:	ldr	x8, [x8, x10, lsl #3]
  50:	ldr	w9, [sp, #12]
  54:	mov	w10, w9
  58:	mul	x10, x11, x10
  5c:	ldr	x11, [sp]
  60:	add	x10, x11, x10
  64:	ldr	x12, [x10]
  68:	and	x8, x12, x8
  6c:	str	x8, [x10]
  70:	ldr	w8, [sp, #12]
  74:	add	w8, w8, #0x1
  78:	str	w8, [sp, #12]
  7c:	b	2c <_ZN4llvm13FeatureBitsetaNERKS0_+0x2c>
  80:	ldr	x0, [sp]
  84:	ldp	x29, x30, [sp, #32]
  88:	add	sp, sp, #0x30
  8c:	ret

Disassembly of section .text._ZN4llvm14array_lengthofImLm3EEEmRAT0__T_:

0000000000000000 <_ZN4llvm14array_lengthofImLm3EEEmRAT0__T_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3                   	// #3
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt5equalIPKmS1_EbT_S2_T0_:

0000000000000000 <_ZSt5equalIPKmS1_EbT_S2_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt5equalIPKmS1_EbT_S2_T0_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt5equalIPKmS1_EbT_S2_T0_>
  30:	ldr	x8, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZSt5equalIPKmS1_EbT_S2_T0_>
  40:	ldr	x1, [sp, #16]
  44:	str	x0, [sp]
  48:	mov	x0, x1
  4c:	ldr	x1, [sp, #8]
  50:	ldr	x2, [sp]
  54:	bl	0 <_ZSt5equalIPKmS1_EbT_S2_T0_>
  58:	and	w0, w0, #0x1
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZSt5beginIKmLm3EEPT_RAT0__S1_:

0000000000000000 <_ZSt5beginIKmLm3EEPT_RAT0__S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3endIKmLm3EEPT_RAT0__S1_:

0000000000000000 <_ZSt3endIKmLm3EEPT_RAT0__S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x18
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt11__equal_auxIPKmS1_EbT_S2_T0_:

0000000000000000 <_ZSt11__equal_auxIPKmS1_EbT_S2_T0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt11__equal_auxIPKmS1_EbT_S2_T0_>
  30:	and	w0, w0, #0x1
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt12__niter_baseIPKmET_S2_:

0000000000000000 <_ZSt12__niter_baseIPKmET_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt7__equalILb1EE5equalImEEbPKT_S4_S4_:

0000000000000000 <_ZNSt7__equalILb1EE5equalImEEbPKT_S4_S4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	ldr	x9, [sp, #24]
  20:	ldur	x10, [x29, #-16]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp, #8]
  30:	ldr	x8, [sp, #8]
  34:	cbz	x8, 6c <_ZNSt7__equalILb1EE5equalImEEbPKT_S4_S4_+0x6c>
  38:	ldur	x0, [x29, #-16]
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x8, [sp, #8]
  44:	mov	x9, #0x8                   	// #8
  48:	mul	x2, x9, x8
  4c:	bl	0 <memcmp>
  50:	cmp	w0, #0x0
  54:	cset	w10, ne  // ne = any
  58:	mov	w11, #0x1                   	// #1
  5c:	eor	w10, w10, #0x1
  60:	and	w10, w10, w11
  64:	sturb	w10, [x29, #-1]
  68:	b	78 <_ZNSt7__equalILb1EE5equalImEEbPKT_S4_S4_+0x78>
  6c:	mov	w8, #0x1                   	// #1
  70:	and	w8, w8, #0x1
  74:	sturb	w8, [x29, #-1]
  78:	ldurb	w8, [x29, #-1]
  7c:	and	w0, w8, #0x1
  80:	ldp	x29, x30, [sp, #48]
  84:	add	sp, sp, #0x40
  88:	ret

Disassembly of section .text._ZN4llvm5SMLocC2Ev:

0000000000000000 <_ZN4llvm5SMLocC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9MCOperandELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9MCOperandEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9MCOperandELj8EEaSERKS2_:

0000000000000000 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EEaSERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EEaSERKS2_>
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	x9, [x29, #-24]
  1c:	cmp	x8, x9
  20:	stur	x8, [x29, #-56]
  24:	b.ne	34 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x34>  // b.any
  28:	ldur	x8, [x29, #-56]
  2c:	stur	x8, [x29, #-8]
  30:	b	230 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x230>
  34:	ldur	x0, [x29, #-24]
  38:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  3c:	stur	x0, [x29, #-32]
  40:	ldur	x0, [x29, #-56]
  44:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  48:	stur	x0, [x29, #-40]
  4c:	ldur	x8, [x29, #-40]
  50:	ldur	x9, [x29, #-32]
  54:	cmp	x8, x9
  58:	b.cc	104 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x104>  // b.lo, b.ul, b.last
  5c:	ldur	x8, [x29, #-32]
  60:	cbz	x8, b8 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0xb8>
  64:	ldur	x0, [x29, #-24]
  68:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  6c:	ldur	x8, [x29, #-24]
  70:	stur	x0, [x29, #-64]
  74:	mov	x0, x8
  78:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  7c:	ldur	x8, [x29, #-32]
  80:	mov	x9, #0x10                  	// #16
  84:	mul	x8, x9, x8
  88:	add	x1, x0, x8
  8c:	ldur	x0, [x29, #-56]
  90:	stur	x1, [x29, #-72]
  94:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  98:	ldur	x1, [x29, #-64]
  9c:	str	x0, [sp, #80]
  a0:	mov	x0, x1
  a4:	ldur	x1, [x29, #-72]
  a8:	ldr	x2, [sp, #80]
  ac:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  b0:	stur	x0, [x29, #-48]
  b4:	b	c4 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0xc4>
  b8:	ldur	x0, [x29, #-56]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  c0:	stur	x0, [x29, #-48]
  c4:	ldur	x0, [x29, #-48]
  c8:	ldur	x8, [x29, #-56]
  cc:	str	x0, [sp, #72]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  d8:	ldr	x8, [sp, #72]
  dc:	str	x0, [sp, #64]
  e0:	mov	x0, x8
  e4:	ldr	x1, [sp, #64]
  e8:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  ec:	ldur	x1, [x29, #-32]
  f0:	ldur	x0, [x29, #-56]
  f4:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  f8:	ldur	x8, [x29, #-56]
  fc:	stur	x8, [x29, #-8]
 100:	b	230 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x230>
 104:	ldur	x0, [x29, #-56]
 108:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 10c:	ldur	x8, [x29, #-32]
 110:	cmp	x0, x8
 114:	b.cs	168 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x168>  // b.hs, b.nlast
 118:	ldur	x0, [x29, #-56]
 11c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 120:	ldur	x8, [x29, #-56]
 124:	str	x0, [sp, #56]
 128:	mov	x0, x8
 12c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 130:	ldr	x1, [sp, #56]
 134:	str	x0, [sp, #48]
 138:	mov	x0, x1
 13c:	ldr	x1, [sp, #48]
 140:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 144:	ldur	x0, [x29, #-56]
 148:	mov	x8, xzr
 14c:	mov	x1, x8
 150:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 154:	stur	xzr, [x29, #-40]
 158:	ldur	x1, [x29, #-32]
 15c:	ldur	x0, [x29, #-56]
 160:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 164:	b	1bc <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x1bc>
 168:	ldur	x8, [x29, #-40]
 16c:	cbz	x8, 1bc <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x1bc>
 170:	ldur	x0, [x29, #-24]
 174:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 178:	ldur	x8, [x29, #-24]
 17c:	str	x0, [sp, #40]
 180:	mov	x0, x8
 184:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 188:	ldur	x8, [x29, #-40]
 18c:	mov	x9, #0x10                  	// #16
 190:	mul	x8, x9, x8
 194:	add	x1, x0, x8
 198:	ldur	x0, [x29, #-56]
 19c:	str	x1, [sp, #32]
 1a0:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 1a4:	ldr	x1, [sp, #40]
 1a8:	str	x0, [sp, #24]
 1ac:	mov	x0, x1
 1b0:	ldr	x1, [sp, #32]
 1b4:	ldr	x2, [sp, #24]
 1b8:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 1bc:	ldur	x0, [x29, #-24]
 1c0:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 1c4:	ldur	x8, [x29, #-40]
 1c8:	mov	x9, #0x10                  	// #16
 1cc:	mul	x8, x9, x8
 1d0:	add	x0, x0, x8
 1d4:	ldur	x8, [x29, #-24]
 1d8:	str	x0, [sp, #16]
 1dc:	mov	x0, x8
 1e0:	str	x9, [sp, #8]
 1e4:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 1e8:	ldur	x8, [x29, #-56]
 1ec:	str	x0, [sp]
 1f0:	mov	x0, x8
 1f4:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 1f8:	ldur	x8, [x29, #-40]
 1fc:	ldr	x9, [sp, #8]
 200:	mul	x8, x9, x8
 204:	add	x2, x0, x8
 208:	ldr	x0, [sp, #16]
 20c:	ldr	x1, [sp]
 210:	mov	x8, xzr
 214:	mov	x3, x8
 218:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 21c:	ldur	x1, [x29, #-32]
 220:	ldur	x0, [x29, #-56]
 224:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
 228:	ldur	x8, [x29, #-56]
 22c:	stur	x8, [x29, #-8]
 230:	ldur	x0, [x29, #-8]
 234:	ldp	x29, x30, [sp, #160]
 238:	add	sp, sp, #0xb0
 23c:	ret

Disassembly of section .text._ZSt4copyIPKN4llvm9MCOperandEPS1_ET0_T_S6_S5_:

0000000000000000 <_ZSt4copyIPKN4llvm9MCOperandEPS1_ET0_T_S6_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt4copyIPKN4llvm9MCOperandEPS1_ET0_T_S6_S5_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4copyIPKN4llvm9MCOperandEPS1_ET0_T_S6_S5_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt4copyIPKN4llvm9MCOperandEPS1_ET0_T_S6_S5_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	50 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE+0x50>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x10                  	// #16
  44:	sdiv	x8, x8, x9
  48:	mul	x2, x8, x9
  4c:	bl	0 <memcpy>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKN4llvm9MCOperandEPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKN4llvm9MCOperandEPS1_ET1_T0_S6_S5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm9MCOperandEPS1_ET1_T0_S6_S5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm9MCOperandEPS1_ET1_T0_S6_S5_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm9MCOperandEPS1_ET1_T0_S6_S5_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm9MCOperandEPS1_ET1_T0_S6_S5_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm9MCOperandEPS1_ET1_T0_S6_S5_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKN4llvm9MCOperandEET_S4_:

0000000000000000 <_ZSt12__miter_baseIPKN4llvm9MCOperandEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPN4llvm9MCOperandEET_RKS3_S3_:

0000000000000000 <_ZSt12__niter_wrapIPN4llvm9MCOperandEET_RKS3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKN4llvm9MCOperandEPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKN4llvm9MCOperandEPS1_ET1_T0_S6_S5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKN4llvm9MCOperandEPS1_ET1_T0_S6_S5_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKN4llvm9MCOperandEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPKN4llvm9MCOperandEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm9MCOperandEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm9MCOperandEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm9MCOperandEEEPT_PKS5_S8_S6_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm9MCOperandEEEPT_PKS5_S8_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x10                  	// #16
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cbz	x8, 50 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm9MCOperandEEEPT_PKS5_S8_S6_+0x50>
  38:	ldr	x0, [sp, #8]
  3c:	ldur	x1, [x29, #-8]
  40:	ldr	x8, [sp]
  44:	mov	x9, #0x10                  	// #16
  48:	mul	x2, x9, x8
  4c:	bl	0 <memmove>
  50:	ldr	x8, [sp, #8]
  54:	ldr	x9, [sp]
  58:	mov	x10, #0x10                  	// #16
  5c:	mul	x9, x10, x9
  60:	add	x0, x8, x9
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorINS_9MCOperandELj8EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

AArch64ExternalSymbolizer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x28, [sp, #16]
   8:	mov	x29, sp
   c:	sub	sp, sp, #0x260
  10:	mov	w8, #0x1                   	// #1
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-24]
  1c:	stur	x2, [x29, #-32]
  20:	stur	x3, [x29, #-40]
  24:	stur	x4, [x29, #-48]
  28:	and	w8, w5, w8
  2c:	sturb	w8, [x29, #-49]
  30:	stur	x6, [x29, #-64]
  34:	stur	x7, [x29, #-72]
  38:	ldur	x9, [x29, #-16]
  3c:	ldr	x10, [x9, #32]
  40:	str	x9, [sp, #176]
  44:	cbnz	x10, 58 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x58>
  48:	mov	w8, wzr
  4c:	and	w8, w8, #0x1
  50:	sturb	w8, [x29, #-1]
  54:	b	92c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x92c>
  58:	sub	x0, x29, #0x88
  5c:	mov	w8, wzr
  60:	mov	w1, w8
  64:	mov	x2, #0x40                  	// #64
  68:	bl	0 <memset>
  6c:	ldur	x9, [x29, #-40]
  70:	stur	x9, [x29, #-88]
  74:	ldr	x9, [sp, #176]
  78:	ldr	x10, [x9, #24]
  7c:	cbz	x10, ac <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xac>
  80:	ldr	x8, [sp, #176]
  84:	ldr	x9, [x8, #24]
  88:	ldr	x0, [x8, #40]
  8c:	ldur	x1, [x29, #-48]
  90:	ldur	x3, [x29, #-72]
  94:	mov	x10, xzr
  98:	mov	x2, x10
  9c:	mov	w4, #0x1                   	// #1
  a0:	sub	x5, x29, #0x88
  a4:	blr	x9
  a8:	cbnz	w0, 63c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x63c>
  ac:	ldurb	w8, [x29, #-49]
  b0:	tbnz	w8, #0, b8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xb8>
  b4:	b	170 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x170>
  b8:	sub	x2, x29, #0x90
  bc:	mov	x8, #0x1                   	// #1
  c0:	stur	x8, [x29, #-144]
  c4:	ldr	x8, [sp, #176]
  c8:	ldr	x9, [x8, #32]
  cc:	ldr	x0, [x8, #40]
  d0:	ldur	x10, [x29, #-48]
  d4:	ldur	x11, [x29, #-40]
  d8:	add	x1, x10, x11
  dc:	ldur	x3, [x29, #-48]
  e0:	sub	x4, x29, #0x98
  e4:	blr	x9
  e8:	stur	x0, [x29, #-160]
  ec:	ldur	x8, [x29, #-160]
  f0:	cbz	x8, 110 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x110>
  f4:	ldur	x8, [x29, #-160]
  f8:	sub	x9, x29, #0x88
  fc:	str	x8, [x9, #8]
 100:	mov	x8, #0x1                   	// #1
 104:	stur	x8, [x29, #-136]
 108:	stur	xzr, [x29, #-88]
 10c:	b	120 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x120>
 110:	ldur	x8, [x29, #-48]
 114:	ldur	x9, [x29, #-40]
 118:	add	x8, x8, x9
 11c:	stur	x8, [x29, #-88]
 120:	ldur	x8, [x29, #-144]
 124:	cmp	x8, #0x1
 128:	b.ne	148 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x148>  // b.any
 12c:	ldur	x0, [x29, #-32]
 130:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 134:	add	x1, x1, #0x0
 138:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 13c:	ldur	x1, [x29, #-152]
 140:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 144:	b	16c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x16c>
 148:	ldur	x8, [x29, #-144]
 14c:	cmp	x8, #0x5
 150:	b.ne	16c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x16c>  // b.any
 154:	ldur	x0, [x29, #-32]
 158:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 15c:	add	x1, x1, #0x0
 160:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 164:	ldur	x1, [x29, #-152]
 168:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 16c:	b	63c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x63c>
 170:	ldur	x0, [x29, #-24]
 174:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 178:	cmp	w0, #0x122
 17c:	b.ne	2ac <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2ac>  // b.any
 180:	sub	x2, x29, #0x90
 184:	mov	x8, #0x100000001           	// #4294967297
 188:	stur	x8, [x29, #-144]
 18c:	ldr	x8, [sp, #176]
 190:	ldr	x0, [x8, #8]
 194:	str	x2, [sp, #168]
 198:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 19c:	stur	x0, [x29, #-168]
 1a0:	mov	w9, #0x90000000            	// #-1879048192
 1a4:	stur	w9, [x29, #-172]
 1a8:	ldur	x8, [x29, #-40]
 1ac:	and	x8, x8, #0x3
 1b0:	ldur	w9, [x29, #-172]
 1b4:	mov	w10, w9
 1b8:	orr	x8, x10, x8, lsl #29
 1bc:	stur	w8, [x29, #-172]
 1c0:	ldur	x10, [x29, #-40]
 1c4:	asr	x10, x10, #2
 1c8:	and	x10, x10, #0x7ffff
 1cc:	ldur	w8, [x29, #-172]
 1d0:	mov	w11, w8
 1d4:	orr	x10, x11, x10, lsl #5
 1d8:	stur	w10, [x29, #-172]
 1dc:	ldur	x0, [x29, #-168]
 1e0:	ldur	x11, [x29, #-24]
 1e4:	str	x0, [sp, #160]
 1e8:	mov	x0, x11
 1ec:	mov	w8, wzr
 1f0:	mov	w1, w8
 1f4:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1f8:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1fc:	sub	x11, x29, #0xb0
 200:	str	w0, [sp, #156]
 204:	mov	x0, x11
 208:	ldr	w1, [sp, #156]
 20c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 210:	ldur	w8, [x29, #-176]
 214:	mov	w1, w8
 218:	ldr	x0, [sp, #160]
 21c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 220:	and	w8, w0, #0xffff
 224:	ldur	w9, [x29, #-172]
 228:	orr	w8, w9, w8
 22c:	stur	w8, [x29, #-172]
 230:	ldr	x11, [sp, #176]
 234:	ldr	x12, [x11, #32]
 238:	ldr	x0, [x11, #40]
 23c:	ldur	w8, [x29, #-172]
 240:	mov	w1, w8
 244:	ldur	x3, [x29, #-48]
 248:	ldr	x2, [sp, #168]
 24c:	sub	x4, x29, #0x98
 250:	blr	x12
 254:	ldur	x11, [x29, #-32]
 258:	ldur	x12, [x29, #-48]
 25c:	mov	x13, #0xfffffffffffff000    	// #-4096
 260:	and	x12, x13, x12
 264:	ldur	x13, [x29, #-40]
 268:	mov	x14, #0x1000                	// #4096
 26c:	mul	x13, x13, x14
 270:	add	x12, x12, x13
 274:	sub	x1, x29, #0xd0
 278:	stur	x12, [x29, #-208]
 27c:	sub	x12, x29, #0xc8
 280:	mov	x8, x12
 284:	adrp	x13, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 288:	add	x13, x13, #0x0
 28c:	mov	x0, x13
 290:	str	x11, [sp, #144]
 294:	str	x12, [sp, #136]
 298:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 29c:	ldr	x0, [sp, #144]
 2a0:	ldr	x1, [sp, #136]
 2a4:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
 2a8:	b	63c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x63c>
 2ac:	ldur	x0, [x29, #-24]
 2b0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2b4:	cmp	w0, #0x105
 2b8:	b.eq	2ec <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2ec>  // b.none
 2bc:	ldur	x0, [x29, #-24]
 2c0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2c4:	cmp	w0, #0xa07
 2c8:	b.eq	2ec <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2ec>  // b.none
 2cc:	ldur	x0, [x29, #-24]
 2d0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2d4:	cmp	w0, #0xa02
 2d8:	b.eq	2ec <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2ec>  // b.none
 2dc:	ldur	x0, [x29, #-24]
 2e0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2e4:	cmp	w0, #0x121
 2e8:	b.ne	62c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x62c>  // b.any
 2ec:	ldur	x0, [x29, #-24]
 2f0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2f4:	cmp	w0, #0x105
 2f8:	b.ne	30c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x30c>  // b.any
 2fc:	mov	x8, #0x2                   	// #2
 300:	movk	x8, #0x1, lsl #32
 304:	stur	x8, [x29, #-144]
 308:	b	328 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x328>
 30c:	ldur	x0, [x29, #-24]
 310:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 314:	cmp	w0, #0xa07
 318:	b.ne	328 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x328>  // b.any
 31c:	mov	x8, #0x3                   	// #3
 320:	movk	x8, #0x1, lsl #32
 324:	stur	x8, [x29, #-144]
 328:	ldur	x0, [x29, #-24]
 32c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 330:	cmp	w0, #0xa02
 334:	b.ne	370 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x370>  // b.any
 338:	sub	x2, x29, #0x90
 33c:	mov	x8, #0x4                   	// #4
 340:	movk	x8, #0x1, lsl #32
 344:	stur	x8, [x29, #-144]
 348:	ldr	x8, [sp, #176]
 34c:	ldr	x9, [x8, #32]
 350:	ldr	x0, [x8, #40]
 354:	ldur	x10, [x29, #-48]
 358:	ldur	x11, [x29, #-40]
 35c:	add	x1, x10, x11
 360:	ldur	x3, [x29, #-48]
 364:	sub	x4, x29, #0x98
 368:	blr	x9
 36c:	b	4c0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4c0>
 370:	ldur	x0, [x29, #-24]
 374:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 378:	cmp	w0, #0x121
 37c:	b.ne	3b8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3b8>  // b.any
 380:	sub	x2, x29, #0x90
 384:	mov	x8, #0x5                   	// #5
 388:	movk	x8, #0x1, lsl #32
 38c:	stur	x8, [x29, #-144]
 390:	ldr	x8, [sp, #176]
 394:	ldr	x9, [x8, #32]
 398:	ldr	x0, [x8, #40]
 39c:	ldur	x10, [x29, #-48]
 3a0:	ldur	x11, [x29, #-40]
 3a4:	add	x1, x10, x11
 3a8:	ldur	x3, [x29, #-48]
 3ac:	sub	x4, x29, #0x98
 3b0:	blr	x9
 3b4:	b	4c0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4c0>
 3b8:	ldr	x8, [sp, #176]
 3bc:	ldr	x0, [x8, #8]
 3c0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3c4:	stur	x0, [x29, #-216]
 3c8:	ldur	x0, [x29, #-24]
 3cc:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3d0:	mov	w9, #0xf9400000            	// #-113246208
 3d4:	mov	w10, #0x91000000            	// #-1862270976
 3d8:	cmp	w0, #0x105
 3dc:	csel	w9, w10, w9, eq  // eq = none
 3e0:	stur	w9, [x29, #-220]
 3e4:	ldur	x8, [x29, #-40]
 3e8:	ldur	w9, [x29, #-220]
 3ec:	mov	w11, w9
 3f0:	orr	x8, x11, x8, lsl #10
 3f4:	stur	w8, [x29, #-220]
 3f8:	ldur	x0, [x29, #-216]
 3fc:	ldur	x11, [x29, #-24]
 400:	str	x0, [sp, #128]
 404:	mov	x0, x11
 408:	mov	w1, #0x1                   	// #1
 40c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 410:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 414:	sub	x11, x29, #0xe0
 418:	str	w0, [sp, #124]
 41c:	mov	x0, x11
 420:	ldr	w1, [sp, #124]
 424:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 428:	ldur	w8, [x29, #-224]
 42c:	mov	w1, w8
 430:	ldr	x0, [sp, #128]
 434:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 438:	and	w8, w0, #0xffff
 43c:	ldur	w9, [x29, #-220]
 440:	orr	w8, w9, w8, lsl #5
 444:	stur	w8, [x29, #-220]
 448:	ldur	x0, [x29, #-216]
 44c:	ldur	x11, [x29, #-24]
 450:	str	x0, [sp, #112]
 454:	mov	x0, x11
 458:	mov	w8, wzr
 45c:	mov	w1, w8
 460:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 464:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 468:	sub	x11, x29, #0xe4
 46c:	str	w0, [sp, #108]
 470:	mov	x0, x11
 474:	ldr	w1, [sp, #108]
 478:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 47c:	ldur	w8, [x29, #-228]
 480:	mov	w1, w8
 484:	ldr	x0, [sp, #112]
 488:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 48c:	and	w8, w0, #0xffff
 490:	ldur	w9, [x29, #-220]
 494:	orr	w8, w9, w8
 498:	stur	w8, [x29, #-220]
 49c:	ldr	x11, [sp, #176]
 4a0:	ldr	x12, [x11, #32]
 4a4:	ldr	x0, [x11, #40]
 4a8:	ldur	w8, [x29, #-220]
 4ac:	mov	w1, w8
 4b0:	ldur	x3, [x29, #-48]
 4b4:	sub	x2, x29, #0x90
 4b8:	sub	x4, x29, #0x98
 4bc:	blr	x12
 4c0:	ldur	x8, [x29, #-144]
 4c4:	cmp	x8, #0x2
 4c8:	b.ne	4e8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4e8>  // b.any
 4cc:	ldur	x0, [x29, #-32]
 4d0:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 4d4:	add	x1, x1, #0x0
 4d8:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 4dc:	ldur	x1, [x29, #-152]
 4e0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 4e4:	b	61c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x61c>
 4e8:	ldur	x8, [x29, #-144]
 4ec:	cmp	x8, #0x3
 4f0:	b.ne	54c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x54c>  // b.any
 4f4:	ldur	x0, [x29, #-32]
 4f8:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 4fc:	add	x1, x1, #0x0
 500:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 504:	ldur	x8, [x29, #-32]
 508:	ldur	x1, [x29, #-152]
 50c:	sub	x9, x29, #0xf8
 510:	mov	x0, x9
 514:	str	x8, [sp, #96]
 518:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 51c:	ldur	x1, [x29, #-248]
 520:	ldur	x2, [x29, #-240]
 524:	ldr	x0, [sp, #96]
 528:	mov	w10, wzr
 52c:	and	w3, w10, #0x1
 530:	bl	0 <_ZN4llvm11raw_ostream13write_escapedENS_9StringRefEb>
 534:	ldur	x8, [x29, #-32]
 538:	mov	x0, x8
 53c:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 540:	add	x1, x1, #0x0
 544:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 548:	b	61c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x61c>
 54c:	ldur	x8, [x29, #-144]
 550:	cmp	x8, #0x4
 554:	b.ne	580 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x580>  // b.any
 558:	ldur	x0, [x29, #-32]
 55c:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 560:	add	x1, x1, #0x0
 564:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 568:	ldur	x1, [x29, #-152]
 56c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 570:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 574:	add	x1, x1, #0x0
 578:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 57c:	b	61c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x61c>
 580:	ldur	x8, [x29, #-144]
 584:	cmp	x8, #0x5
 588:	b.ne	5a8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x5a8>  // b.any
 58c:	ldur	x0, [x29, #-32]
 590:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 594:	add	x1, x1, #0x0
 598:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 59c:	ldur	x1, [x29, #-152]
 5a0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5a4:	b	61c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x61c>
 5a8:	ldur	x8, [x29, #-144]
 5ac:	cmp	x8, #0x6
 5b0:	b.ne	5d0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x5d0>  // b.any
 5b4:	ldur	x0, [x29, #-32]
 5b8:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5bc:	add	x1, x1, #0x0
 5c0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5c4:	ldur	x1, [x29, #-152]
 5c8:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5cc:	b	61c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x61c>
 5d0:	ldur	x8, [x29, #-144]
 5d4:	cmp	x8, #0x7
 5d8:	b.ne	5f8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x5f8>  // b.any
 5dc:	ldur	x0, [x29, #-32]
 5e0:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5e4:	add	x1, x1, #0x0
 5e8:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5ec:	ldur	x1, [x29, #-152]
 5f0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 5f4:	b	61c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x61c>
 5f8:	ldur	x8, [x29, #-144]
 5fc:	cmp	x8, #0x8
 600:	b.ne	61c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x61c>  // b.any
 604:	ldur	x0, [x29, #-32]
 608:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 60c:	add	x1, x1, #0x0
 610:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 614:	ldur	x1, [x29, #-152]
 618:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 61c:	mov	w8, wzr
 620:	and	w8, w8, #0x1
 624:	sturb	w8, [x29, #-1]
 628:	b	92c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x92c>
 62c:	mov	w8, wzr
 630:	and	w8, w8, #0x1
 634:	sturb	w8, [x29, #-1]
 638:	b	92c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x92c>
 63c:	mov	x8, xzr
 640:	stur	x8, [x29, #-256]
 644:	ldur	x8, [x29, #-136]
 648:	cbz	x8, 730 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x730>
 64c:	sub	x8, x29, #0x88
 650:	ldr	x8, [x8, #8]
 654:	cbz	x8, 714 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x714>
 658:	sub	x8, x29, #0x88
 65c:	ldr	x1, [x8, #8]
 660:	add	x8, sp, #0x150
 664:	mov	x0, x8
 668:	str	x8, [sp, #88]
 66c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 670:	ldr	x8, [sp, #176]
 674:	ldr	x0, [x8, #8]
 678:	add	x9, sp, #0x130
 67c:	str	x0, [sp, #80]
 680:	mov	x0, x9
 684:	ldr	x1, [sp, #88]
 688:	str	x9, [sp, #72]
 68c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 690:	ldr	x0, [sp, #80]
 694:	ldr	x1, [sp, #72]
 698:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
 69c:	str	x0, [sp, #328]
 6a0:	ldur	x0, [x29, #-80]
 6a4:	bl	944 <_ZL10getVariantm>
 6a8:	strh	w0, [sp, #302]
 6ac:	ldrh	w10, [sp, #302]
 6b0:	cbz	w10, 6fc <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x6fc>
 6b4:	ldr	x0, [sp, #328]
 6b8:	ldrh	w1, [sp, #302]
 6bc:	ldr	x8, [sp, #176]
 6c0:	ldr	x2, [x8, #8]
 6c4:	add	x9, sp, #0x120
 6c8:	str	xzr, [sp, #288]
 6cc:	str	x0, [sp, #64]
 6d0:	mov	x0, x9
 6d4:	str	w1, [sp, #60]
 6d8:	str	x2, [sp, #48]
 6dc:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 6e0:	ldr	x3, [sp, #288]
 6e4:	ldr	x0, [sp, #64]
 6e8:	ldr	w1, [sp, #60]
 6ec:	ldr	x2, [sp, #48]
 6f0:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE>
 6f4:	stur	x0, [x29, #-256]
 6f8:	b	710 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x710>
 6fc:	ldr	x0, [sp, #328]
 700:	ldr	x8, [sp, #176]
 704:	ldr	x1, [x8, #8]
 708:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 70c:	stur	x0, [x29, #-256]
 710:	b	730 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x730>
 714:	ldur	x0, [x29, #-120]
 718:	ldr	x8, [sp, #176]
 71c:	ldr	x1, [x8, #8]
 720:	mov	w9, wzr
 724:	and	w2, w9, #0x1
 728:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 72c:	stur	x0, [x29, #-256]
 730:	mov	x8, xzr
 734:	str	x8, [sp, #280]
 738:	ldur	x8, [x29, #-112]
 73c:	cbz	x8, 7c8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x7c8>
 740:	sub	x8, x29, #0x88
 744:	ldr	x8, [x8, #32]
 748:	cbz	x8, 7ac <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x7ac>
 74c:	sub	x8, x29, #0x88
 750:	ldr	x1, [x8, #32]
 754:	add	x8, sp, #0x108
 758:	mov	x0, x8
 75c:	str	x8, [sp, #40]
 760:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 764:	ldr	x8, [sp, #176]
 768:	ldr	x0, [x8, #8]
 76c:	add	x9, sp, #0xe8
 770:	str	x0, [sp, #32]
 774:	mov	x0, x9
 778:	ldr	x1, [sp, #40]
 77c:	str	x9, [sp, #24]
 780:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 784:	ldr	x0, [sp, #32]
 788:	ldr	x1, [sp, #24]
 78c:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
 790:	str	x0, [sp, #256]
 794:	ldr	x0, [sp, #256]
 798:	ldr	x8, [sp, #176]
 79c:	ldr	x1, [x8, #8]
 7a0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 7a4:	str	x0, [sp, #280]
 7a8:	b	7c8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x7c8>
 7ac:	ldur	x0, [x29, #-96]
 7b0:	ldr	x8, [sp, #176]
 7b4:	ldr	x1, [x8, #8]
 7b8:	mov	w9, wzr
 7bc:	and	w2, w9, #0x1
 7c0:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 7c4:	str	x0, [sp, #280]
 7c8:	mov	x8, xzr
 7cc:	str	x8, [sp, #224]
 7d0:	ldur	x8, [x29, #-88]
 7d4:	cbz	x8, 7f4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x7f4>
 7d8:	ldur	x0, [x29, #-88]
 7dc:	ldr	x8, [sp, #176]
 7e0:	ldr	x1, [x8, #8]
 7e4:	mov	w9, wzr
 7e8:	and	w2, w9, #0x1
 7ec:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 7f0:	str	x0, [sp, #224]
 7f4:	ldr	x8, [sp, #280]
 7f8:	cbz	x8, 888 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x888>
 7fc:	ldur	x8, [x29, #-256]
 800:	cbz	x8, 820 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x820>
 804:	ldur	x0, [x29, #-256]
 808:	ldr	x1, [sp, #280]
 80c:	ldr	x8, [sp, #176]
 810:	ldr	x2, [x8, #8]
 814:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 818:	str	x0, [sp, #208]
 81c:	b	858 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x858>
 820:	ldr	x0, [sp, #280]
 824:	ldr	x8, [sp, #176]
 828:	ldr	x1, [x8, #8]
 82c:	add	x9, sp, #0xc8
 830:	str	xzr, [sp, #200]
 834:	str	x0, [sp, #16]
 838:	mov	x0, x9
 83c:	str	x1, [sp, #8]
 840:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 844:	ldr	x2, [sp, #200]
 848:	ldr	x0, [sp, #16]
 84c:	ldr	x1, [sp, #8]
 850:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 854:	str	x0, [sp, #208]
 858:	ldr	x8, [sp, #224]
 85c:	cbz	x8, 87c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x87c>
 860:	ldr	x0, [sp, #208]
 864:	ldr	x1, [sp, #224]
 868:	ldr	x8, [sp, #176]
 86c:	ldr	x2, [x8, #8]
 870:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 874:	str	x0, [sp, #216]
 878:	b	884 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x884>
 87c:	ldr	x8, [sp, #208]
 880:	str	x8, [sp, #216]
 884:	b	8f4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x8f4>
 888:	ldur	x8, [x29, #-256]
 88c:	cbz	x8, 8c0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x8c0>
 890:	ldr	x8, [sp, #224]
 894:	cbz	x8, 8b4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x8b4>
 898:	ldur	x0, [x29, #-256]
 89c:	ldr	x1, [sp, #224]
 8a0:	ldr	x8, [sp, #176]
 8a4:	ldr	x2, [x8, #8]
 8a8:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 8ac:	str	x0, [sp, #216]
 8b0:	b	8bc <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x8bc>
 8b4:	ldur	x8, [x29, #-256]
 8b8:	str	x8, [sp, #216]
 8bc:	b	8f4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x8f4>
 8c0:	ldr	x8, [sp, #224]
 8c4:	cbz	x8, 8d4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x8d4>
 8c8:	ldr	x8, [sp, #224]
 8cc:	str	x8, [sp, #216]
 8d0:	b	8f4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x8f4>
 8d4:	ldr	x8, [sp, #176]
 8d8:	ldr	x1, [x8, #8]
 8dc:	mov	x9, xzr
 8e0:	mov	x0, x9
 8e4:	mov	w10, wzr
 8e8:	and	w2, w10, #0x1
 8ec:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 8f0:	str	x0, [sp, #216]
 8f4:	ldur	x0, [x29, #-24]
 8f8:	ldr	x8, [sp, #216]
 8fc:	str	x0, [sp]
 900:	mov	x0, x8
 904:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 908:	add	x8, sp, #0xb8
 90c:	str	x0, [sp, #184]
 910:	str	x1, [sp, #192]
 914:	ldr	x0, [sp]
 918:	mov	x1, x8
 91c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 920:	mov	w9, #0x1                   	// #1
 924:	and	w9, w9, #0x1
 928:	sturb	w9, [x29, #-1]
 92c:	ldurb	w8, [x29, #-1]
 930:	and	w0, w8, #0x1
 934:	add	sp, sp, #0x260
 938:	ldr	x28, [sp, #16]
 93c:	ldp	x29, x30, [sp], #32
 940:	ret

0000000000000944 <_ZL10getVariantm>:
 944:	sub	sp, sp, #0x30
 948:	stp	x29, x30, [sp, #32]
 94c:	add	x29, sp, #0x20
 950:	str	x0, [sp, #16]
 954:	ldr	x8, [sp, #16]
 958:	subs	x8, x8, #0x0
 95c:	cmp	x8, #0x6
 960:	str	x8, [sp, #8]
 964:	b.hi	9bc <_ZL10getVariantm+0x78>  // b.pmore
 968:	adrp	x8, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 96c:	add	x8, x8, #0x0
 970:	ldr	x11, [sp, #8]
 974:	ldrsw	x10, [x8, x11, lsl #2]
 978:	add	x9, x8, x10
 97c:	br	x9
 980:	mov	w8, #0x0                   	// #0
 984:	sturh	w8, [x29, #-2]
 988:	b	9d4 <_ZL10getVariantm+0x90>
 98c:	mov	w8, #0x15                  	// #21
 990:	sturh	w8, [x29, #-2]
 994:	b	9d4 <_ZL10getVariantm+0x90>
 998:	mov	w8, #0x16                  	// #22
 99c:	sturh	w8, [x29, #-2]
 9a0:	b	9d4 <_ZL10getVariantm+0x90>
 9a4:	mov	w8, #0x17                  	// #23
 9a8:	sturh	w8, [x29, #-2]
 9ac:	b	9d4 <_ZL10getVariantm+0x90>
 9b0:	mov	w8, #0x18                  	// #24
 9b4:	sturh	w8, [x29, #-2]
 9b8:	b	9d4 <_ZL10getVariantm+0x90>
 9bc:	adrp	x0, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 9c0:	add	x0, x0, #0x0
 9c4:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 9c8:	add	x1, x1, #0x0
 9cc:	mov	w2, #0x27                  	// #39
 9d0:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 9d4:	ldurh	w0, [x29, #-2]
 9d8:	ldp	x29, x30, [sp, #32]
 9dc:	add	sp, sp, #0x30
 9e0:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNK4llvm6MCInst9getOpcodeEv:

0000000000000000 <_ZNK4llvm6MCInst9getOpcodeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9MCContext15getRegisterInfoEv:

0000000000000000 <_ZNK4llvm9MCContext15getRegisterInfoEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE:

0000000000000000 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x4
  10:	stur	w1, [x29, #-4]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x9, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE>
  28:	ldr	x8, [sp, #24]
  2c:	ldr	w10, [x8, #8]
  30:	mov	w11, #0x0                   	// #0
  34:	cmp	w0, w10
  38:	str	w11, [sp, #20]
  3c:	b.cs	48 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE+0x48>  // b.hs, b.nlast
  40:	mov	w8, #0x1                   	// #1
  44:	str	w8, [sp, #20]
  48:	ldr	w8, [sp, #20]
  4c:	tbnz	w8, #0, 54 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE+0x54>
  50:	b	58 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE+0x58>
  54:	b	78 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE+0x78>
  58:	adrp	x0, 0 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE>
  5c:	add	x0, x0, #0x0
  60:	adrp	x1, 0 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE>
  64:	add	x1, x1, #0x0
  68:	mov	w2, #0x224                 	// #548
  6c:	adrp	x3, 0 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE>
  70:	add	x3, x3, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldr	x8, [sp, #24]
  7c:	ldr	x9, [x8, #104]
  80:	sub	x0, x29, #0x4
  84:	str	x9, [sp, #8]
  88:	bl	0 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE>
  8c:	ldr	x8, [sp, #8]
  90:	ldrh	w0, [x8, w0, uxtw #1]
  94:	ldp	x29, x30, [sp, #48]
  98:	add	sp, sp, #0x40
  9c:	ret

Disassembly of section .text._ZN4llvm6MCInst10getOperandEj:

0000000000000000 <_ZN4llvm6MCInst10getOperandEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x10
  1c:	ldr	w9, [sp, #4]
  20:	mov	w1, w9
  24:	bl	0 <_ZN4llvm6MCInst10getOperandEj>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm9MCOperand6getRegEv:

0000000000000000 <_ZNK4llvm9MCOperand6getRegEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm9MCOperand6getRegEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm9MCOperand6getRegEv+0x30>
  2c:	b	38 <_ZNK4llvm9MCOperand6getRegEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm9MCOperand6getRegEv+0x44>
  40:	b	48 <_ZNK4llvm9MCOperand6getRegEv+0x48>
  44:	b	68 <_ZNK4llvm9MCOperand6getRegEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm9MCOperand6getRegEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm9MCOperand6getRegEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x41                  	// #65
  5c:	adrp	x3, 0 <_ZNK4llvm9MCOperand6getRegEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x8, [sp, #16]
  6c:	ldr	w0, [x8, #8]
  70:	ldp	x29, x30, [sp, #32]
  74:	add	sp, sp, #0x30
  78:	ret

Disassembly of section .text._ZN4llvm10MCRegisterC2Ej:

0000000000000000 <_ZN4llvm10MCRegisterC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm6formatIJyEEENS_13format_objectIJDpT_EEEPKcDpRKS2_:

0000000000000000 <_ZN4llvm6formatIJyEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	ldr	x1, [sp, #16]
  1c:	ldr	x2, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm6formatIJyEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm5SMLocC2Ev:

0000000000000000 <_ZN4llvm5SMLocC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE:

0000000000000000 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x2, [x29, #-16]
  20:	str	xzr, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x2, [sp, #8]
  30:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE>
  34:	ldr	x3, [sp, #24]
  38:	ldr	x0, [sp, #16]
  3c:	mov	w9, wzr
  40:	mov	w1, w9
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE:

0000000000000000 <_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x11                  	// #17
  10:	add	x9, sp, #0x20
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	ldur	x1, [x29, #-8]
  24:	ldur	x2, [x29, #-16]
  28:	ldur	x3, [x29, #-24]
  2c:	str	xzr, [sp, #32]
  30:	mov	x0, x9
  34:	str	w8, [sp, #28]
  38:	str	x1, [sp, #16]
  3c:	str	x2, [sp, #8]
  40:	str	x3, [sp]
  44:	bl	0 <_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE>
  48:	ldr	x4, [sp, #32]
  4c:	ldr	w0, [sp, #28]
  50:	ldr	x1, [sp, #16]
  54:	ldr	x2, [sp, #8]
  58:	ldr	x3, [sp]
  5c:	bl	0 <_ZN4llvm12MCBinaryExpr6createENS0_6OpcodeEPKNS_6MCExprES4_RNS_9MCContextENS_5SMLocE>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZN4llvm11MCUnaryExpr11createMinusEPKNS_6MCExprERNS_9MCContextENS_5SMLocE:

0000000000000000 <_ZN4llvm11MCUnaryExpr11createMinusEPKNS_6MCExprERNS_9MCContextENS_5SMLocE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #16]
  18:	str	x1, [sp, #8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	ldur	x9, [x29, #-8]
  28:	str	x9, [sp]
  2c:	ldr	x3, [sp]
  30:	mov	w0, w8
  34:	bl	0 <_ZN4llvm11MCUnaryExpr6createENS0_6OpcodeEPKNS_6MCExprERNS_9MCContextENS_5SMLocE>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE:

0000000000000000 <_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, wzr
  10:	add	x9, sp, #0x20
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	ldur	x1, [x29, #-8]
  24:	ldur	x2, [x29, #-16]
  28:	ldur	x3, [x29, #-24]
  2c:	str	xzr, [sp, #32]
  30:	mov	x0, x9
  34:	str	w8, [sp, #28]
  38:	str	x1, [sp, #16]
  3c:	str	x2, [sp, #8]
  40:	str	x3, [sp]
  44:	bl	0 <_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE>
  48:	ldr	x4, [sp, #32]
  4c:	ldr	w0, [sp, #28]
  50:	ldr	x1, [sp, #16]
  54:	ldr	x2, [sp, #8]
  58:	ldr	x3, [sp]
  5c:	bl	0 <_ZN4llvm12MCBinaryExpr6createENS0_6OpcodeEPKNS_6MCExprES4_RNS_9MCContextENS_5SMLocE>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZN4llvm6MCInst10addOperandERKNS_9MCOperandE:

0000000000000000 <_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x10
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm9MCOperand10createExprEPKNS_6MCExprE:

0000000000000000 <_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x4                   	// #4
  10:	sub	x9, x29, #0x10
  14:	str	x0, [sp, #24]
  18:	mov	x0, x9
  1c:	str	w8, [sp, #20]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE>
  28:	ldr	w8, [sp, #20]
  2c:	sturb	w8, [x29, #-16]
  30:	ldr	x9, [sp, #24]
  34:	ldr	x10, [sp, #8]
  38:	str	x9, [x10, #8]
  3c:	ldur	x0, [x29, #-16]
  40:	ldur	x1, [x29, #-8]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm25AArch64ExternalSymbolizerD2Ev:

0000000000000000 <_ZN4llvm25AArch64ExternalSymbolizerD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizerD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm25AArch64ExternalSymbolizerD0Ev:

0000000000000000 <_ZN4llvm25AArch64ExternalSymbolizerD0Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizerD0Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZdlPv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm10MCRegistercvjEv:

0000000000000000 <_ZNK4llvm10MCRegistercvjEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x95                  	// #149
  50:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x10                  	// #16
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9MCOperand5isRegEv:

0000000000000000 <_ZNK4llvm9MCOperand5isRegEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8]
  10:	cmp	w9, #0x1
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	q0, [x8]
  60:	str	q0, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9MCOperandEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9MCOperandC2Ev:

0000000000000000 <_ZN4llvm9MCOperandC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	fmov	d0, xzr
   c:	str	x0, [sp, #8]
  10:	ldr	x9, [sp, #8]
  14:	strb	w8, [x9]
  18:	str	d0, [x9, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm20MCExternalSymbolizerD2Ev:

0000000000000000 <_ZN4llvm20MCExternalSymbolizerD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12MCSymbolizerD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm13format_objectIJyEEC2EPKcRKy:

0000000000000000 <_ZN4llvm13format_objectIJyEEC2EPKcRKy>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZN4llvm13format_objectIJyEEC2EPKcRKy>
  10:	add	x8, x8, #0x0
  14:	add	x8, x8, #0x10
  18:	sub	x9, x29, #0x19
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	stur	x2, [x29, #-24]
  28:	ldur	x10, [x29, #-8]
  2c:	ldur	x1, [x29, #-16]
  30:	mov	x0, x10
  34:	str	x8, [sp, #24]
  38:	str	x9, [sp, #16]
  3c:	str	x10, [sp, #8]
  40:	bl	0 <_ZN4llvm13format_objectIJyEEC2EPKcRKy>
  44:	ldr	x8, [sp, #24]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9]
  50:	add	x0, x9, #0x10
  54:	ldur	x1, [x29, #-24]
  58:	bl	0 <_ZN4llvm13format_objectIJyEEC2EPKcRKy>
  5c:	ldr	x0, [sp, #16]
  60:	bl	0 <_ZN4llvm13format_objectIJyEEC2EPKcRKy>
  64:	ldp	x29, x30, [sp, #64]
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZN4llvm18format_object_baseC2EPKc:

0000000000000000 <_ZN4llvm18format_object_baseC2EPKc>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm18format_object_baseE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x9, [sp, #8]
  1c:	str	x8, [x9]
  20:	ldr	x8, [sp]
  24:	str	x8, [x9, #8]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNSt5tupleIJyEEC2IvLb1EEERKy:

0000000000000000 <_ZNSt5tupleIJyEEC2IvLb1EEERKy>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt5tupleIJyEEC2IvLb1EEERKy>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJyEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJyEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJyEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJyEE7snprintEPcj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	w2, [sp, #12]
  24:	ldrb	w3, [sp, #11]
  28:	bl	0 <_ZNK4llvm13format_objectIJyEE7snprintEPcj>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJyEEC2ERKy:

0000000000000000 <_ZNSt11_Tuple_implILm0EJyEEC2ERKy>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJyEEC2ERKy>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EyLb0EEC2ERKy:

0000000000000000 <_ZNSt10_Head_baseILm0EyLb0EEC2ERKy>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJyEE13snprint_tupleIJLm0EEEEiPcjSt16integer_sequenceImJXspT_EEE:

0000000000000000 <_ZNK4llvm13format_objectIJyEE13snprint_tupleIJLm0EEEEiPcjSt16integer_sequenceImJXspT_EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	w2, [x29, #-28]
  1c:	ldur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-24]
  24:	ldur	w9, [x29, #-28]
  28:	mov	w1, w9
  2c:	ldr	x2, [x8, #8]
  30:	add	x8, x8, #0x10
  34:	str	x0, [sp, #24]
  38:	mov	x0, x8
  3c:	str	x1, [sp, #16]
  40:	str	x2, [sp, #8]
  44:	bl	0 <_ZNK4llvm13format_objectIJyEE13snprint_tupleIJLm0EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  48:	ldr	x3, [x0]
  4c:	ldr	x0, [sp, #24]
  50:	ldr	x1, [sp, #16]
  54:	ldr	x2, [sp, #8]
  58:	bl	0 <snprintf>
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZSt3getILm0EJyEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm0EJyEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJyEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EyJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EyJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EyJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJyEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJyEE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJyEE7_M_headERKS0_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EyLb0EE7_M_headERKS0_:

0000000000000000 <_ZNSt10_Head_baseILm0EyLb0EE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret
