// Seed: 4267152079
module module_0 (
    input tri id_0
);
  id_2(
      id_0, id_0 - 1, 1
  );
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    input  wor  id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    output wand id_5,
    output wire id_6,
    input  wor  id_7,
    output wor  id_8,
    input  tri0 id_9
);
  supply1 id_11 = 1;
  tri0 id_12;
  assign id_5  = id_7;
  assign id_11 = 1 < 1;
  uwire id_13 = 1'b0;
  module_0(
      id_12
  );
  assign id_12 = 1;
  wire id_14;
  assign #id_15 id_12 = id_2;
endmodule
