{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1663331787239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663331787240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 16 20:36:27 2022 " "Processing started: Fri Sep 16 20:36:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663331787240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1663331787240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640 -c ov5640 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640 -c ov5640" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1663331787240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1663331787461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/isp/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_shift_RAM_8bit " "Found entity 1: line_shift_RAM_8bit" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/isp/isp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/isp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 isp_top " "Found entity 1: isp_top" {  } { { "../rtl/isp/isp_top.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/isp/isp_1bit_dilation.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/isp_1bit_dilation.v" { { "Info" "ISGN_ENTITY_NAME" "1 isp_1bit_dilation " "Found entity 1: isp_1bit_dilation" {  } { { "../rtl/isp/isp_1bit_dilation.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_1bit_dilation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix3_3_generate_8bit " "Found entity 1: matrix3_3_generate_8bit" {  } { { "../rtl/isp/matrix3_3_generate_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix3_3_generate_1bit " "Found entity 1: matrix3_3_generate_1bit" {  } { { "../rtl/isp/matrix3_3_generate_1bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/isp/isp_1bit_erosion.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/isp_1bit_erosion.v" { { "Info" "ISGN_ENTITY_NAME" "1 isp_1bit_erosion " "Found entity 1: isp_1bit_erosion" {  } { { "../rtl/isp/isp_1bit_erosion.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_1bit_erosion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/isp/sobel_isp.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/sobel_isp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_isp " "Found entity 1: sobel_isp" {  } { { "../rtl/isp/sobel_isp.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/sobel_isp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_ycbcr " "Found entity 1: rgb_ycbcr" {  } { { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/ov5640/ov5640_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/ov5640/ov5640_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_top " "Found entity 1: ov5640_top" {  } { { "../rtl/ov5640/ov5640_top.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/ov5640_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/ov5640/ov5640_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/ov5640/ov5640_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_data " "Found entity 1: ov5640_data" {  } { { "../rtl/ov5640/ov5640_data.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/ov5640_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/ov5640/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/ov5640/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_cfg " "Found entity 1: ov5640_cfg" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/ov5640_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I2C_CLK i2c_clk i2c_ctrl.v(4) " "Verilog HDL Declaration information at i2c_ctrl.v(4): object \"I2C_CLK\" differs only in case from object \"i2c_clk\" in the same scope" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663331787517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(12) " "Verilog HDL Declaration information at i2c_ctrl.v(12): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663331787518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(20) " "Verilog HDL Declaration information at i2c_ctrl.v(20): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663331787518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA sdram_write.v(27) " "Verilog HDL Declaration information at sdram_write.v(27): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_write.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663331787520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_end WR_END sdram_write.v(31) " "Verilog HDL Declaration information at sdram_write.v(31): object \"wr_end\" differs only in case from object \"WR_END\" in the same scope" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_write.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663331787520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/sdram/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_write.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA sdram_read.v(27) " "Verilog HDL Declaration information at sdram_read.v(27): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_read.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663331787524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_end RD_END sdram_read.v(31) " "Verilog HDL Declaration information at sdram_read.v(31): object \"rd_end\" differs only in case from object \"RD_END\" in the same scope" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_read.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663331787524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/sdram/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_read.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END sdram_init.v(11) " "Verilog HDL Declaration information at sdram_init.v(11): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_init.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663331787526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787528 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_arbit.v(157) " "Verilog HDL warning at sdram_arbit.v(157): extended using \"x\" or \"z\"" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_arbit.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1663331787530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/sdram/sdram_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_arbit " "Found entity 1: sdram_arbit" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_arbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aref_end AREF_END sdram_a_ref.v(32) " "Verilog HDL Declaration information at sdram_a_ref.v(32): object \"aref_end\" differs only in case from object \"AREF_END\" in the same scope" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_a_ref.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663331787532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/sdram/sdram_a_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_a_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_a_ref " "Found entity 1: sdram_a_ref" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_a_ref.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/sdram/fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ctrl " "Found entity 1: fifo_ctrl" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/fifo_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_data/fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "IP_core/fifo_data/fifo_data.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/fifo_data/fifo_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/tft_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/tft_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ctrl " "Found entity 1: tft_ctrl" {  } { { "../rtl/tft_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/tft_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/rtl/ov5640.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/ov5640.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640 " "Found entity 1: ov5640" {  } { { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787540 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_ov5640_data.v(40) " "Verilog HDL information at tb_ov5640_data.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "../sim/tb_ov5640_data.v" "" { Text "E:/FPGA_isp/ov5640_sobel/sim/tb_ov5640_data.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1663331787542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_isp/ov5640_sobel/sim/tb_ov5640_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/sim/tb_ov5640_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ov5640_data " "Found entity 1: tb_ov5640_data" {  } { { "../sim/tb_ov5640_data.v" "" { Text "E:/FPGA_isp/ov5640_sobel/sim/tb_ov5640_data.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "IP_core/clk_gen/clk_gen.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/shift_register/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/shift_register/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "IP_core/shift_register/shift_register.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/shift_register/shift_register.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/sqrt/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/sqrt/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/shift_register_1bit/shift_register_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/shift_register_1bit/shift_register_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_1bit " "Found entity 1: shift_register_1bit" {  } { { "IP_core/shift_register_1bit/shift_register_1bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/shift_register_1bit/shift_register_1bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "IP_core/fifo/fifo.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/fifo/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ram/blk_mem_gen_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ram/blk_mem_gen_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blk_mem_gen_0 " "Found entity 1: blk_mem_gen_0" {  } { { "IP_core/ram/blk_mem_gen_0.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/ram/blk_mem_gen_0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787555 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(24) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(24): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1663331787557 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(40) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(40): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1663331787558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640 " "Elaborating entity \"ov5640\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1663331787701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:u_clk_gen " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:u_clk_gen\"" {  } { { "../rtl/ov5640.v" "u_clk_gen" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:u_clk_gen\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:u_clk_gen\|altpll:altpll_component\"" {  } { { "IP_core/clk_gen/clk_gen.v" "altpll_component" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/clk_gen/clk_gen.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:u_clk_gen\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:u_clk_gen\|altpll:altpll_component\"" {  } { { "IP_core/clk_gen/clk_gen.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/clk_gen/clk_gen.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331787735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:u_clk_gen\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:u_clk_gen\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 833 " "Parameter \"clk2_phase_shift\" = \"833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787736 ""}  } { { "IP_core/clk_gen/clk_gen.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/clk_gen/clk_gen.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663331787736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/clk_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:u_clk_gen\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_top ov5640_top:u_ov5640_top " "Elaborating entity \"ov5640_top\" for hierarchy \"ov5640_top:u_ov5640_top\"" {  } { { "../rtl/ov5640.v" "u_ov5640_top" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl " "Elaborating entity \"i2c_ctrl\" for hierarchy \"ov5640_top:u_ov5640_top\|i2c_ctrl:u_i2c_ctrl\"" {  } { { "../rtl/ov5640/ov5640_top.v" "u_i2c_ctrl" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/ov5640_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787801 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_ctrl.v(216) " "Verilog HDL or VHDL warning at the i2c_ctrl.v(216): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 216 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1663331787803 "|ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(246) " "Verilog HDL Case Statement information at i2c_ctrl.v(246): all case item expressions in this case statement are onehot" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 246 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1663331787803 "|ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack i2c_ctrl.v(246) " "Verilog HDL Always Construct warning at i2c_ctrl.v(246): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 246 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1663331787803 "|ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack i2c_ctrl.v(246) " "Inferred latch for \"ack\" at i2c_ctrl.v(246)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663331787803 "|ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_cfg ov5640_top:u_ov5640_top\|ov5640_cfg:u_ov5640_cfg " "Elaborating entity \"ov5640_cfg\" for hierarchy \"ov5640_top:u_ov5640_top\|ov5640_cfg:u_ov5640_cfg\"" {  } { { "../rtl/ov5640/ov5640_top.v" "u_ov5640_cfg" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/ov5640_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_data ov5640_top:u_ov5640_top\|ov5640_data:u_ov5640_data " "Elaborating entity \"ov5640_data\" for hierarchy \"ov5640_top:u_ov5640_top\|ov5640_data:u_ov5640_data\"" {  } { { "../rtl/ov5640/ov5640_top.v" "u_ov5640_data" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/ov5640_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isp_top isp_top:u_isp_top " "Elaborating entity \"isp_top\" for hierarchy \"isp_top:u_isp_top\"" {  } { { "../rtl/ov5640.v" "u_isp_top" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_ycbcr isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr " "Elaborating entity \"rgb_ycbcr\" for hierarchy \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\"" {  } { { "../rtl/isp/isp_top.v" "u_rgb_ycbcr" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_isp isp_top:u_isp_top\|sobel_isp:u_sobel_isp " "Elaborating entity \"sobel_isp\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\"" {  } { { "../rtl/isp/isp_top.v" "u_sobel_isp" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix3_3_generate_8bit isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit " "Elaborating entity \"matrix3_3_generate_8bit\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\"" {  } { { "../rtl/isp/sobel_isp.v" "u_matrix3_3_generate_8bit" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/sobel_isp.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 matrix3_3_generate_8bit.v(35) " "Verilog HDL assignment warning at matrix3_3_generate_8bit.v(35): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/isp/matrix3_3_generate_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_8bit.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663331787833 "|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_shift_RAM_8bit isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit " "Elaborating entity \"line_shift_RAM_8bit\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\"" {  } { { "../rtl/isp/matrix3_3_generate_8bit.v" "u_line_shift_RAM_8bit" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_8bit.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 line_shift_RAM_8bit.v(31) " "Verilog HDL assignment warning at line_shift_RAM_8bit.v(31): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663331787836 "|ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blk_mem_gen_0 isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0 " "Elaborating entity \"blk_mem_gen_0\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\"" {  } { { "../rtl/isp/line_shift_RAM_8bit.v" "u_ram_1024x8_0" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\|altsyncram:altsyncram_component\"" {  } { { "IP_core/ram/blk_mem_gen_0.v" "altsyncram_component" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/ram/blk_mem_gen_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\|altsyncram:altsyncram_component\"" {  } { { "IP_core/ram/blk_mem_gen_0.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/ram/blk_mem_gen_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787865 ""}  } { { "IP_core/ram/blk_mem_gen_0.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/ram/blk_mem_gen_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663331787865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_thn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_thn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_thn1 " "Found entity 1: altsyncram_thn1" {  } { { "db/altsyncram_thn1.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/altsyncram_thn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331787920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331787920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_thn1 isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\|altsyncram:altsyncram_component\|altsyncram_thn1:auto_generated " "Elaborating entity \"altsyncram_thn1\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\|altsyncram:altsyncram_component\|altsyncram_thn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt " "Elaborating entity \"sqrt\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\"" {  } { { "../rtl/isp/sobel_isp.v" "u_sqrt" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/sobel_isp.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "IP_core/sqrt/sqrt.v" "ALTSQRT_component" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331787946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 11 " "Parameter \"q_port_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 12 " "Parameter \"r_port_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 21 " "Parameter \"width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787946 ""}  } { { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663331787946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331787964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_qqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_pqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788079 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_oqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_nqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_fpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_epc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_dpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_cpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788418 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_bpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788475 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_apc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788533 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788597 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788602 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788608 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788614 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788616 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788625 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "IP_core/sqrt/sqrt.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isp_1bit_erosion isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0 " "Elaborating entity \"isp_1bit_erosion\" for hierarchy \"isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\"" {  } { { "../rtl/isp/isp_top.v" "u_isp_1bit_erosion0" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix3_3_generate_1bit isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit " "Elaborating entity \"matrix3_3_generate_1bit\" for hierarchy \"isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\"" {  } { { "../rtl/isp/isp_1bit_erosion.v" "u_matrix3_3_generate_1bit" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_1bit_erosion.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 matrix3_3_generate_1bit.v(29) " "Verilog HDL assignment warning at matrix3_3_generate_1bit.v(29): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/isp/matrix3_3_generate_1bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_1bit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663331788646 "|ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_1bit isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit " "Elaborating entity \"shift_register_1bit\" for hierarchy \"isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\"" {  } { { "../rtl/isp/matrix3_3_generate_1bit.v" "u_shift_register_1bit" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_1bit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "IP_core/shift_register_1bit/shift_register_1bit.v" "ALTSHIFT_TAPS_component" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/shift_register_1bit/shift_register_1bit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "IP_core/shift_register_1bit/shift_register_1bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/shift_register_1bit/shift_register_1bit.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331788671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788671 ""}  } { { "IP_core/shift_register_1bit/shift_register_1bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/shift_register_1bit/shift_register_1bit.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663331788671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e501 " "Found entity 1: shift_taps_e501" {  } { { "db/shift_taps_e501.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/shift_taps_e501.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_e501 isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_e501:auto_generated " "Elaborating entity \"shift_taps_e501\" for hierarchy \"isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_e501:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ma1 " "Found entity 1: altsyncram_5ma1" {  } { { "db/altsyncram_5ma1.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/altsyncram_5ma1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ma1 isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_e501:auto_generated\|altsyncram_5ma1:altsyncram2 " "Elaborating entity \"altsyncram_5ma1\" for hierarchy \"isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_e501:auto_generated\|altsyncram_5ma1:altsyncram2\"" {  } { { "db/shift_taps_e501.tdf" "altsyncram2" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/shift_taps_e501.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_auf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_auf " "Found entity 1: cntr_auf" {  } { { "db/cntr_auf.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/cntr_auf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_auf isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_e501:auto_generated\|cntr_auf:cntr1 " "Elaborating entity \"cntr_auf\" for hierarchy \"isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_e501:auto_generated\|cntr_auf:cntr1\"" {  } { { "db/shift_taps_e501.tdf" "cntr1" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/shift_taps_e501.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331788883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331788883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_e501:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"isp_top:u_isp_top\|isp_1bit_erosion:u_isp_1bit_erosion0\|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit\|shift_register_1bit:u_shift_register_1bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_e501:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_auf.tdf" "cmpr4" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/cntr_auf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isp_1bit_dilation isp_top:u_isp_top\|isp_1bit_dilation:u_isp_1bit_dilation " "Elaborating entity \"isp_1bit_dilation\" for hierarchy \"isp_top:u_isp_top\|isp_1bit_dilation:u_isp_1bit_dilation\"" {  } { { "../rtl/isp/isp_top.v" "u_isp_1bit_dilation" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:sdram_top_inst\"" {  } { { "../rtl/ov5640.v" "sdram_top_inst" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ctrl sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst " "Elaborating entity \"fifo_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\"" {  } { { "../rtl/sdram/sdram_top.v" "fifo_ctrl_inst" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data " "Elaborating entity \"fifo_data\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\"" {  } { { "../rtl/sdram/fifo_ctrl.v" "wr_fifo_data" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/fifo_ctrl.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\"" {  } { { "IP_core/fifo_data/fifo_data.v" "dcfifo_component" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\"" {  } { { "IP_core/fifo_data/fifo_data.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331788972 ""}  } { { "IP_core/fifo_data/fifo_data.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663331788972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3fk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3fk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3fk1 " "Found entity 1: dcfifo_3fk1" {  } { { "db/dcfifo_3fk1.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3fk1 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated " "Elaborating entity \"dcfifo_3fk1\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3fk1.tdf" "rdptr_g_gray2bin" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_3fk1.tdf" "rdptr_g1p" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_3fk1.tdf" "wrptr_g1p" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_3fk1.tdf" "fifo_ram" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3fk1.tdf" "rs_brp" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_3fk1.tdf" "rs_dgwp" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_se9:dffpipe5 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_se9:dffpipe5\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe5" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_3fk1.tdf" "ws_dgrp" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_te9:dffpipe7 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_te9:dffpipe7\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe7" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3fk1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3fk1.tdf" "rdempty_eq_comp1_msb" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331789422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331789422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3fk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_ctrl_inst" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_init_inst" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_ctrl.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789500 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_init.v(140) " "Verilog HDL Case Statement information at sdram_init.v(140): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_init.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1663331789501 "|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_arbit sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst " "Elaborating entity \"sdram_arbit\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_arbit_inst" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_ctrl.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789502 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_arbit.v(126) " "Verilog HDL Case Statement information at sdram_arbit.v(126): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_arbit.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1663331789504 "|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_a_ref sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst " "Elaborating entity \"sdram_a_ref\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_a_ref_inst" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_ctrl.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789505 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_a_ref.v(155) " "Verilog HDL Case Statement information at sdram_a_ref.v(155): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_a_ref.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1663331789506 "|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_write sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst " "Elaborating entity \"sdram_write\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_write_inst" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_ctrl.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789506 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(141) " "Verilog HDL Case Statement information at sdram_write.v(141): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_write.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1663331789508 "|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst " "Elaborating entity \"sdram_read\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_read_inst" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_ctrl.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789509 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(151) " "Verilog HDL Case Statement information at sdram_read.v(151): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_read.v" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1663331789510 "|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(172) " "Verilog HDL Case Statement information at sdram_read.v(172): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_read.v" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1663331789510 "|ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ctrl tft_ctrl:u_tft_ctrl " "Elaborating entity \"tft_ctrl\" for hierarchy \"tft_ctrl:u_tft_ctrl\"" {  } { { "../rtl/ov5640.v" "u_tft_ctrl" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331789511 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "11 " "Ignored 11 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1663331789906 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1663331789906 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|Mult1\"" {  } { { "../rtl/isp/sobel_isp.v" "Mult1" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/sobel_isp.v" 93 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331790804 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|Mult0\"" {  } { { "../rtl/isp/sobel_isp.v" "Mult0" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/sobel_isp.v" 93 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331790804 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|Mult5\"" {  } { { "../rtl/isp/rgb_ycbcr.v" "Mult5" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 83 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331790804 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|Mult2\"" {  } { { "../rtl/isp/rgb_ycbcr.v" "Mult2" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331790804 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|Mult0\"" {  } { { "../rtl/isp/rgb_ycbcr.v" "Mult0" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 77 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331790804 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1663331790804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|lpm_mult:Mult1\"" {  } { { "../rtl/isp/sobel_isp.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/sobel_isp.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331790830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|lpm_mult:Mult1 " "Instantiated megafunction \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790830 ""}  } { { "../rtl/isp/sobel_isp.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/sobel_isp.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663331790830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oct " "Found entity 1: mult_oct" {  } { { "db/mult_oct.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/mult_oct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331790882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331790882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\"" {  } { { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331790895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5 " "Instantiated megafunction \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790895 ""}  } { { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663331790895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\|multcore:mult_core isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331790982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331790982 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\|altshift:external_latency_ffs isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\"" {  } { { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331790998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2 " "Instantiated megafunction \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331790998 ""}  } { { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663331790998 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\|multcore:mult_core isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791001 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331791058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331791058 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\|altshift:external_latency_ffs isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\"" {  } { { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331791066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0 " "Instantiated megafunction \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791066 ""}  } { { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663331791066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\|multcore:mult_core isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 77 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791070 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 77 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 77 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663331791125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663331791125 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\|altshift:external_latency_ffs isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"isp_top:u_isp_top\|rgb_ycbcr:u_rgb_ycbcr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/isp/rgb_ycbcr.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v" 77 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663331791128 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1663331791453 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_write.v" 161 -1 0 } } { "../rtl/sdram/sdram_a_ref.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_a_ref.v" 175 -1 0 } } { "../rtl/sdram/sdram_init.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_init.v" 162 -1 0 } } { "../rtl/sdram/sdram_read.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_read.v" 172 -1 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 65 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf" 69 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/a_graycounter_677.tdf" 32 2 0 } } { "../rtl/ov5640/i2c_ctrl.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v" 17 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/a_graycounter_2lc.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1663331791506 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1663331791506 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663331792261 "|ov5640|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663331792261 "|ov5640|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663331792261 "|ov5640|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663331792261 "|ov5640|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov5640_rst_n VCC " "Pin \"ov5640_rst_n\" is stuck at VCC" {  } { { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663331792261 "|ov5640|ov5640_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov5640_pwdn GND " "Pin \"ov5640_pwdn\" is stuck at GND" {  } { { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1663331792261 "|ov5640|ov5640_pwdn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1663331792261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1663331792434 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1663331795722 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_thn1:auto_generated\|ALTSYNCRAM 10 " "Removed 10 MSB VCC or GND address nodes from RAM block \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_thn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_thn1.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/altsyncram_thn1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_core/ram/blk_mem_gen_0.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/ram/blk_mem_gen_0.v" 88 0 0 } } { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 81 0 0 } } { "../rtl/isp/matrix3_3_generate_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_8bit.v" 58 0 0 } } { "../rtl/isp/sobel_isp.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/sobel_isp.v" 55 0 0 } } { "../rtl/isp/isp_top.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_top.v" 38 0 0 } } { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 97 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331795731 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\|altsyncram:altsyncram_component\|altsyncram_thn1:auto_generated\|ALTSYNCRAM 10 " "Removed 10 MSB VCC or GND address nodes from RAM block \"isp_top:u_isp_top\|sobel_isp:u_sobel_isp\|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|blk_mem_gen_0:u_ram_1024x8_0\|altsyncram:altsyncram_component\|altsyncram_thn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_thn1.tdf" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/db/altsyncram_thn1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_core/ram/blk_mem_gen_0.v" "" { Text "E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/ram/blk_mem_gen_0.v" 88 0 0 } } { "../rtl/isp/line_shift_RAM_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v" 65 0 0 } } { "../rtl/isp/matrix3_3_generate_8bit.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_8bit.v" 58 0 0 } } { "../rtl/isp/sobel_isp.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/sobel_isp.v" 55 0 0 } } { "../rtl/isp/isp_top.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_top.v" 38 0 0 } } { "../rtl/ov5640.v" "" { Text "E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v" 97 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331795732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_isp/ov5640_sobel/quartus_prj/output_files/ov5640.map.smsg " "Generated suppressed messages file E:/FPGA_isp/ov5640_sobel/quartus_prj/output_files/ov5640.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1663331795843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1663331796097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663331796097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2142 " "Implemented 2142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1663331796393 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1663331796393 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1663331796393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2005 " "Implemented 2005 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1663331796393 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1663331796393 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1663331796393 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1663331796393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1663331796393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663331796436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 16 20:36:36 2022 " "Processing ended: Fri Sep 16 20:36:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663331796436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663331796436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663331796436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663331796436 ""}
