arch	circuit	vpr_revision	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	routed_wirelength	max_odin_mem	max_abc_mem	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	error	
k6_frac_N10_40nm.xml	diffeq.pre-vpr.blif	a6e4991-dirty	success	50	5.15261	0.82076	0.444984	0.523505	0.073742	5493	-1	-1	101760	1371	1410	559	61	64	39	-1	-1		
