Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Sep 15 02:05:12 2019
| Host         : rootie-ThinkPad-X1 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_drc -file risc16System_wrapper_drc_routed.rpt -pb risc16System_wrapper_drc_routed.pb -rpx risc16System_wrapper_drc_routed.rpx
| Design       : risc16System_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 10
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| CFGBVS-1    | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties         | 1          |
| PDRC-153    | Warning  | Gated clock check                                           | 8          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net risc16System_i/risc16_0/inst/mem/clk is a gated clock net sourced by a combinational pin risc16System_i/risc16_0/inst/mem/pc[15]_i_3/O, cell risc16System_i/risc16_0/inst/mem/pc[15]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net risc16System_i/risc16_0/inst/mem/pc_reg[7]_39[0] is a gated clock net sourced by a combinational pin risc16System_i/risc16_0/inst/mem/imm_reg[6]_i_2/O, cell risc16System_i/risc16_0/inst/mem/imm_reg[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net risc16System_i/risc16_0/inst/mem/pc_reg[7]_40[0] is a gated clock net sourced by a combinational pin risc16System_i/risc16_0/inst/mem/gpr_write_addr_reg[2]_i_2/O, cell risc16System_i/risc16_0/inst/mem/gpr_write_addr_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net risc16System_i/risc16_0/inst/mem/pc_reg[7]_41[0] is a gated clock net sourced by a combinational pin risc16System_i/risc16_0/inst/mem/gpr_write_src_reg[0]_i_1/O, cell risc16System_i/risc16_0/inst/mem/gpr_write_src_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net risc16System_i/risc16_0/inst/mem/pc_reg[7]_42[0] is a gated clock net sourced by a combinational pin risc16System_i/risc16_0/inst/mem/gpr_read_addr_0_reg[2]_i_2/O, cell risc16System_i/risc16_0/inst/mem/gpr_read_addr_0_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net risc16System_i/risc16_0/inst/mem/pc_reg[7]_44 is a gated clock net sourced by a combinational pin risc16System_i/risc16_0/inst/mem/mem_addr_reg[9]_i_2/O, cell risc16System_i/risc16_0/inst/mem/mem_addr_reg[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net risc16System_i/risc16_0/inst/mem/pc_reg[7]_6[0] is a gated clock net sourced by a combinational pin risc16System_i/risc16_0/inst/mem/alu_op_code_reg[1]_i_2/O, cell risc16System_i/risc16_0/inst/mem/alu_op_code_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net risc16System_i/risc16_0/inst/mem/pc_reg[7]_7[0] is a gated clock net sourced by a combinational pin risc16System_i/risc16_0/inst/mem/gpr_read_addr_1_reg[2]_i_2/O, cell risc16System_i/risc16_0/inst/mem/gpr_read_addr_1_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT risc16System_i/risc16_0/inst/mem/pc[15]_i_3 is driving clock pin of 4257 cells. This could lead to large hold time violations. Involved cells are:
risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][0], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][10], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][11], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][12], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][13], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][14], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][15], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][1], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][2], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][3], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][4], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][5], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][6], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][7], risc16System_i/risc16_0/inst/cpu_gpr/r_reg[1][8] (the first 15 of 4257 listed)
Related violations: <none>


