/*
 * Instance header file for PIC32CK2051SG01144
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2023-11-16T06:44:02Z */
#ifndef _PIC32CKSG01_SQI_INSTANCE_
#define _PIC32CKSG01_SQI_INSTANCE_


/* ========== Instance Parameter definitions for SQI peripheral ========== */
#define SQI_ATSPEED_IMPLEMENTED                  (1)        
#define SQI_CBUF_DEPTH                           (3)        
#define SQI_GCLK_ID                              (43)       /* Index of Generic Clock */
#define SQI_INSTANCE_ID                          (96)       /* Instance index for SQI */
#define SQI_MCLK_ID_AHB                          (16)       /* Index for SQI AHB clock */
#define SQI_PAC_ID                               (96)       /* Index for SQI registers write protection */
#define SQI_SFR_ADDRESS                          (0x0ffff000) 
#define SQI_TRXBUF_DEPTH                         (8)        
#define SQI_XIP_ADDRESS                          (0x10)     
#define SQI_XIP_CS_MSB                           (3)        
#define SQI_XIP_HSEL                             (1)        

#endif /* _PIC32CKSG01_SQI_INSTANCE_ */
