INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amruth/Documents/vivado/project_2/project_2.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
ERROR: [VRFC 10-1243] port i must not be declared to be an array [C:/Users/Amruth/Documents/vivado/project_2/project_2.srcs/sources_1/new/decoder.v:24]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/Amruth/Documents/vivado/project_2/project_2.srcs/sources_1/new/decoder.v:29]
ERROR: [VRFC 10-1040] module decoder ignored due to previous errors [C:/Users/Amruth/Documents/vivado/project_2/project_2.srcs/sources_1/new/decoder.v:23]
