/******************************************************************************
*    Copyright (c) 2009-2012 by Hisi.
*    All rights reserved.
* ***
*
******************************************************************************/
#include <common.h>
#include <asm/arch/platform.h>
#include <config.h>

#ifndef CONFIG_UNIFIED_BOOT

#define	W_WHETHER_WRITE		(1<<0)
#define	W_WHETHER_PM		(1<<1)
#define	W_WHETHER_BOOT_NORMAL	(1<<2)
#define	W_BIT_OFFSET		(3)
#define	W_BIT_MASK		(0x1f<<W_BIT_OFFSET)
#define W_REG_BIT_OFFSET	(11)
#define W_REG_BIT_MASK		(0x1f<<W_REG_BIT_OFFSET)

#define	R_WHETHER_READ		(W_WHETHER_WRITE<<16)
#define	R_WHETHER_PM		(W_WHETHER_PM<<16)
#define	R_WHETHER_BOOT_NORMAL	(W_WHETHER_BOOT_NORMAL<<16)
#define	R_BIT_OFFSET		(W_BIT_OFFSET+16)
#define	R_BIT_MASK		(W_BIT_MASK<<16)
#define R_REG_BIT_OFFSET	(W_REG_BIT_OFFSET+16)
#define R_REG_BIT_MASK		(W_REG_BIT_MASK<<16)

#define dsb() __asm__ __volatile__ ("dsb" : : : "memory")

extern long long get_chipid_reg(void);
extern unsigned int get_ca_vendor_reg(void);
extern void reset_cpu(unsigned long addr);
#if defined(CONFIG_AVS_SUPPORT) && !defined(CONFIG_PMU_DEVICE)
extern void set_core_voltage(void);
#endif

struct regentry {
	unsigned int reg_addr;
	unsigned int value;
	unsigned int delay;
	unsigned int attr;
};

static inline void DWB(void) /* drain write buffer */
{
	dsb();
}

static inline unsigned int readl(unsigned addr)
{
	unsigned int val;
	val = (*(volatile unsigned int *)(addr));
	DWB();
	return val;
}

static inline void writel(unsigned val, unsigned addr)
{
	DWB();
	(*(volatile unsigned *) (addr)) = (val);
}

static inline void delay(void)
{
	__asm__ __volatile__("nop");
}

static inline void reg_read(struct regentry *reg, unsigned int *ret)
{
	unsigned int reg_val_r;
	unsigned int bit_start_r;
	unsigned int bit_num_r;

	bit_start_r = ((reg->attr&R_REG_BIT_MASK)>>R_REG_BIT_OFFSET);
	bit_num_r = ((reg->attr&R_BIT_MASK)>>R_BIT_OFFSET)+1;
	reg_val_r = readl(reg->reg_addr);

	if (32 != bit_num_r) {
		reg_val_r >>= bit_start_r;
		reg_val_r &= ((1<<bit_num_r)-1);
	}

	*ret = ((reg_val_r == reg->value)?0:1);
}

static inline void reg_write(struct regentry *reg)
{
	unsigned int reg_val_w;
	unsigned int delay_2;
	unsigned int bit_start_w;
	unsigned int bit_num_w;

	delay_2 = reg->delay;
	bit_start_w = ((reg->attr&W_REG_BIT_MASK)>>W_REG_BIT_OFFSET);
	bit_num_w = ((reg->attr&W_BIT_MASK)>>W_BIT_OFFSET)+1;
	reg_val_w = readl(reg->reg_addr);

	if (32 == bit_num_w) {
		reg_val_w = reg->value;
	} else {
		reg_val_w &= (~(((1<<bit_num_w)-1)<<bit_start_w));
		reg_val_w |= (reg->value)<<bit_start_w;
	}
	writel(reg_val_w,reg->reg_addr);

	while (delay_2--)
		delay();
}

static inline void read_write(struct regentry *reg, unsigned int pm)
{
	unsigned int ret;
	unsigned int delay_1;

	ret = 0;
	delay_1 = reg->delay;

	if(pm) {
		if(reg->attr&W_WHETHER_PM) {
			reg_write(reg);
		} else if(reg->attr&R_WHETHER_PM) {
			do {
				reg_read(reg,&ret);
				delay();
			} while(ret);

			while (delay_1--)
				delay();
		} else {
			while(delay_1--)
				delay();
		}
	} else {
		if (reg->attr&W_WHETHER_BOOT_NORMAL) {
			reg_write(reg);
		} else if (reg->attr&R_WHETHER_BOOT_NORMAL) {
			do {
				reg_read(reg,&ret);
				delay();
			} while(ret);

			while(delay_1--)
				delay();
		} else {
			while(delay_1--)
				delay();
		}
	}
}

static inline void part_read_write(struct regentry *reg_table, unsigned int pm)
{
	unsigned int i;

	for (i=0;;i++) {
		if ((!reg_table[i].reg_addr) && (!reg_table[i].value)
			&& (!reg_table[i].delay) && (!reg_table[i].attr))
			goto main_end;

		read_write(&reg_table[i],pm);
	}

main_end:
	delay();

}

struct reg_hdr {
	unsigned char ver[16];
	unsigned int item1;
	unsigned int item2;
	unsigned int resverd[2];
};
#ifdef CONFIG_HI3798MV310_FPGA
#  define DDRC0_BASE              0xF8A30000
#  define CFG_DQSG_PHSE           0xC004
#  define CFG_DQSG_CYCL           0xC008
#endif

#ifdef CONFIG_HI3798MV310_FPGA
#define ddr_training_info uart_early_put_hex
static void hi3798mv310_fpga_ddrtraining(void)
{
	int i, j, m;
	unsigned int val[4];
	unsigned int magic[4];
	volatile unsigned int *ddr = (volatile unsigned int *)0x100000;

	magic[0] = 0xff;
	magic[1] = 0x00;
	magic[2] = 0x55;
	magic[3] = 0xaa;

	val[0] = 0x00;
	val[1] = 0x5a5a5a5a;
	val[2] = ~0;
	val[3] = 0xa5a5a5a5;

	i = 0;
	for (i = 0; i < 16; i++) {
		writel(0x1111 * i, DDRC0_BASE + CFG_DQSG_CYCL);

		for (j = 0; j < 4; j++)	{
			writel(magic[j], DDRC0_BASE + CFG_DQSG_PHSE);
			delay(); delay(); delay(); delay();
			for (m = 0; m < 4; m++) {
				ddr[0] = val[m];
				ddr[1] = val[m];
				ddr[2] = val[m];
				ddr[3] = val[m];
				ddr[4] = val[m];
				ddr[5] = val[m];
				delay(); delay(); delay(); delay();
				if (ddr[0] != val[m] || ddr[1] != val[m])
					break;
				if (ddr[2] != val[m] || ddr[3] != val[m])
					break;
				if (ddr[4] != val[m] || ddr[5] != val[m])
					break;
				if (ddr[0] != val[m] || ddr[1] != val[m])
					break;
				if (ddr[2] != val[m] || ddr[3] != val[m])
					break;
				if (ddr[4] != val[m] || ddr[5] != val[m])
					break;
			}
			if (m == 4)
				goto success;
		}
	}

	if (i == 16)
		goto error;

success:
	return ;
error:
	ddr_training_info(-1);
}
static void hi3798mv310_fpga_ddrtraining1(void)
{
	int i, j, m;
	unsigned int val[4];
	unsigned int magic[4];
	volatile unsigned int *ddr = (volatile unsigned int *)0x100100;

	magic[0] = 0xff;
	magic[1] = 0x00;
	magic[2] = 0x55;
	magic[3] = 0xaa;

	val[0] = 0x00;
	val[1] = 0x5a5a5a5a;
	val[2] = ~0;
	val[3] = 0xa5a5a5a5;

	i = 0;
	for (i = 0; i < 16; i++) {
		writel(0x1111 * i, DDRC0_BASE + CFG_DQSG_CYCL);

		for (j = 0; j < 4; j++)	{
			writel(magic[j], DDRC0_BASE + CFG_DQSG_PHSE);
			delay(); delay(); delay(); delay();
			for (m = 0; m < 4; m++) {
				ddr[0] = val[m];
				ddr[1] = val[m];
				ddr[2] = val[m];
				ddr[3] = val[m];
				ddr[4] = val[m];
				ddr[5] = val[m];
				delay(); delay(); delay(); delay();
				if (ddr[0] != val[m] || ddr[1] != val[m])
					break;
				if (ddr[2] != val[m] || ddr[3] != val[m])
					break;
				if (ddr[4] != val[m] || ddr[5] != val[m])
					break;
				if (ddr[0] != val[m] || ddr[1] != val[m])
					break;
				if (ddr[2] != val[m] || ddr[3] != val[m])
					break;
				if (ddr[4] != val[m] || ddr[5] != val[m])
					break;
			}
			if (m == 4)
				goto success;
		}
	}

	if (i == 16)
		goto error;

success:
	return ;
error:
	ddr_training_info(-1);
}

#endif

static void reg_v110_init(unsigned int base, unsigned int pm,
	unsigned int which)
{
	struct reg_hdr *hdr = (struct reg_hdr *)base;
	struct regentry *reg_table;
	unsigned int item1_addr, item2_addr;

	item1_addr = hdr->item1 + base;
	item2_addr = hdr->item2 + base;

	if (which & INIT_REG_ITEM1) {
		reg_table = (struct regentry *)item1_addr;
		part_read_write(reg_table, pm);

#ifdef CONFIG_HI3798MV310_FPGA
		//hi3798mv310_fpga_ddrtraining();
		//hi3798mv310_fpga_ddrtraining1();
#else
#if defined(CONFIG_AVS_SUPPORT) && !defined(CONFIG_PMU_DEVICE)
		set_core_voltage();
#endif
		ret = ddr_sw_training_if(0);
		if (ret) {
			reset_cpu(0);
		}
#endif
	}

	if (which & INIT_REG_ITEM2) {
		reg_table = (struct regentry *)item2_addr;
		part_read_write(reg_table, pm);
	}
}

/*
 * base - reg base address
 * pm   - is suspend
 *      0 normal
 *      1 pm
 * which - init which item
 *         INIT_REG_ITEM1, INIT_REG_ITEM2
 */
void init_registers(unsigned int base, unsigned int pm, unsigned int which)
{
	char *ver = (char *)base;

	/*
	 * init reg table v1.1.0
	 * 0x312E3176 and 0x0000302E ansi code is "v1.1.0\0\0"
	 */
	if ((*(int *)ver == 0x312E3176) && (*(int *)&ver[4] == 0x0000312E)) {
		reg_v110_init(base, pm, which);
	} else {
		/* the old table, only init when init item1 */
		if (which & INIT_REG_ITEM1)
			part_read_write((struct regentry *)base, pm);
	}
}
#ifdef CONFIG_SHOW_REG_INFO
extern int display_regv110_info(unsigned int base);
extern int display_regunknow_info(unsigned int base);

int display_register_info(unsigned int base)
{
	struct reg_hdr *hdr = (struct reg_hdr *)base;
	if ((*(int *)hdr->ver == 0x312E3176)
	    && (*(int *)&hdr->ver[4] == 0x0000312E)) {
		display_regv110_info(base);
	} else {
		display_regunknow_info(base);
	}
	return base;
}
#endif /* CONFIG_SHOW_REG_INFO */
#endif /* CONFIG_UNIFIED_BOOT */

