// Seed: 1341899657
module module_0 #(
    parameter id_3 = 32'd24
) (
    output supply0 id_0,
    output wire id_1
);
  wire _id_3;
  wire [id_3 : 1] id_4;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output wire id_2,
    output wand id_3,
    input wor id_4,
    input wire id_5,
    input wor id_6,
    output supply0 id_7,
    input wand id_8,
    input tri1 id_9,
    input wire id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    output tri id_14,
    output tri1 id_15
);
  final $clog2(90);
  ;
  module_0 modCall_1 (
      id_15,
      id_2
  );
  parameter id_17 = 1;
  assign id_2  = id_1 ? id_4 : id_9 ? -1 : 1 ? -1 : -1 ? 1 : id_4 ? id_6 : 1;
  assign id_14 = id_17;
endmodule
