
oc-modbus-slave-controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009458  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006dc  080095f8  080095f8  0000a5f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009cd4  08009cd4  0000b1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009cd4  08009cd4  0000acd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cdc  08009cdc  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cdc  08009cdc  0000acdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009ce0  08009ce0  0000ace0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08009ce4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007c98  200001e8  08009ecc  0000b1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007e80  08009ecc  0000be80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000184ac  00000000  00000000  0000b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a9a  00000000  00000000  000236c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b8  00000000  00000000  00027160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011cc  00000000  00000000  00028818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ff9  00000000  00000000  000299e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b65  00000000  00000000  000439dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ba7b  00000000  00000000  0005d542  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8fbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f9c  00000000  00000000  000f9000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000fff9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080095e0 	.word	0x080095e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	080095e0 	.word	0x080095e0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4a07      	ldr	r2, [pc, #28]	@ (8000f10 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ef4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ef6:	68bb      	ldr	r3, [r7, #8]
 8000ef8:	4a06      	ldr	r2, [pc, #24]	@ (8000f14 <vApplicationGetIdleTaskMemory+0x30>)
 8000efa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2280      	movs	r2, #128	@ 0x80
 8000f00:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f02:	bf00      	nop
 8000f04:	3714      	adds	r7, #20
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20000204 	.word	0x20000204
 8000f14:	20000258 	.word	0x20000258

08000f18 <__io_putchar>:
/**
 * ====================== Function prototypes ===========================
 */

#ifdef __GNUC__
  int __io_putchar(int ch) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
      HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000f20:	1d39      	adds	r1, r7, #4
 8000f22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f26:	2201      	movs	r2, #1
 8000f28:	4803      	ldr	r0, [pc, #12]	@ (8000f38 <__io_putchar+0x20>)
 8000f2a:	f002 fd31 	bl	8003990 <HAL_UART_Transmit>
      return ch;
 8000f2e:	687b      	ldr	r3, [r7, #4]
  }
 8000f30:	4618      	mov	r0, r3
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	200005ac 	.word	0x200005ac

08000f3c <UART_print>:
//	//HAL_UART_Transmit(&huart1,(uint8_t*)message , strlen(message), HAL_MAX_DELAY);
//
//	while(!(huart1.Instance->SR & USART_SR_TC)); 		// wait for last byte to fully transmit
//}

void UART_print(const char* msg) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f7ff f99b 	bl	8000280 <strlen>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	b29a      	uxth	r2, r3
 8000f4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f52:	6879      	ldr	r1, [r7, #4]
 8000f54:	4803      	ldr	r0, [pc, #12]	@ (8000f64 <UART_print+0x28>)
 8000f56:	f002 fd1b 	bl	8003990 <HAL_UART_Transmit>
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	200005ac 	.word	0x200005ac

08000f68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f68:	b5b0      	push	{r4, r5, r7, lr}
 8000f6a:	b09c      	sub	sp, #112	@ 0x70
 8000f6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f6e:	f001 f92f 	bl	80021d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f72:	f000 f915 	bl	80011a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f76:	f000 f9f5 	bl	8001364 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f7a:	f000 f99f 	bl	80012bc <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000f7e:	f000 f96f 	bl	8001260 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000f82:	f000 f9c5 	bl	8001310 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // enable IDLE LINE INTERRUPT for UART2 that is connected to MAX485 module
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, modbus_rx_message, MODBUS_RTU_MAX_SIZE);
 8000f86:	22ff      	movs	r2, #255	@ 0xff
 8000f88:	496a      	ldr	r1, [pc, #424]	@ (8001134 <main+0x1cc>)
 8000f8a:	486b      	ldr	r0, [pc, #428]	@ (8001138 <main+0x1d0>)
 8000f8c:	f002 fd8b 	bl	8003aa6 <HAL_UARTEx_ReceiveToIdle_IT>

  UART_print("\r\n======= MODBUS SLAVE DEVICE ======= \r\n");
 8000f90:	486a      	ldr	r0, [pc, #424]	@ (800113c <main+0x1d4>)
 8000f92:	f7ff ffd3 	bl	8000f3c <UART_print>
  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */

  //x_relay_control_semaphore = xSemapahoreCreateBinary();

  modbus_RTU_event_group_handle = xEventGroupCreate();
 8000f96:	f003 fdcc 	bl	8004b32 <xEventGroupCreate>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a68      	ldr	r2, [pc, #416]	@ (8001140 <main+0x1d8>)
 8000f9e:	6013      	str	r3, [r2, #0]
  if(modbus_RTU_event_group_handle == NULL) {
 8000fa0:	4b67      	ldr	r3, [pc, #412]	@ (8001140 <main+0x1d8>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d103      	bne.n	8000fb0 <main+0x48>
	  UART_print("Modbus RTU event group failed to create OK\r\n");
 8000fa8:	4866      	ldr	r0, [pc, #408]	@ (8001144 <main+0x1dc>)
 8000faa:	f7ff ffc7 	bl	8000f3c <UART_print>
 8000fae:	e002      	b.n	8000fb6 <main+0x4e>
  } else {
	  UART_print("Modbus RTU event group created OK\r\n");
 8000fb0:	4865      	ldr	r0, [pc, #404]	@ (8001148 <main+0x1e0>)
 8000fb2:	f7ff ffc3 	bl	8000f3c <UART_print>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  modbus_RTU_queue_handle = xQueueCreate(10, sizeof(ModBus_RTU_type_t)); // todo: check for successful creation
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000fbc:	200a      	movs	r0, #10
 8000fbe:	f003 fef1 	bl	8004da4 <xQueueGenericCreate>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	4a61      	ldr	r2, [pc, #388]	@ (800114c <main+0x1e4>)
 8000fc6:	6013      	str	r3, [r2, #0]

  if(modbus_RTU_queue_handle != NULL) {
 8000fc8:	4b60      	ldr	r3, [pc, #384]	@ (800114c <main+0x1e4>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d007      	beq.n	8000fe0 <main+0x78>
	  //UART_print("MODBUS queue created OK");
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS RTU queue created OK\r\n", strlen("MODBUS RTU queue created OK\r\n"), HAL_MAX_DELAY);
 8000fd0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fd4:	221d      	movs	r2, #29
 8000fd6:	495e      	ldr	r1, [pc, #376]	@ (8001150 <main+0x1e8>)
 8000fd8:	485e      	ldr	r0, [pc, #376]	@ (8001154 <main+0x1ec>)
 8000fda:	f002 fcd9 	bl	8003990 <HAL_UART_Transmit>
 8000fde:	e006      	b.n	8000fee <main+0x86>
  } else {
	  //UART_print("MODBUS queue failed to create");
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS RTU queue failed to create\r\n", strlen("MODBUS RTU queue failed to create\r\n"), HAL_MAX_DELAY);
 8000fe0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fe4:	2223      	movs	r2, #35	@ 0x23
 8000fe6:	495c      	ldr	r1, [pc, #368]	@ (8001158 <main+0x1f0>)
 8000fe8:	485a      	ldr	r0, [pc, #360]	@ (8001154 <main+0x1ec>)
 8000fea:	f002 fcd1 	bl	8003990 <HAL_UART_Transmit>
  }

  modbus_TCP_queue_handle = xQueueCreate(5, sizeof(Modbus_tcp_type_t));
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8000ff4:	2005      	movs	r0, #5
 8000ff6:	f003 fed5 	bl	8004da4 <xQueueGenericCreate>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4a57      	ldr	r2, [pc, #348]	@ (800115c <main+0x1f4>)
 8000ffe:	6013      	str	r3, [r2, #0]

  if(modbus_TCP_queue_handle != NULL) {
 8001000:	4b56      	ldr	r3, [pc, #344]	@ (800115c <main+0x1f4>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d007      	beq.n	8001018 <main+0xb0>
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS TCP queue created OK\r\n", strlen("MODBUS TCP queue created OK\r\n"), HAL_MAX_DELAY);
 8001008:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800100c:	221d      	movs	r2, #29
 800100e:	4954      	ldr	r1, [pc, #336]	@ (8001160 <main+0x1f8>)
 8001010:	4850      	ldr	r0, [pc, #320]	@ (8001154 <main+0x1ec>)
 8001012:	f002 fcbd 	bl	8003990 <HAL_UART_Transmit>
 8001016:	e006      	b.n	8001026 <main+0xbe>
  } else {
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS TCP queue failed to create\r\n", strlen("MODBUS TCP queue failed to create\r\n"), HAL_MAX_DELAY);
 8001018:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800101c:	2223      	movs	r2, #35	@ 0x23
 800101e:	4951      	ldr	r1, [pc, #324]	@ (8001164 <main+0x1fc>)
 8001020:	484c      	ldr	r0, [pc, #304]	@ (8001154 <main+0x1ec>)
 8001022:	f002 fcb5 	bl	8003990 <HAL_UART_Transmit>

  }

  modbus_RTU_dispatcher_queue_handle = xQueueCreate(10, sizeof(ModBus_RTU_type_t));
 8001026:	2200      	movs	r2, #0
 8001028:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800102c:	200a      	movs	r0, #10
 800102e:	f003 feb9 	bl	8004da4 <xQueueGenericCreate>
 8001032:	4603      	mov	r3, r0
 8001034:	4a4c      	ldr	r2, [pc, #304]	@ (8001168 <main+0x200>)
 8001036:	6013      	str	r3, [r2, #0]
  if(modbus_TCP_queue_handle != NULL) {
 8001038:	4b48      	ldr	r3, [pc, #288]	@ (800115c <main+0x1f4>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d007      	beq.n	8001050 <main+0xe8>
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS dispatcher queue created OK\r\n", strlen("MODBUS dispatcher queue created OK\r\n"), HAL_MAX_DELAY);
 8001040:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001044:	2224      	movs	r2, #36	@ 0x24
 8001046:	4949      	ldr	r1, [pc, #292]	@ (800116c <main+0x204>)
 8001048:	4842      	ldr	r0, [pc, #264]	@ (8001154 <main+0x1ec>)
 800104a:	f002 fca1 	bl	8003990 <HAL_UART_Transmit>
 800104e:	e006      	b.n	800105e <main+0xf6>
  } else {
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS dispatcher queue failed to create\r\n", strlen("MODBUS dispatcher queue failed to create\r\n"), HAL_MAX_DELAY);
 8001050:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001054:	222a      	movs	r2, #42	@ 0x2a
 8001056:	4946      	ldr	r1, [pc, #280]	@ (8001170 <main+0x208>)
 8001058:	483e      	ldr	r0, [pc, #248]	@ (8001154 <main+0x1ec>)
 800105a:	f002 fc99 	bl	8003990 <HAL_UART_Transmit>
  }

  modbus_RTU_print_to_terminal_queue_handle = xQueueCreate(10, sizeof(ModBus_RTU_type_t));
 800105e:	2200      	movs	r2, #0
 8001060:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001064:	200a      	movs	r0, #10
 8001066:	f003 fe9d 	bl	8004da4 <xQueueGenericCreate>
 800106a:	4603      	mov	r3, r0
 800106c:	4a41      	ldr	r2, [pc, #260]	@ (8001174 <main+0x20c>)
 800106e:	6013      	str	r3, [r2, #0]
  if(modbus_RTU_print_to_terminal_queue_handle != NULL) {
 8001070:	4b40      	ldr	r3, [pc, #256]	@ (8001174 <main+0x20c>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d007      	beq.n	8001088 <main+0x120>
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS printer queue created OK\r\n", strlen("MODBUS printer queue created OK\r\n"), HAL_MAX_DELAY);
 8001078:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800107c:	2221      	movs	r2, #33	@ 0x21
 800107e:	493e      	ldr	r1, [pc, #248]	@ (8001178 <main+0x210>)
 8001080:	4834      	ldr	r0, [pc, #208]	@ (8001154 <main+0x1ec>)
 8001082:	f002 fc85 	bl	8003990 <HAL_UART_Transmit>
 8001086:	e006      	b.n	8001096 <main+0x12e>
  } else {
	  HAL_UART_Transmit(&huart1,(uint8_t*)"MODBUS printer queue failed to create\r\n", strlen("MODBUS printer queue failed to create\r\n"), HAL_MAX_DELAY);
 8001088:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800108c:	2227      	movs	r2, #39	@ 0x27
 800108e:	493b      	ldr	r1, [pc, #236]	@ (800117c <main+0x214>)
 8001090:	4830      	ldr	r0, [pc, #192]	@ (8001154 <main+0x1ec>)
 8001092:	f002 fc7d 	bl	8003990 <HAL_UART_Transmit>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001096:	4b3a      	ldr	r3, [pc, #232]	@ (8001180 <main+0x218>)
 8001098:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800109c:	461d      	mov	r5, r3
 800109e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80010aa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010ae:	2100      	movs	r1, #0
 80010b0:	4618      	mov	r0, r3
 80010b2:	f003 fcde 	bl	8004a72 <osThreadCreate>
 80010b6:	4603      	mov	r3, r0
 80010b8:	4a32      	ldr	r2, [pc, #200]	@ (8001184 <main+0x21c>)
 80010ba:	6013      	str	r3, [r2, #0]
  /* add threads, ... */

//  osThreadDef(get_device_diagnostics, x_task_get_device_diagnostics, osPriorityIdle + 3, 0, 128); // task to get the device parameters
//  x_task_get_device_diagnostics_handle = osThreadCreate(osThread(get_device_diagnostics), NULL);

  osThreadDef(receive_modbus_RTU, x_task_receive_modbus_RTU, osPriorityIdle+ 5 , 0, 2048); // task to receive MODBUS data
 80010bc:	4b32      	ldr	r3, [pc, #200]	@ (8001188 <main+0x220>)
 80010be:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80010c2:	461d      	mov	r5, r3
 80010c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_receive_modbus_RTU_handle = osThreadCreate(osThread(receive_modbus_RTU), NULL);
 80010d0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010d4:	2100      	movs	r1, #0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f003 fccb 	bl	8004a72 <osThreadCreate>
 80010dc:	4603      	mov	r3, r0
 80010de:	4a2b      	ldr	r2, [pc, #172]	@ (800118c <main+0x224>)
 80010e0:	6013      	str	r3, [r2, #0]

//  osThreadDef(receive_modbus_TCP, x_task_receive_modbus_TCP, osPriorityIdle + 3, 0, 128); // task to receive data via MODBUS TCP
//  x_task_receive_modbus_TCP_handle = osThreadCreate(osThread(receive_modbus_TCP), NULL);

  osThreadDef(print_to_terminal, x_task_print_to_terminal, osPriorityNormal, 0, 1024); // task to print to UART if using UART debug
 80010e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001190 <main+0x228>)
 80010e4:	f107 041c 	add.w	r4, r7, #28
 80010e8:	461d      	mov	r5, r3
 80010ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010ee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_print_to_terminal_handle = osThreadCreate(osThread(print_to_terminal), NULL);
 80010f6:	f107 031c 	add.w	r3, r7, #28
 80010fa:	2100      	movs	r1, #0
 80010fc:	4618      	mov	r0, r3
 80010fe:	f003 fcb8 	bl	8004a72 <osThreadCreate>
 8001102:	4603      	mov	r3, r0
 8001104:	4a23      	ldr	r2, [pc, #140]	@ (8001194 <main+0x22c>)
 8001106:	6013      	str	r3, [r2, #0]
//  x_task_relay_control_handle = osThreadCreate(osThread(control_relay), NULL);
//
//  osThreadDef(ethernet_control, x_task_ethernet_control, osPriorityNormal , 0, 1024); // task to control ethernet communicattion
//  x_task_ethernet_control_handle = osThreadCreate(osThread(ethernet_control), NULL);

  osThreadDef(RTU_msg_dispatcher, x_task_modbus_RTU_dispatcher, osPriorityNormal, 0, 128); /* task to forward received MODBUS RTU message to consumers */
 8001108:	4b23      	ldr	r3, [pc, #140]	@ (8001198 <main+0x230>)
 800110a:	463c      	mov	r4, r7
 800110c:	461d      	mov	r5, r3
 800110e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001110:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001112:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001116:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  x_task_modbus_RTU_dispatcher_handle = osThreadCreate(osThread(RTU_msg_dispatcher), NULL);
 800111a:	463b      	mov	r3, r7
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f003 fca7 	bl	8004a72 <osThreadCreate>
 8001124:	4603      	mov	r3, r0
 8001126:	4a1d      	ldr	r2, [pc, #116]	@ (800119c <main+0x234>)
 8001128:	6013      	str	r3, [r2, #0]
  // todo -> check successful task creation

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800112a:	f003 fc9b 	bl	8004a64 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800112e:	bf00      	nop
 8001130:	e7fd      	b.n	800112e <main+0x1c6>
 8001132:	bf00      	nop
 8001134:	20000458 	.word	0x20000458
 8001138:	200005f4 	.word	0x200005f4
 800113c:	080095f8 	.word	0x080095f8
 8001140:	2000065c 	.word	0x2000065c
 8001144:	08009624 	.word	0x08009624
 8001148:	08009654 	.word	0x08009654
 800114c:	2000064c 	.word	0x2000064c
 8001150:	08009678 	.word	0x08009678
 8001154:	200005ac 	.word	0x200005ac
 8001158:	08009698 	.word	0x08009698
 800115c:	20000650 	.word	0x20000650
 8001160:	080096bc 	.word	0x080096bc
 8001164:	080096dc 	.word	0x080096dc
 8001168:	20000654 	.word	0x20000654
 800116c:	08009700 	.word	0x08009700
 8001170:	08009728 	.word	0x08009728
 8001174:	20000658 	.word	0x20000658
 8001178:	08009754 	.word	0x08009754
 800117c:	08009778 	.word	0x08009778
 8001180:	080097ac 	.word	0x080097ac
 8001184:	2000063c 	.word	0x2000063c
 8001188:	080097dc 	.word	0x080097dc
 800118c:	20000640 	.word	0x20000640
 8001190:	0800980c 	.word	0x0800980c
 8001194:	20000644 	.word	0x20000644
 8001198:	0800983c 	.word	0x0800983c
 800119c:	20000648 	.word	0x20000648

080011a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b094      	sub	sp, #80	@ 0x50
 80011a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011a6:	f107 0320 	add.w	r3, r7, #32
 80011aa:	2230      	movs	r2, #48	@ 0x30
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f006 fb82 	bl	80078b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b4:	f107 030c 	add.w	r3, r7, #12
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	609a      	str	r2, [r3, #8]
 80011c0:	60da      	str	r2, [r3, #12]
 80011c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c4:	2300      	movs	r3, #0
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	4b23      	ldr	r3, [pc, #140]	@ (8001258 <SystemClock_Config+0xb8>)
 80011ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011cc:	4a22      	ldr	r2, [pc, #136]	@ (8001258 <SystemClock_Config+0xb8>)
 80011ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011d4:	4b20      	ldr	r3, [pc, #128]	@ (8001258 <SystemClock_Config+0xb8>)
 80011d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80011e0:	2300      	movs	r3, #0
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	4b1d      	ldr	r3, [pc, #116]	@ (800125c <SystemClock_Config+0xbc>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011ec:	4a1b      	ldr	r2, [pc, #108]	@ (800125c <SystemClock_Config+0xbc>)
 80011ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011f2:	6013      	str	r3, [r2, #0]
 80011f4:	4b19      	ldr	r3, [pc, #100]	@ (800125c <SystemClock_Config+0xbc>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001200:	2302      	movs	r3, #2
 8001202:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001204:	2301      	movs	r3, #1
 8001206:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001208:	2310      	movs	r3, #16
 800120a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800120c:	2300      	movs	r3, #0
 800120e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001210:	f107 0320 	add.w	r3, r7, #32
 8001214:	4618      	mov	r0, r3
 8001216:	f001 fc73 	bl	8002b00 <HAL_RCC_OscConfig>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001220:	f000 fad8 	bl	80017d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001224:	230f      	movs	r3, #15
 8001226:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001228:	2300      	movs	r3, #0
 800122a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800122c:	2300      	movs	r3, #0
 800122e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001230:	2300      	movs	r3, #0
 8001232:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001238:	f107 030c 	add.w	r3, r7, #12
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f001 fed6 	bl	8002ff0 <HAL_RCC_ClockConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800124a:	f000 fac3 	bl	80017d4 <Error_Handler>
  }
}
 800124e:	bf00      	nop
 8001250:	3750      	adds	r7, #80	@ 0x50
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40023800 	.word	0x40023800
 800125c:	40007000 	.word	0x40007000

08001260 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001264:	4b12      	ldr	r3, [pc, #72]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001266:	4a13      	ldr	r2, [pc, #76]	@ (80012b4 <MX_I2C1_Init+0x54>)
 8001268:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800126a:	4b11      	ldr	r3, [pc, #68]	@ (80012b0 <MX_I2C1_Init+0x50>)
 800126c:	4a12      	ldr	r2, [pc, #72]	@ (80012b8 <MX_I2C1_Init+0x58>)
 800126e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001270:	4b0f      	ldr	r3, [pc, #60]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001276:	4b0e      	ldr	r3, [pc, #56]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001278:	2200      	movs	r2, #0
 800127a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800127c:	4b0c      	ldr	r3, [pc, #48]	@ (80012b0 <MX_I2C1_Init+0x50>)
 800127e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001282:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001284:	4b0a      	ldr	r3, [pc, #40]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001286:	2200      	movs	r2, #0
 8001288:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800128a:	4b09      	ldr	r3, [pc, #36]	@ (80012b0 <MX_I2C1_Init+0x50>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001290:	4b07      	ldr	r3, [pc, #28]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001292:	2200      	movs	r2, #0
 8001294:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001296:	4b06      	ldr	r3, [pc, #24]	@ (80012b0 <MX_I2C1_Init+0x50>)
 8001298:	2200      	movs	r2, #0
 800129a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800129c:	4804      	ldr	r0, [pc, #16]	@ (80012b0 <MX_I2C1_Init+0x50>)
 800129e:	f001 faeb 	bl	8002878 <HAL_I2C_Init>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012a8:	f000 fa94 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000558 	.word	0x20000558
 80012b4:	40005400 	.word	0x40005400
 80012b8:	000186a0 	.word	0x000186a0

080012bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012c0:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <MX_USART1_UART_Init+0x4c>)
 80012c2:	4a12      	ldr	r2, [pc, #72]	@ (800130c <MX_USART1_UART_Init+0x50>)
 80012c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012c6:	4b10      	ldr	r3, [pc, #64]	@ (8001308 <MX_USART1_UART_Init+0x4c>)
 80012c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001308 <MX_USART1_UART_Init+0x4c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001308 <MX_USART1_UART_Init+0x4c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012da:	4b0b      	ldr	r3, [pc, #44]	@ (8001308 <MX_USART1_UART_Init+0x4c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012e0:	4b09      	ldr	r3, [pc, #36]	@ (8001308 <MX_USART1_UART_Init+0x4c>)
 80012e2:	220c      	movs	r2, #12
 80012e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012e6:	4b08      	ldr	r3, [pc, #32]	@ (8001308 <MX_USART1_UART_Init+0x4c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <MX_USART1_UART_Init+0x4c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012f2:	4805      	ldr	r0, [pc, #20]	@ (8001308 <MX_USART1_UART_Init+0x4c>)
 80012f4:	f002 fafc 	bl	80038f0 <HAL_UART_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80012fe:	f000 fa69 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	200005ac 	.word	0x200005ac
 800130c:	40011000 	.word	0x40011000

08001310 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001314:	4b11      	ldr	r3, [pc, #68]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001316:	4a12      	ldr	r2, [pc, #72]	@ (8001360 <MX_USART2_UART_Init+0x50>)
 8001318:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800131a:	4b10      	ldr	r3, [pc, #64]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 800131c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001320:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001322:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001328:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 800132a:	2200      	movs	r2, #0
 800132c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800132e:	4b0b      	ldr	r3, [pc, #44]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001330:	2200      	movs	r2, #0
 8001332:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001334:	4b09      	ldr	r3, [pc, #36]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001336:	220c      	movs	r2, #12
 8001338:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800133a:	4b08      	ldr	r3, [pc, #32]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 800133c:	2200      	movs	r2, #0
 800133e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001340:	4b06      	ldr	r3, [pc, #24]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001342:	2200      	movs	r2, #0
 8001344:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001346:	4805      	ldr	r0, [pc, #20]	@ (800135c <MX_USART2_UART_Init+0x4c>)
 8001348:	f002 fad2 	bl	80038f0 <HAL_UART_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001352:	f000 fa3f 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200005f4 	.word	0x200005f4
 8001360:	40004400 	.word	0x40004400

08001364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08a      	sub	sp, #40	@ 0x28
 8001368:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136a:	f107 0314 	add.w	r3, r7, #20
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	4b3b      	ldr	r3, [pc, #236]	@ (800146c <MX_GPIO_Init+0x108>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a3a      	ldr	r2, [pc, #232]	@ (800146c <MX_GPIO_Init+0x108>)
 8001384:	f043 0304 	orr.w	r3, r3, #4
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b38      	ldr	r3, [pc, #224]	@ (800146c <MX_GPIO_Init+0x108>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0304 	and.w	r3, r3, #4
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	4b34      	ldr	r3, [pc, #208]	@ (800146c <MX_GPIO_Init+0x108>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	4a33      	ldr	r2, [pc, #204]	@ (800146c <MX_GPIO_Init+0x108>)
 80013a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a6:	4b31      	ldr	r3, [pc, #196]	@ (800146c <MX_GPIO_Init+0x108>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	60bb      	str	r3, [r7, #8]
 80013b6:	4b2d      	ldr	r3, [pc, #180]	@ (800146c <MX_GPIO_Init+0x108>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	4a2c      	ldr	r2, [pc, #176]	@ (800146c <MX_GPIO_Init+0x108>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c2:	4b2a      	ldr	r3, [pc, #168]	@ (800146c <MX_GPIO_Init+0x108>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
 80013d2:	4b26      	ldr	r3, [pc, #152]	@ (800146c <MX_GPIO_Init+0x108>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	4a25      	ldr	r2, [pc, #148]	@ (800146c <MX_GPIO_Init+0x108>)
 80013d8:	f043 0302 	orr.w	r3, r3, #2
 80013dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013de:	4b23      	ldr	r3, [pc, #140]	@ (800146c <MX_GPIO_Init+0x108>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(user_led_GPIO_Port, user_led_Pin, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013f0:	481f      	ldr	r0, [pc, #124]	@ (8001470 <MX_GPIO_Init+0x10c>)
 80013f2:	f001 fa27 	bl	8002844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_RE_PIN_GPIO_Port, DE_RE_PIN_Pin, GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2180      	movs	r1, #128	@ 0x80
 80013fa:	481e      	ldr	r0, [pc, #120]	@ (8001474 <MX_GPIO_Init+0x110>)
 80013fc:	f001 fa22 	bl	8002844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISR_DBG_LED_GPIO_Port, ISR_DBG_LED_Pin, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001406:	481c      	ldr	r0, [pc, #112]	@ (8001478 <MX_GPIO_Init+0x114>)
 8001408:	f001 fa1c 	bl	8002844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : user_led_Pin */
  GPIO_InitStruct.Pin = user_led_Pin;
 800140c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001412:	2301      	movs	r3, #1
 8001414:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	2300      	movs	r3, #0
 800141c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(user_led_GPIO_Port, &GPIO_InitStruct);
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4619      	mov	r1, r3
 8001424:	4812      	ldr	r0, [pc, #72]	@ (8001470 <MX_GPIO_Init+0x10c>)
 8001426:	f001 f889 	bl	800253c <HAL_GPIO_Init>

  /*Configure GPIO pin : DE_RE_PIN_Pin */
  GPIO_InitStruct.Pin = DE_RE_PIN_Pin;
 800142a:	2380      	movs	r3, #128	@ 0x80
 800142c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142e:	2301      	movs	r3, #1
 8001430:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001436:	2300      	movs	r3, #0
 8001438:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DE_RE_PIN_GPIO_Port, &GPIO_InitStruct);
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	4619      	mov	r1, r3
 8001440:	480c      	ldr	r0, [pc, #48]	@ (8001474 <MX_GPIO_Init+0x110>)
 8001442:	f001 f87b 	bl	800253c <HAL_GPIO_Init>

  /*Configure GPIO pin : ISR_DBG_LED_Pin */
  GPIO_InitStruct.Pin = ISR_DBG_LED_Pin;
 8001446:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800144a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144c:	2301      	movs	r3, #1
 800144e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001454:	2300      	movs	r3, #0
 8001456:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ISR_DBG_LED_GPIO_Port, &GPIO_InitStruct);
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	4619      	mov	r1, r3
 800145e:	4806      	ldr	r0, [pc, #24]	@ (8001478 <MX_GPIO_Init+0x114>)
 8001460:	f001 f86c 	bl	800253c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001464:	bf00      	nop
 8001466:	3728      	adds	r7, #40	@ 0x28
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40023800 	.word	0x40023800
 8001470:	40020800 	.word	0x40020800
 8001474:	40020000 	.word	0x40020000
 8001478:	40020400 	.word	0x40020400

0800147c <x_task_print_to_terminal>:
 * @fn void x_task_print_to_terminal(const void*)
 * @brief This task prints modbus RTU received packet to terminal
 *
 * @param arguments
 */
void x_task_print_to_terminal(void const* arguments ) {
 800147c:	b580      	push	{r7, lr}
 800147e:	b0c4      	sub	sp, #272	@ 0x110
 8001480:	af00      	add	r7, sp, #0
 8001482:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001486:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800148a:	6018      	str	r0, [r3, #0]
	ModBus_RTU_type_t modbus_packet;
	uint16_t pkt_len;

	for(;;) {

		if(xQueueReceive(modbus_RTU_print_to_terminal_queue_handle, &modbus_packet, 200) == pdTRUE) {
 800148c:	4b1b      	ldr	r3, [pc, #108]	@ (80014fc <x_task_print_to_terminal+0x80>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f107 0108 	add.w	r1, r7, #8
 8001494:	22c8      	movs	r2, #200	@ 0xc8
 8001496:	4618      	mov	r0, r3
 8001498:	f003 fe80 	bl	800519c <xQueueReceive>
 800149c:	4603      	mov	r3, r0
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d1f4      	bne.n	800148c <x_task_print_to_terminal+0x10>

			pkt_len = modbus_packet.len;
 80014a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80014aa:	881b      	ldrh	r3, [r3, #0]
 80014ac:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
			printf("Dequeued packet, len=%u\r\n", pkt_len);
 80014b0:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80014b4:	4619      	mov	r1, r3
 80014b6:	4812      	ldr	r0, [pc, #72]	@ (8001500 <x_task_print_to_terminal+0x84>)
 80014b8:	f006 f8b6 	bl	8007628 <iprintf>

			for(size_t i=0; i < pkt_len; i++) {
 80014bc:	2300      	movs	r3, #0
 80014be:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80014c2:	e011      	b.n	80014e8 <x_task_print_to_terminal+0x6c>
				printf("%02X ", modbus_packet.data[i]);
 80014c4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014c8:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 80014cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80014d0:	4413      	add	r3, r2
 80014d2:	3302      	adds	r3, #2
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	4619      	mov	r1, r3
 80014d8:	480a      	ldr	r0, [pc, #40]	@ (8001504 <x_task_print_to_terminal+0x88>)
 80014da:	f006 f8a5 	bl	8007628 <iprintf>
			for(size_t i=0; i < pkt_len; i++) {
 80014de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80014e2:	3301      	adds	r3, #1
 80014e4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80014e8:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80014ec:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d3e7      	bcc.n	80014c4 <x_task_print_to_terminal+0x48>
			}

			printf("\r\n");
 80014f4:	4804      	ldr	r0, [pc, #16]	@ (8001508 <x_task_print_to_terminal+0x8c>)
 80014f6:	f006 f8ff 	bl	80076f8 <puts>
		if(xQueueReceive(modbus_RTU_print_to_terminal_queue_handle, &modbus_packet, 200) == pdTRUE) {
 80014fa:	e7c7      	b.n	800148c <x_task_print_to_terminal+0x10>
 80014fc:	20000658 	.word	0x20000658
 8001500:	08009898 	.word	0x08009898
 8001504:	080098b4 	.word	0x080098b4
 8001508:	080098bc 	.word	0x080098bc

0800150c <MODBUS_send_response>:
	// enable transmit
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(  (char*) msg), HAL_MAX_DELAY); // check delay time in prod code

}

void MODBUS_send_response(uint8_t* response, uint16_t len) {
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	460b      	mov	r3, r1
 8001516:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, response, len, HAL_MAX_DELAY);
 8001518:	887a      	ldrh	r2, [r7, #2]
 800151a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800151e:	6879      	ldr	r1, [r7, #4]
 8001520:	4803      	ldr	r0, [pc, #12]	@ (8001530 <MODBUS_send_response+0x24>)
 8001522:	f002 fa35 	bl	8003990 <HAL_UART_Transmit>

}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	200005f4 	.word	0x200005f4

08001534 <x_task_receive_modbus_RTU>:

/**
 * @brief THis task receives MODBUS data from the master and parses it
 */
void x_task_receive_modbus_RTU(void const* argument) {
 8001534:	b590      	push	{r4, r7, lr}
 8001536:	f5ad 7d09 	sub.w	sp, sp, #548	@ 0x224
 800153a:	af02      	add	r7, sp, #8
 800153c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001540:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8001544:	6018      	str	r0, [r3, #0]
	ModBus_RTU_type_t modbus_message;
	uint8_t response[MODBUS_RTU_MAX_SIZE];  // this will hold the slave response back to master

	for(;;) {

		if(xQueueReceive(modbus_RTU_queue_handle, &modbus_message, portMAX_DELAY) == pdTRUE) {
 8001546:	4b44      	ldr	r3, [pc, #272]	@ (8001658 <x_task_receive_modbus_RTU+0x124>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 800154e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001552:	4618      	mov	r0, r3
 8001554:	f003 fe22 	bl	800519c <xQueueReceive>
 8001558:	4603      	mov	r3, r0
 800155a:	2b01      	cmp	r3, #1
 800155c:	d1f3      	bne.n	8001546 <x_task_receive_modbus_RTU+0x12>
			UART_print("RECEIVED MASTER REQUEST OK\r\n");
 800155e:	483f      	ldr	r0, [pc, #252]	@ (800165c <x_task_receive_modbus_RTU+0x128>)
 8001560:	f7ff fcec 	bl	8000f3c <UART_print>
			// debug via USART1

			if(modbus_message.len < 4) continue; // skip this frame its too short
 8001564:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001568:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	2b03      	cmp	r3, #3
 8001570:	d96c      	bls.n	800164c <x_task_receive_modbus_RTU+0x118>

			// check CRC
			uint16_t crc_hi = modbus_message.data[modbus_message.len - 1];
 8001572:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001576:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800157a:	881b      	ldrh	r3, [r3, #0]
 800157c:	3b01      	subs	r3, #1
 800157e:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001582:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001586:	4413      	add	r3, r2
 8001588:	789b      	ldrb	r3, [r3, #2]
 800158a:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
			uint16_t crc_lo = modbus_message.data[modbus_message.len - 2];
 800158e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001592:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001596:	881b      	ldrh	r3, [r3, #0]
 8001598:	3b02      	subs	r3, #2
 800159a:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 800159e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80015a2:	4413      	add	r3, r2
 80015a4:	789b      	ldrb	r3, [r3, #2]
 80015a6:	f8a7 3214 	strh.w	r3, [r7, #532]	@ 0x214
			uint16_t received_crc = (crc_hi << 8) | crc_lo;
 80015aa:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 80015ae:	021b      	lsls	r3, r3, #8
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	f9b7 3214 	ldrsh.w	r3, [r7, #532]	@ 0x214
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	f8a7 3212 	strh.w	r3, [r7, #530]	@ 0x212

			/* calculate crc and compare */
			uint16_t calculated_crc = MAX485_calculate_CRC(modbus_message.data, modbus_message.len - 2);
 80015be:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80015c2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80015c6:	881b      	ldrh	r3, [r3, #0]
 80015c8:	3b02      	subs	r3, #2
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80015d0:	3302      	adds	r3, #2
 80015d2:	4611      	mov	r1, r2
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 fb23 	bl	8001c20 <MAX485_calculate_CRC>
 80015da:	4603      	mov	r3, r0
 80015dc:	f8a7 3210 	strh.w	r3, [r7, #528]	@ 0x210

			if(received_crc != calculated_crc) {
 80015e0:	f8b7 2212 	ldrh.w	r2, [r7, #530]	@ 0x212
 80015e4:	f8b7 3210 	ldrh.w	r3, [r7, #528]	@ 0x210
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d131      	bne.n	8001650 <x_task_receive_modbus_RTU+0x11c>
				continue; // ignore bad CRC
			}

			/* check if this message is addressed for me */
			uint8_t received_slave_id = modbus_message.data[0];
 80015ec:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80015f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80015f4:	789b      	ldrb	r3, [r3, #2]
 80015f6:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if((received_slave_id != SLAVE_ID ) && received_slave_id != 0 ) {
 80015fa:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d003      	beq.n	800160a <x_task_receive_modbus_RTU+0xd6>
 8001602:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8001606:	2b00      	cmp	r3, #0
 8001608:	d124      	bne.n	8001654 <x_task_receive_modbus_RTU+0x120>
				continue;
			}

			/* check what function code was received */
			uint8_t function_code = modbus_message.data[1];
 800160a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800160e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001612:	78db      	ldrb	r3, [r3, #3]
 8001614:	f887 320e 	strb.w	r3, [r7, #526]	@ 0x20e

			/* todo: check for an array of supported functions */

			/* handle the received function code */
			uint16_t response_length = MODBUS_handle_function(received_slave_id, function_code, modbus_message.data,  response, MODBUS_RTU);
 8001618:	f107 0408 	add.w	r4, r7, #8
 800161c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001620:	1c9a      	adds	r2, r3, #2
 8001622:	f897 120e 	ldrb.w	r1, [r7, #526]	@ 0x20e
 8001626:	f897 020f 	ldrb.w	r0, [r7, #527]	@ 0x20f
 800162a:	2300      	movs	r3, #0
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	4623      	mov	r3, r4
 8001630:	f000 f8d6 	bl	80017e0 <MODBUS_handle_function>
 8001634:	4603      	mov	r3, r0
 8001636:	f8a7 320c 	strh.w	r3, [r7, #524]	@ 0x20c

			/* respond to master */
			MODBUS_send_response(response, response_length);
 800163a:	f8b7 220c 	ldrh.w	r2, [r7, #524]	@ 0x20c
 800163e:	f107 0308 	add.w	r3, r7, #8
 8001642:	4611      	mov	r1, r2
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff ff61 	bl	800150c <MODBUS_send_response>
 800164a:	e77c      	b.n	8001546 <x_task_receive_modbus_RTU+0x12>
			if(modbus_message.len < 4) continue; // skip this frame its too short
 800164c:	bf00      	nop
 800164e:	e77a      	b.n	8001546 <x_task_receive_modbus_RTU+0x12>
				continue; // ignore bad CRC
 8001650:	bf00      	nop
 8001652:	e778      	b.n	8001546 <x_task_receive_modbus_RTU+0x12>
				continue;
 8001654:	bf00      	nop
		if(xQueueReceive(modbus_RTU_queue_handle, &modbus_message, portMAX_DELAY) == pdTRUE) {
 8001656:	e776      	b.n	8001546 <x_task_receive_modbus_RTU+0x12>
 8001658:	2000064c 	.word	0x2000064c
 800165c:	080098c0 	.word	0x080098c0

08001660 <x_task_modbus_RTU_dispatcher>:
*/

/**
 * @brief dispatch modbusRTU messages to consumers
 */
void x_task_modbus_RTU_dispatcher(void const * arguments) {
 8001660:	b580      	push	{r7, lr}
 8001662:	b0c4      	sub	sp, #272	@ 0x110
 8001664:	af00      	add	r7, sp, #0
 8001666:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800166a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800166e:	6018      	str	r0, [r3, #0]
	ModBus_RTU_type_t modbus_pkt;

	for(;;) {
		xQueueReceive(modbus_RTU_dispatcher_queue_handle, &modbus_pkt, portMAX_DELAY); /* todo: define wait time */
 8001670:	4b0e      	ldr	r3, [pc, #56]	@ (80016ac <x_task_modbus_RTU_dispatcher+0x4c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f107 010c 	add.w	r1, r7, #12
 8001678:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800167c:	4618      	mov	r0, r3
 800167e:	f003 fd8d 	bl	800519c <xQueueReceive>

		/* dispatch the received item to per consumer queues */
		/* todo: check for successful queue send */
		xQueueSend(modbus_RTU_queue_handle, &modbus_pkt, 1000);
 8001682:	4b0b      	ldr	r3, [pc, #44]	@ (80016b0 <x_task_modbus_RTU_dispatcher+0x50>)
 8001684:	6818      	ldr	r0, [r3, #0]
 8001686:	f107 010c 	add.w	r1, r7, #12
 800168a:	2300      	movs	r3, #0
 800168c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001690:	f003 fbe2 	bl	8004e58 <xQueueGenericSend>
		xQueueSend(modbus_RTU_print_to_terminal_queue_handle, &modbus_pkt, 1000);
 8001694:	4b07      	ldr	r3, [pc, #28]	@ (80016b4 <x_task_modbus_RTU_dispatcher+0x54>)
 8001696:	6818      	ldr	r0, [r3, #0]
 8001698:	f107 010c 	add.w	r1, r7, #12
 800169c:	2300      	movs	r3, #0
 800169e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80016a2:	f003 fbd9 	bl	8004e58 <xQueueGenericSend>
		xQueueReceive(modbus_RTU_dispatcher_queue_handle, &modbus_pkt, portMAX_DELAY); /* todo: define wait time */
 80016a6:	bf00      	nop
 80016a8:	e7e2      	b.n	8001670 <x_task_modbus_RTU_dispatcher+0x10>
 80016aa:	bf00      	nop
 80016ac:	20000654 	.word	0x20000654
 80016b0:	2000064c 	.word	0x2000064c
 80016b4:	20000658 	.word	0x20000658

080016b8 <HAL_UARTEx_RxEventCallback>:


/**
 * @brief Callback called when IDLE is detected or we a re done receiving MODBUS Message
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b0c4      	sub	sp, #272	@ 0x110
 80016bc:	af00      	add	r7, sp, #0
 80016be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80016c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80016c6:	6018      	str	r0, [r3, #0]
 80016c8:	460a      	mov	r2, r1
 80016ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80016ce:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 80016d2:	801a      	strh	r2, [r3, #0]

	if(huart->Instance == USART2) { 			  // MAX485 is connected to USART2
 80016d4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80016d8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a27      	ldr	r2, [pc, #156]	@ (8001780 <HAL_UARTEx_RxEventCallback+0xc8>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d147      	bne.n	8001776 <HAL_UARTEx_RxEventCallback+0xbe>
		ModBus_RTU_type_t msg;

		UART_print("Data arrived on MODBUS\r\n");
 80016e6:	4827      	ldr	r0, [pc, #156]	@ (8001784 <HAL_UARTEx_RxEventCallback+0xcc>)
 80016e8:	f7ff fc28 	bl	8000f3c <UART_print>

		/* clear the modbus packet buffer */
		memset(&msg, 0, sizeof(ModBus_RTU_type_t));
 80016ec:	f107 0308 	add.w	r3, r7, #8
 80016f0:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80016f4:	2100      	movs	r1, #0
 80016f6:	4618      	mov	r0, r3
 80016f8:	f006 f8de 	bl	80078b8 <memset>

		msg.len = Size; 						   // whatever length that has been received
 80016fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001700:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001704:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001708:	f5a2 7287 	sub.w	r2, r2, #270	@ 0x10e
 800170c:	8812      	ldrh	r2, [r2, #0]
 800170e:	801a      	strh	r2, [r3, #0]
		memcpy(msg.data, modbus_rx_message, Size); // copy to MODBUS data field
 8001710:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001714:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8001718:	881a      	ldrh	r2, [r3, #0]
 800171a:	f107 0308 	add.w	r3, r7, #8
 800171e:	3302      	adds	r3, #2
 8001720:	4919      	ldr	r1, [pc, #100]	@ (8001788 <HAL_UARTEx_RxEventCallback+0xd0>)
 8001722:	4618      	mov	r0, r3
 8001724:	f006 f947 	bl	80079b6 <memcpy>

		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001728:	2300      	movs	r3, #0
 800172a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
		if(xQueueSendFromISR(modbus_RTU_dispatcher_queue_handle, &msg, &xHigherPriorityTaskWoken) == pdPASS) {
 800172e:	4b17      	ldr	r3, [pc, #92]	@ (800178c <HAL_UARTEx_RxEventCallback+0xd4>)
 8001730:	6818      	ldr	r0, [r3, #0]
 8001732:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 8001736:	f107 0108 	add.w	r1, r7, #8
 800173a:	2300      	movs	r3, #0
 800173c:	f003 fc90 	bl	8005060 <xQueueGenericSendFromISR>
 8001740:	4603      	mov	r3, r0
 8001742:	2b01      	cmp	r3, #1
 8001744:	d103      	bne.n	800174e <HAL_UARTEx_RxEventCallback+0x96>
			UART_print("Sent MODBUS RTU from ISR\r\n");
 8001746:	4812      	ldr	r0, [pc, #72]	@ (8001790 <HAL_UARTEx_RxEventCallback+0xd8>)
 8001748:	f7ff fbf8 	bl	8000f3c <UART_print>
 800174c:	e002      	b.n	8001754 <HAL_UARTEx_RxEventCallback+0x9c>
		} else {
			UART_print("Failed to send MODBUS RTU from ISR\r\n");
 800174e:	4811      	ldr	r0, [pc, #68]	@ (8001794 <HAL_UARTEx_RxEventCallback+0xdc>)
 8001750:	f7ff fbf4 	bl	8000f3c <UART_print>
		}
		// todo: check for failed queue send and log error

		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);	// if task waiting for modbus has a higher priority, it will ranm(pre-empt a lower priroty task)
 8001754:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001758:	2b00      	cmp	r3, #0
 800175a:	d007      	beq.n	800176c <HAL_UARTEx_RxEventCallback+0xb4>
 800175c:	4b0e      	ldr	r3, [pc, #56]	@ (8001798 <HAL_UARTEx_RxEventCallback+0xe0>)
 800175e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	f3bf 8f4f 	dsb	sy
 8001768:	f3bf 8f6f 	isb	sy

		// restart the RECEIVE TO idle interrupt
//		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
//		__HAL_UART_FLUSH_DRREGISTER(&huart2);
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, (uint8_t*) modbus_rx_message, MODBUS_RTU_MAX_SIZE);
 800176c:	22ff      	movs	r2, #255	@ 0xff
 800176e:	4906      	ldr	r1, [pc, #24]	@ (8001788 <HAL_UARTEx_RxEventCallback+0xd0>)
 8001770:	480a      	ldr	r0, [pc, #40]	@ (800179c <HAL_UARTEx_RxEventCallback+0xe4>)
 8001772:	f002 f998 	bl	8003aa6 <HAL_UARTEx_ReceiveToIdle_IT>

	} else {
//		UART_print("Interrupt failed\r\n");
	}

}
 8001776:	bf00      	nop
 8001778:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40004400 	.word	0x40004400
 8001784:	080098e0 	.word	0x080098e0
 8001788:	20000458 	.word	0x20000458
 800178c:	20000654 	.word	0x20000654
 8001790:	080098fc 	.word	0x080098fc
 8001794:	08009918 	.word	0x08009918
 8001798:	e000ed04 	.word	0xe000ed04
 800179c:	200005f4 	.word	0x200005f4

080017a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80017a8:	2001      	movs	r0, #1
 80017aa:	f003 f9ae 	bl	8004b0a <osDelay>
 80017ae:	e7fb      	b.n	80017a8 <StartDefaultTask+0x8>

080017b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a04      	ldr	r2, [pc, #16]	@ (80017d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d101      	bne.n	80017c6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80017c2:	f000 fd27 	bl	8002214 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017c6:	bf00      	nop
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40010000 	.word	0x40010000

080017d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d8:	b672      	cpsid	i
}
 80017da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <Error_Handler+0x8>

080017e0 <MODBUS_handle_function>:
uint8_t coils[(COIL_COUNT + 7) / 8] = {0x4D, 0x0D};

/**
 * @brief This function handles MODBUS function codes, whether they are from RTU or TCP
 */
uint16_t MODBUS_handle_function(uint8_t slave_id, uint8_t function_code, uint8_t* modbus_data, uint8_t* response, uint8_t src) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b090      	sub	sp, #64	@ 0x40
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60ba      	str	r2, [r7, #8]
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	4603      	mov	r3, r0
 80017ec:	73fb      	strb	r3, [r7, #15]
 80017ee:	460b      	mov	r3, r1
 80017f0:	73bb      	strb	r3, [r7, #14]

	/*todo: check for null pointer */
	if(response != NULL) {
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f000 820d 	beq.w	8001c14 <MODBUS_handle_function+0x434>

		/* to hold the length of the computed response. This is dynamic based on the function code */
		uint16_t response_length = 0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	87fb      	strh	r3, [r7, #62]	@ 0x3e

		switch (function_code) {
 80017fe:	7bbb      	ldrb	r3, [r7, #14]
 8001800:	3b01      	subs	r3, #1
 8001802:	2b16      	cmp	r3, #22
 8001804:	f200 8204 	bhi.w	8001c10 <MODBUS_handle_function+0x430>
 8001808:	a201      	add	r2, pc, #4	@ (adr r2, 8001810 <MODBUS_handle_function+0x30>)
 800180a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180e:	bf00      	nop
 8001810:	0800186d 	.word	0x0800186d
 8001814:	08001c11 	.word	0x08001c11
 8001818:	08001c11 	.word	0x08001c11
 800181c:	08001c11 	.word	0x08001c11
 8001820:	080019ad 	.word	0x080019ad
 8001824:	08001c11 	.word	0x08001c11
 8001828:	08001c11 	.word	0x08001c11
 800182c:	08001c11 	.word	0x08001c11
 8001830:	08001c11 	.word	0x08001c11
 8001834:	08001c11 	.word	0x08001c11
 8001838:	08001c11 	.word	0x08001c11
 800183c:	08001c11 	.word	0x08001c11
 8001840:	08001c11 	.word	0x08001c11
 8001844:	08001c11 	.word	0x08001c11
 8001848:	08001aa7 	.word	0x08001aa7
 800184c:	08001c11 	.word	0x08001c11
 8001850:	08001c11 	.word	0x08001c11
 8001854:	08001c11 	.word	0x08001c11
 8001858:	08001c11 	.word	0x08001c11
 800185c:	08001c11 	.word	0x08001c11
 8001860:	08001c11 	.word	0x08001c11
 8001864:	08001c11 	.word	0x08001c11
 8001868:	08001c11 	.word	0x08001c11

				/* for debug */
				//HAL_UART_Transmit(&huart1, (uint8_t*) "READ COILS\r\n", strlen("READ COILS \r\n"), HAL_MAX_DELAY);

				/* coil to start from */
				uint16_t start = (modbus_data[2] << 8) | (modbus_data[3]);
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	3302      	adds	r3, #2
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	b21b      	sxth	r3, r3
 8001874:	021b      	lsls	r3, r3, #8
 8001876:	b21a      	sxth	r2, r3
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	3303      	adds	r3, #3
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	b21b      	sxth	r3, r3
 8001880:	4313      	orrs	r3, r2
 8001882:	b21b      	sxth	r3, r3
 8001884:	82fb      	strh	r3, [r7, #22]

				/* how many coils to read */
				uint16_t qty = (modbus_data[4] << 8) | (modbus_data[5]);
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	3304      	adds	r3, #4
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	b21b      	sxth	r3, r3
 800188e:	021b      	lsls	r3, r3, #8
 8001890:	b21a      	sxth	r2, r3
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	3305      	adds	r3, #5
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	b21b      	sxth	r3, r3
 800189a:	4313      	orrs	r3, r2
 800189c:	b21b      	sxth	r3, r3
 800189e:	82bb      	strh	r3, [r7, #20]

				/* todo: check valid coils - build exception */
				response[0] = slave_id;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	7bfa      	ldrb	r2, [r7, #15]
 80018a4:	701a      	strb	r2, [r3, #0]
				response[1] = 0x01;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	3301      	adds	r3, #1
 80018aa:	2201      	movs	r2, #1
 80018ac:	701a      	strb	r2, [r3, #0]

				uint16_t index = 3;
 80018ae:	2303      	movs	r3, #3
 80018b0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
				uint8_t coil_byte = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
				uint8_t bit_pos = 0;
 80018b8:	2300      	movs	r3, #0
 80018ba:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

				for(uint16_t i = 0; i < qty; i++) {
 80018be:	2300      	movs	r3, #0
 80018c0:	873b      	strh	r3, [r7, #56]	@ 0x38
 80018c2:	e045      	b.n	8001950 <MODBUS_handle_function+0x170>
					/* get the actual coil value - bit extraction*/
					/* this is using a simulated coils buffer that have prefixed coil status - ideally it should be dynamic from the relays */
					uint8_t coil_val = (coils[(start + i) / 8] >>  ( (start + i) %8) ) & 0x01;
 80018c4:	8afa      	ldrh	r2, [r7, #22]
 80018c6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80018c8:	4413      	add	r3, r2
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	da00      	bge.n	80018d0 <MODBUS_handle_function+0xf0>
 80018ce:	3307      	adds	r3, #7
 80018d0:	10db      	asrs	r3, r3, #3
 80018d2:	461a      	mov	r2, r3
 80018d4:	4ba6      	ldr	r3, [pc, #664]	@ (8001b70 <MODBUS_handle_function+0x390>)
 80018d6:	5c9b      	ldrb	r3, [r3, r2]
 80018d8:	4619      	mov	r1, r3
 80018da:	8afa      	ldrh	r2, [r7, #22]
 80018dc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80018de:	4413      	add	r3, r2
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	fa41 f303 	asr.w	r3, r1, r3
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	f003 0301 	and.w	r3, r3, #1
 80018f0:	747b      	strb	r3, [r7, #17]

					/* if coil is set, set coil byte value */
					if(coil_val) {
 80018f2:	7c7b      	ldrb	r3, [r7, #17]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d00b      	beq.n	8001910 <MODBUS_handle_function+0x130>
						coil_byte |= (1 << bit_pos);
 80018f8:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80018fc:	2201      	movs	r2, #1
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	b25a      	sxtb	r2, r3
 8001904:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8001908:	4313      	orrs	r3, r2
 800190a:	b25b      	sxtb	r3, r3
 800190c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					}

					/* next bit position */
					bit_pos++;
 8001910:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001914:	3301      	adds	r3, #1
 8001916:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

					/* we have reached end of byte. reset to next byte */
					if(bit_pos == 8 || i == qty - 1) {
 800191a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800191e:	2b08      	cmp	r3, #8
 8001920:	d004      	beq.n	800192c <MODBUS_handle_function+0x14c>
 8001922:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001924:	8abb      	ldrh	r3, [r7, #20]
 8001926:	3b01      	subs	r3, #1
 8001928:	429a      	cmp	r2, r3
 800192a:	d10e      	bne.n	800194a <MODBUS_handle_function+0x16a>
						response[index++] = coil_byte;
 800192c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800192e:	1c5a      	adds	r2, r3, #1
 8001930:	87ba      	strh	r2, [r7, #60]	@ 0x3c
 8001932:	461a      	mov	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4413      	add	r3, r2
 8001938:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800193c:	701a      	strb	r2, [r3, #0]
						coil_byte = 0;
 800193e:	2300      	movs	r3, #0
 8001940:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
						bit_pos = 0;
 8001944:	2300      	movs	r3, #0
 8001946:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
				for(uint16_t i = 0; i < qty; i++) {
 800194a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800194c:	3301      	adds	r3, #1
 800194e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8001950:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001952:	8abb      	ldrh	r3, [r7, #20]
 8001954:	429a      	cmp	r2, r3
 8001956:	d3b5      	bcc.n	80018c4 <MODBUS_handle_function+0xe4>
					}

				}

				/* we have the number of bytes we produced */
				response[2] = index - 3;
 8001958:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800195a:	b2da      	uxtb	r2, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	3302      	adds	r3, #2
 8001960:	3a03      	subs	r2, #3
 8001962:	b2d2      	uxtb	r2, r2
 8001964:	701a      	strb	r2, [r3, #0]

				/* append CRC for RTU messages */
				if(src == MODBUS_RTU) {
 8001966:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800196a:	2b00      	cmp	r3, #0
 800196c:	f040 814f 	bne.w	8001c0e <MODBUS_handle_function+0x42e>
					uint16_t crc = MAX485_calculate_CRC(response, index);
 8001970:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001972:	4619      	mov	r1, r3
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 f953 	bl	8001c20 <MAX485_calculate_CRC>
 800197a:	4603      	mov	r3, r0
 800197c:	827b      	strh	r3, [r7, #18]

					/* get CRC LOW */
					response[index++] = crc & 0xFF;
 800197e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001980:	1c5a      	adds	r2, r3, #1
 8001982:	87ba      	strh	r2, [r7, #60]	@ 0x3c
 8001984:	461a      	mov	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4413      	add	r3, r2
 800198a:	8a7a      	ldrh	r2, [r7, #18]
 800198c:	b2d2      	uxtb	r2, r2
 800198e:	701a      	strb	r2, [r3, #0]

					/* get CRC HIGH */
					response[index++] = (crc >> 8) & 0xFF;
 8001990:	8a7b      	ldrh	r3, [r7, #18]
 8001992:	0a1b      	lsrs	r3, r3, #8
 8001994:	b29a      	uxth	r2, r3
 8001996:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001998:	1c59      	adds	r1, r3, #1
 800199a:	87b9      	strh	r1, [r7, #60]	@ 0x3c
 800199c:	4619      	mov	r1, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	440b      	add	r3, r1
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	701a      	strb	r2, [r3, #0]

					response_length = index;
 80019a6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80019a8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
				} else {
					/* modbus TCP */
				}


				break;
 80019aa:	e130      	b.n	8001c0e <MODBUS_handle_function+0x42e>

			case FORCE_SINGLE_COIL:

				/* get the start address */
				uint16_t start_address = (modbus_data[2] << 8) | (modbus_data[3]);
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	3302      	adds	r3, #2
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	021b      	lsls	r3, r3, #8
 80019b6:	b21a      	sxth	r2, r3
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	3303      	adds	r3, #3
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	b21b      	sxth	r3, r3
 80019c0:	4313      	orrs	r3, r2
 80019c2:	b21b      	sxth	r3, r3
 80019c4:	83fb      	strh	r3, [r7, #30]
				uint16_t coil_stte = (modbus_data[4] << 8) | (modbus_data[5]);
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	3304      	adds	r3, #4
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	021b      	lsls	r3, r3, #8
 80019d0:	b21a      	sxth	r2, r3
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	3305      	adds	r3, #5
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	b21b      	sxth	r3, r3
 80019da:	4313      	orrs	r3, r2
 80019dc:	b21b      	sxth	r3, r3
 80019de:	83bb      	strh	r3, [r7, #28]

				uint8_t byte_indx = start_address / 8;
 80019e0:	8bfb      	ldrh	r3, [r7, #30]
 80019e2:	08db      	lsrs	r3, r3, #3
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	76fb      	strb	r3, [r7, #27]
				uint8_t bit_indx = start_address % 8;
 80019e8:	8bfb      	ldrh	r3, [r7, #30]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	f003 0307 	and.w	r3, r3, #7
 80019f0:	76bb      	strb	r3, [r7, #26]

				if(coil_stte == 0xFF00) {
 80019f2:	8bbb      	ldrh	r3, [r7, #28]
 80019f4:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80019f8:	d10f      	bne.n	8001a1a <MODBUS_handle_function+0x23a>
					/* simulate coil setting */
					coils[byte_indx] |= (1 << bit_indx);
 80019fa:	7efb      	ldrb	r3, [r7, #27]
 80019fc:	4a5c      	ldr	r2, [pc, #368]	@ (8001b70 <MODBUS_handle_function+0x390>)
 80019fe:	5cd3      	ldrb	r3, [r2, r3]
 8001a00:	b25a      	sxtb	r2, r3
 8001a02:	7ebb      	ldrb	r3, [r7, #26]
 8001a04:	2101      	movs	r1, #1
 8001a06:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0a:	b25b      	sxtb	r3, r3
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	b25a      	sxtb	r2, r3
 8001a10:	7efb      	ldrb	r3, [r7, #27]
 8001a12:	b2d1      	uxtb	r1, r2
 8001a14:	4a56      	ldr	r2, [pc, #344]	@ (8001b70 <MODBUS_handle_function+0x390>)
 8001a16:	54d1      	strb	r1, [r2, r3]
 8001a18:	e013      	b.n	8001a42 <MODBUS_handle_function+0x262>
				} else if(coil_stte == 0x00) {
 8001a1a:	8bbb      	ldrh	r3, [r7, #28]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d110      	bne.n	8001a42 <MODBUS_handle_function+0x262>
					coils[byte_indx] &= ~(1 << bit_indx);
 8001a20:	7efb      	ldrb	r3, [r7, #27]
 8001a22:	4a53      	ldr	r2, [pc, #332]	@ (8001b70 <MODBUS_handle_function+0x390>)
 8001a24:	5cd3      	ldrb	r3, [r2, r3]
 8001a26:	b25a      	sxtb	r2, r3
 8001a28:	7ebb      	ldrb	r3, [r7, #26]
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a30:	b25b      	sxtb	r3, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	b25b      	sxtb	r3, r3
 8001a36:	4013      	ands	r3, r2
 8001a38:	b25a      	sxtb	r2, r3
 8001a3a:	7efb      	ldrb	r3, [r7, #27]
 8001a3c:	b2d1      	uxtb	r1, r2
 8001a3e:	4a4c      	ldr	r2, [pc, #304]	@ (8001b70 <MODBUS_handle_function+0x390>)
 8001a40:	54d1      	strb	r1, [r2, r3]
				} else {
					/* deal with dircty data */
				}

				response[0] = slave_id;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	7bfa      	ldrb	r2, [r7, #15]
 8001a46:	701a      	strb	r2, [r3, #0]
				response[1] = function_code;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	7bba      	ldrb	r2, [r7, #14]
 8001a4e:	701a      	strb	r2, [r3, #0]
				response[2] = modbus_data[2] << 8;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3302      	adds	r3, #2
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
				response[3] = modbus_data[3];
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3303      	adds	r3, #3
 8001a5c:	68ba      	ldr	r2, [r7, #8]
 8001a5e:	78d2      	ldrb	r2, [r2, #3]
 8001a60:	701a      	strb	r2, [r3, #0]
				response[4] = coil_stte >> 8; /* value high */
 8001a62:	8bbb      	ldrh	r3, [r7, #28]
 8001a64:	0a1b      	lsrs	r3, r3, #8
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3304      	adds	r3, #4
 8001a6c:	b2d2      	uxtb	r2, r2
 8001a6e:	701a      	strb	r2, [r3, #0]
				response[5] = coil_stte & 0xFF; /* value low */
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	3305      	adds	r3, #5
 8001a74:	8bba      	ldrh	r2, [r7, #28]
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	701a      	strb	r2, [r3, #0]

				/* compute crc */
				uint16_t crc16 = MAX485_calculate_CRC(response, 6);
 8001a7a:	2106      	movs	r1, #6
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f000 f8cf 	bl	8001c20 <MAX485_calculate_CRC>
 8001a82:	4603      	mov	r3, r0
 8001a84:	833b      	strh	r3, [r7, #24]
				response[6] = crc16 & 0xFF ;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	3306      	adds	r3, #6
 8001a8a:	8b3a      	ldrh	r2, [r7, #24]
 8001a8c:	b2d2      	uxtb	r2, r2
 8001a8e:	701a      	strb	r2, [r3, #0]
				response[7] = crc16 >> 8;
 8001a90:	8b3b      	ldrh	r3, [r7, #24]
 8001a92:	0a1b      	lsrs	r3, r3, #8
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	3307      	adds	r3, #7
 8001a9a:	b2d2      	uxtb	r2, r2
 8001a9c:	701a      	strb	r2, [r3, #0]

				response_length = 8;
 8001a9e:	2308      	movs	r3, #8
 8001aa0:	87fb      	strh	r3, [r7, #62]	@ 0x3e

				return response_length;
 8001aa2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001aa4:	e0b6      	b.n	8001c14 <MODBUS_handle_function+0x434>

				break;

			case FORCE_MULTIPLE_COILS:

				uint16_t start_addr = (modbus_data[2] << 8) | modbus_data[3];
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	3302      	adds	r3, #2
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	b21b      	sxth	r3, r3
 8001aae:	021b      	lsls	r3, r3, #8
 8001ab0:	b21a      	sxth	r2, r3
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	3303      	adds	r3, #3
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	b21b      	sxth	r3, r3
 8001aba:	4313      	orrs	r3, r2
 8001abc:	b21b      	sxth	r3, r3
 8001abe:	86bb      	strh	r3, [r7, #52]	@ 0x34

				/* number of coils to force */
				uint16_t quty = (modbus_data[4] << 8) | (modbus_data[5]);
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	3304      	adds	r3, #4
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	b21b      	sxth	r3, r3
 8001ac8:	021b      	lsls	r3, r3, #8
 8001aca:	b21a      	sxth	r2, r3
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	3305      	adds	r3, #5
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	b21b      	sxth	r3, r3
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	b21b      	sxth	r3, r3
 8001ad8:	867b      	strh	r3, [r7, #50]	@ 0x32

				/* number of byte counts that follow */
				uint8_t num_bytes = modbus_data[6];
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	799b      	ldrb	r3, [r3, #6]
 8001ade:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

				/* get the actual coil data */
				uint8_t* coil_data = modbus_data[7];
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	3307      	adds	r3, #7
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c

				uint8_t coil_state = 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

				/* coil data */
				for(uint16_t i = 0; i < quty; i++) {
 8001af0:	2300      	movs	r3, #0
 8001af2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001af4:	e053      	b.n	8001b9e <MODBUS_handle_function+0x3be>
					uint8_t byte_index = i / 8;
 8001af6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001af8:	08db      	lsrs	r3, r3, #3
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					uint8_t bit_index = i % 8;
 8001b00:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	f003 0307 	and.w	r3, r3, #7
 8001b08:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

					/* this is whatever we have received from master */
					coil_state = (coil_data[byte_index] >> bit_index) & 0x01;
 8001b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001b10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b12:	4413      	add	r3, r2
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	461a      	mov	r2, r3
 8001b18:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b1c:	fa42 f303 	asr.w	r3, r2, r3
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

					uint16_t target_index = start_addr + i;
 8001b2a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001b2c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001b2e:	4413      	add	r3, r2
 8001b30:	84bb      	strh	r3, [r7, #36]	@ 0x24
					uint16_t target_byte = target_index / 8;
 8001b32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b34:	08db      	lsrs	r3, r3, #3
 8001b36:	847b      	strh	r3, [r7, #34]	@ 0x22
					uint8_t target_bit = target_index % 8;
 8001b38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	f003 0307 	and.w	r3, r3, #7
 8001b40:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

					/* simulate coil setting and resetting */
					if(coil_state) {
 8001b44:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d013      	beq.n	8001b74 <MODBUS_handle_function+0x394>
						coils[target_byte] |= (1 << target_bit); /* ON */
 8001b4c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001b4e:	4a08      	ldr	r2, [pc, #32]	@ (8001b70 <MODBUS_handle_function+0x390>)
 8001b50:	5cd3      	ldrb	r3, [r2, r3]
 8001b52:	b25a      	sxtb	r2, r3
 8001b54:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001b58:	2101      	movs	r1, #1
 8001b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5e:	b25b      	sxtb	r3, r3
 8001b60:	4313      	orrs	r3, r2
 8001b62:	b25a      	sxtb	r2, r3
 8001b64:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001b66:	b2d1      	uxtb	r1, r2
 8001b68:	4a01      	ldr	r2, [pc, #4]	@ (8001b70 <MODBUS_handle_function+0x390>)
 8001b6a:	54d1      	strb	r1, [r2, r3]
 8001b6c:	e014      	b.n	8001b98 <MODBUS_handle_function+0x3b8>
 8001b6e:	bf00      	nop
 8001b70:	20000000 	.word	0x20000000
					} else {
						coils[target_byte] &= ~(1 << target_bit); /* OFF */
 8001b74:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001b76:	4a29      	ldr	r2, [pc, #164]	@ (8001c1c <MODBUS_handle_function+0x43c>)
 8001b78:	5cd3      	ldrb	r3, [r2, r3]
 8001b7a:	b25a      	sxtb	r2, r3
 8001b7c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001b80:	2101      	movs	r1, #1
 8001b82:	fa01 f303 	lsl.w	r3, r1, r3
 8001b86:	b25b      	sxtb	r3, r3
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	b25b      	sxtb	r3, r3
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	b25a      	sxtb	r2, r3
 8001b90:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001b92:	b2d1      	uxtb	r1, r2
 8001b94:	4a21      	ldr	r2, [pc, #132]	@ (8001c1c <MODBUS_handle_function+0x43c>)
 8001b96:	54d1      	strb	r1, [r2, r3]
				for(uint16_t i = 0; i < quty; i++) {
 8001b98:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001b9e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001ba0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d3a7      	bcc.n	8001af6 <MODBUS_handle_function+0x316>
					}

				}

				/* compute the response */
				response[0] = slave_id ;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	7bfa      	ldrb	r2, [r7, #15]
 8001baa:	701a      	strb	r2, [r3, #0]
				response[1] = function_code;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	7bba      	ldrb	r2, [r7, #14]
 8001bb2:	701a      	strb	r2, [r3, #0]
				response[2] = (start_addr >> 8);
 8001bb4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001bb6:	0a1b      	lsrs	r3, r3, #8
 8001bb8:	b29a      	uxth	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3302      	adds	r3, #2
 8001bbe:	b2d2      	uxtb	r2, r2
 8001bc0:	701a      	strb	r2, [r3, #0]
				response[3] = (start_addr & 0xFF);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3303      	adds	r3, #3
 8001bc6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	701a      	strb	r2, [r3, #0]
				response[4] = (quty >> 8);
 8001bcc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001bce:	0a1b      	lsrs	r3, r3, #8
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	3304      	adds	r3, #4
 8001bd6:	b2d2      	uxtb	r2, r2
 8001bd8:	701a      	strb	r2, [r3, #0]
				response[5] = (quty & 0xFF);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	3305      	adds	r3, #5
 8001bde:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001be0:	b2d2      	uxtb	r2, r2
 8001be2:	701a      	strb	r2, [r3, #0]

				/* calculate CRC */
				uint16_t crc = MAX485_calculate_CRC(response, 6);
 8001be4:	2106      	movs	r1, #6
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 f81a 	bl	8001c20 <MAX485_calculate_CRC>
 8001bec:	4603      	mov	r3, r0
 8001bee:	853b      	strh	r3, [r7, #40]	@ 0x28
				response[6] = crc & 0xFF ;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3306      	adds	r3, #6
 8001bf4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001bf6:	b2d2      	uxtb	r2, r2
 8001bf8:	701a      	strb	r2, [r3, #0]
				response[7] = crc >> 8;
 8001bfa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001bfc:	0a1b      	lsrs	r3, r3, #8
 8001bfe:	b29a      	uxth	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	3307      	adds	r3, #7
 8001c04:	b2d2      	uxtb	r2, r2
 8001c06:	701a      	strb	r2, [r3, #0]

				response_length = 8;
 8001c08:	2308      	movs	r3, #8
 8001c0a:	87fb      	strh	r3, [r7, #62]	@ 0x3e

				break;
 8001c0c:	e000      	b.n	8001c10 <MODBUS_handle_function+0x430>
				break;
 8001c0e:	bf00      	nop
			case REPORT_SLAVE_ID:
				break;

		}

		return response_length;
 8001c10:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001c12:	e7ff      	b.n	8001c14 <MODBUS_handle_function+0x434>

	}



}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3740      	adds	r7, #64	@ 0x40
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20000000 	.word	0x20000000

08001c20 <MAX485_calculate_CRC>:
void MAX485_enable_receive(MAX485_instance inst) {
	// write 1 on the RE pin
	HAL_GPIO_WritePin(inst->DE_RE_PORT, inst->DE_RE_pin, GPIO_PIN_RESET);
}

uint16_t MAX485_calculate_CRC(const uint8_t* buf, uint16_t len) {
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8001c2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c30:	81fb      	strh	r3, [r7, #14]
	for(uint16_t pos = 0; pos < len; pos++) {
 8001c32:	2300      	movs	r3, #0
 8001c34:	81bb      	strh	r3, [r7, #12]
 8001c36:	e022      	b.n	8001c7e <MAX485_calculate_CRC+0x5e>
		crc ^= (uint16_t)buf[pos];
 8001c38:	89bb      	ldrh	r3, [r7, #12]
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	461a      	mov	r2, r3
 8001c42:	89fb      	ldrh	r3, [r7, #14]
 8001c44:	4053      	eors	r3, r2
 8001c46:	81fb      	strh	r3, [r7, #14]

		for(int i = 0; i < 8; i++) {
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60bb      	str	r3, [r7, #8]
 8001c4c:	e011      	b.n	8001c72 <MAX485_calculate_CRC+0x52>
			if(crc & 0x0001) crc = (crc>>1) ^ 0xA001;
 8001c4e:	89fb      	ldrh	r3, [r7, #14]
 8001c50:	f003 0301 	and.w	r3, r3, #1
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d006      	beq.n	8001c66 <MAX485_calculate_CRC+0x46>
 8001c58:	89fb      	ldrh	r3, [r7, #14]
 8001c5a:	085b      	lsrs	r3, r3, #1
 8001c5c:	b29a      	uxth	r2, r3
 8001c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c94 <MAX485_calculate_CRC+0x74>)
 8001c60:	4053      	eors	r3, r2
 8001c62:	81fb      	strh	r3, [r7, #14]
 8001c64:	e002      	b.n	8001c6c <MAX485_calculate_CRC+0x4c>
			else crc >>= 1;
 8001c66:	89fb      	ldrh	r3, [r7, #14]
 8001c68:	085b      	lsrs	r3, r3, #1
 8001c6a:	81fb      	strh	r3, [r7, #14]
		for(int i = 0; i < 8; i++) {
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	2b07      	cmp	r3, #7
 8001c76:	ddea      	ble.n	8001c4e <MAX485_calculate_CRC+0x2e>
	for(uint16_t pos = 0; pos < len; pos++) {
 8001c78:	89bb      	ldrh	r3, [r7, #12]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	81bb      	strh	r3, [r7, #12]
 8001c7e:	89ba      	ldrh	r2, [r7, #12]
 8001c80:	887b      	ldrh	r3, [r7, #2]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d3d8      	bcc.n	8001c38 <MAX485_calculate_CRC+0x18>
		}
	}

	return crc;
 8001c86:	89fb      	ldrh	r3, [r7, #14]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3714      	adds	r7, #20
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	ffffa001 	.word	0xffffa001

08001c98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
 8001ca2:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <HAL_MspInit+0x54>)
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca6:	4a11      	ldr	r2, [pc, #68]	@ (8001cec <HAL_MspInit+0x54>)
 8001ca8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cae:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <HAL_MspInit+0x54>)
 8001cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	603b      	str	r3, [r7, #0]
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001cec <HAL_MspInit+0x54>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cec <HAL_MspInit+0x54>)
 8001cc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cca:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <HAL_MspInit+0x54>)
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd2:	603b      	str	r3, [r7, #0]
 8001cd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	210f      	movs	r1, #15
 8001cda:	f06f 0001 	mvn.w	r0, #1
 8001cde:	f000 fb71 	bl	80023c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40023800 	.word	0x40023800

08001cf0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	@ 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a19      	ldr	r2, [pc, #100]	@ (8001d74 <HAL_I2C_MspInit+0x84>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d12b      	bne.n	8001d6a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	4b18      	ldr	r3, [pc, #96]	@ (8001d78 <HAL_I2C_MspInit+0x88>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	4a17      	ldr	r2, [pc, #92]	@ (8001d78 <HAL_I2C_MspInit+0x88>)
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	4b15      	ldr	r3, [pc, #84]	@ (8001d78 <HAL_I2C_MspInit+0x88>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	613b      	str	r3, [r7, #16]
 8001d2c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d2e:	23c0      	movs	r3, #192	@ 0xc0
 8001d30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d32:	2312      	movs	r3, #18
 8001d34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d3e:	2304      	movs	r3, #4
 8001d40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d42:	f107 0314 	add.w	r3, r7, #20
 8001d46:	4619      	mov	r1, r3
 8001d48:	480c      	ldr	r0, [pc, #48]	@ (8001d7c <HAL_I2C_MspInit+0x8c>)
 8001d4a:	f000 fbf7 	bl	800253c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	4b09      	ldr	r3, [pc, #36]	@ (8001d78 <HAL_I2C_MspInit+0x88>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	4a08      	ldr	r2, [pc, #32]	@ (8001d78 <HAL_I2C_MspInit+0x88>)
 8001d58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d5e:	4b06      	ldr	r3, [pc, #24]	@ (8001d78 <HAL_I2C_MspInit+0x88>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001d6a:	bf00      	nop
 8001d6c:	3728      	adds	r7, #40	@ 0x28
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	40005400 	.word	0x40005400
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40020400 	.word	0x40020400

08001d80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08c      	sub	sp, #48	@ 0x30
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d88:	f107 031c 	add.w	r3, r7, #28
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	60da      	str	r2, [r3, #12]
 8001d96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a36      	ldr	r2, [pc, #216]	@ (8001e78 <HAL_UART_MspInit+0xf8>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d12d      	bne.n	8001dfe <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
 8001da6:	4b35      	ldr	r3, [pc, #212]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001daa:	4a34      	ldr	r2, [pc, #208]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001dac:	f043 0310 	orr.w	r3, r3, #16
 8001db0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001db2:	4b32      	ldr	r3, [pc, #200]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db6:	f003 0310 	and.w	r3, r3, #16
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	617b      	str	r3, [r7, #20]
 8001dc2:	4b2e      	ldr	r3, [pc, #184]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	4a2d      	ldr	r2, [pc, #180]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dce:	4b2b      	ldr	r3, [pc, #172]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	617b      	str	r3, [r7, #20]
 8001dd8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001dda:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001dde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de0:	2302      	movs	r3, #2
 8001de2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de8:	2303      	movs	r3, #3
 8001dea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dec:	2307      	movs	r3, #7
 8001dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df0:	f107 031c 	add.w	r3, r7, #28
 8001df4:	4619      	mov	r1, r3
 8001df6:	4822      	ldr	r0, [pc, #136]	@ (8001e80 <HAL_UART_MspInit+0x100>)
 8001df8:	f000 fba0 	bl	800253c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001dfc:	e038      	b.n	8001e70 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a20      	ldr	r2, [pc, #128]	@ (8001e84 <HAL_UART_MspInit+0x104>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d133      	bne.n	8001e70 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e08:	2300      	movs	r3, #0
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e10:	4a1a      	ldr	r2, [pc, #104]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001e12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e16:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e18:	4b18      	ldr	r3, [pc, #96]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e24:	2300      	movs	r3, #0
 8001e26:	60fb      	str	r3, [r7, #12]
 8001e28:	4b14      	ldr	r3, [pc, #80]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2c:	4a13      	ldr	r2, [pc, #76]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e34:	4b11      	ldr	r3, [pc, #68]	@ (8001e7c <HAL_UART_MspInit+0xfc>)
 8001e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e40:	230c      	movs	r3, #12
 8001e42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e44:	2302      	movs	r3, #2
 8001e46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e50:	2307      	movs	r3, #7
 8001e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e54:	f107 031c 	add.w	r3, r7, #28
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4809      	ldr	r0, [pc, #36]	@ (8001e80 <HAL_UART_MspInit+0x100>)
 8001e5c:	f000 fb6e 	bl	800253c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001e60:	2200      	movs	r2, #0
 8001e62:	2105      	movs	r1, #5
 8001e64:	2026      	movs	r0, #38	@ 0x26
 8001e66:	f000 faad 	bl	80023c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e6a:	2026      	movs	r0, #38	@ 0x26
 8001e6c:	f000 fac6 	bl	80023fc <HAL_NVIC_EnableIRQ>
}
 8001e70:	bf00      	nop
 8001e72:	3730      	adds	r7, #48	@ 0x30
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40011000 	.word	0x40011000
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	40020000 	.word	0x40020000
 8001e84:	40004400 	.word	0x40004400

08001e88 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08c      	sub	sp, #48	@ 0x30
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001e90:	2300      	movs	r3, #0
 8001e92:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001e94:	2300      	movs	r3, #0
 8001e96:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60bb      	str	r3, [r7, #8]
 8001e9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001f58 <HAL_InitTick+0xd0>)
 8001e9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8001f58 <HAL_InitTick+0xd0>)
 8001ea2:	f043 0301 	orr.w	r3, r3, #1
 8001ea6:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ea8:	4b2b      	ldr	r3, [pc, #172]	@ (8001f58 <HAL_InitTick+0xd0>)
 8001eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eac:	f003 0301 	and.w	r3, r3, #1
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001eb4:	f107 020c 	add.w	r2, r7, #12
 8001eb8:	f107 0310 	add.w	r3, r7, #16
 8001ebc:	4611      	mov	r1, r2
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f001 fa76 	bl	80033b0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001ec4:	f001 fa60 	bl	8003388 <HAL_RCC_GetPCLK2Freq>
 8001ec8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ecc:	4a23      	ldr	r2, [pc, #140]	@ (8001f5c <HAL_InitTick+0xd4>)
 8001ece:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed2:	0c9b      	lsrs	r3, r3, #18
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001ed8:	4b21      	ldr	r3, [pc, #132]	@ (8001f60 <HAL_InitTick+0xd8>)
 8001eda:	4a22      	ldr	r2, [pc, #136]	@ (8001f64 <HAL_InitTick+0xdc>)
 8001edc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001ede:	4b20      	ldr	r3, [pc, #128]	@ (8001f60 <HAL_InitTick+0xd8>)
 8001ee0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ee4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001ee6:	4a1e      	ldr	r2, [pc, #120]	@ (8001f60 <HAL_InitTick+0xd8>)
 8001ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eea:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001eec:	4b1c      	ldr	r3, [pc, #112]	@ (8001f60 <HAL_InitTick+0xd8>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f60 <HAL_InitTick+0xd8>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef8:	4b19      	ldr	r3, [pc, #100]	@ (8001f60 <HAL_InitTick+0xd8>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001efe:	4818      	ldr	r0, [pc, #96]	@ (8001f60 <HAL_InitTick+0xd8>)
 8001f00:	f001 fa88 	bl	8003414 <HAL_TIM_Base_Init>
 8001f04:	4603      	mov	r3, r0
 8001f06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001f0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d11b      	bne.n	8001f4a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001f12:	4813      	ldr	r0, [pc, #76]	@ (8001f60 <HAL_InitTick+0xd8>)
 8001f14:	f001 fad8 	bl	80034c8 <HAL_TIM_Base_Start_IT>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001f1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d111      	bne.n	8001f4a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001f26:	2019      	movs	r0, #25
 8001f28:	f000 fa68 	bl	80023fc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b0f      	cmp	r3, #15
 8001f30:	d808      	bhi.n	8001f44 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001f32:	2200      	movs	r2, #0
 8001f34:	6879      	ldr	r1, [r7, #4]
 8001f36:	2019      	movs	r0, #25
 8001f38:	f000 fa44 	bl	80023c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f68 <HAL_InitTick+0xe0>)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6013      	str	r3, [r2, #0]
 8001f42:	e002      	b.n	8001f4a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001f4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3730      	adds	r7, #48	@ 0x30
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	431bde83 	.word	0x431bde83
 8001f60:	20000660 	.word	0x20000660
 8001f64:	40010000 	.word	0x40010000
 8001f68:	20000014 	.word	0x20000014

08001f6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <NMI_Handler+0x4>

08001f74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f78:	bf00      	nop
 8001f7a:	e7fd      	b.n	8001f78 <HardFault_Handler+0x4>

08001f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f80:	bf00      	nop
 8001f82:	e7fd      	b.n	8001f80 <MemManage_Handler+0x4>

08001f84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f88:	bf00      	nop
 8001f8a:	e7fd      	b.n	8001f88 <BusFault_Handler+0x4>

08001f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f90:	bf00      	nop
 8001f92:	e7fd      	b.n	8001f90 <UsageFault_Handler+0x4>

08001f94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
	...

08001fa4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001fa8:	4802      	ldr	r0, [pc, #8]	@ (8001fb4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001faa:	f001 faef 	bl	800358c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20000660 	.word	0x20000660

08001fb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fbc:	4802      	ldr	r0, [pc, #8]	@ (8001fc8 <USART2_IRQHandler+0x10>)
 8001fbe:	f001 fdcf 	bl	8003b60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	200005f4 	.word	0x200005f4

08001fcc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  return 1;
 8001fd0:	2301      	movs	r3, #1
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <_kill>:

int _kill(int pid, int sig)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fe6:	f005 fcb9 	bl	800795c <__errno>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2216      	movs	r2, #22
 8001fee:	601a      	str	r2, [r3, #0]
  return -1;
 8001ff0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <_exit>:

void _exit (int status)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002004:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff ffe7 	bl	8001fdc <_kill>
  while (1) {}    /* Make sure we hang here */
 800200e:	bf00      	nop
 8002010:	e7fd      	b.n	800200e <_exit+0x12>

08002012 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b086      	sub	sp, #24
 8002016:	af00      	add	r7, sp, #0
 8002018:	60f8      	str	r0, [r7, #12]
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]
 8002022:	e00a      	b.n	800203a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002024:	f3af 8000 	nop.w
 8002028:	4601      	mov	r1, r0
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	1c5a      	adds	r2, r3, #1
 800202e:	60ba      	str	r2, [r7, #8]
 8002030:	b2ca      	uxtb	r2, r1
 8002032:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	3301      	adds	r3, #1
 8002038:	617b      	str	r3, [r7, #20]
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	429a      	cmp	r2, r3
 8002040:	dbf0      	blt.n	8002024 <_read+0x12>
  }

  return len;
 8002042:	687b      	ldr	r3, [r7, #4]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3718      	adds	r7, #24
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	e009      	b.n	8002072 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	1c5a      	adds	r2, r3, #1
 8002062:	60ba      	str	r2, [r7, #8]
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe ff56 	bl	8000f18 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	3301      	adds	r3, #1
 8002070:	617b      	str	r3, [r7, #20]
 8002072:	697a      	ldr	r2, [r7, #20]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	429a      	cmp	r2, r3
 8002078:	dbf1      	blt.n	800205e <_write+0x12>
  }
  return len;
 800207a:	687b      	ldr	r3, [r7, #4]
}
 800207c:	4618      	mov	r0, r3
 800207e:	3718      	adds	r7, #24
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <_close>:

int _close(int file)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800208c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002090:	4618      	mov	r0, r3
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020ac:	605a      	str	r2, [r3, #4]
  return 0;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <_isatty>:

int _isatty(int file)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020c4:	2301      	movs	r3, #1
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b085      	sub	sp, #20
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	60f8      	str	r0, [r7, #12]
 80020da:	60b9      	str	r1, [r7, #8]
 80020dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3714      	adds	r7, #20
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020f4:	4a14      	ldr	r2, [pc, #80]	@ (8002148 <_sbrk+0x5c>)
 80020f6:	4b15      	ldr	r3, [pc, #84]	@ (800214c <_sbrk+0x60>)
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002100:	4b13      	ldr	r3, [pc, #76]	@ (8002150 <_sbrk+0x64>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d102      	bne.n	800210e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002108:	4b11      	ldr	r3, [pc, #68]	@ (8002150 <_sbrk+0x64>)
 800210a:	4a12      	ldr	r2, [pc, #72]	@ (8002154 <_sbrk+0x68>)
 800210c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800210e:	4b10      	ldr	r3, [pc, #64]	@ (8002150 <_sbrk+0x64>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4413      	add	r3, r2
 8002116:	693a      	ldr	r2, [r7, #16]
 8002118:	429a      	cmp	r2, r3
 800211a:	d207      	bcs.n	800212c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800211c:	f005 fc1e 	bl	800795c <__errno>
 8002120:	4603      	mov	r3, r0
 8002122:	220c      	movs	r2, #12
 8002124:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002126:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800212a:	e009      	b.n	8002140 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800212c:	4b08      	ldr	r3, [pc, #32]	@ (8002150 <_sbrk+0x64>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002132:	4b07      	ldr	r3, [pc, #28]	@ (8002150 <_sbrk+0x64>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	4a05      	ldr	r2, [pc, #20]	@ (8002150 <_sbrk+0x64>)
 800213c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800213e:	68fb      	ldr	r3, [r7, #12]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	20010000 	.word	0x20010000
 800214c:	00000400 	.word	0x00000400
 8002150:	200006a8 	.word	0x200006a8
 8002154:	20007e80 	.word	0x20007e80

08002158 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800215c:	4b06      	ldr	r3, [pc, #24]	@ (8002178 <SystemInit+0x20>)
 800215e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002162:	4a05      	ldr	r2, [pc, #20]	@ (8002178 <SystemInit+0x20>)
 8002164:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002168:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	e000ed00 	.word	0xe000ed00

0800217c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800217c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021b4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002180:	f7ff ffea 	bl	8002158 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002184:	480c      	ldr	r0, [pc, #48]	@ (80021b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002186:	490d      	ldr	r1, [pc, #52]	@ (80021bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002188:	4a0d      	ldr	r2, [pc, #52]	@ (80021c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800218a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800218c:	e002      	b.n	8002194 <LoopCopyDataInit>

0800218e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800218e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002192:	3304      	adds	r3, #4

08002194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002198:	d3f9      	bcc.n	800218e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800219a:	4a0a      	ldr	r2, [pc, #40]	@ (80021c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800219c:	4c0a      	ldr	r4, [pc, #40]	@ (80021c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800219e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021a0:	e001      	b.n	80021a6 <LoopFillZerobss>

080021a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021a4:	3204      	adds	r2, #4

080021a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021a8:	d3fb      	bcc.n	80021a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021aa:	f005 fbdd 	bl	8007968 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ae:	f7fe fedb 	bl	8000f68 <main>
  bx  lr    
 80021b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021b4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80021b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021bc:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80021c0:	08009ce4 	.word	0x08009ce4
  ldr r2, =_sbss
 80021c4:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80021c8:	20007e80 	.word	0x20007e80

080021cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021cc:	e7fe      	b.n	80021cc <ADC_IRQHandler>
	...

080021d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002210 <HAL_Init+0x40>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002210 <HAL_Init+0x40>)
 80021da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002210 <HAL_Init+0x40>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002210 <HAL_Init+0x40>)
 80021e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021ec:	4b08      	ldr	r3, [pc, #32]	@ (8002210 <HAL_Init+0x40>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a07      	ldr	r2, [pc, #28]	@ (8002210 <HAL_Init+0x40>)
 80021f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021f8:	2003      	movs	r0, #3
 80021fa:	f000 f8d8 	bl	80023ae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021fe:	200f      	movs	r0, #15
 8002200:	f7ff fe42 	bl	8001e88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002204:	f7ff fd48 	bl	8001c98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40023c00 	.word	0x40023c00

08002214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002218:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <HAL_IncTick+0x20>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	461a      	mov	r2, r3
 800221e:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <HAL_IncTick+0x24>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4413      	add	r3, r2
 8002224:	4a04      	ldr	r2, [pc, #16]	@ (8002238 <HAL_IncTick+0x24>)
 8002226:	6013      	str	r3, [r2, #0]
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	20000018 	.word	0x20000018
 8002238:	200006ac 	.word	0x200006ac

0800223c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  return uwTick;
 8002240:	4b03      	ldr	r3, [pc, #12]	@ (8002250 <HAL_GetTick+0x14>)
 8002242:	681b      	ldr	r3, [r3, #0]
}
 8002244:	4618      	mov	r0, r3
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	200006ac 	.word	0x200006ac

08002254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002254:	b480      	push	{r7}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002264:	4b0c      	ldr	r3, [pc, #48]	@ (8002298 <__NVIC_SetPriorityGrouping+0x44>)
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002270:	4013      	ands	r3, r2
 8002272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800227c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002280:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002286:	4a04      	ldr	r2, [pc, #16]	@ (8002298 <__NVIC_SetPriorityGrouping+0x44>)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	60d3      	str	r3, [r2, #12]
}
 800228c:	bf00      	nop
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022a0:	4b04      	ldr	r3, [pc, #16]	@ (80022b4 <__NVIC_GetPriorityGrouping+0x18>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	0a1b      	lsrs	r3, r3, #8
 80022a6:	f003 0307 	and.w	r3, r3, #7
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	db0b      	blt.n	80022e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ca:	79fb      	ldrb	r3, [r7, #7]
 80022cc:	f003 021f 	and.w	r2, r3, #31
 80022d0:	4907      	ldr	r1, [pc, #28]	@ (80022f0 <__NVIC_EnableIRQ+0x38>)
 80022d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d6:	095b      	lsrs	r3, r3, #5
 80022d8:	2001      	movs	r0, #1
 80022da:	fa00 f202 	lsl.w	r2, r0, r2
 80022de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	e000e100 	.word	0xe000e100

080022f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	6039      	str	r1, [r7, #0]
 80022fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002304:	2b00      	cmp	r3, #0
 8002306:	db0a      	blt.n	800231e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	b2da      	uxtb	r2, r3
 800230c:	490c      	ldr	r1, [pc, #48]	@ (8002340 <__NVIC_SetPriority+0x4c>)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	0112      	lsls	r2, r2, #4
 8002314:	b2d2      	uxtb	r2, r2
 8002316:	440b      	add	r3, r1
 8002318:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800231c:	e00a      	b.n	8002334 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	b2da      	uxtb	r2, r3
 8002322:	4908      	ldr	r1, [pc, #32]	@ (8002344 <__NVIC_SetPriority+0x50>)
 8002324:	79fb      	ldrb	r3, [r7, #7]
 8002326:	f003 030f 	and.w	r3, r3, #15
 800232a:	3b04      	subs	r3, #4
 800232c:	0112      	lsls	r2, r2, #4
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	440b      	add	r3, r1
 8002332:	761a      	strb	r2, [r3, #24]
}
 8002334:	bf00      	nop
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	e000e100 	.word	0xe000e100
 8002344:	e000ed00 	.word	0xe000ed00

08002348 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002348:	b480      	push	{r7}
 800234a:	b089      	sub	sp, #36	@ 0x24
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	f1c3 0307 	rsb	r3, r3, #7
 8002362:	2b04      	cmp	r3, #4
 8002364:	bf28      	it	cs
 8002366:	2304      	movcs	r3, #4
 8002368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	3304      	adds	r3, #4
 800236e:	2b06      	cmp	r3, #6
 8002370:	d902      	bls.n	8002378 <NVIC_EncodePriority+0x30>
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	3b03      	subs	r3, #3
 8002376:	e000      	b.n	800237a <NVIC_EncodePriority+0x32>
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800237c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	43da      	mvns	r2, r3
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	401a      	ands	r2, r3
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002390:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	fa01 f303 	lsl.w	r3, r1, r3
 800239a:	43d9      	mvns	r1, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a0:	4313      	orrs	r3, r2
         );
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3724      	adds	r7, #36	@ 0x24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b082      	sub	sp, #8
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7ff ff4c 	bl	8002254 <__NVIC_SetPriorityGrouping>
}
 80023bc:	bf00      	nop
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
 80023d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023d6:	f7ff ff61 	bl	800229c <__NVIC_GetPriorityGrouping>
 80023da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	68b9      	ldr	r1, [r7, #8]
 80023e0:	6978      	ldr	r0, [r7, #20]
 80023e2:	f7ff ffb1 	bl	8002348 <NVIC_EncodePriority>
 80023e6:	4602      	mov	r2, r0
 80023e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ec:	4611      	mov	r1, r2
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff ff80 	bl	80022f4 <__NVIC_SetPriority>
}
 80023f4:	bf00      	nop
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff ff54 	bl	80022b8 <__NVIC_EnableIRQ>
}
 8002410:	bf00      	nop
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002424:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002426:	f7ff ff09 	bl	800223c <HAL_GetTick>
 800242a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d008      	beq.n	800244a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2280      	movs	r2, #128	@ 0x80
 800243c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e052      	b.n	80024f0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 0216 	bic.w	r2, r2, #22
 8002458:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	695a      	ldr	r2, [r3, #20]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002468:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	2b00      	cmp	r3, #0
 8002470:	d103      	bne.n	800247a <HAL_DMA_Abort+0x62>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002476:	2b00      	cmp	r3, #0
 8002478:	d007      	beq.n	800248a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f022 0208 	bic.w	r2, r2, #8
 8002488:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f022 0201 	bic.w	r2, r2, #1
 8002498:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800249a:	e013      	b.n	80024c4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800249c:	f7ff fece 	bl	800223c <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	2b05      	cmp	r3, #5
 80024a8:	d90c      	bls.n	80024c4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2220      	movs	r2, #32
 80024ae:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2203      	movs	r2, #3
 80024b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e015      	b.n	80024f0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1e4      	bne.n	800249c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d6:	223f      	movs	r2, #63	@ 0x3f
 80024d8:	409a      	lsls	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002506:	b2db      	uxtb	r3, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d004      	beq.n	8002516 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2280      	movs	r2, #128	@ 0x80
 8002510:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e00c      	b.n	8002530 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2205      	movs	r2, #5
 800251a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f022 0201 	bic.w	r2, r2, #1
 800252c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800253c:	b480      	push	{r7}
 800253e:	b089      	sub	sp, #36	@ 0x24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002546:	2300      	movs	r3, #0
 8002548:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800254e:	2300      	movs	r3, #0
 8002550:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002552:	2300      	movs	r3, #0
 8002554:	61fb      	str	r3, [r7, #28]
 8002556:	e159      	b.n	800280c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002558:	2201      	movs	r2, #1
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	4013      	ands	r3, r2
 800256a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	429a      	cmp	r2, r3
 8002572:	f040 8148 	bne.w	8002806 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f003 0303 	and.w	r3, r3, #3
 800257e:	2b01      	cmp	r3, #1
 8002580:	d005      	beq.n	800258e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800258a:	2b02      	cmp	r3, #2
 800258c:	d130      	bne.n	80025f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	2203      	movs	r2, #3
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43db      	mvns	r3, r3
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	4013      	ands	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	68da      	ldr	r2, [r3, #12]
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025c4:	2201      	movs	r2, #1
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4013      	ands	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	091b      	lsrs	r3, r3, #4
 80025da:	f003 0201 	and.w	r2, r3, #1
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d017      	beq.n	800262c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	2203      	movs	r2, #3
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4013      	ands	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	4313      	orrs	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f003 0303 	and.w	r3, r3, #3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d123      	bne.n	8002680 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	08da      	lsrs	r2, r3, #3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3208      	adds	r2, #8
 8002640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002644:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	f003 0307 	and.w	r3, r3, #7
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	220f      	movs	r2, #15
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4013      	ands	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	691a      	ldr	r2, [r3, #16]
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4313      	orrs	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	08da      	lsrs	r2, r3, #3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	3208      	adds	r2, #8
 800267a:	69b9      	ldr	r1, [r7, #24]
 800267c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	2203      	movs	r2, #3
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	4013      	ands	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f003 0203 	and.w	r2, r3, #3
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	f000 80a2 	beq.w	8002806 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	60fb      	str	r3, [r7, #12]
 80026c6:	4b57      	ldr	r3, [pc, #348]	@ (8002824 <HAL_GPIO_Init+0x2e8>)
 80026c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ca:	4a56      	ldr	r2, [pc, #344]	@ (8002824 <HAL_GPIO_Init+0x2e8>)
 80026cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026d2:	4b54      	ldr	r3, [pc, #336]	@ (8002824 <HAL_GPIO_Init+0x2e8>)
 80026d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026da:	60fb      	str	r3, [r7, #12]
 80026dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026de:	4a52      	ldr	r2, [pc, #328]	@ (8002828 <HAL_GPIO_Init+0x2ec>)
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	089b      	lsrs	r3, r3, #2
 80026e4:	3302      	adds	r3, #2
 80026e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	220f      	movs	r2, #15
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43db      	mvns	r3, r3
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	4013      	ands	r3, r2
 8002700:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a49      	ldr	r2, [pc, #292]	@ (800282c <HAL_GPIO_Init+0x2f0>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d019      	beq.n	800273e <HAL_GPIO_Init+0x202>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a48      	ldr	r2, [pc, #288]	@ (8002830 <HAL_GPIO_Init+0x2f4>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d013      	beq.n	800273a <HAL_GPIO_Init+0x1fe>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a47      	ldr	r2, [pc, #284]	@ (8002834 <HAL_GPIO_Init+0x2f8>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d00d      	beq.n	8002736 <HAL_GPIO_Init+0x1fa>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a46      	ldr	r2, [pc, #280]	@ (8002838 <HAL_GPIO_Init+0x2fc>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d007      	beq.n	8002732 <HAL_GPIO_Init+0x1f6>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a45      	ldr	r2, [pc, #276]	@ (800283c <HAL_GPIO_Init+0x300>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d101      	bne.n	800272e <HAL_GPIO_Init+0x1f2>
 800272a:	2304      	movs	r3, #4
 800272c:	e008      	b.n	8002740 <HAL_GPIO_Init+0x204>
 800272e:	2307      	movs	r3, #7
 8002730:	e006      	b.n	8002740 <HAL_GPIO_Init+0x204>
 8002732:	2303      	movs	r3, #3
 8002734:	e004      	b.n	8002740 <HAL_GPIO_Init+0x204>
 8002736:	2302      	movs	r3, #2
 8002738:	e002      	b.n	8002740 <HAL_GPIO_Init+0x204>
 800273a:	2301      	movs	r3, #1
 800273c:	e000      	b.n	8002740 <HAL_GPIO_Init+0x204>
 800273e:	2300      	movs	r3, #0
 8002740:	69fa      	ldr	r2, [r7, #28]
 8002742:	f002 0203 	and.w	r2, r2, #3
 8002746:	0092      	lsls	r2, r2, #2
 8002748:	4093      	lsls	r3, r2
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	4313      	orrs	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002750:	4935      	ldr	r1, [pc, #212]	@ (8002828 <HAL_GPIO_Init+0x2ec>)
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	089b      	lsrs	r3, r3, #2
 8002756:	3302      	adds	r3, #2
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800275e:	4b38      	ldr	r3, [pc, #224]	@ (8002840 <HAL_GPIO_Init+0x304>)
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	43db      	mvns	r3, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	4013      	ands	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	4313      	orrs	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002782:	4a2f      	ldr	r2, [pc, #188]	@ (8002840 <HAL_GPIO_Init+0x304>)
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002788:	4b2d      	ldr	r3, [pc, #180]	@ (8002840 <HAL_GPIO_Init+0x304>)
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	43db      	mvns	r3, r3
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4013      	ands	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d003      	beq.n	80027ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027ac:	4a24      	ldr	r2, [pc, #144]	@ (8002840 <HAL_GPIO_Init+0x304>)
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027b2:	4b23      	ldr	r3, [pc, #140]	@ (8002840 <HAL_GPIO_Init+0x304>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	43db      	mvns	r3, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4013      	ands	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027d6:	4a1a      	ldr	r2, [pc, #104]	@ (8002840 <HAL_GPIO_Init+0x304>)
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027dc:	4b18      	ldr	r3, [pc, #96]	@ (8002840 <HAL_GPIO_Init+0x304>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	43db      	mvns	r3, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4013      	ands	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d003      	beq.n	8002800 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002800:	4a0f      	ldr	r2, [pc, #60]	@ (8002840 <HAL_GPIO_Init+0x304>)
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	3301      	adds	r3, #1
 800280a:	61fb      	str	r3, [r7, #28]
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	2b0f      	cmp	r3, #15
 8002810:	f67f aea2 	bls.w	8002558 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002814:	bf00      	nop
 8002816:	bf00      	nop
 8002818:	3724      	adds	r7, #36	@ 0x24
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	40023800 	.word	0x40023800
 8002828:	40013800 	.word	0x40013800
 800282c:	40020000 	.word	0x40020000
 8002830:	40020400 	.word	0x40020400
 8002834:	40020800 	.word	0x40020800
 8002838:	40020c00 	.word	0x40020c00
 800283c:	40021000 	.word	0x40021000
 8002840:	40013c00 	.word	0x40013c00

08002844 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	460b      	mov	r3, r1
 800284e:	807b      	strh	r3, [r7, #2]
 8002850:	4613      	mov	r3, r2
 8002852:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002854:	787b      	ldrb	r3, [r7, #1]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d003      	beq.n	8002862 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800285a:	887a      	ldrh	r2, [r7, #2]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002860:	e003      	b.n	800286a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002862:	887b      	ldrh	r3, [r7, #2]
 8002864:	041a      	lsls	r2, r3, #16
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	619a      	str	r2, [r3, #24]
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
	...

08002878 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e12b      	b.n	8002ae2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	d106      	bne.n	80028a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff fa26 	bl	8001cf0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2224      	movs	r2, #36	@ 0x24
 80028a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0201 	bic.w	r2, r2, #1
 80028ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80028ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80028da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028dc:	f000 fd40 	bl	8003360 <HAL_RCC_GetPCLK1Freq>
 80028e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	4a81      	ldr	r2, [pc, #516]	@ (8002aec <HAL_I2C_Init+0x274>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d807      	bhi.n	80028fc <HAL_I2C_Init+0x84>
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4a80      	ldr	r2, [pc, #512]	@ (8002af0 <HAL_I2C_Init+0x278>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	bf94      	ite	ls
 80028f4:	2301      	movls	r3, #1
 80028f6:	2300      	movhi	r3, #0
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	e006      	b.n	800290a <HAL_I2C_Init+0x92>
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	4a7d      	ldr	r2, [pc, #500]	@ (8002af4 <HAL_I2C_Init+0x27c>)
 8002900:	4293      	cmp	r3, r2
 8002902:	bf94      	ite	ls
 8002904:	2301      	movls	r3, #1
 8002906:	2300      	movhi	r3, #0
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e0e7      	b.n	8002ae2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4a78      	ldr	r2, [pc, #480]	@ (8002af8 <HAL_I2C_Init+0x280>)
 8002916:	fba2 2303 	umull	r2, r3, r2, r3
 800291a:	0c9b      	lsrs	r3, r3, #18
 800291c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68ba      	ldr	r2, [r7, #8]
 800292e:	430a      	orrs	r2, r1
 8002930:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	6a1b      	ldr	r3, [r3, #32]
 8002938:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	4a6a      	ldr	r2, [pc, #424]	@ (8002aec <HAL_I2C_Init+0x274>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d802      	bhi.n	800294c <HAL_I2C_Init+0xd4>
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	3301      	adds	r3, #1
 800294a:	e009      	b.n	8002960 <HAL_I2C_Init+0xe8>
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002952:	fb02 f303 	mul.w	r3, r2, r3
 8002956:	4a69      	ldr	r2, [pc, #420]	@ (8002afc <HAL_I2C_Init+0x284>)
 8002958:	fba2 2303 	umull	r2, r3, r2, r3
 800295c:	099b      	lsrs	r3, r3, #6
 800295e:	3301      	adds	r3, #1
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6812      	ldr	r2, [r2, #0]
 8002964:	430b      	orrs	r3, r1
 8002966:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	69db      	ldr	r3, [r3, #28]
 800296e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002972:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	495c      	ldr	r1, [pc, #368]	@ (8002aec <HAL_I2C_Init+0x274>)
 800297c:	428b      	cmp	r3, r1
 800297e:	d819      	bhi.n	80029b4 <HAL_I2C_Init+0x13c>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	1e59      	subs	r1, r3, #1
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	fbb1 f3f3 	udiv	r3, r1, r3
 800298e:	1c59      	adds	r1, r3, #1
 8002990:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002994:	400b      	ands	r3, r1
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00a      	beq.n	80029b0 <HAL_I2C_Init+0x138>
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	1e59      	subs	r1, r3, #1
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80029a8:	3301      	adds	r3, #1
 80029aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029ae:	e051      	b.n	8002a54 <HAL_I2C_Init+0x1dc>
 80029b0:	2304      	movs	r3, #4
 80029b2:	e04f      	b.n	8002a54 <HAL_I2C_Init+0x1dc>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d111      	bne.n	80029e0 <HAL_I2C_Init+0x168>
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	1e58      	subs	r0, r3, #1
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6859      	ldr	r1, [r3, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	440b      	add	r3, r1
 80029ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80029ce:	3301      	adds	r3, #1
 80029d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	bf0c      	ite	eq
 80029d8:	2301      	moveq	r3, #1
 80029da:	2300      	movne	r3, #0
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	e012      	b.n	8002a06 <HAL_I2C_Init+0x18e>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	1e58      	subs	r0, r3, #1
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6859      	ldr	r1, [r3, #4]
 80029e8:	460b      	mov	r3, r1
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	0099      	lsls	r1, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029f6:	3301      	adds	r3, #1
 80029f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	bf0c      	ite	eq
 8002a00:	2301      	moveq	r3, #1
 8002a02:	2300      	movne	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_I2C_Init+0x196>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e022      	b.n	8002a54 <HAL_I2C_Init+0x1dc>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d10e      	bne.n	8002a34 <HAL_I2C_Init+0x1bc>
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	1e58      	subs	r0, r3, #1
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6859      	ldr	r1, [r3, #4]
 8002a1e:	460b      	mov	r3, r1
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	440b      	add	r3, r1
 8002a24:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a28:	3301      	adds	r3, #1
 8002a2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a32:	e00f      	b.n	8002a54 <HAL_I2C_Init+0x1dc>
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	1e58      	subs	r0, r3, #1
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6859      	ldr	r1, [r3, #4]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	440b      	add	r3, r1
 8002a42:	0099      	lsls	r1, r3, #2
 8002a44:	440b      	add	r3, r1
 8002a46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a54:	6879      	ldr	r1, [r7, #4]
 8002a56:	6809      	ldr	r1, [r1, #0]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69da      	ldr	r2, [r3, #28]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a1b      	ldr	r3, [r3, #32]
 8002a6e:	431a      	orrs	r2, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	430a      	orrs	r2, r1
 8002a76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002a82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	6911      	ldr	r1, [r2, #16]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	68d2      	ldr	r2, [r2, #12]
 8002a8e:	4311      	orrs	r1, r2
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	6812      	ldr	r2, [r2, #0]
 8002a94:	430b      	orrs	r3, r1
 8002a96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695a      	ldr	r2, [r3, #20]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f042 0201 	orr.w	r2, r2, #1
 8002ac2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2220      	movs	r2, #32
 8002ace:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3710      	adds	r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	000186a0 	.word	0x000186a0
 8002af0:	001e847f 	.word	0x001e847f
 8002af4:	003d08ff 	.word	0x003d08ff
 8002af8:	431bde83 	.word	0x431bde83
 8002afc:	10624dd3 	.word	0x10624dd3

08002b00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e267      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d075      	beq.n	8002c0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b1e:	4b88      	ldr	r3, [pc, #544]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 030c 	and.w	r3, r3, #12
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	d00c      	beq.n	8002b44 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b2a:	4b85      	ldr	r3, [pc, #532]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b32:	2b08      	cmp	r3, #8
 8002b34:	d112      	bne.n	8002b5c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b36:	4b82      	ldr	r3, [pc, #520]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b42:	d10b      	bne.n	8002b5c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b44:	4b7e      	ldr	r3, [pc, #504]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d05b      	beq.n	8002c08 <HAL_RCC_OscConfig+0x108>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d157      	bne.n	8002c08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e242      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b64:	d106      	bne.n	8002b74 <HAL_RCC_OscConfig+0x74>
 8002b66:	4b76      	ldr	r3, [pc, #472]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a75      	ldr	r2, [pc, #468]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b70:	6013      	str	r3, [r2, #0]
 8002b72:	e01d      	b.n	8002bb0 <HAL_RCC_OscConfig+0xb0>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b7c:	d10c      	bne.n	8002b98 <HAL_RCC_OscConfig+0x98>
 8002b7e:	4b70      	ldr	r3, [pc, #448]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a6f      	ldr	r2, [pc, #444]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	4b6d      	ldr	r3, [pc, #436]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a6c      	ldr	r2, [pc, #432]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b94:	6013      	str	r3, [r2, #0]
 8002b96:	e00b      	b.n	8002bb0 <HAL_RCC_OscConfig+0xb0>
 8002b98:	4b69      	ldr	r3, [pc, #420]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a68      	ldr	r2, [pc, #416]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002b9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ba2:	6013      	str	r3, [r2, #0]
 8002ba4:	4b66      	ldr	r3, [pc, #408]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a65      	ldr	r2, [pc, #404]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002baa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d013      	beq.n	8002be0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb8:	f7ff fb40 	bl	800223c <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc0:	f7ff fb3c 	bl	800223c <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b64      	cmp	r3, #100	@ 0x64
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e207      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd2:	4b5b      	ldr	r3, [pc, #364]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0f0      	beq.n	8002bc0 <HAL_RCC_OscConfig+0xc0>
 8002bde:	e014      	b.n	8002c0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be0:	f7ff fb2c 	bl	800223c <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002be8:	f7ff fb28 	bl	800223c <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b64      	cmp	r3, #100	@ 0x64
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e1f3      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bfa:	4b51      	ldr	r3, [pc, #324]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1f0      	bne.n	8002be8 <HAL_RCC_OscConfig+0xe8>
 8002c06:	e000      	b.n	8002c0a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d063      	beq.n	8002cde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c16:	4b4a      	ldr	r3, [pc, #296]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 030c 	and.w	r3, r3, #12
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00b      	beq.n	8002c3a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c22:	4b47      	ldr	r3, [pc, #284]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c2a:	2b08      	cmp	r3, #8
 8002c2c:	d11c      	bne.n	8002c68 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c2e:	4b44      	ldr	r3, [pc, #272]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d116      	bne.n	8002c68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c3a:	4b41      	ldr	r3, [pc, #260]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d005      	beq.n	8002c52 <HAL_RCC_OscConfig+0x152>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d001      	beq.n	8002c52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e1c7      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c52:	4b3b      	ldr	r3, [pc, #236]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	4937      	ldr	r1, [pc, #220]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c66:	e03a      	b.n	8002cde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d020      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c70:	4b34      	ldr	r3, [pc, #208]	@ (8002d44 <HAL_RCC_OscConfig+0x244>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c76:	f7ff fae1 	bl	800223c <HAL_GetTick>
 8002c7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c7c:	e008      	b.n	8002c90 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c7e:	f7ff fadd 	bl	800223c <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e1a8      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c90:	4b2b      	ldr	r3, [pc, #172]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0f0      	beq.n	8002c7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c9c:	4b28      	ldr	r3, [pc, #160]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	691b      	ldr	r3, [r3, #16]
 8002ca8:	00db      	lsls	r3, r3, #3
 8002caa:	4925      	ldr	r1, [pc, #148]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	600b      	str	r3, [r1, #0]
 8002cb0:	e015      	b.n	8002cde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cb2:	4b24      	ldr	r3, [pc, #144]	@ (8002d44 <HAL_RCC_OscConfig+0x244>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb8:	f7ff fac0 	bl	800223c <HAL_GetTick>
 8002cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cbe:	e008      	b.n	8002cd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cc0:	f7ff fabc 	bl	800223c <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e187      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1f0      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d036      	beq.n	8002d58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d016      	beq.n	8002d20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cf2:	4b15      	ldr	r3, [pc, #84]	@ (8002d48 <HAL_RCC_OscConfig+0x248>)
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf8:	f7ff faa0 	bl	800223c <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d00:	f7ff fa9c 	bl	800223c <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e167      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d12:	4b0b      	ldr	r3, [pc, #44]	@ (8002d40 <HAL_RCC_OscConfig+0x240>)
 8002d14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d0f0      	beq.n	8002d00 <HAL_RCC_OscConfig+0x200>
 8002d1e:	e01b      	b.n	8002d58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d20:	4b09      	ldr	r3, [pc, #36]	@ (8002d48 <HAL_RCC_OscConfig+0x248>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d26:	f7ff fa89 	bl	800223c <HAL_GetTick>
 8002d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d2c:	e00e      	b.n	8002d4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d2e:	f7ff fa85 	bl	800223c <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d907      	bls.n	8002d4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e150      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
 8002d40:	40023800 	.word	0x40023800
 8002d44:	42470000 	.word	0x42470000
 8002d48:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d4c:	4b88      	ldr	r3, [pc, #544]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002d4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1ea      	bne.n	8002d2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f000 8097 	beq.w	8002e94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d66:	2300      	movs	r3, #0
 8002d68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d6a:	4b81      	ldr	r3, [pc, #516]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10f      	bne.n	8002d96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	60bb      	str	r3, [r7, #8]
 8002d7a:	4b7d      	ldr	r3, [pc, #500]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	4a7c      	ldr	r2, [pc, #496]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002d80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d86:	4b7a      	ldr	r3, [pc, #488]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d8e:	60bb      	str	r3, [r7, #8]
 8002d90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d92:	2301      	movs	r3, #1
 8002d94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d96:	4b77      	ldr	r3, [pc, #476]	@ (8002f74 <HAL_RCC_OscConfig+0x474>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d118      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002da2:	4b74      	ldr	r3, [pc, #464]	@ (8002f74 <HAL_RCC_OscConfig+0x474>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a73      	ldr	r2, [pc, #460]	@ (8002f74 <HAL_RCC_OscConfig+0x474>)
 8002da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dae:	f7ff fa45 	bl	800223c <HAL_GetTick>
 8002db2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db4:	e008      	b.n	8002dc8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002db6:	f7ff fa41 	bl	800223c <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e10c      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc8:	4b6a      	ldr	r3, [pc, #424]	@ (8002f74 <HAL_RCC_OscConfig+0x474>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d0f0      	beq.n	8002db6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d106      	bne.n	8002dea <HAL_RCC_OscConfig+0x2ea>
 8002ddc:	4b64      	ldr	r3, [pc, #400]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002dde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de0:	4a63      	ldr	r2, [pc, #396]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002de2:	f043 0301 	orr.w	r3, r3, #1
 8002de6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002de8:	e01c      	b.n	8002e24 <HAL_RCC_OscConfig+0x324>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	2b05      	cmp	r3, #5
 8002df0:	d10c      	bne.n	8002e0c <HAL_RCC_OscConfig+0x30c>
 8002df2:	4b5f      	ldr	r3, [pc, #380]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df6:	4a5e      	ldr	r2, [pc, #376]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002df8:	f043 0304 	orr.w	r3, r3, #4
 8002dfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dfe:	4b5c      	ldr	r3, [pc, #368]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e02:	4a5b      	ldr	r2, [pc, #364]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e0a:	e00b      	b.n	8002e24 <HAL_RCC_OscConfig+0x324>
 8002e0c:	4b58      	ldr	r3, [pc, #352]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e10:	4a57      	ldr	r2, [pc, #348]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002e12:	f023 0301 	bic.w	r3, r3, #1
 8002e16:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e18:	4b55      	ldr	r3, [pc, #340]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002e1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e1c:	4a54      	ldr	r2, [pc, #336]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002e1e:	f023 0304 	bic.w	r3, r3, #4
 8002e22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d015      	beq.n	8002e58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e2c:	f7ff fa06 	bl	800223c <HAL_GetTick>
 8002e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e32:	e00a      	b.n	8002e4a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e34:	f7ff fa02 	bl	800223c <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e0cb      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e4a:	4b49      	ldr	r3, [pc, #292]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0ee      	beq.n	8002e34 <HAL_RCC_OscConfig+0x334>
 8002e56:	e014      	b.n	8002e82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e58:	f7ff f9f0 	bl	800223c <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e5e:	e00a      	b.n	8002e76 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e60:	f7ff f9ec 	bl	800223c <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e0b5      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e76:	4b3e      	ldr	r3, [pc, #248]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002e78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1ee      	bne.n	8002e60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e82:	7dfb      	ldrb	r3, [r7, #23]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d105      	bne.n	8002e94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e88:	4b39      	ldr	r3, [pc, #228]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	4a38      	ldr	r2, [pc, #224]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002e8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f000 80a1 	beq.w	8002fe0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e9e:	4b34      	ldr	r3, [pc, #208]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 030c 	and.w	r3, r3, #12
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d05c      	beq.n	8002f64 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d141      	bne.n	8002f36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb2:	4b31      	ldr	r3, [pc, #196]	@ (8002f78 <HAL_RCC_OscConfig+0x478>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb8:	f7ff f9c0 	bl	800223c <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec0:	f7ff f9bc 	bl	800223c <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e087      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ed2:	4b27      	ldr	r3, [pc, #156]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1f0      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69da      	ldr	r2, [r3, #28]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	431a      	orrs	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eec:	019b      	lsls	r3, r3, #6
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef4:	085b      	lsrs	r3, r3, #1
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	041b      	lsls	r3, r3, #16
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f00:	061b      	lsls	r3, r3, #24
 8002f02:	491b      	ldr	r1, [pc, #108]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f08:	4b1b      	ldr	r3, [pc, #108]	@ (8002f78 <HAL_RCC_OscConfig+0x478>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f0e:	f7ff f995 	bl	800223c <HAL_GetTick>
 8002f12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f14:	e008      	b.n	8002f28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f16:	f7ff f991 	bl	800223c <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d901      	bls.n	8002f28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e05c      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f28:	4b11      	ldr	r3, [pc, #68]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0f0      	beq.n	8002f16 <HAL_RCC_OscConfig+0x416>
 8002f34:	e054      	b.n	8002fe0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f36:	4b10      	ldr	r3, [pc, #64]	@ (8002f78 <HAL_RCC_OscConfig+0x478>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f3c:	f7ff f97e 	bl	800223c <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f42:	e008      	b.n	8002f56 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f44:	f7ff f97a 	bl	800223c <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e045      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f56:	4b06      	ldr	r3, [pc, #24]	@ (8002f70 <HAL_RCC_OscConfig+0x470>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d1f0      	bne.n	8002f44 <HAL_RCC_OscConfig+0x444>
 8002f62:	e03d      	b.n	8002fe0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	699b      	ldr	r3, [r3, #24]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d107      	bne.n	8002f7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e038      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
 8002f70:	40023800 	.word	0x40023800
 8002f74:	40007000 	.word	0x40007000
 8002f78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fec <HAL_RCC_OscConfig+0x4ec>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d028      	beq.n	8002fdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d121      	bne.n	8002fdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d11a      	bne.n	8002fdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fac:	4013      	ands	r3, r2
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d111      	bne.n	8002fdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc2:	085b      	lsrs	r3, r3, #1
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d107      	bne.n	8002fdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d001      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e000      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3718      	adds	r7, #24
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40023800 	.word	0x40023800

08002ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e0cc      	b.n	800319e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003004:	4b68      	ldr	r3, [pc, #416]	@ (80031a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	429a      	cmp	r2, r3
 8003010:	d90c      	bls.n	800302c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003012:	4b65      	ldr	r3, [pc, #404]	@ (80031a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	b2d2      	uxtb	r2, r2
 8003018:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800301a:	4b63      	ldr	r3, [pc, #396]	@ (80031a8 <HAL_RCC_ClockConfig+0x1b8>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0307 	and.w	r3, r3, #7
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	429a      	cmp	r2, r3
 8003026:	d001      	beq.n	800302c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e0b8      	b.n	800319e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d020      	beq.n	800307a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d005      	beq.n	8003050 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003044:	4b59      	ldr	r3, [pc, #356]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	4a58      	ldr	r2, [pc, #352]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 800304a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800304e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0308 	and.w	r3, r3, #8
 8003058:	2b00      	cmp	r3, #0
 800305a:	d005      	beq.n	8003068 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800305c:	4b53      	ldr	r3, [pc, #332]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	4a52      	ldr	r2, [pc, #328]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 8003062:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003066:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003068:	4b50      	ldr	r3, [pc, #320]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	494d      	ldr	r1, [pc, #308]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 8003076:	4313      	orrs	r3, r2
 8003078:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d044      	beq.n	8003110 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d107      	bne.n	800309e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800308e:	4b47      	ldr	r3, [pc, #284]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d119      	bne.n	80030ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e07f      	b.n	800319e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d003      	beq.n	80030ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	d107      	bne.n	80030be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ae:	4b3f      	ldr	r3, [pc, #252]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d109      	bne.n	80030ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e06f      	b.n	800319e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030be:	4b3b      	ldr	r3, [pc, #236]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e067      	b.n	800319e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ce:	4b37      	ldr	r3, [pc, #220]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f023 0203 	bic.w	r2, r3, #3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	4934      	ldr	r1, [pc, #208]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030e0:	f7ff f8ac 	bl	800223c <HAL_GetTick>
 80030e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e6:	e00a      	b.n	80030fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030e8:	f7ff f8a8 	bl	800223c <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e04f      	b.n	800319e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fe:	4b2b      	ldr	r3, [pc, #172]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 020c 	and.w	r2, r3, #12
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	429a      	cmp	r2, r3
 800310e:	d1eb      	bne.n	80030e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003110:	4b25      	ldr	r3, [pc, #148]	@ (80031a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	683a      	ldr	r2, [r7, #0]
 800311a:	429a      	cmp	r2, r3
 800311c:	d20c      	bcs.n	8003138 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800311e:	4b22      	ldr	r3, [pc, #136]	@ (80031a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003126:	4b20      	ldr	r3, [pc, #128]	@ (80031a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0307 	and.w	r3, r3, #7
 800312e:	683a      	ldr	r2, [r7, #0]
 8003130:	429a      	cmp	r2, r3
 8003132:	d001      	beq.n	8003138 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e032      	b.n	800319e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0304 	and.w	r3, r3, #4
 8003140:	2b00      	cmp	r3, #0
 8003142:	d008      	beq.n	8003156 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003144:	4b19      	ldr	r3, [pc, #100]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	4916      	ldr	r1, [pc, #88]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 8003152:	4313      	orrs	r3, r2
 8003154:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0308 	and.w	r3, r3, #8
 800315e:	2b00      	cmp	r3, #0
 8003160:	d009      	beq.n	8003176 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003162:	4b12      	ldr	r3, [pc, #72]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	490e      	ldr	r1, [pc, #56]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 8003172:	4313      	orrs	r3, r2
 8003174:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003176:	f000 f821 	bl	80031bc <HAL_RCC_GetSysClockFreq>
 800317a:	4602      	mov	r2, r0
 800317c:	4b0b      	ldr	r3, [pc, #44]	@ (80031ac <HAL_RCC_ClockConfig+0x1bc>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	091b      	lsrs	r3, r3, #4
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	490a      	ldr	r1, [pc, #40]	@ (80031b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003188:	5ccb      	ldrb	r3, [r1, r3]
 800318a:	fa22 f303 	lsr.w	r3, r2, r3
 800318e:	4a09      	ldr	r2, [pc, #36]	@ (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003190:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003192:	4b09      	ldr	r3, [pc, #36]	@ (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f7fe fe76 	bl	8001e88 <HAL_InitTick>

  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	40023c00 	.word	0x40023c00
 80031ac:	40023800 	.word	0x40023800
 80031b0:	08009948 	.word	0x08009948
 80031b4:	20000010 	.word	0x20000010
 80031b8:	20000014 	.word	0x20000014

080031bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031c0:	b090      	sub	sp, #64	@ 0x40
 80031c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031c4:	2300      	movs	r3, #0
 80031c6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80031c8:	2300      	movs	r3, #0
 80031ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80031cc:	2300      	movs	r3, #0
 80031ce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80031d0:	2300      	movs	r3, #0
 80031d2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031d4:	4b59      	ldr	r3, [pc, #356]	@ (800333c <HAL_RCC_GetSysClockFreq+0x180>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f003 030c 	and.w	r3, r3, #12
 80031dc:	2b08      	cmp	r3, #8
 80031de:	d00d      	beq.n	80031fc <HAL_RCC_GetSysClockFreq+0x40>
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	f200 80a1 	bhi.w	8003328 <HAL_RCC_GetSysClockFreq+0x16c>
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d002      	beq.n	80031f0 <HAL_RCC_GetSysClockFreq+0x34>
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d003      	beq.n	80031f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80031ee:	e09b      	b.n	8003328 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031f0:	4b53      	ldr	r3, [pc, #332]	@ (8003340 <HAL_RCC_GetSysClockFreq+0x184>)
 80031f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031f4:	e09b      	b.n	800332e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031f6:	4b53      	ldr	r3, [pc, #332]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x188>)
 80031f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031fa:	e098      	b.n	800332e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031fc:	4b4f      	ldr	r3, [pc, #316]	@ (800333c <HAL_RCC_GetSysClockFreq+0x180>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003204:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003206:	4b4d      	ldr	r3, [pc, #308]	@ (800333c <HAL_RCC_GetSysClockFreq+0x180>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d028      	beq.n	8003264 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003212:	4b4a      	ldr	r3, [pc, #296]	@ (800333c <HAL_RCC_GetSysClockFreq+0x180>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	099b      	lsrs	r3, r3, #6
 8003218:	2200      	movs	r2, #0
 800321a:	623b      	str	r3, [r7, #32]
 800321c:	627a      	str	r2, [r7, #36]	@ 0x24
 800321e:	6a3b      	ldr	r3, [r7, #32]
 8003220:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003224:	2100      	movs	r1, #0
 8003226:	4b47      	ldr	r3, [pc, #284]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x188>)
 8003228:	fb03 f201 	mul.w	r2, r3, r1
 800322c:	2300      	movs	r3, #0
 800322e:	fb00 f303 	mul.w	r3, r0, r3
 8003232:	4413      	add	r3, r2
 8003234:	4a43      	ldr	r2, [pc, #268]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x188>)
 8003236:	fba0 1202 	umull	r1, r2, r0, r2
 800323a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800323c:	460a      	mov	r2, r1
 800323e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003240:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003242:	4413      	add	r3, r2
 8003244:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003248:	2200      	movs	r2, #0
 800324a:	61bb      	str	r3, [r7, #24]
 800324c:	61fa      	str	r2, [r7, #28]
 800324e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003252:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003256:	f7fd fcaf 	bl	8000bb8 <__aeabi_uldivmod>
 800325a:	4602      	mov	r2, r0
 800325c:	460b      	mov	r3, r1
 800325e:	4613      	mov	r3, r2
 8003260:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003262:	e053      	b.n	800330c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003264:	4b35      	ldr	r3, [pc, #212]	@ (800333c <HAL_RCC_GetSysClockFreq+0x180>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	099b      	lsrs	r3, r3, #6
 800326a:	2200      	movs	r2, #0
 800326c:	613b      	str	r3, [r7, #16]
 800326e:	617a      	str	r2, [r7, #20]
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003276:	f04f 0b00 	mov.w	fp, #0
 800327a:	4652      	mov	r2, sl
 800327c:	465b      	mov	r3, fp
 800327e:	f04f 0000 	mov.w	r0, #0
 8003282:	f04f 0100 	mov.w	r1, #0
 8003286:	0159      	lsls	r1, r3, #5
 8003288:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800328c:	0150      	lsls	r0, r2, #5
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	ebb2 080a 	subs.w	r8, r2, sl
 8003296:	eb63 090b 	sbc.w	r9, r3, fp
 800329a:	f04f 0200 	mov.w	r2, #0
 800329e:	f04f 0300 	mov.w	r3, #0
 80032a2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80032a6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80032aa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80032ae:	ebb2 0408 	subs.w	r4, r2, r8
 80032b2:	eb63 0509 	sbc.w	r5, r3, r9
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	f04f 0300 	mov.w	r3, #0
 80032be:	00eb      	lsls	r3, r5, #3
 80032c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032c4:	00e2      	lsls	r2, r4, #3
 80032c6:	4614      	mov	r4, r2
 80032c8:	461d      	mov	r5, r3
 80032ca:	eb14 030a 	adds.w	r3, r4, sl
 80032ce:	603b      	str	r3, [r7, #0]
 80032d0:	eb45 030b 	adc.w	r3, r5, fp
 80032d4:	607b      	str	r3, [r7, #4]
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032e2:	4629      	mov	r1, r5
 80032e4:	028b      	lsls	r3, r1, #10
 80032e6:	4621      	mov	r1, r4
 80032e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032ec:	4621      	mov	r1, r4
 80032ee:	028a      	lsls	r2, r1, #10
 80032f0:	4610      	mov	r0, r2
 80032f2:	4619      	mov	r1, r3
 80032f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f6:	2200      	movs	r2, #0
 80032f8:	60bb      	str	r3, [r7, #8]
 80032fa:	60fa      	str	r2, [r7, #12]
 80032fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003300:	f7fd fc5a 	bl	8000bb8 <__aeabi_uldivmod>
 8003304:	4602      	mov	r2, r0
 8003306:	460b      	mov	r3, r1
 8003308:	4613      	mov	r3, r2
 800330a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800330c:	4b0b      	ldr	r3, [pc, #44]	@ (800333c <HAL_RCC_GetSysClockFreq+0x180>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	0c1b      	lsrs	r3, r3, #16
 8003312:	f003 0303 	and.w	r3, r3, #3
 8003316:	3301      	adds	r3, #1
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800331c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800331e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003320:	fbb2 f3f3 	udiv	r3, r2, r3
 8003324:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003326:	e002      	b.n	800332e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003328:	4b05      	ldr	r3, [pc, #20]	@ (8003340 <HAL_RCC_GetSysClockFreq+0x184>)
 800332a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800332c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800332e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003330:	4618      	mov	r0, r3
 8003332:	3740      	adds	r7, #64	@ 0x40
 8003334:	46bd      	mov	sp, r7
 8003336:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800333a:	bf00      	nop
 800333c:	40023800 	.word	0x40023800
 8003340:	00f42400 	.word	0x00f42400
 8003344:	017d7840 	.word	0x017d7840

08003348 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800334c:	4b03      	ldr	r3, [pc, #12]	@ (800335c <HAL_RCC_GetHCLKFreq+0x14>)
 800334e:	681b      	ldr	r3, [r3, #0]
}
 8003350:	4618      	mov	r0, r3
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	20000010 	.word	0x20000010

08003360 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003364:	f7ff fff0 	bl	8003348 <HAL_RCC_GetHCLKFreq>
 8003368:	4602      	mov	r2, r0
 800336a:	4b05      	ldr	r3, [pc, #20]	@ (8003380 <HAL_RCC_GetPCLK1Freq+0x20>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	0a9b      	lsrs	r3, r3, #10
 8003370:	f003 0307 	and.w	r3, r3, #7
 8003374:	4903      	ldr	r1, [pc, #12]	@ (8003384 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003376:	5ccb      	ldrb	r3, [r1, r3]
 8003378:	fa22 f303 	lsr.w	r3, r2, r3
}
 800337c:	4618      	mov	r0, r3
 800337e:	bd80      	pop	{r7, pc}
 8003380:	40023800 	.word	0x40023800
 8003384:	08009958 	.word	0x08009958

08003388 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800338c:	f7ff ffdc 	bl	8003348 <HAL_RCC_GetHCLKFreq>
 8003390:	4602      	mov	r2, r0
 8003392:	4b05      	ldr	r3, [pc, #20]	@ (80033a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	0b5b      	lsrs	r3, r3, #13
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	4903      	ldr	r1, [pc, #12]	@ (80033ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800339e:	5ccb      	ldrb	r3, [r1, r3]
 80033a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	40023800 	.word	0x40023800
 80033ac:	08009958 	.word	0x08009958

080033b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	220f      	movs	r2, #15
 80033be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80033c0:	4b12      	ldr	r3, [pc, #72]	@ (800340c <HAL_RCC_GetClockConfig+0x5c>)
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f003 0203 	and.w	r2, r3, #3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80033cc:	4b0f      	ldr	r3, [pc, #60]	@ (800340c <HAL_RCC_GetClockConfig+0x5c>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80033d8:	4b0c      	ldr	r3, [pc, #48]	@ (800340c <HAL_RCC_GetClockConfig+0x5c>)
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80033e4:	4b09      	ldr	r3, [pc, #36]	@ (800340c <HAL_RCC_GetClockConfig+0x5c>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	08db      	lsrs	r3, r3, #3
 80033ea:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80033f2:	4b07      	ldr	r3, [pc, #28]	@ (8003410 <HAL_RCC_GetClockConfig+0x60>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0207 	and.w	r2, r3, #7
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	601a      	str	r2, [r3, #0]
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	40023800 	.word	0x40023800
 8003410:	40023c00 	.word	0x40023c00

08003414 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e041      	b.n	80034aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d106      	bne.n	8003440 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 f839 	bl	80034b2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2202      	movs	r2, #2
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	3304      	adds	r3, #4
 8003450:	4619      	mov	r1, r3
 8003452:	4610      	mov	r0, r2
 8003454:	f000 f9b2 	bl	80037bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80034b2:	b480      	push	{r7}
 80034b4:	b083      	sub	sp, #12
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
	...

080034c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d001      	beq.n	80034e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e044      	b.n	800356a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2202      	movs	r2, #2
 80034e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f042 0201 	orr.w	r2, r2, #1
 80034f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003578 <HAL_TIM_Base_Start_IT+0xb0>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d018      	beq.n	8003534 <HAL_TIM_Base_Start_IT+0x6c>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800350a:	d013      	beq.n	8003534 <HAL_TIM_Base_Start_IT+0x6c>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a1a      	ldr	r2, [pc, #104]	@ (800357c <HAL_TIM_Base_Start_IT+0xb4>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d00e      	beq.n	8003534 <HAL_TIM_Base_Start_IT+0x6c>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a19      	ldr	r2, [pc, #100]	@ (8003580 <HAL_TIM_Base_Start_IT+0xb8>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d009      	beq.n	8003534 <HAL_TIM_Base_Start_IT+0x6c>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a17      	ldr	r2, [pc, #92]	@ (8003584 <HAL_TIM_Base_Start_IT+0xbc>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d004      	beq.n	8003534 <HAL_TIM_Base_Start_IT+0x6c>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a16      	ldr	r2, [pc, #88]	@ (8003588 <HAL_TIM_Base_Start_IT+0xc0>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d111      	bne.n	8003558 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2b06      	cmp	r3, #6
 8003544:	d010      	beq.n	8003568 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f042 0201 	orr.w	r2, r2, #1
 8003554:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003556:	e007      	b.n	8003568 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f042 0201 	orr.w	r2, r2, #1
 8003566:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3714      	adds	r7, #20
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	40010000 	.word	0x40010000
 800357c:	40000400 	.word	0x40000400
 8003580:	40000800 	.word	0x40000800
 8003584:	40000c00 	.word	0x40000c00
 8003588:	40014000 	.word	0x40014000

0800358c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d020      	beq.n	80035f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d01b      	beq.n	80035f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f06f 0202 	mvn.w	r2, #2
 80035c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	f003 0303 	and.w	r3, r3, #3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d003      	beq.n	80035de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f000 f8d2 	bl	8003780 <HAL_TIM_IC_CaptureCallback>
 80035dc:	e005      	b.n	80035ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 f8c4 	bl	800376c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 f8d5 	bl	8003794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f003 0304 	and.w	r3, r3, #4
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d020      	beq.n	800363c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f003 0304 	and.w	r3, r3, #4
 8003600:	2b00      	cmp	r3, #0
 8003602:	d01b      	beq.n	800363c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f06f 0204 	mvn.w	r2, #4
 800360c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2202      	movs	r2, #2
 8003612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800361e:	2b00      	cmp	r3, #0
 8003620:	d003      	beq.n	800362a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f000 f8ac 	bl	8003780 <HAL_TIM_IC_CaptureCallback>
 8003628:	e005      	b.n	8003636 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f89e 	bl	800376c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f000 f8af 	bl	8003794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	f003 0308 	and.w	r3, r3, #8
 8003642:	2b00      	cmp	r3, #0
 8003644:	d020      	beq.n	8003688 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f003 0308 	and.w	r3, r3, #8
 800364c:	2b00      	cmp	r3, #0
 800364e:	d01b      	beq.n	8003688 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f06f 0208 	mvn.w	r2, #8
 8003658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2204      	movs	r2, #4
 800365e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	f003 0303 	and.w	r3, r3, #3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 f886 	bl	8003780 <HAL_TIM_IC_CaptureCallback>
 8003674:	e005      	b.n	8003682 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 f878 	bl	800376c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 f889 	bl	8003794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	f003 0310 	and.w	r3, r3, #16
 800368e:	2b00      	cmp	r3, #0
 8003690:	d020      	beq.n	80036d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f003 0310 	and.w	r3, r3, #16
 8003698:	2b00      	cmp	r3, #0
 800369a:	d01b      	beq.n	80036d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f06f 0210 	mvn.w	r2, #16
 80036a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2208      	movs	r2, #8
 80036aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 f860 	bl	8003780 <HAL_TIM_IC_CaptureCallback>
 80036c0:	e005      	b.n	80036ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f852 	bl	800376c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 f863 	bl	8003794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00c      	beq.n	80036f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d007      	beq.n	80036f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f06f 0201 	mvn.w	r2, #1
 80036f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7fe f85c 	bl	80017b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00c      	beq.n	800371c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003708:	2b00      	cmp	r3, #0
 800370a:	d007      	beq.n	800371c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 f8e0 	bl	80038dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00c      	beq.n	8003740 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800372c:	2b00      	cmp	r3, #0
 800372e:	d007      	beq.n	8003740 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f834 	bl	80037a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	f003 0320 	and.w	r3, r3, #32
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00c      	beq.n	8003764 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f003 0320 	and.w	r3, r3, #32
 8003750:	2b00      	cmp	r3, #0
 8003752:	d007      	beq.n	8003764 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f06f 0220 	mvn.w	r2, #32
 800375c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f8b2 	bl	80038c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003764:	bf00      	nop
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037bc:	b480      	push	{r7}
 80037be:	b085      	sub	sp, #20
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a37      	ldr	r2, [pc, #220]	@ (80038ac <TIM_Base_SetConfig+0xf0>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d00f      	beq.n	80037f4 <TIM_Base_SetConfig+0x38>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037da:	d00b      	beq.n	80037f4 <TIM_Base_SetConfig+0x38>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4a34      	ldr	r2, [pc, #208]	@ (80038b0 <TIM_Base_SetConfig+0xf4>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d007      	beq.n	80037f4 <TIM_Base_SetConfig+0x38>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	4a33      	ldr	r2, [pc, #204]	@ (80038b4 <TIM_Base_SetConfig+0xf8>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d003      	beq.n	80037f4 <TIM_Base_SetConfig+0x38>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4a32      	ldr	r2, [pc, #200]	@ (80038b8 <TIM_Base_SetConfig+0xfc>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d108      	bne.n	8003806 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	4313      	orrs	r3, r2
 8003804:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a28      	ldr	r2, [pc, #160]	@ (80038ac <TIM_Base_SetConfig+0xf0>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d01b      	beq.n	8003846 <TIM_Base_SetConfig+0x8a>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003814:	d017      	beq.n	8003846 <TIM_Base_SetConfig+0x8a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a25      	ldr	r2, [pc, #148]	@ (80038b0 <TIM_Base_SetConfig+0xf4>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d013      	beq.n	8003846 <TIM_Base_SetConfig+0x8a>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a24      	ldr	r2, [pc, #144]	@ (80038b4 <TIM_Base_SetConfig+0xf8>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d00f      	beq.n	8003846 <TIM_Base_SetConfig+0x8a>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a23      	ldr	r2, [pc, #140]	@ (80038b8 <TIM_Base_SetConfig+0xfc>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d00b      	beq.n	8003846 <TIM_Base_SetConfig+0x8a>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a22      	ldr	r2, [pc, #136]	@ (80038bc <TIM_Base_SetConfig+0x100>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d007      	beq.n	8003846 <TIM_Base_SetConfig+0x8a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a21      	ldr	r2, [pc, #132]	@ (80038c0 <TIM_Base_SetConfig+0x104>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d003      	beq.n	8003846 <TIM_Base_SetConfig+0x8a>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a20      	ldr	r2, [pc, #128]	@ (80038c4 <TIM_Base_SetConfig+0x108>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d108      	bne.n	8003858 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800384c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	4313      	orrs	r3, r2
 8003856:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	4313      	orrs	r3, r2
 8003864:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	689a      	ldr	r2, [r3, #8]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a0c      	ldr	r2, [pc, #48]	@ (80038ac <TIM_Base_SetConfig+0xf0>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d103      	bne.n	8003886 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	691a      	ldr	r2, [r3, #16]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f043 0204 	orr.w	r2, r3, #4
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2201      	movs	r2, #1
 8003896:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	601a      	str	r2, [r3, #0]
}
 800389e:	bf00      	nop
 80038a0:	3714      	adds	r7, #20
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	40010000 	.word	0x40010000
 80038b0:	40000400 	.word	0x40000400
 80038b4:	40000800 	.word	0x40000800
 80038b8:	40000c00 	.word	0x40000c00
 80038bc:	40014000 	.word	0x40014000
 80038c0:	40014400 	.word	0x40014400
 80038c4:	40014800 	.word	0x40014800

080038c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e042      	b.n	8003988 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d106      	bne.n	800391c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7fe fa32 	bl	8001d80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2224      	movs	r2, #36	@ 0x24
 8003920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68da      	ldr	r2, [r3, #12]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003932:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 fe09 	bl	800454c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	691a      	ldr	r2, [r3, #16]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003948:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695a      	ldr	r2, [r3, #20]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003958:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	68da      	ldr	r2, [r3, #12]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003968:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2220      	movs	r2, #32
 8003974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2220      	movs	r2, #32
 800397c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b08a      	sub	sp, #40	@ 0x28
 8003994:	af02      	add	r7, sp, #8
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	603b      	str	r3, [r7, #0]
 800399c:	4613      	mov	r3, r2
 800399e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039a0:	2300      	movs	r3, #0
 80039a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b20      	cmp	r3, #32
 80039ae:	d175      	bne.n	8003a9c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d002      	beq.n	80039bc <HAL_UART_Transmit+0x2c>
 80039b6:	88fb      	ldrh	r3, [r7, #6]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e06e      	b.n	8003a9e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2221      	movs	r2, #33	@ 0x21
 80039ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039ce:	f7fe fc35 	bl	800223c <HAL_GetTick>
 80039d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	88fa      	ldrh	r2, [r7, #6]
 80039d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	88fa      	ldrh	r2, [r7, #6]
 80039de:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039e8:	d108      	bne.n	80039fc <HAL_UART_Transmit+0x6c>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d104      	bne.n	80039fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80039f2:	2300      	movs	r3, #0
 80039f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	61bb      	str	r3, [r7, #24]
 80039fa:	e003      	b.n	8003a04 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a00:	2300      	movs	r3, #0
 8003a02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a04:	e02e      	b.n	8003a64 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	2180      	movs	r1, #128	@ 0x80
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 fb6d 	bl	80040f0 <UART_WaitOnFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d005      	beq.n	8003a28 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e03a      	b.n	8003a9e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d10b      	bne.n	8003a46 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	461a      	mov	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	3302      	adds	r3, #2
 8003a42:	61bb      	str	r3, [r7, #24]
 8003a44:	e007      	b.n	8003a56 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	781a      	ldrb	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	3301      	adds	r3, #1
 8003a54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1cb      	bne.n	8003a06 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	9300      	str	r3, [sp, #0]
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	2200      	movs	r2, #0
 8003a76:	2140      	movs	r1, #64	@ 0x40
 8003a78:	68f8      	ldr	r0, [r7, #12]
 8003a7a:	f000 fb39 	bl	80040f0 <UART_WaitOnFlagUntilTimeout>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d005      	beq.n	8003a90 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2220      	movs	r2, #32
 8003a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e006      	b.n	8003a9e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2220      	movs	r2, #32
 8003a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	e000      	b.n	8003a9e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a9c:	2302      	movs	r3, #2
  }
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3720      	adds	r7, #32
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b08c      	sub	sp, #48	@ 0x30
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	60f8      	str	r0, [r7, #12]
 8003aae:	60b9      	str	r1, [r7, #8]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b20      	cmp	r3, #32
 8003abe:	d14a      	bne.n	8003b56 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d002      	beq.n	8003acc <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8003ac6:	88fb      	ldrh	r3, [r7, #6]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e043      	b.n	8003b58 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8003adc:	88fb      	ldrh	r3, [r7, #6]
 8003ade:	461a      	mov	r2, r3
 8003ae0:	68b9      	ldr	r1, [r7, #8]
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 fb5d 	bl	80041a2 <UART_Start_Receive_IT>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003aee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d12c      	bne.n	8003b50 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d125      	bne.n	8003b4a <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003afe:	2300      	movs	r3, #0
 8003b00:	613b      	str	r3, [r7, #16]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	613b      	str	r3, [r7, #16]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	613b      	str	r3, [r7, #16]
 8003b12:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	330c      	adds	r3, #12
 8003b1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	e853 3f00 	ldrex	r3, [r3]
 8003b22:	617b      	str	r3, [r7, #20]
   return(result);
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	f043 0310 	orr.w	r3, r3, #16
 8003b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	330c      	adds	r3, #12
 8003b32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b34:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b38:	6a39      	ldr	r1, [r7, #32]
 8003b3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b3c:	e841 2300 	strex	r3, r2, [r1]
 8003b40:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1e5      	bne.n	8003b14 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8003b48:	e002      	b.n	8003b50 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8003b50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003b54:	e000      	b.n	8003b58 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8003b56:	2302      	movs	r3, #2
  }
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3730      	adds	r7, #48	@ 0x30
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b0ba      	sub	sp, #232	@ 0xe8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003b86:	2300      	movs	r3, #0
 8003b88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b96:	f003 030f 	and.w	r3, r3, #15
 8003b9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003b9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10f      	bne.n	8003bc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003baa:	f003 0320 	and.w	r3, r3, #32
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d009      	beq.n	8003bc6 <HAL_UART_IRQHandler+0x66>
 8003bb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bb6:	f003 0320 	and.w	r3, r3, #32
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 fc05 	bl	80043ce <UART_Receive_IT>
      return;
 8003bc4:	e273      	b.n	80040ae <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003bc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f000 80de 	beq.w	8003d8c <HAL_UART_IRQHandler+0x22c>
 8003bd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bd4:	f003 0301 	and.w	r3, r3, #1
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d106      	bne.n	8003bea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003be0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 80d1 	beq.w	8003d8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00b      	beq.n	8003c0e <HAL_UART_IRQHandler+0xae>
 8003bf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d005      	beq.n	8003c0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c06:	f043 0201 	orr.w	r2, r3, #1
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c12:	f003 0304 	and.w	r3, r3, #4
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00b      	beq.n	8003c32 <HAL_UART_IRQHandler+0xd2>
 8003c1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c1e:	f003 0301 	and.w	r3, r3, #1
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d005      	beq.n	8003c32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c2a:	f043 0202 	orr.w	r2, r3, #2
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00b      	beq.n	8003c56 <HAL_UART_IRQHandler+0xf6>
 8003c3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d005      	beq.n	8003c56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4e:	f043 0204 	orr.w	r2, r3, #4
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c5a:	f003 0308 	and.w	r3, r3, #8
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d011      	beq.n	8003c86 <HAL_UART_IRQHandler+0x126>
 8003c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c66:	f003 0320 	and.w	r3, r3, #32
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d105      	bne.n	8003c7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003c6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d005      	beq.n	8003c86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c7e:	f043 0208 	orr.w	r2, r3, #8
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f000 820a 	beq.w	80040a4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c94:	f003 0320 	and.w	r3, r3, #32
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d008      	beq.n	8003cae <HAL_UART_IRQHandler+0x14e>
 8003c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ca0:	f003 0320 	and.w	r3, r3, #32
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d002      	beq.n	8003cae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 fb90 	bl	80043ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	695b      	ldr	r3, [r3, #20]
 8003cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb8:	2b40      	cmp	r3, #64	@ 0x40
 8003cba:	bf0c      	ite	eq
 8003cbc:	2301      	moveq	r3, #1
 8003cbe:	2300      	movne	r3, #0
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cca:	f003 0308 	and.w	r3, r3, #8
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d103      	bne.n	8003cda <HAL_UART_IRQHandler+0x17a>
 8003cd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d04f      	beq.n	8003d7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 fa9b 	bl	8004216 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cea:	2b40      	cmp	r3, #64	@ 0x40
 8003cec:	d141      	bne.n	8003d72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	3314      	adds	r3, #20
 8003cf4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003cfc:	e853 3f00 	ldrex	r3, [r3]
 8003d00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003d04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	3314      	adds	r3, #20
 8003d16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003d1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003d1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003d26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003d2a:	e841 2300 	strex	r3, r2, [r1]
 8003d2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003d32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1d9      	bne.n	8003cee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d013      	beq.n	8003d6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d46:	4a8a      	ldr	r2, [pc, #552]	@ (8003f70 <HAL_UART_IRQHandler+0x410>)
 8003d48:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7fe fbd2 	bl	80024f8 <HAL_DMA_Abort_IT>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d016      	beq.n	8003d88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d64:	4610      	mov	r0, r2
 8003d66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d68:	e00e      	b.n	8003d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f9b6 	bl	80040dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d70:	e00a      	b.n	8003d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f000 f9b2 	bl	80040dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d78:	e006      	b.n	8003d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 f9ae 	bl	80040dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003d86:	e18d      	b.n	80040a4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d88:	bf00      	nop
    return;
 8003d8a:	e18b      	b.n	80040a4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	f040 8167 	bne.w	8004064 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d9a:	f003 0310 	and.w	r3, r3, #16
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f000 8160 	beq.w	8004064 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003da4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003da8:	f003 0310 	and.w	r3, r3, #16
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 8159 	beq.w	8004064 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003db2:	2300      	movs	r3, #0
 8003db4:	60bb      	str	r3, [r7, #8]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	60bb      	str	r3, [r7, #8]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	60bb      	str	r3, [r7, #8]
 8003dc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dd2:	2b40      	cmp	r3, #64	@ 0x40
 8003dd4:	f040 80ce 	bne.w	8003f74 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003de4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f000 80a9 	beq.w	8003f40 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003df2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003df6:	429a      	cmp	r2, r3
 8003df8:	f080 80a2 	bcs.w	8003f40 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e02:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e0e:	f000 8088 	beq.w	8003f22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	330c      	adds	r3, #12
 8003e18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e20:	e853 3f00 	ldrex	r3, [r3]
 8003e24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003e28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	330c      	adds	r3, #12
 8003e3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003e3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003e4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003e4e:	e841 2300 	strex	r3, r2, [r1]
 8003e52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003e56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1d9      	bne.n	8003e12 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	3314      	adds	r3, #20
 8003e64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e68:	e853 3f00 	ldrex	r3, [r3]
 8003e6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003e6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e70:	f023 0301 	bic.w	r3, r3, #1
 8003e74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	3314      	adds	r3, #20
 8003e7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003e86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003e8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003e8e:	e841 2300 	strex	r3, r2, [r1]
 8003e92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003e94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1e1      	bne.n	8003e5e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	3314      	adds	r3, #20
 8003ea0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ea4:	e853 3f00 	ldrex	r3, [r3]
 8003ea8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003eaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003eac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003eb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	3314      	adds	r3, #20
 8003eba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003ebe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003ec0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003ec4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003ec6:	e841 2300 	strex	r3, r2, [r1]
 8003eca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003ecc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d1e3      	bne.n	8003e9a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	330c      	adds	r3, #12
 8003ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eea:	e853 3f00 	ldrex	r3, [r3]
 8003eee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003ef0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ef2:	f023 0310 	bic.w	r3, r3, #16
 8003ef6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	330c      	adds	r3, #12
 8003f00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003f04:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003f06:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003f0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003f0c:	e841 2300 	strex	r3, r2, [r1]
 8003f10:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003f12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1e3      	bne.n	8003ee0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7fe fa7b 	bl	8002418 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2202      	movs	r2, #2
 8003f26:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	4619      	mov	r1, r3
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7fd fbbd 	bl	80016b8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003f3e:	e0b3      	b.n	80040a8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	f040 80ad 	bne.w	80040a8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f52:	69db      	ldr	r3, [r3, #28]
 8003f54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f58:	f040 80a6 	bne.w	80040a8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f66:	4619      	mov	r1, r3
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f7fd fba5 	bl	80016b8 <HAL_UARTEx_RxEventCallback>
      return;
 8003f6e:	e09b      	b.n	80040a8 <HAL_UART_IRQHandler+0x548>
 8003f70:	080042dd 	.word	0x080042dd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	f000 808e 	beq.w	80040ac <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003f90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 8089 	beq.w	80040ac <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	330c      	adds	r3, #12
 8003fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fa4:	e853 3f00 	ldrex	r3, [r3]
 8003fa8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fb0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	330c      	adds	r3, #12
 8003fba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003fbe:	647a      	str	r2, [r7, #68]	@ 0x44
 8003fc0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003fc4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fc6:	e841 2300 	strex	r3, r2, [r1]
 8003fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003fcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1e3      	bne.n	8003f9a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	3314      	adds	r3, #20
 8003fd8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	e853 3f00 	ldrex	r3, [r3]
 8003fe0:	623b      	str	r3, [r7, #32]
   return(result);
 8003fe2:	6a3b      	ldr	r3, [r7, #32]
 8003fe4:	f023 0301 	bic.w	r3, r3, #1
 8003fe8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	3314      	adds	r3, #20
 8003ff2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003ff6:	633a      	str	r2, [r7, #48]	@ 0x30
 8003ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ffa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ffc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ffe:	e841 2300 	strex	r3, r2, [r1]
 8004002:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1e3      	bne.n	8003fd2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2220      	movs	r2, #32
 800400e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	330c      	adds	r3, #12
 800401e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	e853 3f00 	ldrex	r3, [r3]
 8004026:	60fb      	str	r3, [r7, #12]
   return(result);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f023 0310 	bic.w	r3, r3, #16
 800402e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	330c      	adds	r3, #12
 8004038:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800403c:	61fa      	str	r2, [r7, #28]
 800403e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004040:	69b9      	ldr	r1, [r7, #24]
 8004042:	69fa      	ldr	r2, [r7, #28]
 8004044:	e841 2300 	strex	r3, r2, [r1]
 8004048:	617b      	str	r3, [r7, #20]
   return(result);
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1e3      	bne.n	8004018 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004056:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800405a:	4619      	mov	r1, r3
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7fd fb2b 	bl	80016b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004062:	e023      	b.n	80040ac <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800406c:	2b00      	cmp	r3, #0
 800406e:	d009      	beq.n	8004084 <HAL_UART_IRQHandler+0x524>
 8004070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004078:	2b00      	cmp	r3, #0
 800407a:	d003      	beq.n	8004084 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 f93e 	bl	80042fe <UART_Transmit_IT>
    return;
 8004082:	e014      	b.n	80040ae <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00e      	beq.n	80040ae <HAL_UART_IRQHandler+0x54e>
 8004090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004098:	2b00      	cmp	r3, #0
 800409a:	d008      	beq.n	80040ae <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f000 f97e 	bl	800439e <UART_EndTransmit_IT>
    return;
 80040a2:	e004      	b.n	80040ae <HAL_UART_IRQHandler+0x54e>
    return;
 80040a4:	bf00      	nop
 80040a6:	e002      	b.n	80040ae <HAL_UART_IRQHandler+0x54e>
      return;
 80040a8:	bf00      	nop
 80040aa:	e000      	b.n	80040ae <HAL_UART_IRQHandler+0x54e>
      return;
 80040ac:	bf00      	nop
  }
}
 80040ae:	37e8      	adds	r7, #232	@ 0xe8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80040d0:	bf00      	nop
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	603b      	str	r3, [r7, #0]
 80040fc:	4613      	mov	r3, r2
 80040fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004100:	e03b      	b.n	800417a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004102:	6a3b      	ldr	r3, [r7, #32]
 8004104:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004108:	d037      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800410a:	f7fe f897 	bl	800223c <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	6a3a      	ldr	r2, [r7, #32]
 8004116:	429a      	cmp	r2, r3
 8004118:	d302      	bcc.n	8004120 <UART_WaitOnFlagUntilTimeout+0x30>
 800411a:	6a3b      	ldr	r3, [r7, #32]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d101      	bne.n	8004124 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e03a      	b.n	800419a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	2b00      	cmp	r3, #0
 8004130:	d023      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	2b80      	cmp	r3, #128	@ 0x80
 8004136:	d020      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	2b40      	cmp	r3, #64	@ 0x40
 800413c:	d01d      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0308 	and.w	r3, r3, #8
 8004148:	2b08      	cmp	r3, #8
 800414a:	d116      	bne.n	800417a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	617b      	str	r3, [r7, #20]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f000 f857 	bl	8004216 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2208      	movs	r2, #8
 800416c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e00f      	b.n	800419a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	4013      	ands	r3, r2
 8004184:	68ba      	ldr	r2, [r7, #8]
 8004186:	429a      	cmp	r2, r3
 8004188:	bf0c      	ite	eq
 800418a:	2301      	moveq	r3, #1
 800418c:	2300      	movne	r3, #0
 800418e:	b2db      	uxtb	r3, r3
 8004190:	461a      	mov	r2, r3
 8004192:	79fb      	ldrb	r3, [r7, #7]
 8004194:	429a      	cmp	r2, r3
 8004196:	d0b4      	beq.n	8004102 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b085      	sub	sp, #20
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	60f8      	str	r0, [r7, #12]
 80041aa:	60b9      	str	r1, [r7, #8]
 80041ac:	4613      	mov	r3, r2
 80041ae:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	68ba      	ldr	r2, [r7, #8]
 80041b4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	88fa      	ldrh	r2, [r7, #6]
 80041ba:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	88fa      	ldrh	r2, [r7, #6]
 80041c0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2222      	movs	r2, #34	@ 0x22
 80041cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	691b      	ldr	r3, [r3, #16]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d007      	beq.n	80041e8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68da      	ldr	r2, [r3, #12]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041e6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	695a      	ldr	r2, [r3, #20]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f042 0201 	orr.w	r2, r2, #1
 80041f6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68da      	ldr	r2, [r3, #12]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f042 0220 	orr.w	r2, r2, #32
 8004206:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr

08004216 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004216:	b480      	push	{r7}
 8004218:	b095      	sub	sp, #84	@ 0x54
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	330c      	adds	r3, #12
 8004224:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004228:	e853 3f00 	ldrex	r3, [r3]
 800422c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800422e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004230:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004234:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	330c      	adds	r3, #12
 800423c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800423e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004240:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004242:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004244:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004246:	e841 2300 	strex	r3, r2, [r1]
 800424a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800424c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1e5      	bne.n	800421e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	3314      	adds	r3, #20
 8004258:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425a:	6a3b      	ldr	r3, [r7, #32]
 800425c:	e853 3f00 	ldrex	r3, [r3]
 8004260:	61fb      	str	r3, [r7, #28]
   return(result);
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	f023 0301 	bic.w	r3, r3, #1
 8004268:	64bb      	str	r3, [r7, #72]	@ 0x48
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	3314      	adds	r3, #20
 8004270:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004272:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004274:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004276:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004278:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800427a:	e841 2300 	strex	r3, r2, [r1]
 800427e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1e5      	bne.n	8004252 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800428a:	2b01      	cmp	r3, #1
 800428c:	d119      	bne.n	80042c2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	330c      	adds	r3, #12
 8004294:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	e853 3f00 	ldrex	r3, [r3]
 800429c:	60bb      	str	r3, [r7, #8]
   return(result);
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	f023 0310 	bic.w	r3, r3, #16
 80042a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	330c      	adds	r3, #12
 80042ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042ae:	61ba      	str	r2, [r7, #24]
 80042b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b2:	6979      	ldr	r1, [r7, #20]
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	e841 2300 	strex	r3, r2, [r1]
 80042ba:	613b      	str	r3, [r7, #16]
   return(result);
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d1e5      	bne.n	800428e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2220      	movs	r2, #32
 80042c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80042d0:	bf00      	nop
 80042d2:	3754      	adds	r7, #84	@ 0x54
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f7ff fef3 	bl	80040dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042f6:	bf00      	nop
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80042fe:	b480      	push	{r7}
 8004300:	b085      	sub	sp, #20
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b21      	cmp	r3, #33	@ 0x21
 8004310:	d13e      	bne.n	8004390 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800431a:	d114      	bne.n	8004346 <UART_Transmit_IT+0x48>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d110      	bne.n	8004346 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	461a      	mov	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004338:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	1c9a      	adds	r2, r3, #2
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	621a      	str	r2, [r3, #32]
 8004344:	e008      	b.n	8004358 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a1b      	ldr	r3, [r3, #32]
 800434a:	1c59      	adds	r1, r3, #1
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6211      	str	r1, [r2, #32]
 8004350:	781a      	ldrb	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800435c:	b29b      	uxth	r3, r3
 800435e:	3b01      	subs	r3, #1
 8004360:	b29b      	uxth	r3, r3
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	4619      	mov	r1, r3
 8004366:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004368:	2b00      	cmp	r3, #0
 800436a:	d10f      	bne.n	800438c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800437a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68da      	ldr	r2, [r3, #12]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800438a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800438c:	2300      	movs	r3, #0
 800438e:	e000      	b.n	8004392 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004390:	2302      	movs	r3, #2
  }
}
 8004392:	4618      	mov	r0, r3
 8004394:	3714      	adds	r7, #20
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800439e:	b580      	push	{r7, lr}
 80043a0:	b082      	sub	sp, #8
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68da      	ldr	r2, [r3, #12]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2220      	movs	r2, #32
 80043ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f7ff fe78 	bl	80040b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b08c      	sub	sp, #48	@ 0x30
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80043d6:	2300      	movs	r3, #0
 80043d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80043da:	2300      	movs	r3, #0
 80043dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b22      	cmp	r3, #34	@ 0x22
 80043e8:	f040 80aa 	bne.w	8004540 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043f4:	d115      	bne.n	8004422 <UART_Receive_IT+0x54>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d111      	bne.n	8004422 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004402:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	b29b      	uxth	r3, r3
 800440c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004410:	b29a      	uxth	r2, r3
 8004412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004414:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800441a:	1c9a      	adds	r2, r3, #2
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004420:	e024      	b.n	800446c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004426:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004430:	d007      	beq.n	8004442 <UART_Receive_IT+0x74>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d10a      	bne.n	8004450 <UART_Receive_IT+0x82>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d106      	bne.n	8004450 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	b2da      	uxtb	r2, r3
 800444a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800444c:	701a      	strb	r2, [r3, #0]
 800444e:	e008      	b.n	8004462 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	b2db      	uxtb	r3, r3
 8004458:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800445c:	b2da      	uxtb	r2, r3
 800445e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004460:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004466:	1c5a      	adds	r2, r3, #1
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004470:	b29b      	uxth	r3, r3
 8004472:	3b01      	subs	r3, #1
 8004474:	b29b      	uxth	r3, r3
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	4619      	mov	r1, r3
 800447a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800447c:	2b00      	cmp	r3, #0
 800447e:	d15d      	bne.n	800453c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	68da      	ldr	r2, [r3, #12]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f022 0220 	bic.w	r2, r2, #32
 800448e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68da      	ldr	r2, [r3, #12]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800449e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	695a      	ldr	r2, [r3, #20]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 0201 	bic.w	r2, r2, #1
 80044ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2220      	movs	r2, #32
 80044b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d135      	bne.n	8004532 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	330c      	adds	r3, #12
 80044d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	e853 3f00 	ldrex	r3, [r3]
 80044da:	613b      	str	r3, [r7, #16]
   return(result);
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	f023 0310 	bic.w	r3, r3, #16
 80044e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	330c      	adds	r3, #12
 80044ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ec:	623a      	str	r2, [r7, #32]
 80044ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f0:	69f9      	ldr	r1, [r7, #28]
 80044f2:	6a3a      	ldr	r2, [r7, #32]
 80044f4:	e841 2300 	strex	r3, r2, [r1]
 80044f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1e5      	bne.n	80044cc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0310 	and.w	r3, r3, #16
 800450a:	2b10      	cmp	r3, #16
 800450c:	d10a      	bne.n	8004524 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800450e:	2300      	movs	r3, #0
 8004510:	60fb      	str	r3, [r7, #12]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	60fb      	str	r3, [r7, #12]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	60fb      	str	r3, [r7, #12]
 8004522:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004528:	4619      	mov	r1, r3
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f7fd f8c4 	bl	80016b8 <HAL_UARTEx_RxEventCallback>
 8004530:	e002      	b.n	8004538 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f7ff fdc8 	bl	80040c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004538:	2300      	movs	r3, #0
 800453a:	e002      	b.n	8004542 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800453c:	2300      	movs	r3, #0
 800453e:	e000      	b.n	8004542 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004540:	2302      	movs	r3, #2
  }
}
 8004542:	4618      	mov	r0, r3
 8004544:	3730      	adds	r7, #48	@ 0x30
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
	...

0800454c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800454c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004550:	b0c0      	sub	sp, #256	@ 0x100
 8004552:	af00      	add	r7, sp, #0
 8004554:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004568:	68d9      	ldr	r1, [r3, #12]
 800456a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	ea40 0301 	orr.w	r3, r0, r1
 8004574:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	431a      	orrs	r2, r3
 8004584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	431a      	orrs	r2, r3
 800458c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	4313      	orrs	r3, r2
 8004594:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80045a4:	f021 010c 	bic.w	r1, r1, #12
 80045a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80045b2:	430b      	orrs	r3, r1
 80045b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80045c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c6:	6999      	ldr	r1, [r3, #24]
 80045c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	ea40 0301 	orr.w	r3, r0, r1
 80045d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80045d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	4b8f      	ldr	r3, [pc, #572]	@ (8004818 <UART_SetConfig+0x2cc>)
 80045dc:	429a      	cmp	r2, r3
 80045de:	d005      	beq.n	80045ec <UART_SetConfig+0xa0>
 80045e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	4b8d      	ldr	r3, [pc, #564]	@ (800481c <UART_SetConfig+0x2d0>)
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d104      	bne.n	80045f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80045ec:	f7fe fecc 	bl	8003388 <HAL_RCC_GetPCLK2Freq>
 80045f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80045f4:	e003      	b.n	80045fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80045f6:	f7fe feb3 	bl	8003360 <HAL_RCC_GetPCLK1Freq>
 80045fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004602:	69db      	ldr	r3, [r3, #28]
 8004604:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004608:	f040 810c 	bne.w	8004824 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800460c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004610:	2200      	movs	r2, #0
 8004612:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004616:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800461a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800461e:	4622      	mov	r2, r4
 8004620:	462b      	mov	r3, r5
 8004622:	1891      	adds	r1, r2, r2
 8004624:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004626:	415b      	adcs	r3, r3
 8004628:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800462a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800462e:	4621      	mov	r1, r4
 8004630:	eb12 0801 	adds.w	r8, r2, r1
 8004634:	4629      	mov	r1, r5
 8004636:	eb43 0901 	adc.w	r9, r3, r1
 800463a:	f04f 0200 	mov.w	r2, #0
 800463e:	f04f 0300 	mov.w	r3, #0
 8004642:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004646:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800464a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800464e:	4690      	mov	r8, r2
 8004650:	4699      	mov	r9, r3
 8004652:	4623      	mov	r3, r4
 8004654:	eb18 0303 	adds.w	r3, r8, r3
 8004658:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800465c:	462b      	mov	r3, r5
 800465e:	eb49 0303 	adc.w	r3, r9, r3
 8004662:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004672:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004676:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800467a:	460b      	mov	r3, r1
 800467c:	18db      	adds	r3, r3, r3
 800467e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004680:	4613      	mov	r3, r2
 8004682:	eb42 0303 	adc.w	r3, r2, r3
 8004686:	657b      	str	r3, [r7, #84]	@ 0x54
 8004688:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800468c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004690:	f7fc fa92 	bl	8000bb8 <__aeabi_uldivmod>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	4b61      	ldr	r3, [pc, #388]	@ (8004820 <UART_SetConfig+0x2d4>)
 800469a:	fba3 2302 	umull	r2, r3, r3, r2
 800469e:	095b      	lsrs	r3, r3, #5
 80046a0:	011c      	lsls	r4, r3, #4
 80046a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046a6:	2200      	movs	r2, #0
 80046a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80046ac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80046b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80046b4:	4642      	mov	r2, r8
 80046b6:	464b      	mov	r3, r9
 80046b8:	1891      	adds	r1, r2, r2
 80046ba:	64b9      	str	r1, [r7, #72]	@ 0x48
 80046bc:	415b      	adcs	r3, r3
 80046be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80046c4:	4641      	mov	r1, r8
 80046c6:	eb12 0a01 	adds.w	sl, r2, r1
 80046ca:	4649      	mov	r1, r9
 80046cc:	eb43 0b01 	adc.w	fp, r3, r1
 80046d0:	f04f 0200 	mov.w	r2, #0
 80046d4:	f04f 0300 	mov.w	r3, #0
 80046d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80046dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80046e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80046e4:	4692      	mov	sl, r2
 80046e6:	469b      	mov	fp, r3
 80046e8:	4643      	mov	r3, r8
 80046ea:	eb1a 0303 	adds.w	r3, sl, r3
 80046ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046f2:	464b      	mov	r3, r9
 80046f4:	eb4b 0303 	adc.w	r3, fp, r3
 80046f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80046fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004708:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800470c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004710:	460b      	mov	r3, r1
 8004712:	18db      	adds	r3, r3, r3
 8004714:	643b      	str	r3, [r7, #64]	@ 0x40
 8004716:	4613      	mov	r3, r2
 8004718:	eb42 0303 	adc.w	r3, r2, r3
 800471c:	647b      	str	r3, [r7, #68]	@ 0x44
 800471e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004722:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004726:	f7fc fa47 	bl	8000bb8 <__aeabi_uldivmod>
 800472a:	4602      	mov	r2, r0
 800472c:	460b      	mov	r3, r1
 800472e:	4611      	mov	r1, r2
 8004730:	4b3b      	ldr	r3, [pc, #236]	@ (8004820 <UART_SetConfig+0x2d4>)
 8004732:	fba3 2301 	umull	r2, r3, r3, r1
 8004736:	095b      	lsrs	r3, r3, #5
 8004738:	2264      	movs	r2, #100	@ 0x64
 800473a:	fb02 f303 	mul.w	r3, r2, r3
 800473e:	1acb      	subs	r3, r1, r3
 8004740:	00db      	lsls	r3, r3, #3
 8004742:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004746:	4b36      	ldr	r3, [pc, #216]	@ (8004820 <UART_SetConfig+0x2d4>)
 8004748:	fba3 2302 	umull	r2, r3, r3, r2
 800474c:	095b      	lsrs	r3, r3, #5
 800474e:	005b      	lsls	r3, r3, #1
 8004750:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004754:	441c      	add	r4, r3
 8004756:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800475a:	2200      	movs	r2, #0
 800475c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004760:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004764:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004768:	4642      	mov	r2, r8
 800476a:	464b      	mov	r3, r9
 800476c:	1891      	adds	r1, r2, r2
 800476e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004770:	415b      	adcs	r3, r3
 8004772:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004774:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004778:	4641      	mov	r1, r8
 800477a:	1851      	adds	r1, r2, r1
 800477c:	6339      	str	r1, [r7, #48]	@ 0x30
 800477e:	4649      	mov	r1, r9
 8004780:	414b      	adcs	r3, r1
 8004782:	637b      	str	r3, [r7, #52]	@ 0x34
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004790:	4659      	mov	r1, fp
 8004792:	00cb      	lsls	r3, r1, #3
 8004794:	4651      	mov	r1, sl
 8004796:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800479a:	4651      	mov	r1, sl
 800479c:	00ca      	lsls	r2, r1, #3
 800479e:	4610      	mov	r0, r2
 80047a0:	4619      	mov	r1, r3
 80047a2:	4603      	mov	r3, r0
 80047a4:	4642      	mov	r2, r8
 80047a6:	189b      	adds	r3, r3, r2
 80047a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80047ac:	464b      	mov	r3, r9
 80047ae:	460a      	mov	r2, r1
 80047b0:	eb42 0303 	adc.w	r3, r2, r3
 80047b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80047c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80047cc:	460b      	mov	r3, r1
 80047ce:	18db      	adds	r3, r3, r3
 80047d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047d2:	4613      	mov	r3, r2
 80047d4:	eb42 0303 	adc.w	r3, r2, r3
 80047d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80047de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80047e2:	f7fc f9e9 	bl	8000bb8 <__aeabi_uldivmod>
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004820 <UART_SetConfig+0x2d4>)
 80047ec:	fba3 1302 	umull	r1, r3, r3, r2
 80047f0:	095b      	lsrs	r3, r3, #5
 80047f2:	2164      	movs	r1, #100	@ 0x64
 80047f4:	fb01 f303 	mul.w	r3, r1, r3
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	00db      	lsls	r3, r3, #3
 80047fc:	3332      	adds	r3, #50	@ 0x32
 80047fe:	4a08      	ldr	r2, [pc, #32]	@ (8004820 <UART_SetConfig+0x2d4>)
 8004800:	fba2 2303 	umull	r2, r3, r2, r3
 8004804:	095b      	lsrs	r3, r3, #5
 8004806:	f003 0207 	and.w	r2, r3, #7
 800480a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4422      	add	r2, r4
 8004812:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004814:	e106      	b.n	8004a24 <UART_SetConfig+0x4d8>
 8004816:	bf00      	nop
 8004818:	40011000 	.word	0x40011000
 800481c:	40011400 	.word	0x40011400
 8004820:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004824:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004828:	2200      	movs	r2, #0
 800482a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800482e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004832:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004836:	4642      	mov	r2, r8
 8004838:	464b      	mov	r3, r9
 800483a:	1891      	adds	r1, r2, r2
 800483c:	6239      	str	r1, [r7, #32]
 800483e:	415b      	adcs	r3, r3
 8004840:	627b      	str	r3, [r7, #36]	@ 0x24
 8004842:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004846:	4641      	mov	r1, r8
 8004848:	1854      	adds	r4, r2, r1
 800484a:	4649      	mov	r1, r9
 800484c:	eb43 0501 	adc.w	r5, r3, r1
 8004850:	f04f 0200 	mov.w	r2, #0
 8004854:	f04f 0300 	mov.w	r3, #0
 8004858:	00eb      	lsls	r3, r5, #3
 800485a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800485e:	00e2      	lsls	r2, r4, #3
 8004860:	4614      	mov	r4, r2
 8004862:	461d      	mov	r5, r3
 8004864:	4643      	mov	r3, r8
 8004866:	18e3      	adds	r3, r4, r3
 8004868:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800486c:	464b      	mov	r3, r9
 800486e:	eb45 0303 	adc.w	r3, r5, r3
 8004872:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004882:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004886:	f04f 0200 	mov.w	r2, #0
 800488a:	f04f 0300 	mov.w	r3, #0
 800488e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004892:	4629      	mov	r1, r5
 8004894:	008b      	lsls	r3, r1, #2
 8004896:	4621      	mov	r1, r4
 8004898:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800489c:	4621      	mov	r1, r4
 800489e:	008a      	lsls	r2, r1, #2
 80048a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80048a4:	f7fc f988 	bl	8000bb8 <__aeabi_uldivmod>
 80048a8:	4602      	mov	r2, r0
 80048aa:	460b      	mov	r3, r1
 80048ac:	4b60      	ldr	r3, [pc, #384]	@ (8004a30 <UART_SetConfig+0x4e4>)
 80048ae:	fba3 2302 	umull	r2, r3, r3, r2
 80048b2:	095b      	lsrs	r3, r3, #5
 80048b4:	011c      	lsls	r4, r3, #4
 80048b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048ba:	2200      	movs	r2, #0
 80048bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80048c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80048c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80048c8:	4642      	mov	r2, r8
 80048ca:	464b      	mov	r3, r9
 80048cc:	1891      	adds	r1, r2, r2
 80048ce:	61b9      	str	r1, [r7, #24]
 80048d0:	415b      	adcs	r3, r3
 80048d2:	61fb      	str	r3, [r7, #28]
 80048d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048d8:	4641      	mov	r1, r8
 80048da:	1851      	adds	r1, r2, r1
 80048dc:	6139      	str	r1, [r7, #16]
 80048de:	4649      	mov	r1, r9
 80048e0:	414b      	adcs	r3, r1
 80048e2:	617b      	str	r3, [r7, #20]
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	f04f 0300 	mov.w	r3, #0
 80048ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048f0:	4659      	mov	r1, fp
 80048f2:	00cb      	lsls	r3, r1, #3
 80048f4:	4651      	mov	r1, sl
 80048f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048fa:	4651      	mov	r1, sl
 80048fc:	00ca      	lsls	r2, r1, #3
 80048fe:	4610      	mov	r0, r2
 8004900:	4619      	mov	r1, r3
 8004902:	4603      	mov	r3, r0
 8004904:	4642      	mov	r2, r8
 8004906:	189b      	adds	r3, r3, r2
 8004908:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800490c:	464b      	mov	r3, r9
 800490e:	460a      	mov	r2, r1
 8004910:	eb42 0303 	adc.w	r3, r2, r3
 8004914:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004922:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004924:	f04f 0200 	mov.w	r2, #0
 8004928:	f04f 0300 	mov.w	r3, #0
 800492c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004930:	4649      	mov	r1, r9
 8004932:	008b      	lsls	r3, r1, #2
 8004934:	4641      	mov	r1, r8
 8004936:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800493a:	4641      	mov	r1, r8
 800493c:	008a      	lsls	r2, r1, #2
 800493e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004942:	f7fc f939 	bl	8000bb8 <__aeabi_uldivmod>
 8004946:	4602      	mov	r2, r0
 8004948:	460b      	mov	r3, r1
 800494a:	4611      	mov	r1, r2
 800494c:	4b38      	ldr	r3, [pc, #224]	@ (8004a30 <UART_SetConfig+0x4e4>)
 800494e:	fba3 2301 	umull	r2, r3, r3, r1
 8004952:	095b      	lsrs	r3, r3, #5
 8004954:	2264      	movs	r2, #100	@ 0x64
 8004956:	fb02 f303 	mul.w	r3, r2, r3
 800495a:	1acb      	subs	r3, r1, r3
 800495c:	011b      	lsls	r3, r3, #4
 800495e:	3332      	adds	r3, #50	@ 0x32
 8004960:	4a33      	ldr	r2, [pc, #204]	@ (8004a30 <UART_SetConfig+0x4e4>)
 8004962:	fba2 2303 	umull	r2, r3, r2, r3
 8004966:	095b      	lsrs	r3, r3, #5
 8004968:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800496c:	441c      	add	r4, r3
 800496e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004972:	2200      	movs	r2, #0
 8004974:	673b      	str	r3, [r7, #112]	@ 0x70
 8004976:	677a      	str	r2, [r7, #116]	@ 0x74
 8004978:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800497c:	4642      	mov	r2, r8
 800497e:	464b      	mov	r3, r9
 8004980:	1891      	adds	r1, r2, r2
 8004982:	60b9      	str	r1, [r7, #8]
 8004984:	415b      	adcs	r3, r3
 8004986:	60fb      	str	r3, [r7, #12]
 8004988:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800498c:	4641      	mov	r1, r8
 800498e:	1851      	adds	r1, r2, r1
 8004990:	6039      	str	r1, [r7, #0]
 8004992:	4649      	mov	r1, r9
 8004994:	414b      	adcs	r3, r1
 8004996:	607b      	str	r3, [r7, #4]
 8004998:	f04f 0200 	mov.w	r2, #0
 800499c:	f04f 0300 	mov.w	r3, #0
 80049a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80049a4:	4659      	mov	r1, fp
 80049a6:	00cb      	lsls	r3, r1, #3
 80049a8:	4651      	mov	r1, sl
 80049aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049ae:	4651      	mov	r1, sl
 80049b0:	00ca      	lsls	r2, r1, #3
 80049b2:	4610      	mov	r0, r2
 80049b4:	4619      	mov	r1, r3
 80049b6:	4603      	mov	r3, r0
 80049b8:	4642      	mov	r2, r8
 80049ba:	189b      	adds	r3, r3, r2
 80049bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80049be:	464b      	mov	r3, r9
 80049c0:	460a      	mov	r2, r1
 80049c2:	eb42 0303 	adc.w	r3, r2, r3
 80049c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80049c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80049d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80049d4:	f04f 0200 	mov.w	r2, #0
 80049d8:	f04f 0300 	mov.w	r3, #0
 80049dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80049e0:	4649      	mov	r1, r9
 80049e2:	008b      	lsls	r3, r1, #2
 80049e4:	4641      	mov	r1, r8
 80049e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049ea:	4641      	mov	r1, r8
 80049ec:	008a      	lsls	r2, r1, #2
 80049ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80049f2:	f7fc f8e1 	bl	8000bb8 <__aeabi_uldivmod>
 80049f6:	4602      	mov	r2, r0
 80049f8:	460b      	mov	r3, r1
 80049fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004a30 <UART_SetConfig+0x4e4>)
 80049fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004a00:	095b      	lsrs	r3, r3, #5
 8004a02:	2164      	movs	r1, #100	@ 0x64
 8004a04:	fb01 f303 	mul.w	r3, r1, r3
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	011b      	lsls	r3, r3, #4
 8004a0c:	3332      	adds	r3, #50	@ 0x32
 8004a0e:	4a08      	ldr	r2, [pc, #32]	@ (8004a30 <UART_SetConfig+0x4e4>)
 8004a10:	fba2 2303 	umull	r2, r3, r2, r3
 8004a14:	095b      	lsrs	r3, r3, #5
 8004a16:	f003 020f 	and.w	r2, r3, #15
 8004a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4422      	add	r2, r4
 8004a22:	609a      	str	r2, [r3, #8]
}
 8004a24:	bf00      	nop
 8004a26:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a30:	51eb851f 	.word	0x51eb851f

08004a34 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004a42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a46:	2b84      	cmp	r3, #132	@ 0x84
 8004a48:	d005      	beq.n	8004a56 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004a4a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	4413      	add	r3, r2
 8004a52:	3303      	adds	r3, #3
 8004a54:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004a56:	68fb      	ldr	r3, [r7, #12]
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3714      	adds	r7, #20
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004a68:	f000 ff5e 	bl	8005928 <vTaskStartScheduler>
  
  return osOK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004a72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a74:	b089      	sub	sp, #36	@ 0x24
 8004a76:	af04      	add	r7, sp, #16
 8004a78:	6078      	str	r0, [r7, #4]
 8004a7a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	695b      	ldr	r3, [r3, #20]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d020      	beq.n	8004ac6 <osThreadCreate+0x54>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d01c      	beq.n	8004ac6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685c      	ldr	r4, [r3, #4]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	691e      	ldr	r6, [r3, #16]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7ff ffc8 	bl	8004a34 <makeFreeRtosPriority>
 8004aa4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004aae:	9202      	str	r2, [sp, #8]
 8004ab0:	9301      	str	r3, [sp, #4]
 8004ab2:	9100      	str	r1, [sp, #0]
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	4632      	mov	r2, r6
 8004ab8:	4629      	mov	r1, r5
 8004aba:	4620      	mov	r0, r4
 8004abc:	f000 fd62 	bl	8005584 <xTaskCreateStatic>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	60fb      	str	r3, [r7, #12]
 8004ac4:	e01c      	b.n	8004b00 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685c      	ldr	r4, [r3, #4]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ad2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7ff ffaa 	bl	8004a34 <makeFreeRtosPriority>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	f107 030c 	add.w	r3, r7, #12
 8004ae6:	9301      	str	r3, [sp, #4]
 8004ae8:	9200      	str	r2, [sp, #0]
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	4632      	mov	r2, r6
 8004aee:	4629      	mov	r1, r5
 8004af0:	4620      	mov	r0, r4
 8004af2:	f000 fda7 	bl	8005644 <xTaskCreate>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d001      	beq.n	8004b00 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004afc:	2300      	movs	r3, #0
 8004afe:	e000      	b.n	8004b02 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004b00:	68fb      	ldr	r3, [r7, #12]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b0a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004b0a:	b580      	push	{r7, lr}
 8004b0c:	b084      	sub	sp, #16
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	81fb      	strh	r3, [r7, #14]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004b16:	89fb      	ldrh	r3, [r7, #14]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <osDelay+0x16>
 8004b1c:	89fb      	ldrh	r3, [r7, #14]
 8004b1e:	e000      	b.n	8004b22 <osDelay+0x18>
 8004b20:	2301      	movs	r3, #1
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 fec8 	bl	80058b8 <vTaskDelay>
  
  return osOK;
 8004b28:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b082      	sub	sp, #8
 8004b36:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8004b38:	201c      	movs	r0, #28
 8004b3a:	f001 fe6f 	bl	800681c <pvPortMalloc>
 8004b3e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00a      	beq.n	8004b5c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	801a      	strh	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	3304      	adds	r3, #4
 8004b50:	4618      	mov	r0, r3
 8004b52:	f000 f808 	bl	8004b66 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	761a      	strb	r2, [r3, #24]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004b5c:	687b      	ldr	r3, [r7, #4]
	}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3708      	adds	r7, #8
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004b66:	b480      	push	{r7}
 8004b68:	b083      	sub	sp, #12
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f103 0208 	add.w	r2, r3, #8
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b7e:	811a      	strh	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f103 0208 	add.w	r2, r3, #8
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f103 0208 	add.w	r2, r3, #8
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b083      	sub	sp, #12
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	689a      	ldr	r2, [r3, #8]
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	683a      	ldr	r2, [r7, #0]
 8004be4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	683a      	ldr	r2, [r7, #0]
 8004bea:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	1c5a      	adds	r2, r3, #1
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	601a      	str	r2, [r3, #0]
}
 8004bfc:	bf00      	nop
 8004bfe:	3714      	adds	r7, #20
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr

08004c08 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	881b      	ldrh	r3, [r3, #0]
 8004c16:	817b      	strh	r3, [r7, #10]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004c18:	897b      	ldrh	r3, [r7, #10]
 8004c1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d103      	bne.n	8004c2a <vListInsert+0x22>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	691b      	ldr	r3, [r3, #16]
 8004c26:	60fb      	str	r3, [r7, #12]
 8004c28:	e00c      	b.n	8004c44 <vListInsert+0x3c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	3308      	adds	r3, #8
 8004c2e:	60fb      	str	r3, [r7, #12]
 8004c30:	e002      	b.n	8004c38 <vListInsert+0x30>
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	60fb      	str	r3, [r7, #12]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	881b      	ldrh	r3, [r3, #0]
 8004c3e:	897a      	ldrh	r2, [r7, #10]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d2f6      	bcs.n	8004c32 <vListInsert+0x2a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	683a      	ldr	r2, [r7, #0]
 8004c52:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	683a      	ldr	r2, [r7, #0]
 8004c5e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	1c5a      	adds	r2, r3, #1
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	601a      	str	r2, [r3, #0]
}
 8004c70:	bf00      	nop
 8004c72:	3714      	adds	r7, #20
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr

08004c7c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	691b      	ldr	r3, [r3, #16]
 8004c88:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6892      	ldr	r2, [r2, #8]
 8004c92:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6852      	ldr	r2, [r2, #4]
 8004c9c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d103      	bne.n	8004cb0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	689a      	ldr	r2, [r3, #8]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	1e5a      	subs	r2, r3, #1
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3714      	adds	r7, #20
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d10b      	bne.n	8004cfc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce8:	f383 8811 	msr	BASEPRI, r3
 8004cec:	f3bf 8f6f 	isb	sy
 8004cf0:	f3bf 8f4f 	dsb	sy
 8004cf4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004cf6:	bf00      	nop
 8004cf8:	bf00      	nop
 8004cfa:	e7fd      	b.n	8004cf8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004cfc:	f001 fc6c 	bl	80065d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d08:	68f9      	ldr	r1, [r7, #12]
 8004d0a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d0c:	fb01 f303 	mul.w	r3, r1, r3
 8004d10:	441a      	add	r2, r3
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	68f9      	ldr	r1, [r7, #12]
 8004d30:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d32:	fb01 f303 	mul.w	r3, r1, r3
 8004d36:	441a      	add	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	22ff      	movs	r2, #255	@ 0xff
 8004d40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	22ff      	movs	r2, #255	@ 0xff
 8004d48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d114      	bne.n	8004d7c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	691b      	ldr	r3, [r3, #16]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d01a      	beq.n	8004d90 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	3310      	adds	r3, #16
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f001 f832 	bl	8005dc8 <xTaskRemoveFromEventList>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d012      	beq.n	8004d90 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004da0 <xQueueGenericReset+0xd0>)
 8004d6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d70:	601a      	str	r2, [r3, #0]
 8004d72:	f3bf 8f4f 	dsb	sy
 8004d76:	f3bf 8f6f 	isb	sy
 8004d7a:	e009      	b.n	8004d90 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	3310      	adds	r3, #16
 8004d80:	4618      	mov	r0, r3
 8004d82:	f7ff fef0 	bl	8004b66 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	3324      	adds	r3, #36	@ 0x24
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7ff feeb 	bl	8004b66 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004d90:	f001 fc54 	bl	800663c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004d94:	2301      	movs	r3, #1
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3710      	adds	r7, #16
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	e000ed04 	.word	0xe000ed04

08004da4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b08a      	sub	sp, #40	@ 0x28
 8004da8:	af02      	add	r7, sp, #8
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	4613      	mov	r3, r2
 8004db0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d10b      	bne.n	8004dd0 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dbc:	f383 8811 	msr	BASEPRI, r3
 8004dc0:	f3bf 8f6f 	isb	sy
 8004dc4:	f3bf 8f4f 	dsb	sy
 8004dc8:	613b      	str	r3, [r7, #16]
}
 8004dca:	bf00      	nop
 8004dcc:	bf00      	nop
 8004dce:	e7fd      	b.n	8004dcc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	fb02 f303 	mul.w	r3, r2, r3
 8004dd8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	3348      	adds	r3, #72	@ 0x48
 8004dde:	4618      	mov	r0, r3
 8004de0:	f001 fd1c 	bl	800681c <pvPortMalloc>
 8004de4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d011      	beq.n	8004e10 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	3348      	adds	r3, #72	@ 0x48
 8004df4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004dfe:	79fa      	ldrb	r2, [r7, #7]
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	9300      	str	r3, [sp, #0]
 8004e04:	4613      	mov	r3, r2
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	68b9      	ldr	r1, [r7, #8]
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 f805 	bl	8004e1a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004e10:	69bb      	ldr	r3, [r7, #24]
	}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3720      	adds	r7, #32
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004e1a:	b580      	push	{r7, lr}
 8004e1c:	b084      	sub	sp, #16
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	60f8      	str	r0, [r7, #12]
 8004e22:	60b9      	str	r1, [r7, #8]
 8004e24:	607a      	str	r2, [r7, #4]
 8004e26:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d103      	bne.n	8004e36 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	69ba      	ldr	r2, [r7, #24]
 8004e32:	601a      	str	r2, [r3, #0]
 8004e34:	e002      	b.n	8004e3c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	68ba      	ldr	r2, [r7, #8]
 8004e46:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e48:	2101      	movs	r1, #1
 8004e4a:	69b8      	ldr	r0, [r7, #24]
 8004e4c:	f7ff ff40 	bl	8004cd0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004e50:	bf00      	nop
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08e      	sub	sp, #56	@ 0x38
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	603b      	str	r3, [r7, #0]
 8004e64:	4613      	mov	r3, r2
 8004e66:	80fb      	strh	r3, [r7, #6]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d10b      	bne.n	8004e8e <xQueueGenericSend+0x36>
	__asm volatile
 8004e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e7a:	f383 8811 	msr	BASEPRI, r3
 8004e7e:	f3bf 8f6f 	isb	sy
 8004e82:	f3bf 8f4f 	dsb	sy
 8004e86:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e88:	bf00      	nop
 8004e8a:	bf00      	nop
 8004e8c:	e7fd      	b.n	8004e8a <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d103      	bne.n	8004e9c <xQueueGenericSend+0x44>
 8004e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d101      	bne.n	8004ea0 <xQueueGenericSend+0x48>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e000      	b.n	8004ea2 <xQueueGenericSend+0x4a>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10b      	bne.n	8004ebe <xQueueGenericSend+0x66>
	__asm volatile
 8004ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eaa:	f383 8811 	msr	BASEPRI, r3
 8004eae:	f3bf 8f6f 	isb	sy
 8004eb2:	f3bf 8f4f 	dsb	sy
 8004eb6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004eb8:	bf00      	nop
 8004eba:	bf00      	nop
 8004ebc:	e7fd      	b.n	8004eba <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d103      	bne.n	8004ecc <xQueueGenericSend+0x74>
 8004ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d101      	bne.n	8004ed0 <xQueueGenericSend+0x78>
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e000      	b.n	8004ed2 <xQueueGenericSend+0x7a>
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d10b      	bne.n	8004eee <xQueueGenericSend+0x96>
	__asm volatile
 8004ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eda:	f383 8811 	msr	BASEPRI, r3
 8004ede:	f3bf 8f6f 	isb	sy
 8004ee2:	f3bf 8f4f 	dsb	sy
 8004ee6:	623b      	str	r3, [r7, #32]
}
 8004ee8:	bf00      	nop
 8004eea:	bf00      	nop
 8004eec:	e7fd      	b.n	8004eea <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004eee:	f001 f92f 	bl	8006150 <xTaskGetSchedulerState>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d102      	bne.n	8004efe <xQueueGenericSend+0xa6>
 8004ef8:	88fb      	ldrh	r3, [r7, #6]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d101      	bne.n	8004f02 <xQueueGenericSend+0xaa>
 8004efe:	2301      	movs	r3, #1
 8004f00:	e000      	b.n	8004f04 <xQueueGenericSend+0xac>
 8004f02:	2300      	movs	r3, #0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d10b      	bne.n	8004f20 <xQueueGenericSend+0xc8>
	__asm volatile
 8004f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	61fb      	str	r3, [r7, #28]
}
 8004f1a:	bf00      	nop
 8004f1c:	bf00      	nop
 8004f1e:	e7fd      	b.n	8004f1c <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f20:	f001 fb5a 	bl	80065d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d302      	bcc.n	8004f36 <xQueueGenericSend+0xde>
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d129      	bne.n	8004f8a <xQueueGenericSend+0x132>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	68b9      	ldr	r1, [r7, #8]
 8004f3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f3c:	f000 fa12 	bl	8005364 <prvCopyDataToQueue>
 8004f40:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d010      	beq.n	8004f6c <xQueueGenericSend+0x114>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4c:	3324      	adds	r3, #36	@ 0x24
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f000 ff3a 	bl	8005dc8 <xTaskRemoveFromEventList>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d013      	beq.n	8004f82 <xQueueGenericSend+0x12a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004f5a:	4b40      	ldr	r3, [pc, #256]	@ (800505c <xQueueGenericSend+0x204>)
 8004f5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	f3bf 8f4f 	dsb	sy
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	e00a      	b.n	8004f82 <xQueueGenericSend+0x12a>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d007      	beq.n	8004f82 <xQueueGenericSend+0x12a>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004f72:	4b3a      	ldr	r3, [pc, #232]	@ (800505c <xQueueGenericSend+0x204>)
 8004f74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f82:	f001 fb5b 	bl	800663c <vPortExitCritical>
				return pdPASS;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e063      	b.n	8005052 <xQueueGenericSend+0x1fa>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f8a:	88fb      	ldrh	r3, [r7, #6]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d103      	bne.n	8004f98 <xQueueGenericSend+0x140>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f90:	f001 fb54 	bl	800663c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f94:	2300      	movs	r3, #0
 8004f96:	e05c      	b.n	8005052 <xQueueGenericSend+0x1fa>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d106      	bne.n	8004fac <xQueueGenericSend+0x154>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f9e:	f107 0314 	add.w	r3, r7, #20
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 ff74 	bl	8005e90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004fac:	f001 fb46 	bl	800663c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004fb0:	f000 fd1c 	bl	80059ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004fb4:	f001 fb10 	bl	80065d8 <vPortEnterCritical>
 8004fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004fbe:	b25b      	sxtb	r3, r3
 8004fc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fc4:	d103      	bne.n	8004fce <xQueueGenericSend+0x176>
 8004fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fd4:	b25b      	sxtb	r3, r3
 8004fd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fda:	d103      	bne.n	8004fe4 <xQueueGenericSend+0x18c>
 8004fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fe4:	f001 fb2a 	bl	800663c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004fe8:	1dba      	adds	r2, r7, #6
 8004fea:	f107 0314 	add.w	r3, r7, #20
 8004fee:	4611      	mov	r1, r2
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f000 ff65 	bl	8005ec0 <xTaskCheckForTimeOut>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d124      	bne.n	8005046 <xQueueGenericSend+0x1ee>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ffc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ffe:	f000 faa9 	bl	8005554 <prvIsQueueFull>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d018      	beq.n	800503a <xQueueGenericSend+0x1e2>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800500a:	3310      	adds	r3, #16
 800500c:	88fa      	ldrh	r2, [r7, #6]
 800500e:	4611      	mov	r1, r2
 8005010:	4618      	mov	r0, r3
 8005012:	f000 feb1 	bl	8005d78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005016:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005018:	f000 fa34 	bl	8005484 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800501c:	f000 fcf4 	bl	8005a08 <xTaskResumeAll>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	f47f af7c 	bne.w	8004f20 <xQueueGenericSend+0xc8>
				{
					portYIELD_WITHIN_API();
 8005028:	4b0c      	ldr	r3, [pc, #48]	@ (800505c <xQueueGenericSend+0x204>)
 800502a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	f3bf 8f4f 	dsb	sy
 8005034:	f3bf 8f6f 	isb	sy
 8005038:	e772      	b.n	8004f20 <xQueueGenericSend+0xc8>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800503a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800503c:	f000 fa22 	bl	8005484 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005040:	f000 fce2 	bl	8005a08 <xTaskResumeAll>
 8005044:	e76c      	b.n	8004f20 <xQueueGenericSend+0xc8>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005046:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005048:	f000 fa1c 	bl	8005484 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800504c:	f000 fcdc 	bl	8005a08 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005050:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005052:	4618      	mov	r0, r3
 8005054:	3738      	adds	r7, #56	@ 0x38
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	e000ed04 	.word	0xe000ed04

08005060 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b090      	sub	sp, #64	@ 0x40
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
 800506c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005074:	2b00      	cmp	r3, #0
 8005076:	d10b      	bne.n	8005090 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800507c:	f383 8811 	msr	BASEPRI, r3
 8005080:	f3bf 8f6f 	isb	sy
 8005084:	f3bf 8f4f 	dsb	sy
 8005088:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800508a:	bf00      	nop
 800508c:	bf00      	nop
 800508e:	e7fd      	b.n	800508c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d103      	bne.n	800509e <xQueueGenericSendFromISR+0x3e>
 8005096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <xQueueGenericSendFromISR+0x42>
 800509e:	2301      	movs	r3, #1
 80050a0:	e000      	b.n	80050a4 <xQueueGenericSendFromISR+0x44>
 80050a2:	2300      	movs	r3, #0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10b      	bne.n	80050c0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80050a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ac:	f383 8811 	msr	BASEPRI, r3
 80050b0:	f3bf 8f6f 	isb	sy
 80050b4:	f3bf 8f4f 	dsb	sy
 80050b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80050ba:	bf00      	nop
 80050bc:	bf00      	nop
 80050be:	e7fd      	b.n	80050bc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	d103      	bne.n	80050ce <xQueueGenericSendFromISR+0x6e>
 80050c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d101      	bne.n	80050d2 <xQueueGenericSendFromISR+0x72>
 80050ce:	2301      	movs	r3, #1
 80050d0:	e000      	b.n	80050d4 <xQueueGenericSendFromISR+0x74>
 80050d2:	2300      	movs	r3, #0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10b      	bne.n	80050f0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80050d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050dc:	f383 8811 	msr	BASEPRI, r3
 80050e0:	f3bf 8f6f 	isb	sy
 80050e4:	f3bf 8f4f 	dsb	sy
 80050e8:	623b      	str	r3, [r7, #32]
}
 80050ea:	bf00      	nop
 80050ec:	bf00      	nop
 80050ee:	e7fd      	b.n	80050ec <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80050f0:	f001 fb52 	bl	8006798 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80050f4:	f3ef 8211 	mrs	r2, BASEPRI
 80050f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050fc:	f383 8811 	msr	BASEPRI, r3
 8005100:	f3bf 8f6f 	isb	sy
 8005104:	f3bf 8f4f 	dsb	sy
 8005108:	61fa      	str	r2, [r7, #28]
 800510a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800510c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800510e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005112:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005118:	429a      	cmp	r2, r3
 800511a:	d302      	bcc.n	8005122 <xQueueGenericSendFromISR+0xc2>
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b02      	cmp	r3, #2
 8005120:	d12f      	bne.n	8005182 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005124:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005128:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800512c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800512e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005130:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005132:	683a      	ldr	r2, [r7, #0]
 8005134:	68b9      	ldr	r1, [r7, #8]
 8005136:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005138:	f000 f914 	bl	8005364 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800513c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005140:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005144:	d112      	bne.n	800516c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514a:	2b00      	cmp	r3, #0
 800514c:	d016      	beq.n	800517c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800514e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005150:	3324      	adds	r3, #36	@ 0x24
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fe38 	bl	8005dc8 <xTaskRemoveFromEventList>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00e      	beq.n	800517c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00b      	beq.n	800517c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	601a      	str	r2, [r3, #0]
 800516a:	e007      	b.n	800517c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800516c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005170:	3301      	adds	r3, #1
 8005172:	b2db      	uxtb	r3, r3
 8005174:	b25a      	sxtb	r2, r3
 8005176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005178:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800517c:	2301      	movs	r3, #1
 800517e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005180:	e001      	b.n	8005186 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005182:	2300      	movs	r3, #0
 8005184:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005188:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005190:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005194:	4618      	mov	r0, r3
 8005196:	3740      	adds	r7, #64	@ 0x40
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b08c      	sub	sp, #48	@ 0x30
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	4613      	mov	r3, r2
 80051a8:	80fb      	strh	r3, [r7, #6]
BaseType_t xEntryTimeSet = pdFALSE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10b      	bne.n	80051d0 <xQueueReceive+0x34>
	__asm volatile
 80051b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051bc:	f383 8811 	msr	BASEPRI, r3
 80051c0:	f3bf 8f6f 	isb	sy
 80051c4:	f3bf 8f4f 	dsb	sy
 80051c8:	623b      	str	r3, [r7, #32]
}
 80051ca:	bf00      	nop
 80051cc:	bf00      	nop
 80051ce:	e7fd      	b.n	80051cc <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d103      	bne.n	80051de <xQueueReceive+0x42>
 80051d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <xQueueReceive+0x46>
 80051de:	2301      	movs	r3, #1
 80051e0:	e000      	b.n	80051e4 <xQueueReceive+0x48>
 80051e2:	2300      	movs	r3, #0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10b      	bne.n	8005200 <xQueueReceive+0x64>
	__asm volatile
 80051e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ec:	f383 8811 	msr	BASEPRI, r3
 80051f0:	f3bf 8f6f 	isb	sy
 80051f4:	f3bf 8f4f 	dsb	sy
 80051f8:	61fb      	str	r3, [r7, #28]
}
 80051fa:	bf00      	nop
 80051fc:	bf00      	nop
 80051fe:	e7fd      	b.n	80051fc <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005200:	f000 ffa6 	bl	8006150 <xTaskGetSchedulerState>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d102      	bne.n	8005210 <xQueueReceive+0x74>
 800520a:	88fb      	ldrh	r3, [r7, #6]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d101      	bne.n	8005214 <xQueueReceive+0x78>
 8005210:	2301      	movs	r3, #1
 8005212:	e000      	b.n	8005216 <xQueueReceive+0x7a>
 8005214:	2300      	movs	r3, #0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10b      	bne.n	8005232 <xQueueReceive+0x96>
	__asm volatile
 800521a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800521e:	f383 8811 	msr	BASEPRI, r3
 8005222:	f3bf 8f6f 	isb	sy
 8005226:	f3bf 8f4f 	dsb	sy
 800522a:	61bb      	str	r3, [r7, #24]
}
 800522c:	bf00      	nop
 800522e:	bf00      	nop
 8005230:	e7fd      	b.n	800522e <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005232:	f001 f9d1 	bl	80065d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523a:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800523c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523e:	2b00      	cmp	r3, #0
 8005240:	d01f      	beq.n	8005282 <xQueueReceive+0xe6>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005242:	68b9      	ldr	r1, [r7, #8]
 8005244:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005246:	f000 f8f7 	bl	8005438 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800524a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524c:	1e5a      	subs	r2, r3, #1
 800524e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005250:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00f      	beq.n	800527a <xQueueReceive+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800525a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525c:	3310      	adds	r3, #16
 800525e:	4618      	mov	r0, r3
 8005260:	f000 fdb2 	bl	8005dc8 <xTaskRemoveFromEventList>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d007      	beq.n	800527a <xQueueReceive+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800526a:	4b3d      	ldr	r3, [pc, #244]	@ (8005360 <xQueueReceive+0x1c4>)
 800526c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005270:	601a      	str	r2, [r3, #0]
 8005272:	f3bf 8f4f 	dsb	sy
 8005276:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800527a:	f001 f9df 	bl	800663c <vPortExitCritical>
				return pdPASS;
 800527e:	2301      	movs	r3, #1
 8005280:	e069      	b.n	8005356 <xQueueReceive+0x1ba>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005282:	88fb      	ldrh	r3, [r7, #6]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d103      	bne.n	8005290 <xQueueReceive+0xf4>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005288:	f001 f9d8 	bl	800663c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800528c:	2300      	movs	r3, #0
 800528e:	e062      	b.n	8005356 <xQueueReceive+0x1ba>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005292:	2b00      	cmp	r3, #0
 8005294:	d106      	bne.n	80052a4 <xQueueReceive+0x108>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005296:	f107 0310 	add.w	r3, r7, #16
 800529a:	4618      	mov	r0, r3
 800529c:	f000 fdf8 	bl	8005e90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052a0:	2301      	movs	r3, #1
 80052a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052a4:	f001 f9ca 	bl	800663c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052a8:	f000 fba0 	bl	80059ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052ac:	f001 f994 	bl	80065d8 <vPortEnterCritical>
 80052b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052b6:	b25b      	sxtb	r3, r3
 80052b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052bc:	d103      	bne.n	80052c6 <xQueueReceive+0x12a>
 80052be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052cc:	b25b      	sxtb	r3, r3
 80052ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052d2:	d103      	bne.n	80052dc <xQueueReceive+0x140>
 80052d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052dc:	f001 f9ae 	bl	800663c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052e0:	1dba      	adds	r2, r7, #6
 80052e2:	f107 0310 	add.w	r3, r7, #16
 80052e6:	4611      	mov	r1, r2
 80052e8:	4618      	mov	r0, r3
 80052ea:	f000 fde9 	bl	8005ec0 <xTaskCheckForTimeOut>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d123      	bne.n	800533c <xQueueReceive+0x1a0>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052f6:	f000 f917 	bl	8005528 <prvIsQueueEmpty>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d017      	beq.n	8005330 <xQueueReceive+0x194>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005302:	3324      	adds	r3, #36	@ 0x24
 8005304:	88fa      	ldrh	r2, [r7, #6]
 8005306:	4611      	mov	r1, r2
 8005308:	4618      	mov	r0, r3
 800530a:	f000 fd35 	bl	8005d78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800530e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005310:	f000 f8b8 	bl	8005484 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005314:	f000 fb78 	bl	8005a08 <xTaskResumeAll>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d189      	bne.n	8005232 <xQueueReceive+0x96>
				{
					portYIELD_WITHIN_API();
 800531e:	4b10      	ldr	r3, [pc, #64]	@ (8005360 <xQueueReceive+0x1c4>)
 8005320:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005324:	601a      	str	r2, [r3, #0]
 8005326:	f3bf 8f4f 	dsb	sy
 800532a:	f3bf 8f6f 	isb	sy
 800532e:	e780      	b.n	8005232 <xQueueReceive+0x96>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005330:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005332:	f000 f8a7 	bl	8005484 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005336:	f000 fb67 	bl	8005a08 <xTaskResumeAll>
 800533a:	e77a      	b.n	8005232 <xQueueReceive+0x96>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800533c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800533e:	f000 f8a1 	bl	8005484 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005342:	f000 fb61 	bl	8005a08 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005346:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005348:	f000 f8ee 	bl	8005528 <prvIsQueueEmpty>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	f43f af6f 	beq.w	8005232 <xQueueReceive+0x96>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005354:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005356:	4618      	mov	r0, r3
 8005358:	3730      	adds	r7, #48	@ 0x30
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	e000ed04 	.word	0xe000ed04

08005364 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005370:	2300      	movs	r3, #0
 8005372:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005378:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537e:	2b00      	cmp	r3, #0
 8005380:	d10d      	bne.n	800539e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d14d      	bne.n	8005426 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	4618      	mov	r0, r3
 8005390:	f000 fefc 	bl	800618c <xTaskPriorityDisinherit>
 8005394:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	609a      	str	r2, [r3, #8]
 800539c:	e043      	b.n	8005426 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d119      	bne.n	80053d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6858      	ldr	r0, [r3, #4]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ac:	461a      	mov	r2, r3
 80053ae:	68b9      	ldr	r1, [r7, #8]
 80053b0:	f002 fb01 	bl	80079b6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	685a      	ldr	r2, [r3, #4]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053bc:	441a      	add	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	429a      	cmp	r2, r3
 80053cc:	d32b      	bcc.n	8005426 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	605a      	str	r2, [r3, #4]
 80053d6:	e026      	b.n	8005426 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	68d8      	ldr	r0, [r3, #12]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e0:	461a      	mov	r2, r3
 80053e2:	68b9      	ldr	r1, [r7, #8]
 80053e4:	f002 fae7 	bl	80079b6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	68da      	ldr	r2, [r3, #12]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f0:	425b      	negs	r3, r3
 80053f2:	441a      	add	r2, r3
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	68da      	ldr	r2, [r3, #12]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	429a      	cmp	r2, r3
 8005402:	d207      	bcs.n	8005414 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	689a      	ldr	r2, [r3, #8]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540c:	425b      	negs	r3, r3
 800540e:	441a      	add	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2b02      	cmp	r3, #2
 8005418:	d105      	bne.n	8005426 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	3b01      	subs	r3, #1
 8005424:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800542e:	697b      	ldr	r3, [r7, #20]
}
 8005430:	4618      	mov	r0, r3
 8005432:	3718      	adds	r7, #24
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005446:	2b00      	cmp	r3, #0
 8005448:	d018      	beq.n	800547c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	68da      	ldr	r2, [r3, #12]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005452:	441a      	add	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	68da      	ldr	r2, [r3, #12]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	429a      	cmp	r2, r3
 8005462:	d303      	bcc.n	800546c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68d9      	ldr	r1, [r3, #12]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005474:	461a      	mov	r2, r3
 8005476:	6838      	ldr	r0, [r7, #0]
 8005478:	f002 fa9d 	bl	80079b6 <memcpy>
	}
}
 800547c:	bf00      	nop
 800547e:	3708      	adds	r7, #8
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800548c:	f001 f8a4 	bl	80065d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005496:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005498:	e011      	b.n	80054be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d012      	beq.n	80054c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	3324      	adds	r3, #36	@ 0x24
 80054a6:	4618      	mov	r0, r3
 80054a8:	f000 fc8e 	bl	8005dc8 <xTaskRemoveFromEventList>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80054b2:	f000 fd6b 	bl	8005f8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80054b6:	7bfb      	ldrb	r3, [r7, #15]
 80054b8:	3b01      	subs	r3, #1
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80054be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	dce9      	bgt.n	800549a <prvUnlockQueue+0x16>
 80054c6:	e000      	b.n	80054ca <prvUnlockQueue+0x46>
					break;
 80054c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	22ff      	movs	r2, #255	@ 0xff
 80054ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80054d2:	f001 f8b3 	bl	800663c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80054d6:	f001 f87f 	bl	80065d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80054e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054e2:	e011      	b.n	8005508 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d012      	beq.n	8005512 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	3310      	adds	r3, #16
 80054f0:	4618      	mov	r0, r3
 80054f2:	f000 fc69 	bl	8005dc8 <xTaskRemoveFromEventList>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d001      	beq.n	8005500 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80054fc:	f000 fd46 	bl	8005f8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005500:	7bbb      	ldrb	r3, [r7, #14]
 8005502:	3b01      	subs	r3, #1
 8005504:	b2db      	uxtb	r3, r3
 8005506:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005508:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800550c:	2b00      	cmp	r3, #0
 800550e:	dce9      	bgt.n	80054e4 <prvUnlockQueue+0x60>
 8005510:	e000      	b.n	8005514 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005512:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	22ff      	movs	r2, #255	@ 0xff
 8005518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800551c:	f001 f88e 	bl	800663c <vPortExitCritical>
}
 8005520:	bf00      	nop
 8005522:	3710      	adds	r7, #16
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005530:	f001 f852 	bl	80065d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005538:	2b00      	cmp	r3, #0
 800553a:	d102      	bne.n	8005542 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800553c:	2301      	movs	r3, #1
 800553e:	60fb      	str	r3, [r7, #12]
 8005540:	e001      	b.n	8005546 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005542:	2300      	movs	r3, #0
 8005544:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005546:	f001 f879 	bl	800663c <vPortExitCritical>

	return xReturn;
 800554a:	68fb      	ldr	r3, [r7, #12]
}
 800554c:	4618      	mov	r0, r3
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800555c:	f001 f83c 	bl	80065d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005568:	429a      	cmp	r2, r3
 800556a:	d102      	bne.n	8005572 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800556c:	2301      	movs	r3, #1
 800556e:	60fb      	str	r3, [r7, #12]
 8005570:	e001      	b.n	8005576 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005572:	2300      	movs	r3, #0
 8005574:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005576:	f001 f861 	bl	800663c <vPortExitCritical>

	return xReturn;
 800557a:	68fb      	ldr	r3, [r7, #12]
}
 800557c:	4618      	mov	r0, r3
 800557e:	3710      	adds	r7, #16
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005584:	b580      	push	{r7, lr}
 8005586:	b08e      	sub	sp, #56	@ 0x38
 8005588:	af04      	add	r7, sp, #16
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
 8005590:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10b      	bne.n	80055b0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559c:	f383 8811 	msr	BASEPRI, r3
 80055a0:	f3bf 8f6f 	isb	sy
 80055a4:	f3bf 8f4f 	dsb	sy
 80055a8:	623b      	str	r3, [r7, #32]
}
 80055aa:	bf00      	nop
 80055ac:	bf00      	nop
 80055ae:	e7fd      	b.n	80055ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80055b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d10b      	bne.n	80055ce <xTaskCreateStatic+0x4a>
	__asm volatile
 80055b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ba:	f383 8811 	msr	BASEPRI, r3
 80055be:	f3bf 8f6f 	isb	sy
 80055c2:	f3bf 8f4f 	dsb	sy
 80055c6:	61fb      	str	r3, [r7, #28]
}
 80055c8:	bf00      	nop
 80055ca:	bf00      	nop
 80055cc:	e7fd      	b.n	80055ca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80055ce:	2354      	movs	r3, #84	@ 0x54
 80055d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	2b54      	cmp	r3, #84	@ 0x54
 80055d6:	d00b      	beq.n	80055f0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80055d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055dc:	f383 8811 	msr	BASEPRI, r3
 80055e0:	f3bf 8f6f 	isb	sy
 80055e4:	f3bf 8f4f 	dsb	sy
 80055e8:	61bb      	str	r3, [r7, #24]
}
 80055ea:	bf00      	nop
 80055ec:	bf00      	nop
 80055ee:	e7fd      	b.n	80055ec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80055f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80055f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d01e      	beq.n	8005636 <xTaskCreateStatic+0xb2>
 80055f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d01b      	beq.n	8005636 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005600:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005606:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560a:	2202      	movs	r2, #2
 800560c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005610:	2300      	movs	r3, #0
 8005612:	9303      	str	r3, [sp, #12]
 8005614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005616:	9302      	str	r3, [sp, #8]
 8005618:	f107 0314 	add.w	r3, r7, #20
 800561c:	9301      	str	r3, [sp, #4]
 800561e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005620:	9300      	str	r3, [sp, #0]
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	68b9      	ldr	r1, [r7, #8]
 8005628:	68f8      	ldr	r0, [r7, #12]
 800562a:	f000 f850 	bl	80056ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800562e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005630:	f000 f8d8 	bl	80057e4 <prvAddNewTaskToReadyList>
 8005634:	e001      	b.n	800563a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005636:	2300      	movs	r3, #0
 8005638:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800563a:	697b      	ldr	r3, [r7, #20]
	}
 800563c:	4618      	mov	r0, r3
 800563e:	3728      	adds	r7, #40	@ 0x28
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005644:	b580      	push	{r7, lr}
 8005646:	b08c      	sub	sp, #48	@ 0x30
 8005648:	af04      	add	r7, sp, #16
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	603b      	str	r3, [r7, #0]
 8005650:	4613      	mov	r3, r2
 8005652:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005654:	88fb      	ldrh	r3, [r7, #6]
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	4618      	mov	r0, r3
 800565a:	f001 f8df 	bl	800681c <pvPortMalloc>
 800565e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d00e      	beq.n	8005684 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005666:	2054      	movs	r0, #84	@ 0x54
 8005668:	f001 f8d8 	bl	800681c <pvPortMalloc>
 800566c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	631a      	str	r2, [r3, #48]	@ 0x30
 800567a:	e005      	b.n	8005688 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800567c:	6978      	ldr	r0, [r7, #20]
 800567e:	f001 f99b 	bl	80069b8 <vPortFree>
 8005682:	e001      	b.n	8005688 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005684:	2300      	movs	r3, #0
 8005686:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d017      	beq.n	80056be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005696:	88fa      	ldrh	r2, [r7, #6]
 8005698:	2300      	movs	r3, #0
 800569a:	9303      	str	r3, [sp, #12]
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	9302      	str	r3, [sp, #8]
 80056a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a2:	9301      	str	r3, [sp, #4]
 80056a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a6:	9300      	str	r3, [sp, #0]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	68b9      	ldr	r1, [r7, #8]
 80056ac:	68f8      	ldr	r0, [r7, #12]
 80056ae:	f000 f80e 	bl	80056ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056b2:	69f8      	ldr	r0, [r7, #28]
 80056b4:	f000 f896 	bl	80057e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80056b8:	2301      	movs	r3, #1
 80056ba:	61bb      	str	r3, [r7, #24]
 80056bc:	e002      	b.n	80056c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80056be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80056c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80056c4:	69bb      	ldr	r3, [r7, #24]
	}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3720      	adds	r7, #32
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b088      	sub	sp, #32
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	60f8      	str	r0, [r7, #12]
 80056d6:	60b9      	str	r1, [r7, #8]
 80056d8:	607a      	str	r2, [r7, #4]
 80056da:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80056dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80056e6:	3b01      	subs	r3, #1
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	4413      	add	r3, r2
 80056ec:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	f023 0307 	bic.w	r3, r3, #7
 80056f4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	f003 0307 	and.w	r3, r3, #7
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00b      	beq.n	8005718 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005704:	f383 8811 	msr	BASEPRI, r3
 8005708:	f3bf 8f6f 	isb	sy
 800570c:	f3bf 8f4f 	dsb	sy
 8005710:	617b      	str	r3, [r7, #20]
}
 8005712:	bf00      	nop
 8005714:	bf00      	nop
 8005716:	e7fd      	b.n	8005714 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d01f      	beq.n	800575e <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800571e:	2300      	movs	r3, #0
 8005720:	61fb      	str	r3, [r7, #28]
 8005722:	e012      	b.n	800574a <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	4413      	add	r3, r2
 800572a:	7819      	ldrb	r1, [r3, #0]
 800572c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	4413      	add	r3, r2
 8005732:	3334      	adds	r3, #52	@ 0x34
 8005734:	460a      	mov	r2, r1
 8005736:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005738:	68ba      	ldr	r2, [r7, #8]
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	4413      	add	r3, r2
 800573e:	781b      	ldrb	r3, [r3, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d006      	beq.n	8005752 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	3301      	adds	r3, #1
 8005748:	61fb      	str	r3, [r7, #28]
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	2b0f      	cmp	r3, #15
 800574e:	d9e9      	bls.n	8005724 <prvInitialiseNewTask+0x56>
 8005750:	e000      	b.n	8005754 <prvInitialiseNewTask+0x86>
			{
				break;
 8005752:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005756:	2200      	movs	r2, #0
 8005758:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800575c:	e003      	b.n	8005766 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800575e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005760:	2200      	movs	r2, #0
 8005762:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005768:	2b06      	cmp	r3, #6
 800576a:	d901      	bls.n	8005770 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800576c:	2306      	movs	r3, #6
 800576e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005772:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005774:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005778:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800577a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800577c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800577e:	2200      	movs	r2, #0
 8005780:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005784:	3304      	adds	r3, #4
 8005786:	4618      	mov	r0, r3
 8005788:	f7ff fa0d 	bl	8004ba6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800578c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578e:	3318      	adds	r3, #24
 8005790:	4618      	mov	r0, r3
 8005792:	f7ff fa08 	bl	8004ba6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005798:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800579a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800579c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579e:	b29b      	uxth	r3, r3
 80057a0:	f1c3 0307 	rsb	r3, r3, #7
 80057a4:	b29a      	uxth	r2, r3
 80057a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a8:	831a      	strh	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80057aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057ae:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80057b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b2:	2200      	movs	r2, #0
 80057b4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80057b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	68f9      	ldr	r1, [r7, #12]
 80057c2:	69b8      	ldr	r0, [r7, #24]
 80057c4:	f000 fdd4 	bl	8006370 <pxPortInitialiseStack>
 80057c8:	4602      	mov	r2, r0
 80057ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057cc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80057ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d002      	beq.n	80057da <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80057d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057da:	bf00      	nop
 80057dc:	3720      	adds	r7, #32
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80057ec:	f000 fef4 	bl	80065d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80057f0:	4b2a      	ldr	r3, [pc, #168]	@ (800589c <prvAddNewTaskToReadyList+0xb8>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3301      	adds	r3, #1
 80057f6:	4a29      	ldr	r2, [pc, #164]	@ (800589c <prvAddNewTaskToReadyList+0xb8>)
 80057f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80057fa:	4b29      	ldr	r3, [pc, #164]	@ (80058a0 <prvAddNewTaskToReadyList+0xbc>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d109      	bne.n	8005816 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005802:	4a27      	ldr	r2, [pc, #156]	@ (80058a0 <prvAddNewTaskToReadyList+0xbc>)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005808:	4b24      	ldr	r3, [pc, #144]	@ (800589c <prvAddNewTaskToReadyList+0xb8>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2b01      	cmp	r3, #1
 800580e:	d110      	bne.n	8005832 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005810:	f000 fbe0 	bl	8005fd4 <prvInitialiseTaskLists>
 8005814:	e00d      	b.n	8005832 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005816:	4b23      	ldr	r3, [pc, #140]	@ (80058a4 <prvAddNewTaskToReadyList+0xc0>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d109      	bne.n	8005832 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800581e:	4b20      	ldr	r3, [pc, #128]	@ (80058a0 <prvAddNewTaskToReadyList+0xbc>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005828:	429a      	cmp	r2, r3
 800582a:	d802      	bhi.n	8005832 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800582c:	4a1c      	ldr	r2, [pc, #112]	@ (80058a0 <prvAddNewTaskToReadyList+0xbc>)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005832:	4b1d      	ldr	r3, [pc, #116]	@ (80058a8 <prvAddNewTaskToReadyList+0xc4>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3301      	adds	r3, #1
 8005838:	4a1b      	ldr	r2, [pc, #108]	@ (80058a8 <prvAddNewTaskToReadyList+0xc4>)
 800583a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005840:	2201      	movs	r2, #1
 8005842:	409a      	lsls	r2, r3
 8005844:	4b19      	ldr	r3, [pc, #100]	@ (80058ac <prvAddNewTaskToReadyList+0xc8>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4313      	orrs	r3, r2
 800584a:	4a18      	ldr	r2, [pc, #96]	@ (80058ac <prvAddNewTaskToReadyList+0xc8>)
 800584c:	6013      	str	r3, [r2, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005852:	4613      	mov	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	4413      	add	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	4a15      	ldr	r2, [pc, #84]	@ (80058b0 <prvAddNewTaskToReadyList+0xcc>)
 800585c:	441a      	add	r2, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	3304      	adds	r3, #4
 8005862:	4619      	mov	r1, r3
 8005864:	4610      	mov	r0, r2
 8005866:	f7ff f9ab 	bl	8004bc0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800586a:	f000 fee7 	bl	800663c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800586e:	4b0d      	ldr	r3, [pc, #52]	@ (80058a4 <prvAddNewTaskToReadyList+0xc0>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00e      	beq.n	8005894 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005876:	4b0a      	ldr	r3, [pc, #40]	@ (80058a0 <prvAddNewTaskToReadyList+0xbc>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005880:	429a      	cmp	r2, r3
 8005882:	d207      	bcs.n	8005894 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005884:	4b0b      	ldr	r3, [pc, #44]	@ (80058b4 <prvAddNewTaskToReadyList+0xd0>)
 8005886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800588a:	601a      	str	r2, [r3, #0]
 800588c:	f3bf 8f4f 	dsb	sy
 8005890:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005894:	bf00      	nop
 8005896:	3708      	adds	r7, #8
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	200007b0 	.word	0x200007b0
 80058a0:	200006b0 	.word	0x200006b0
 80058a4:	200007bc 	.word	0x200007bc
 80058a8:	200007cc 	.word	0x200007cc
 80058ac:	200007b8 	.word	0x200007b8
 80058b0:	200006b4 	.word	0x200006b4
 80058b4:	e000ed04 	.word	0xe000ed04

080058b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	4603      	mov	r3, r0
 80058c0:	80fb      	strh	r3, [r7, #6]
	BaseType_t xAlreadyYielded = pdFALSE;
 80058c2:	2300      	movs	r3, #0
 80058c4:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80058c6:	88fb      	ldrh	r3, [r7, #6]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d019      	beq.n	8005900 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80058cc:	4b14      	ldr	r3, [pc, #80]	@ (8005920 <vTaskDelay+0x68>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00b      	beq.n	80058ec <vTaskDelay+0x34>
	__asm volatile
 80058d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d8:	f383 8811 	msr	BASEPRI, r3
 80058dc:	f3bf 8f6f 	isb	sy
 80058e0:	f3bf 8f4f 	dsb	sy
 80058e4:	60bb      	str	r3, [r7, #8]
}
 80058e6:	bf00      	nop
 80058e8:	bf00      	nop
 80058ea:	e7fd      	b.n	80058e8 <vTaskDelay+0x30>
			vTaskSuspendAll();
 80058ec:	f000 f87e 	bl	80059ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80058f0:	88fb      	ldrh	r3, [r7, #6]
 80058f2:	2100      	movs	r1, #0
 80058f4:	4618      	mov	r0, r3
 80058f6:	f000 fcd3 	bl	80062a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80058fa:	f000 f885 	bl	8005a08 <xTaskResumeAll>
 80058fe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d107      	bne.n	8005916 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8005906:	4b07      	ldr	r3, [pc, #28]	@ (8005924 <vTaskDelay+0x6c>)
 8005908:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800590c:	601a      	str	r2, [r3, #0]
 800590e:	f3bf 8f4f 	dsb	sy
 8005912:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005916:	bf00      	nop
 8005918:	3710      	adds	r7, #16
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	200007d8 	.word	0x200007d8
 8005924:	e000ed04 	.word	0xe000ed04

08005928 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b08a      	sub	sp, #40	@ 0x28
 800592c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800592e:	2300      	movs	r3, #0
 8005930:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005932:	2300      	movs	r3, #0
 8005934:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005936:	463a      	mov	r2, r7
 8005938:	1d39      	adds	r1, r7, #4
 800593a:	f107 0308 	add.w	r3, r7, #8
 800593e:	4618      	mov	r0, r3
 8005940:	f7fb fad0 	bl	8000ee4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005944:	6839      	ldr	r1, [r7, #0]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	68ba      	ldr	r2, [r7, #8]
 800594a:	9202      	str	r2, [sp, #8]
 800594c:	9301      	str	r3, [sp, #4]
 800594e:	2300      	movs	r3, #0
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	2300      	movs	r3, #0
 8005954:	460a      	mov	r2, r1
 8005956:	491f      	ldr	r1, [pc, #124]	@ (80059d4 <vTaskStartScheduler+0xac>)
 8005958:	481f      	ldr	r0, [pc, #124]	@ (80059d8 <vTaskStartScheduler+0xb0>)
 800595a:	f7ff fe13 	bl	8005584 <xTaskCreateStatic>
 800595e:	4603      	mov	r3, r0
 8005960:	4a1e      	ldr	r2, [pc, #120]	@ (80059dc <vTaskStartScheduler+0xb4>)
 8005962:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005964:	4b1d      	ldr	r3, [pc, #116]	@ (80059dc <vTaskStartScheduler+0xb4>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d002      	beq.n	8005972 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800596c:	2301      	movs	r3, #1
 800596e:	617b      	str	r3, [r7, #20]
 8005970:	e001      	b.n	8005976 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005972:	2300      	movs	r3, #0
 8005974:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d116      	bne.n	80059aa <vTaskStartScheduler+0x82>
	__asm volatile
 800597c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005980:	f383 8811 	msr	BASEPRI, r3
 8005984:	f3bf 8f6f 	isb	sy
 8005988:	f3bf 8f4f 	dsb	sy
 800598c:	613b      	str	r3, [r7, #16]
}
 800598e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005990:	4b13      	ldr	r3, [pc, #76]	@ (80059e0 <vTaskStartScheduler+0xb8>)
 8005992:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005996:	801a      	strh	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005998:	4b12      	ldr	r3, [pc, #72]	@ (80059e4 <vTaskStartScheduler+0xbc>)
 800599a:	2201      	movs	r2, #1
 800599c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800599e:	4b12      	ldr	r3, [pc, #72]	@ (80059e8 <vTaskStartScheduler+0xc0>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	801a      	strh	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80059a4:	f000 fd74 	bl	8006490 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80059a8:	e00f      	b.n	80059ca <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059b0:	d10b      	bne.n	80059ca <vTaskStartScheduler+0xa2>
	__asm volatile
 80059b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b6:	f383 8811 	msr	BASEPRI, r3
 80059ba:	f3bf 8f6f 	isb	sy
 80059be:	f3bf 8f4f 	dsb	sy
 80059c2:	60fb      	str	r3, [r7, #12]
}
 80059c4:	bf00      	nop
 80059c6:	bf00      	nop
 80059c8:	e7fd      	b.n	80059c6 <vTaskStartScheduler+0x9e>
}
 80059ca:	bf00      	nop
 80059cc:	3718      	adds	r7, #24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	08009940 	.word	0x08009940
 80059d8:	08005fa5 	.word	0x08005fa5
 80059dc:	200007d4 	.word	0x200007d4
 80059e0:	200007d0 	.word	0x200007d0
 80059e4:	200007bc 	.word	0x200007bc
 80059e8:	200007b4 	.word	0x200007b4

080059ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80059ec:	b480      	push	{r7}
 80059ee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80059f0:	4b04      	ldr	r3, [pc, #16]	@ (8005a04 <vTaskSuspendAll+0x18>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3301      	adds	r3, #1
 80059f6:	4a03      	ldr	r2, [pc, #12]	@ (8005a04 <vTaskSuspendAll+0x18>)
 80059f8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80059fa:	bf00      	nop
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr
 8005a04:	200007d8 	.word	0x200007d8

08005a08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005a12:	2300      	movs	r3, #0
 8005a14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005a16:	4b42      	ldr	r3, [pc, #264]	@ (8005b20 <xTaskResumeAll+0x118>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d10b      	bne.n	8005a36 <xTaskResumeAll+0x2e>
	__asm volatile
 8005a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a22:	f383 8811 	msr	BASEPRI, r3
 8005a26:	f3bf 8f6f 	isb	sy
 8005a2a:	f3bf 8f4f 	dsb	sy
 8005a2e:	603b      	str	r3, [r7, #0]
}
 8005a30:	bf00      	nop
 8005a32:	bf00      	nop
 8005a34:	e7fd      	b.n	8005a32 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005a36:	f000 fdcf 	bl	80065d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005a3a:	4b39      	ldr	r3, [pc, #228]	@ (8005b20 <xTaskResumeAll+0x118>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	4a37      	ldr	r2, [pc, #220]	@ (8005b20 <xTaskResumeAll+0x118>)
 8005a42:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a44:	4b36      	ldr	r3, [pc, #216]	@ (8005b20 <xTaskResumeAll+0x118>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d161      	bne.n	8005b10 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005a4c:	4b35      	ldr	r3, [pc, #212]	@ (8005b24 <xTaskResumeAll+0x11c>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d05d      	beq.n	8005b10 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a54:	e02e      	b.n	8005ab4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a56:	4b34      	ldr	r3, [pc, #208]	@ (8005b28 <xTaskResumeAll+0x120>)
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	3318      	adds	r3, #24
 8005a62:	4618      	mov	r0, r3
 8005a64:	f7ff f90a 	bl	8004c7c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	3304      	adds	r3, #4
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f7ff f905 	bl	8004c7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a76:	2201      	movs	r2, #1
 8005a78:	409a      	lsls	r2, r3
 8005a7a:	4b2c      	ldr	r3, [pc, #176]	@ (8005b2c <xTaskResumeAll+0x124>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	4a2a      	ldr	r2, [pc, #168]	@ (8005b2c <xTaskResumeAll+0x124>)
 8005a82:	6013      	str	r3, [r2, #0]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a88:	4613      	mov	r3, r2
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4413      	add	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4a27      	ldr	r2, [pc, #156]	@ (8005b30 <xTaskResumeAll+0x128>)
 8005a92:	441a      	add	r2, r3
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	3304      	adds	r3, #4
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4610      	mov	r0, r2
 8005a9c:	f7ff f890 	bl	8004bc0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aa4:	4b23      	ldr	r3, [pc, #140]	@ (8005b34 <xTaskResumeAll+0x12c>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d302      	bcc.n	8005ab4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005aae:	4b22      	ldr	r3, [pc, #136]	@ (8005b38 <xTaskResumeAll+0x130>)
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ab4:	4b1c      	ldr	r3, [pc, #112]	@ (8005b28 <xTaskResumeAll+0x120>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1cc      	bne.n	8005a56 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ac2:	f000 fb25 	bl	8006110 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8005b3c <xTaskResumeAll+0x134>)
 8005ac8:	881b      	ldrh	r3, [r3, #0]
 8005aca:	80fb      	strh	r3, [r7, #6]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005acc:	88fb      	ldrh	r3, [r7, #6]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d010      	beq.n	8005af4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ad2:	f000 f837 	bl	8005b44 <xTaskIncrementTick>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d002      	beq.n	8005ae2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005adc:	4b16      	ldr	r3, [pc, #88]	@ (8005b38 <xTaskResumeAll+0x130>)
 8005ade:	2201      	movs	r2, #1
 8005ae0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005ae2:	88fb      	ldrh	r3, [r7, #6]
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	80fb      	strh	r3, [r7, #6]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005ae8:	88fb      	ldrh	r3, [r7, #6]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1f1      	bne.n	8005ad2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005aee:	4b13      	ldr	r3, [pc, #76]	@ (8005b3c <xTaskResumeAll+0x134>)
 8005af0:	2200      	movs	r2, #0
 8005af2:	801a      	strh	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005af4:	4b10      	ldr	r3, [pc, #64]	@ (8005b38 <xTaskResumeAll+0x130>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d009      	beq.n	8005b10 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005afc:	2301      	movs	r3, #1
 8005afe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005b00:	4b0f      	ldr	r3, [pc, #60]	@ (8005b40 <xTaskResumeAll+0x138>)
 8005b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	f3bf 8f4f 	dsb	sy
 8005b0c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b10:	f000 fd94 	bl	800663c <vPortExitCritical>

	return xAlreadyYielded;
 8005b14:	68bb      	ldr	r3, [r7, #8]
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3710      	adds	r7, #16
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	200007d8 	.word	0x200007d8
 8005b24:	200007b0 	.word	0x200007b0
 8005b28:	20000770 	.word	0x20000770
 8005b2c:	200007b8 	.word	0x200007b8
 8005b30:	200006b4 	.word	0x200006b4
 8005b34:	200006b0 	.word	0x200006b0
 8005b38:	200007c4 	.word	0x200007c4
 8005b3c:	200007c0 	.word	0x200007c0
 8005b40:	e000ed04 	.word	0xe000ed04

08005b44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b4e:	4b51      	ldr	r3, [pc, #324]	@ (8005c94 <xTaskIncrementTick+0x150>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	f040 8091 	bne.w	8005c7a <xTaskIncrementTick+0x136>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005b58:	4b4f      	ldr	r3, [pc, #316]	@ (8005c98 <xTaskIncrementTick+0x154>)
 8005b5a:	881b      	ldrh	r3, [r3, #0]
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	3301      	adds	r3, #1
 8005b60:	827b      	strh	r3, [r7, #18]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005b62:	4a4d      	ldr	r2, [pc, #308]	@ (8005c98 <xTaskIncrementTick+0x154>)
 8005b64:	8a7b      	ldrh	r3, [r7, #18]
 8005b66:	8013      	strh	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005b68:	8a7b      	ldrh	r3, [r7, #18]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d121      	bne.n	8005bb2 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8005b6e:	4b4b      	ldr	r3, [pc, #300]	@ (8005c9c <xTaskIncrementTick+0x158>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00b      	beq.n	8005b90 <xTaskIncrementTick+0x4c>
	__asm volatile
 8005b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b7c:	f383 8811 	msr	BASEPRI, r3
 8005b80:	f3bf 8f6f 	isb	sy
 8005b84:	f3bf 8f4f 	dsb	sy
 8005b88:	603b      	str	r3, [r7, #0]
}
 8005b8a:	bf00      	nop
 8005b8c:	bf00      	nop
 8005b8e:	e7fd      	b.n	8005b8c <xTaskIncrementTick+0x48>
 8005b90:	4b42      	ldr	r3, [pc, #264]	@ (8005c9c <xTaskIncrementTick+0x158>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	60fb      	str	r3, [r7, #12]
 8005b96:	4b42      	ldr	r3, [pc, #264]	@ (8005ca0 <xTaskIncrementTick+0x15c>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a40      	ldr	r2, [pc, #256]	@ (8005c9c <xTaskIncrementTick+0x158>)
 8005b9c:	6013      	str	r3, [r2, #0]
 8005b9e:	4a40      	ldr	r2, [pc, #256]	@ (8005ca0 <xTaskIncrementTick+0x15c>)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6013      	str	r3, [r2, #0]
 8005ba4:	4b3f      	ldr	r3, [pc, #252]	@ (8005ca4 <xTaskIncrementTick+0x160>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	4a3e      	ldr	r2, [pc, #248]	@ (8005ca4 <xTaskIncrementTick+0x160>)
 8005bac:	6013      	str	r3, [r2, #0]
 8005bae:	f000 faaf 	bl	8006110 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005bb2:	4b3d      	ldr	r3, [pc, #244]	@ (8005ca8 <xTaskIncrementTick+0x164>)
 8005bb4:	881b      	ldrh	r3, [r3, #0]
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	8a7a      	ldrh	r2, [r7, #18]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d348      	bcc.n	8005c50 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005bbe:	4b37      	ldr	r3, [pc, #220]	@ (8005c9c <xTaskIncrementTick+0x158>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d104      	bne.n	8005bd2 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bc8:	4b37      	ldr	r3, [pc, #220]	@ (8005ca8 <xTaskIncrementTick+0x164>)
 8005bca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005bce:	801a      	strh	r2, [r3, #0]
					break;
 8005bd0:	e03e      	b.n	8005c50 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bd2:	4b32      	ldr	r3, [pc, #200]	@ (8005c9c <xTaskIncrementTick+0x158>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	889b      	ldrh	r3, [r3, #4]
 8005be0:	80fb      	strh	r3, [r7, #6]

					if( xConstTickCount < xItemValue )
 8005be2:	8a7a      	ldrh	r2, [r7, #18]
 8005be4:	88fb      	ldrh	r3, [r7, #6]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d203      	bcs.n	8005bf2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005bea:	4a2f      	ldr	r2, [pc, #188]	@ (8005ca8 <xTaskIncrementTick+0x164>)
 8005bec:	88fb      	ldrh	r3, [r7, #6]
 8005bee:	8013      	strh	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005bf0:	e02e      	b.n	8005c50 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	3304      	adds	r3, #4
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7ff f840 	bl	8004c7c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d004      	beq.n	8005c0e <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	3318      	adds	r3, #24
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7ff f837 	bl	8004c7c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c12:	2201      	movs	r2, #1
 8005c14:	409a      	lsls	r2, r3
 8005c16:	4b25      	ldr	r3, [pc, #148]	@ (8005cac <xTaskIncrementTick+0x168>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	4a23      	ldr	r2, [pc, #140]	@ (8005cac <xTaskIncrementTick+0x168>)
 8005c1e:	6013      	str	r3, [r2, #0]
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c24:	4613      	mov	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4413      	add	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	4a20      	ldr	r2, [pc, #128]	@ (8005cb0 <xTaskIncrementTick+0x16c>)
 8005c2e:	441a      	add	r2, r3
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	3304      	adds	r3, #4
 8005c34:	4619      	mov	r1, r3
 8005c36:	4610      	mov	r0, r2
 8005c38:	f7fe ffc2 	bl	8004bc0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c40:	4b1c      	ldr	r3, [pc, #112]	@ (8005cb4 <xTaskIncrementTick+0x170>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d3b9      	bcc.n	8005bbe <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c4e:	e7b6      	b.n	8005bbe <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005c50:	4b18      	ldr	r3, [pc, #96]	@ (8005cb4 <xTaskIncrementTick+0x170>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c56:	4916      	ldr	r1, [pc, #88]	@ (8005cb0 <xTaskIncrementTick+0x16c>)
 8005c58:	4613      	mov	r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	4413      	add	r3, r2
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	440b      	add	r3, r1
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d901      	bls.n	8005c6c <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005c6c:	4b12      	ldr	r3, [pc, #72]	@ (8005cb8 <xTaskIncrementTick+0x174>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d009      	beq.n	8005c88 <xTaskIncrementTick+0x144>
			{
				xSwitchRequired = pdTRUE;
 8005c74:	2301      	movs	r3, #1
 8005c76:	617b      	str	r3, [r7, #20]
 8005c78:	e006      	b.n	8005c88 <xTaskIncrementTick+0x144>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005c7a:	4b10      	ldr	r3, [pc, #64]	@ (8005cbc <xTaskIncrementTick+0x178>)
 8005c7c:	881b      	ldrh	r3, [r3, #0]
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	3301      	adds	r3, #1
 8005c82:	b29a      	uxth	r2, r3
 8005c84:	4b0d      	ldr	r3, [pc, #52]	@ (8005cbc <xTaskIncrementTick+0x178>)
 8005c86:	801a      	strh	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005c88:	697b      	ldr	r3, [r7, #20]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3718      	adds	r7, #24
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	200007d8 	.word	0x200007d8
 8005c98:	200007b4 	.word	0x200007b4
 8005c9c:	20000768 	.word	0x20000768
 8005ca0:	2000076c 	.word	0x2000076c
 8005ca4:	200007c8 	.word	0x200007c8
 8005ca8:	200007d0 	.word	0x200007d0
 8005cac:	200007b8 	.word	0x200007b8
 8005cb0:	200006b4 	.word	0x200006b4
 8005cb4:	200006b0 	.word	0x200006b0
 8005cb8:	200007c4 	.word	0x200007c4
 8005cbc:	200007c0 	.word	0x200007c0

08005cc0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b087      	sub	sp, #28
 8005cc4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005cc6:	4b27      	ldr	r3, [pc, #156]	@ (8005d64 <vTaskSwitchContext+0xa4>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005cce:	4b26      	ldr	r3, [pc, #152]	@ (8005d68 <vTaskSwitchContext+0xa8>)
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005cd4:	e040      	b.n	8005d58 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005cd6:	4b24      	ldr	r3, [pc, #144]	@ (8005d68 <vTaskSwitchContext+0xa8>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cdc:	4b23      	ldr	r3, [pc, #140]	@ (8005d6c <vTaskSwitchContext+0xac>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	fab3 f383 	clz	r3, r3
 8005ce8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005cea:	7afb      	ldrb	r3, [r7, #11]
 8005cec:	f1c3 031f 	rsb	r3, r3, #31
 8005cf0:	617b      	str	r3, [r7, #20]
 8005cf2:	491f      	ldr	r1, [pc, #124]	@ (8005d70 <vTaskSwitchContext+0xb0>)
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	4413      	add	r3, r2
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	440b      	add	r3, r1
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10b      	bne.n	8005d1e <vTaskSwitchContext+0x5e>
	__asm volatile
 8005d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d0a:	f383 8811 	msr	BASEPRI, r3
 8005d0e:	f3bf 8f6f 	isb	sy
 8005d12:	f3bf 8f4f 	dsb	sy
 8005d16:	607b      	str	r3, [r7, #4]
}
 8005d18:	bf00      	nop
 8005d1a:	bf00      	nop
 8005d1c:	e7fd      	b.n	8005d1a <vTaskSwitchContext+0x5a>
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	4613      	mov	r3, r2
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	4413      	add	r3, r2
 8005d26:	009b      	lsls	r3, r3, #2
 8005d28:	4a11      	ldr	r2, [pc, #68]	@ (8005d70 <vTaskSwitchContext+0xb0>)
 8005d2a:	4413      	add	r3, r2
 8005d2c:	613b      	str	r3, [r7, #16]
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	685a      	ldr	r2, [r3, #4]
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	605a      	str	r2, [r3, #4]
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	685a      	ldr	r2, [r3, #4]
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	3308      	adds	r3, #8
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d104      	bne.n	8005d4e <vTaskSwitchContext+0x8e>
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	685a      	ldr	r2, [r3, #4]
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	605a      	str	r2, [r3, #4]
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	4a07      	ldr	r2, [pc, #28]	@ (8005d74 <vTaskSwitchContext+0xb4>)
 8005d56:	6013      	str	r3, [r2, #0]
}
 8005d58:	bf00      	nop
 8005d5a:	371c      	adds	r7, #28
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr
 8005d64:	200007d8 	.word	0x200007d8
 8005d68:	200007c4 	.word	0x200007c4
 8005d6c:	200007b8 	.word	0x200007b8
 8005d70:	200006b4 	.word	0x200006b4
 8005d74:	200006b0 	.word	0x200006b0

08005d78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	460b      	mov	r3, r1
 8005d82:	807b      	strh	r3, [r7, #2]
	configASSERT( pxEventList );
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10b      	bne.n	8005da2 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8005d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d8e:	f383 8811 	msr	BASEPRI, r3
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	f3bf 8f4f 	dsb	sy
 8005d9a:	60fb      	str	r3, [r7, #12]
}
 8005d9c:	bf00      	nop
 8005d9e:	bf00      	nop
 8005da0:	e7fd      	b.n	8005d9e <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005da2:	4b08      	ldr	r3, [pc, #32]	@ (8005dc4 <vTaskPlaceOnEventList+0x4c>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3318      	adds	r3, #24
 8005da8:	4619      	mov	r1, r3
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7fe ff2c 	bl	8004c08 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005db0:	887b      	ldrh	r3, [r7, #2]
 8005db2:	2101      	movs	r1, #1
 8005db4:	4618      	mov	r0, r3
 8005db6:	f000 fa73 	bl	80062a0 <prvAddCurrentTaskToDelayedList>
}
 8005dba:	bf00      	nop
 8005dbc:	3710      	adds	r7, #16
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	200006b0 	.word	0x200006b0

08005dc8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b086      	sub	sp, #24
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10b      	bne.n	8005df6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de2:	f383 8811 	msr	BASEPRI, r3
 8005de6:	f3bf 8f6f 	isb	sy
 8005dea:	f3bf 8f4f 	dsb	sy
 8005dee:	60fb      	str	r3, [r7, #12]
}
 8005df0:	bf00      	nop
 8005df2:	bf00      	nop
 8005df4:	e7fd      	b.n	8005df2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	3318      	adds	r3, #24
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7fe ff3e 	bl	8004c7c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e00:	4b1d      	ldr	r3, [pc, #116]	@ (8005e78 <xTaskRemoveFromEventList+0xb0>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d11c      	bne.n	8005e42 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	3304      	adds	r3, #4
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f7fe ff35 	bl	8004c7c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e16:	2201      	movs	r2, #1
 8005e18:	409a      	lsls	r2, r3
 8005e1a:	4b18      	ldr	r3, [pc, #96]	@ (8005e7c <xTaskRemoveFromEventList+0xb4>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	4a16      	ldr	r2, [pc, #88]	@ (8005e7c <xTaskRemoveFromEventList+0xb4>)
 8005e22:	6013      	str	r3, [r2, #0]
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e28:	4613      	mov	r3, r2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4413      	add	r3, r2
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	4a13      	ldr	r2, [pc, #76]	@ (8005e80 <xTaskRemoveFromEventList+0xb8>)
 8005e32:	441a      	add	r2, r3
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	3304      	adds	r3, #4
 8005e38:	4619      	mov	r1, r3
 8005e3a:	4610      	mov	r0, r2
 8005e3c:	f7fe fec0 	bl	8004bc0 <vListInsertEnd>
 8005e40:	e005      	b.n	8005e4e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	3318      	adds	r3, #24
 8005e46:	4619      	mov	r1, r3
 8005e48:	480e      	ldr	r0, [pc, #56]	@ (8005e84 <xTaskRemoveFromEventList+0xbc>)
 8005e4a:	f7fe feb9 	bl	8004bc0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e52:	4b0d      	ldr	r3, [pc, #52]	@ (8005e88 <xTaskRemoveFromEventList+0xc0>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d905      	bls.n	8005e68 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005e60:	4b0a      	ldr	r3, [pc, #40]	@ (8005e8c <xTaskRemoveFromEventList+0xc4>)
 8005e62:	2201      	movs	r2, #1
 8005e64:	601a      	str	r2, [r3, #0]
 8005e66:	e001      	b.n	8005e6c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005e6c:	697b      	ldr	r3, [r7, #20]
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3718      	adds	r7, #24
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	200007d8 	.word	0x200007d8
 8005e7c:	200007b8 	.word	0x200007b8
 8005e80:	200006b4 	.word	0x200006b4
 8005e84:	20000770 	.word	0x20000770
 8005e88:	200006b0 	.word	0x200006b0
 8005e8c:	200007c4 	.word	0x200007c4

08005e90 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005e98:	4b07      	ldr	r3, [pc, #28]	@ (8005eb8 <vTaskInternalSetTimeOutState+0x28>)
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005ea0:	4b06      	ldr	r3, [pc, #24]	@ (8005ebc <vTaskInternalSetTimeOutState+0x2c>)
 8005ea2:	881b      	ldrh	r3, [r3, #0]
 8005ea4:	b29a      	uxth	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	809a      	strh	r2, [r3, #4]
}
 8005eaa:	bf00      	nop
 8005eac:	370c      	adds	r7, #12
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	200007c8 	.word	0x200007c8
 8005ebc:	200007b4 	.word	0x200007b4

08005ec0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d10b      	bne.n	8005ee8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed4:	f383 8811 	msr	BASEPRI, r3
 8005ed8:	f3bf 8f6f 	isb	sy
 8005edc:	f3bf 8f4f 	dsb	sy
 8005ee0:	60fb      	str	r3, [r7, #12]
}
 8005ee2:	bf00      	nop
 8005ee4:	bf00      	nop
 8005ee6:	e7fd      	b.n	8005ee4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d10b      	bne.n	8005f06 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef2:	f383 8811 	msr	BASEPRI, r3
 8005ef6:	f3bf 8f6f 	isb	sy
 8005efa:	f3bf 8f4f 	dsb	sy
 8005efe:	60bb      	str	r3, [r7, #8]
}
 8005f00:	bf00      	nop
 8005f02:	bf00      	nop
 8005f04:	e7fd      	b.n	8005f02 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005f06:	f000 fb67 	bl	80065d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005f0a:	4b1e      	ldr	r3, [pc, #120]	@ (8005f84 <xTaskCheckForTimeOut+0xc4>)
 8005f0c:	881b      	ldrh	r3, [r3, #0]
 8005f0e:	827b      	strh	r3, [r7, #18]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	889b      	ldrh	r3, [r3, #4]
 8005f14:	8a7a      	ldrh	r2, [r7, #18]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	823b      	strh	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	881b      	ldrh	r3, [r3, #0]
 8005f1e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d102      	bne.n	8005f2c <xTaskCheckForTimeOut+0x6c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005f26:	2300      	movs	r3, #0
 8005f28:	617b      	str	r3, [r7, #20]
 8005f2a:	e024      	b.n	8005f76 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	4b15      	ldr	r3, [pc, #84]	@ (8005f88 <xTaskCheckForTimeOut+0xc8>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d007      	beq.n	8005f48 <xTaskCheckForTimeOut+0x88>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	889b      	ldrh	r3, [r3, #4]
 8005f3c:	8a7a      	ldrh	r2, [r7, #18]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d302      	bcc.n	8005f48 <xTaskCheckForTimeOut+0x88>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005f42:	2301      	movs	r3, #1
 8005f44:	617b      	str	r3, [r7, #20]
 8005f46:	e016      	b.n	8005f76 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	881b      	ldrh	r3, [r3, #0]
 8005f4c:	8a3a      	ldrh	r2, [r7, #16]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d20c      	bcs.n	8005f6c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	881a      	ldrh	r2, [r3, #0]
 8005f56:	8a3b      	ldrh	r3, [r7, #16]
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	801a      	strh	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f7ff ff95 	bl	8005e90 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005f66:	2300      	movs	r3, #0
 8005f68:	617b      	str	r3, [r7, #20]
 8005f6a:	e004      	b.n	8005f76 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	801a      	strh	r2, [r3, #0]
			xReturn = pdTRUE;
 8005f72:	2301      	movs	r3, #1
 8005f74:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8005f76:	f000 fb61 	bl	800663c <vPortExitCritical>

	return xReturn;
 8005f7a:	697b      	ldr	r3, [r7, #20]
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3718      	adds	r7, #24
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	200007b4 	.word	0x200007b4
 8005f88:	200007c8 	.word	0x200007c8

08005f8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005f90:	4b03      	ldr	r3, [pc, #12]	@ (8005fa0 <vTaskMissedYield+0x14>)
 8005f92:	2201      	movs	r2, #1
 8005f94:	601a      	str	r2, [r3, #0]
}
 8005f96:	bf00      	nop
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr
 8005fa0:	200007c4 	.word	0x200007c4

08005fa4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005fac:	f000 f852 	bl	8006054 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005fb0:	4b06      	ldr	r3, [pc, #24]	@ (8005fcc <prvIdleTask+0x28>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d9f9      	bls.n	8005fac <prvIdleTask+0x8>
			{
				taskYIELD();
 8005fb8:	4b05      	ldr	r3, [pc, #20]	@ (8005fd0 <prvIdleTask+0x2c>)
 8005fba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fbe:	601a      	str	r2, [r3, #0]
 8005fc0:	f3bf 8f4f 	dsb	sy
 8005fc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005fc8:	e7f0      	b.n	8005fac <prvIdleTask+0x8>
 8005fca:	bf00      	nop
 8005fcc:	200006b4 	.word	0x200006b4
 8005fd0:	e000ed04 	.word	0xe000ed04

08005fd4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005fda:	2300      	movs	r3, #0
 8005fdc:	607b      	str	r3, [r7, #4]
 8005fde:	e00c      	b.n	8005ffa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	4413      	add	r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	4a12      	ldr	r2, [pc, #72]	@ (8006034 <prvInitialiseTaskLists+0x60>)
 8005fec:	4413      	add	r3, r2
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f7fe fdb9 	bl	8004b66 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	607b      	str	r3, [r7, #4]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2b06      	cmp	r3, #6
 8005ffe:	d9ef      	bls.n	8005fe0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006000:	480d      	ldr	r0, [pc, #52]	@ (8006038 <prvInitialiseTaskLists+0x64>)
 8006002:	f7fe fdb0 	bl	8004b66 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006006:	480d      	ldr	r0, [pc, #52]	@ (800603c <prvInitialiseTaskLists+0x68>)
 8006008:	f7fe fdad 	bl	8004b66 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800600c:	480c      	ldr	r0, [pc, #48]	@ (8006040 <prvInitialiseTaskLists+0x6c>)
 800600e:	f7fe fdaa 	bl	8004b66 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006012:	480c      	ldr	r0, [pc, #48]	@ (8006044 <prvInitialiseTaskLists+0x70>)
 8006014:	f7fe fda7 	bl	8004b66 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006018:	480b      	ldr	r0, [pc, #44]	@ (8006048 <prvInitialiseTaskLists+0x74>)
 800601a:	f7fe fda4 	bl	8004b66 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800601e:	4b0b      	ldr	r3, [pc, #44]	@ (800604c <prvInitialiseTaskLists+0x78>)
 8006020:	4a05      	ldr	r2, [pc, #20]	@ (8006038 <prvInitialiseTaskLists+0x64>)
 8006022:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006024:	4b0a      	ldr	r3, [pc, #40]	@ (8006050 <prvInitialiseTaskLists+0x7c>)
 8006026:	4a05      	ldr	r2, [pc, #20]	@ (800603c <prvInitialiseTaskLists+0x68>)
 8006028:	601a      	str	r2, [r3, #0]
}
 800602a:	bf00      	nop
 800602c:	3708      	adds	r7, #8
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	200006b4 	.word	0x200006b4
 8006038:	20000740 	.word	0x20000740
 800603c:	20000754 	.word	0x20000754
 8006040:	20000770 	.word	0x20000770
 8006044:	20000784 	.word	0x20000784
 8006048:	2000079c 	.word	0x2000079c
 800604c:	20000768 	.word	0x20000768
 8006050:	2000076c 	.word	0x2000076c

08006054 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b082      	sub	sp, #8
 8006058:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800605a:	e019      	b.n	8006090 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800605c:	f000 fabc 	bl	80065d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006060:	4b10      	ldr	r3, [pc, #64]	@ (80060a4 <prvCheckTasksWaitingTermination+0x50>)
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	3304      	adds	r3, #4
 800606c:	4618      	mov	r0, r3
 800606e:	f7fe fe05 	bl	8004c7c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006072:	4b0d      	ldr	r3, [pc, #52]	@ (80060a8 <prvCheckTasksWaitingTermination+0x54>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	3b01      	subs	r3, #1
 8006078:	4a0b      	ldr	r2, [pc, #44]	@ (80060a8 <prvCheckTasksWaitingTermination+0x54>)
 800607a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800607c:	4b0b      	ldr	r3, [pc, #44]	@ (80060ac <prvCheckTasksWaitingTermination+0x58>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	3b01      	subs	r3, #1
 8006082:	4a0a      	ldr	r2, [pc, #40]	@ (80060ac <prvCheckTasksWaitingTermination+0x58>)
 8006084:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006086:	f000 fad9 	bl	800663c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 f810 	bl	80060b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006090:	4b06      	ldr	r3, [pc, #24]	@ (80060ac <prvCheckTasksWaitingTermination+0x58>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1e1      	bne.n	800605c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006098:	bf00      	nop
 800609a:	bf00      	nop
 800609c:	3708      	adds	r7, #8
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	20000784 	.word	0x20000784
 80060a8:	200007b0 	.word	0x200007b0
 80060ac:	20000798 	.word	0x20000798

080060b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d108      	bne.n	80060d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060c6:	4618      	mov	r0, r3
 80060c8:	f000 fc76 	bl	80069b8 <vPortFree>
				vPortFree( pxTCB );
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 fc73 	bl	80069b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80060d2:	e019      	b.n	8006108 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d103      	bne.n	80060e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 fc6a 	bl	80069b8 <vPortFree>
	}
 80060e4:	e010      	b.n	8006108 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	d00b      	beq.n	8006108 <prvDeleteTCB+0x58>
	__asm volatile
 80060f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f4:	f383 8811 	msr	BASEPRI, r3
 80060f8:	f3bf 8f6f 	isb	sy
 80060fc:	f3bf 8f4f 	dsb	sy
 8006100:	60fb      	str	r3, [r7, #12]
}
 8006102:	bf00      	nop
 8006104:	bf00      	nop
 8006106:	e7fd      	b.n	8006104 <prvDeleteTCB+0x54>
	}
 8006108:	bf00      	nop
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}

08006110 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006116:	4b0c      	ldr	r3, [pc, #48]	@ (8006148 <prvResetNextTaskUnblockTime+0x38>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d104      	bne.n	800612a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006120:	4b0a      	ldr	r3, [pc, #40]	@ (800614c <prvResetNextTaskUnblockTime+0x3c>)
 8006122:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006126:	801a      	strh	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006128:	e008      	b.n	800613c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800612a:	4b07      	ldr	r3, [pc, #28]	@ (8006148 <prvResetNextTaskUnblockTime+0x38>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	889a      	ldrh	r2, [r3, #4]
 8006138:	4b04      	ldr	r3, [pc, #16]	@ (800614c <prvResetNextTaskUnblockTime+0x3c>)
 800613a:	801a      	strh	r2, [r3, #0]
}
 800613c:	bf00      	nop
 800613e:	370c      	adds	r7, #12
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr
 8006148:	20000768 	.word	0x20000768
 800614c:	200007d0 	.word	0x200007d0

08006150 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006156:	4b0b      	ldr	r3, [pc, #44]	@ (8006184 <xTaskGetSchedulerState+0x34>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d102      	bne.n	8006164 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800615e:	2301      	movs	r3, #1
 8006160:	607b      	str	r3, [r7, #4]
 8006162:	e008      	b.n	8006176 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006164:	4b08      	ldr	r3, [pc, #32]	@ (8006188 <xTaskGetSchedulerState+0x38>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d102      	bne.n	8006172 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800616c:	2302      	movs	r3, #2
 800616e:	607b      	str	r3, [r7, #4]
 8006170:	e001      	b.n	8006176 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006172:	2300      	movs	r3, #0
 8006174:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006176:	687b      	ldr	r3, [r7, #4]
	}
 8006178:	4618      	mov	r0, r3
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr
 8006184:	200007bc 	.word	0x200007bc
 8006188:	200007d8 	.word	0x200007d8

0800618c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800618c:	b580      	push	{r7, lr}
 800618e:	b086      	sub	sp, #24
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006198:	2300      	movs	r3, #0
 800619a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d072      	beq.n	8006288 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80061a2:	4b3c      	ldr	r3, [pc, #240]	@ (8006294 <xTaskPriorityDisinherit+0x108>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d00b      	beq.n	80061c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	60fb      	str	r3, [r7, #12]
}
 80061be:	bf00      	nop
 80061c0:	bf00      	nop
 80061c2:	e7fd      	b.n	80061c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d10b      	bne.n	80061e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80061cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d0:	f383 8811 	msr	BASEPRI, r3
 80061d4:	f3bf 8f6f 	isb	sy
 80061d8:	f3bf 8f4f 	dsb	sy
 80061dc:	60bb      	str	r3, [r7, #8]
}
 80061de:	bf00      	nop
 80061e0:	bf00      	nop
 80061e2:	e7fd      	b.n	80061e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061e8:	1e5a      	subs	r2, r3, #1
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d046      	beq.n	8006288 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d142      	bne.n	8006288 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	3304      	adds	r3, #4
 8006206:	4618      	mov	r0, r3
 8006208:	f7fe fd38 	bl	8004c7c <uxListRemove>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d115      	bne.n	800623e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006216:	4920      	ldr	r1, [pc, #128]	@ (8006298 <xTaskPriorityDisinherit+0x10c>)
 8006218:	4613      	mov	r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	4413      	add	r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	440b      	add	r3, r1
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d10a      	bne.n	800623e <xTaskPriorityDisinherit+0xb2>
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622c:	2201      	movs	r2, #1
 800622e:	fa02 f303 	lsl.w	r3, r2, r3
 8006232:	43da      	mvns	r2, r3
 8006234:	4b19      	ldr	r3, [pc, #100]	@ (800629c <xTaskPriorityDisinherit+0x110>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4013      	ands	r3, r2
 800623a:	4a18      	ldr	r2, [pc, #96]	@ (800629c <xTaskPriorityDisinherit+0x110>)
 800623c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800624a:	b29b      	uxth	r3, r3
 800624c:	f1c3 0307 	rsb	r3, r3, #7
 8006250:	b29a      	uxth	r2, r3
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	831a      	strh	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625a:	2201      	movs	r2, #1
 800625c:	409a      	lsls	r2, r3
 800625e:	4b0f      	ldr	r3, [pc, #60]	@ (800629c <xTaskPriorityDisinherit+0x110>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4313      	orrs	r3, r2
 8006264:	4a0d      	ldr	r2, [pc, #52]	@ (800629c <xTaskPriorityDisinherit+0x110>)
 8006266:	6013      	str	r3, [r2, #0]
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800626c:	4613      	mov	r3, r2
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	4413      	add	r3, r2
 8006272:	009b      	lsls	r3, r3, #2
 8006274:	4a08      	ldr	r2, [pc, #32]	@ (8006298 <xTaskPriorityDisinherit+0x10c>)
 8006276:	441a      	add	r2, r3
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	3304      	adds	r3, #4
 800627c:	4619      	mov	r1, r3
 800627e:	4610      	mov	r0, r2
 8006280:	f7fe fc9e 	bl	8004bc0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006284:	2301      	movs	r3, #1
 8006286:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006288:	697b      	ldr	r3, [r7, #20]
	}
 800628a:	4618      	mov	r0, r3
 800628c:	3718      	adds	r7, #24
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	200006b0 	.word	0x200006b0
 8006298:	200006b4 	.word	0x200006b4
 800629c:	200007b8 	.word	0x200007b8

080062a0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	4603      	mov	r3, r0
 80062a8:	6039      	str	r1, [r7, #0]
 80062aa:	80fb      	strh	r3, [r7, #6]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80062ac:	4b29      	ldr	r3, [pc, #164]	@ (8006354 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062ae:	881b      	ldrh	r3, [r3, #0]
 80062b0:	81fb      	strh	r3, [r7, #14]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062b2:	4b29      	ldr	r3, [pc, #164]	@ (8006358 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	3304      	adds	r3, #4
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7fe fcdf 	bl	8004c7c <uxListRemove>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d10b      	bne.n	80062dc <prvAddCurrentTaskToDelayedList+0x3c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80062c4:	4b24      	ldr	r3, [pc, #144]	@ (8006358 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ca:	2201      	movs	r2, #1
 80062cc:	fa02 f303 	lsl.w	r3, r2, r3
 80062d0:	43da      	mvns	r2, r3
 80062d2:	4b22      	ldr	r3, [pc, #136]	@ (800635c <prvAddCurrentTaskToDelayedList+0xbc>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4013      	ands	r3, r2
 80062d8:	4a20      	ldr	r2, [pc, #128]	@ (800635c <prvAddCurrentTaskToDelayedList+0xbc>)
 80062da:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80062dc:	88fb      	ldrh	r3, [r7, #6]
 80062de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d10a      	bne.n	80062fc <prvAddCurrentTaskToDelayedList+0x5c>
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d007      	beq.n	80062fc <prvAddCurrentTaskToDelayedList+0x5c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006358 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	3304      	adds	r3, #4
 80062f2:	4619      	mov	r1, r3
 80062f4:	481a      	ldr	r0, [pc, #104]	@ (8006360 <prvAddCurrentTaskToDelayedList+0xc0>)
 80062f6:	f7fe fc63 	bl	8004bc0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80062fa:	e027      	b.n	800634c <prvAddCurrentTaskToDelayedList+0xac>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80062fc:	89fa      	ldrh	r2, [r7, #14]
 80062fe:	88fb      	ldrh	r3, [r7, #6]
 8006300:	4413      	add	r3, r2
 8006302:	81bb      	strh	r3, [r7, #12]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006304:	4b14      	ldr	r3, [pc, #80]	@ (8006358 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	89ba      	ldrh	r2, [r7, #12]
 800630a:	809a      	strh	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800630c:	89ba      	ldrh	r2, [r7, #12]
 800630e:	89fb      	ldrh	r3, [r7, #14]
 8006310:	429a      	cmp	r2, r3
 8006312:	d209      	bcs.n	8006328 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006314:	4b13      	ldr	r3, [pc, #76]	@ (8006364 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	4b0f      	ldr	r3, [pc, #60]	@ (8006358 <prvAddCurrentTaskToDelayedList+0xb8>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	3304      	adds	r3, #4
 800631e:	4619      	mov	r1, r3
 8006320:	4610      	mov	r0, r2
 8006322:	f7fe fc71 	bl	8004c08 <vListInsert>
}
 8006326:	e011      	b.n	800634c <prvAddCurrentTaskToDelayedList+0xac>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006328:	4b0f      	ldr	r3, [pc, #60]	@ (8006368 <prvAddCurrentTaskToDelayedList+0xc8>)
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	4b0a      	ldr	r3, [pc, #40]	@ (8006358 <prvAddCurrentTaskToDelayedList+0xb8>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	3304      	adds	r3, #4
 8006332:	4619      	mov	r1, r3
 8006334:	4610      	mov	r0, r2
 8006336:	f7fe fc67 	bl	8004c08 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800633a:	4b0c      	ldr	r3, [pc, #48]	@ (800636c <prvAddCurrentTaskToDelayedList+0xcc>)
 800633c:	881b      	ldrh	r3, [r3, #0]
 800633e:	b29b      	uxth	r3, r3
 8006340:	89ba      	ldrh	r2, [r7, #12]
 8006342:	429a      	cmp	r2, r3
 8006344:	d202      	bcs.n	800634c <prvAddCurrentTaskToDelayedList+0xac>
					xNextTaskUnblockTime = xTimeToWake;
 8006346:	4a09      	ldr	r2, [pc, #36]	@ (800636c <prvAddCurrentTaskToDelayedList+0xcc>)
 8006348:	89bb      	ldrh	r3, [r7, #12]
 800634a:	8013      	strh	r3, [r2, #0]
}
 800634c:	bf00      	nop
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}
 8006354:	200007b4 	.word	0x200007b4
 8006358:	200006b0 	.word	0x200006b0
 800635c:	200007b8 	.word	0x200007b8
 8006360:	2000079c 	.word	0x2000079c
 8006364:	2000076c 	.word	0x2000076c
 8006368:	20000768 	.word	0x20000768
 800636c:	200007d0 	.word	0x200007d0

08006370 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	3b04      	subs	r3, #4
 8006380:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006388:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	3b04      	subs	r3, #4
 800638e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f023 0201 	bic.w	r2, r3, #1
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	3b04      	subs	r3, #4
 800639e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80063a0:	4a0c      	ldr	r2, [pc, #48]	@ (80063d4 <pxPortInitialiseStack+0x64>)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	3b14      	subs	r3, #20
 80063aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	3b04      	subs	r3, #4
 80063b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f06f 0202 	mvn.w	r2, #2
 80063be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	3b20      	subs	r3, #32
 80063c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80063c6:	68fb      	ldr	r3, [r7, #12]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3714      	adds	r7, #20
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr
 80063d4:	080063d9 	.word	0x080063d9

080063d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80063de:	2300      	movs	r3, #0
 80063e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80063e2:	4b13      	ldr	r3, [pc, #76]	@ (8006430 <prvTaskExitError+0x58>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063ea:	d00b      	beq.n	8006404 <prvTaskExitError+0x2c>
	__asm volatile
 80063ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f0:	f383 8811 	msr	BASEPRI, r3
 80063f4:	f3bf 8f6f 	isb	sy
 80063f8:	f3bf 8f4f 	dsb	sy
 80063fc:	60fb      	str	r3, [r7, #12]
}
 80063fe:	bf00      	nop
 8006400:	bf00      	nop
 8006402:	e7fd      	b.n	8006400 <prvTaskExitError+0x28>
	__asm volatile
 8006404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006408:	f383 8811 	msr	BASEPRI, r3
 800640c:	f3bf 8f6f 	isb	sy
 8006410:	f3bf 8f4f 	dsb	sy
 8006414:	60bb      	str	r3, [r7, #8]
}
 8006416:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006418:	bf00      	nop
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d0fc      	beq.n	800641a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006420:	bf00      	nop
 8006422:	bf00      	nop
 8006424:	3714      	adds	r7, #20
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	2000001c 	.word	0x2000001c
	...

08006440 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006440:	4b07      	ldr	r3, [pc, #28]	@ (8006460 <pxCurrentTCBConst2>)
 8006442:	6819      	ldr	r1, [r3, #0]
 8006444:	6808      	ldr	r0, [r1, #0]
 8006446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800644a:	f380 8809 	msr	PSP, r0
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f04f 0000 	mov.w	r0, #0
 8006456:	f380 8811 	msr	BASEPRI, r0
 800645a:	4770      	bx	lr
 800645c:	f3af 8000 	nop.w

08006460 <pxCurrentTCBConst2>:
 8006460:	200006b0 	.word	0x200006b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006464:	bf00      	nop
 8006466:	bf00      	nop

08006468 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006468:	4808      	ldr	r0, [pc, #32]	@ (800648c <prvPortStartFirstTask+0x24>)
 800646a:	6800      	ldr	r0, [r0, #0]
 800646c:	6800      	ldr	r0, [r0, #0]
 800646e:	f380 8808 	msr	MSP, r0
 8006472:	f04f 0000 	mov.w	r0, #0
 8006476:	f380 8814 	msr	CONTROL, r0
 800647a:	b662      	cpsie	i
 800647c:	b661      	cpsie	f
 800647e:	f3bf 8f4f 	dsb	sy
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	df00      	svc	0
 8006488:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800648a:	bf00      	nop
 800648c:	e000ed08 	.word	0xe000ed08

08006490 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006496:	4b47      	ldr	r3, [pc, #284]	@ (80065b4 <xPortStartScheduler+0x124>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a47      	ldr	r2, [pc, #284]	@ (80065b8 <xPortStartScheduler+0x128>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d10b      	bne.n	80064b8 <xPortStartScheduler+0x28>
	__asm volatile
 80064a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a4:	f383 8811 	msr	BASEPRI, r3
 80064a8:	f3bf 8f6f 	isb	sy
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	60fb      	str	r3, [r7, #12]
}
 80064b2:	bf00      	nop
 80064b4:	bf00      	nop
 80064b6:	e7fd      	b.n	80064b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80064b8:	4b3e      	ldr	r3, [pc, #248]	@ (80065b4 <xPortStartScheduler+0x124>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a3f      	ldr	r2, [pc, #252]	@ (80065bc <xPortStartScheduler+0x12c>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d10b      	bne.n	80064da <xPortStartScheduler+0x4a>
	__asm volatile
 80064c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c6:	f383 8811 	msr	BASEPRI, r3
 80064ca:	f3bf 8f6f 	isb	sy
 80064ce:	f3bf 8f4f 	dsb	sy
 80064d2:	613b      	str	r3, [r7, #16]
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop
 80064d8:	e7fd      	b.n	80064d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80064da:	4b39      	ldr	r3, [pc, #228]	@ (80065c0 <xPortStartScheduler+0x130>)
 80064dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	22ff      	movs	r2, #255	@ 0xff
 80064ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80064f4:	78fb      	ldrb	r3, [r7, #3]
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	4b31      	ldr	r3, [pc, #196]	@ (80065c4 <xPortStartScheduler+0x134>)
 8006500:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006502:	4b31      	ldr	r3, [pc, #196]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006504:	2207      	movs	r2, #7
 8006506:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006508:	e009      	b.n	800651e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800650a:	4b2f      	ldr	r3, [pc, #188]	@ (80065c8 <xPortStartScheduler+0x138>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	3b01      	subs	r3, #1
 8006510:	4a2d      	ldr	r2, [pc, #180]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006512:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006514:	78fb      	ldrb	r3, [r7, #3]
 8006516:	b2db      	uxtb	r3, r3
 8006518:	005b      	lsls	r3, r3, #1
 800651a:	b2db      	uxtb	r3, r3
 800651c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800651e:	78fb      	ldrb	r3, [r7, #3]
 8006520:	b2db      	uxtb	r3, r3
 8006522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006526:	2b80      	cmp	r3, #128	@ 0x80
 8006528:	d0ef      	beq.n	800650a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800652a:	4b27      	ldr	r3, [pc, #156]	@ (80065c8 <xPortStartScheduler+0x138>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f1c3 0307 	rsb	r3, r3, #7
 8006532:	2b04      	cmp	r3, #4
 8006534:	d00b      	beq.n	800654e <xPortStartScheduler+0xbe>
	__asm volatile
 8006536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653a:	f383 8811 	msr	BASEPRI, r3
 800653e:	f3bf 8f6f 	isb	sy
 8006542:	f3bf 8f4f 	dsb	sy
 8006546:	60bb      	str	r3, [r7, #8]
}
 8006548:	bf00      	nop
 800654a:	bf00      	nop
 800654c:	e7fd      	b.n	800654a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800654e:	4b1e      	ldr	r3, [pc, #120]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	021b      	lsls	r3, r3, #8
 8006554:	4a1c      	ldr	r2, [pc, #112]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006556:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006558:	4b1b      	ldr	r3, [pc, #108]	@ (80065c8 <xPortStartScheduler+0x138>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006560:	4a19      	ldr	r2, [pc, #100]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006562:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	b2da      	uxtb	r2, r3
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800656c:	4b17      	ldr	r3, [pc, #92]	@ (80065cc <xPortStartScheduler+0x13c>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a16      	ldr	r2, [pc, #88]	@ (80065cc <xPortStartScheduler+0x13c>)
 8006572:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006576:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006578:	4b14      	ldr	r3, [pc, #80]	@ (80065cc <xPortStartScheduler+0x13c>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a13      	ldr	r2, [pc, #76]	@ (80065cc <xPortStartScheduler+0x13c>)
 800657e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006582:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006584:	f000 f8da 	bl	800673c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006588:	4b11      	ldr	r3, [pc, #68]	@ (80065d0 <xPortStartScheduler+0x140>)
 800658a:	2200      	movs	r2, #0
 800658c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800658e:	f000 f8f9 	bl	8006784 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006592:	4b10      	ldr	r3, [pc, #64]	@ (80065d4 <xPortStartScheduler+0x144>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a0f      	ldr	r2, [pc, #60]	@ (80065d4 <xPortStartScheduler+0x144>)
 8006598:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800659c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800659e:	f7ff ff63 	bl	8006468 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80065a2:	f7ff fb8d 	bl	8005cc0 <vTaskSwitchContext>
	prvTaskExitError();
 80065a6:	f7ff ff17 	bl	80063d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	e000ed00 	.word	0xe000ed00
 80065b8:	410fc271 	.word	0x410fc271
 80065bc:	410fc270 	.word	0x410fc270
 80065c0:	e000e400 	.word	0xe000e400
 80065c4:	200007dc 	.word	0x200007dc
 80065c8:	200007e0 	.word	0x200007e0
 80065cc:	e000ed20 	.word	0xe000ed20
 80065d0:	2000001c 	.word	0x2000001c
 80065d4:	e000ef34 	.word	0xe000ef34

080065d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
	__asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	607b      	str	r3, [r7, #4]
}
 80065f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80065f2:	4b10      	ldr	r3, [pc, #64]	@ (8006634 <vPortEnterCritical+0x5c>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	3301      	adds	r3, #1
 80065f8:	4a0e      	ldr	r2, [pc, #56]	@ (8006634 <vPortEnterCritical+0x5c>)
 80065fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80065fc:	4b0d      	ldr	r3, [pc, #52]	@ (8006634 <vPortEnterCritical+0x5c>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d110      	bne.n	8006626 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006604:	4b0c      	ldr	r3, [pc, #48]	@ (8006638 <vPortEnterCritical+0x60>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00b      	beq.n	8006626 <vPortEnterCritical+0x4e>
	__asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	603b      	str	r3, [r7, #0]
}
 8006620:	bf00      	nop
 8006622:	bf00      	nop
 8006624:	e7fd      	b.n	8006622 <vPortEnterCritical+0x4a>
	}
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	2000001c 	.word	0x2000001c
 8006638:	e000ed04 	.word	0xe000ed04

0800663c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006642:	4b12      	ldr	r3, [pc, #72]	@ (800668c <vPortExitCritical+0x50>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10b      	bne.n	8006662 <vPortExitCritical+0x26>
	__asm volatile
 800664a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664e:	f383 8811 	msr	BASEPRI, r3
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	607b      	str	r3, [r7, #4]
}
 800665c:	bf00      	nop
 800665e:	bf00      	nop
 8006660:	e7fd      	b.n	800665e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006662:	4b0a      	ldr	r3, [pc, #40]	@ (800668c <vPortExitCritical+0x50>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	3b01      	subs	r3, #1
 8006668:	4a08      	ldr	r2, [pc, #32]	@ (800668c <vPortExitCritical+0x50>)
 800666a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800666c:	4b07      	ldr	r3, [pc, #28]	@ (800668c <vPortExitCritical+0x50>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d105      	bne.n	8006680 <vPortExitCritical+0x44>
 8006674:	2300      	movs	r3, #0
 8006676:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	f383 8811 	msr	BASEPRI, r3
}
 800667e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006680:	bf00      	nop
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr
 800668c:	2000001c 	.word	0x2000001c

08006690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006690:	f3ef 8009 	mrs	r0, PSP
 8006694:	f3bf 8f6f 	isb	sy
 8006698:	4b15      	ldr	r3, [pc, #84]	@ (80066f0 <pxCurrentTCBConst>)
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	f01e 0f10 	tst.w	lr, #16
 80066a0:	bf08      	it	eq
 80066a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80066a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066aa:	6010      	str	r0, [r2, #0]
 80066ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80066b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80066b4:	f380 8811 	msr	BASEPRI, r0
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f7ff fafe 	bl	8005cc0 <vTaskSwitchContext>
 80066c4:	f04f 0000 	mov.w	r0, #0
 80066c8:	f380 8811 	msr	BASEPRI, r0
 80066cc:	bc09      	pop	{r0, r3}
 80066ce:	6819      	ldr	r1, [r3, #0]
 80066d0:	6808      	ldr	r0, [r1, #0]
 80066d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d6:	f01e 0f10 	tst.w	lr, #16
 80066da:	bf08      	it	eq
 80066dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80066e0:	f380 8809 	msr	PSP, r0
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	f3af 8000 	nop.w

080066f0 <pxCurrentTCBConst>:
 80066f0:	200006b0 	.word	0x200006b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80066f4:	bf00      	nop
 80066f6:	bf00      	nop

080066f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
	__asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	607b      	str	r3, [r7, #4]
}
 8006710:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006712:	f7ff fa17 	bl	8005b44 <xTaskIncrementTick>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d003      	beq.n	8006724 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800671c:	4b06      	ldr	r3, [pc, #24]	@ (8006738 <SysTick_Handler+0x40>)
 800671e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006722:	601a      	str	r2, [r3, #0]
 8006724:	2300      	movs	r3, #0
 8006726:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	f383 8811 	msr	BASEPRI, r3
}
 800672e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006730:	bf00      	nop
 8006732:	3708      	adds	r7, #8
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	e000ed04 	.word	0xe000ed04

0800673c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800673c:	b480      	push	{r7}
 800673e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006740:	4b0b      	ldr	r3, [pc, #44]	@ (8006770 <vPortSetupTimerInterrupt+0x34>)
 8006742:	2200      	movs	r2, #0
 8006744:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006746:	4b0b      	ldr	r3, [pc, #44]	@ (8006774 <vPortSetupTimerInterrupt+0x38>)
 8006748:	2200      	movs	r2, #0
 800674a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800674c:	4b0a      	ldr	r3, [pc, #40]	@ (8006778 <vPortSetupTimerInterrupt+0x3c>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a0a      	ldr	r2, [pc, #40]	@ (800677c <vPortSetupTimerInterrupt+0x40>)
 8006752:	fba2 2303 	umull	r2, r3, r2, r3
 8006756:	099b      	lsrs	r3, r3, #6
 8006758:	4a09      	ldr	r2, [pc, #36]	@ (8006780 <vPortSetupTimerInterrupt+0x44>)
 800675a:	3b01      	subs	r3, #1
 800675c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800675e:	4b04      	ldr	r3, [pc, #16]	@ (8006770 <vPortSetupTimerInterrupt+0x34>)
 8006760:	2207      	movs	r2, #7
 8006762:	601a      	str	r2, [r3, #0]
}
 8006764:	bf00      	nop
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	e000e010 	.word	0xe000e010
 8006774:	e000e018 	.word	0xe000e018
 8006778:	20000010 	.word	0x20000010
 800677c:	10624dd3 	.word	0x10624dd3
 8006780:	e000e014 	.word	0xe000e014

08006784 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006784:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006794 <vPortEnableVFP+0x10>
 8006788:	6801      	ldr	r1, [r0, #0]
 800678a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800678e:	6001      	str	r1, [r0, #0]
 8006790:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006792:	bf00      	nop
 8006794:	e000ed88 	.word	0xe000ed88

08006798 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800679e:	f3ef 8305 	mrs	r3, IPSR
 80067a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2b0f      	cmp	r3, #15
 80067a8:	d915      	bls.n	80067d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80067aa:	4a18      	ldr	r2, [pc, #96]	@ (800680c <vPortValidateInterruptPriority+0x74>)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	4413      	add	r3, r2
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80067b4:	4b16      	ldr	r3, [pc, #88]	@ (8006810 <vPortValidateInterruptPriority+0x78>)
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	7afa      	ldrb	r2, [r7, #11]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d20b      	bcs.n	80067d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80067be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c2:	f383 8811 	msr	BASEPRI, r3
 80067c6:	f3bf 8f6f 	isb	sy
 80067ca:	f3bf 8f4f 	dsb	sy
 80067ce:	607b      	str	r3, [r7, #4]
}
 80067d0:	bf00      	nop
 80067d2:	bf00      	nop
 80067d4:	e7fd      	b.n	80067d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80067d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006814 <vPortValidateInterruptPriority+0x7c>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80067de:	4b0e      	ldr	r3, [pc, #56]	@ (8006818 <vPortValidateInterruptPriority+0x80>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d90b      	bls.n	80067fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80067e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ea:	f383 8811 	msr	BASEPRI, r3
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	f3bf 8f4f 	dsb	sy
 80067f6:	603b      	str	r3, [r7, #0]
}
 80067f8:	bf00      	nop
 80067fa:	bf00      	nop
 80067fc:	e7fd      	b.n	80067fa <vPortValidateInterruptPriority+0x62>
	}
 80067fe:	bf00      	nop
 8006800:	3714      	adds	r7, #20
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	e000e3f0 	.word	0xe000e3f0
 8006810:	200007dc 	.word	0x200007dc
 8006814:	e000ed0c 	.word	0xe000ed0c
 8006818:	200007e0 	.word	0x200007e0

0800681c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b08a      	sub	sp, #40	@ 0x28
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006824:	2300      	movs	r3, #0
 8006826:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006828:	f7ff f8e0 	bl	80059ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800682c:	4b5c      	ldr	r3, [pc, #368]	@ (80069a0 <pvPortMalloc+0x184>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d101      	bne.n	8006838 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006834:	f000 f924 	bl	8006a80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006838:	4b5a      	ldr	r3, [pc, #360]	@ (80069a4 <pvPortMalloc+0x188>)
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4013      	ands	r3, r2
 8006840:	2b00      	cmp	r3, #0
 8006842:	f040 8095 	bne.w	8006970 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d01e      	beq.n	800688a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800684c:	2208      	movs	r2, #8
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4413      	add	r3, r2
 8006852:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f003 0307 	and.w	r3, r3, #7
 800685a:	2b00      	cmp	r3, #0
 800685c:	d015      	beq.n	800688a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f023 0307 	bic.w	r3, r3, #7
 8006864:	3308      	adds	r3, #8
 8006866:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f003 0307 	and.w	r3, r3, #7
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00b      	beq.n	800688a <pvPortMalloc+0x6e>
	__asm volatile
 8006872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006876:	f383 8811 	msr	BASEPRI, r3
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	617b      	str	r3, [r7, #20]
}
 8006884:	bf00      	nop
 8006886:	bf00      	nop
 8006888:	e7fd      	b.n	8006886 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d06f      	beq.n	8006970 <pvPortMalloc+0x154>
 8006890:	4b45      	ldr	r3, [pc, #276]	@ (80069a8 <pvPortMalloc+0x18c>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	429a      	cmp	r2, r3
 8006898:	d86a      	bhi.n	8006970 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800689a:	4b44      	ldr	r3, [pc, #272]	@ (80069ac <pvPortMalloc+0x190>)
 800689c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800689e:	4b43      	ldr	r3, [pc, #268]	@ (80069ac <pvPortMalloc+0x190>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068a4:	e004      	b.n	80068b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80068a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80068aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d903      	bls.n	80068c2 <pvPortMalloc+0xa6>
 80068ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1f1      	bne.n	80068a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80068c2:	4b37      	ldr	r3, [pc, #220]	@ (80069a0 <pvPortMalloc+0x184>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d051      	beq.n	8006970 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2208      	movs	r2, #8
 80068d2:	4413      	add	r3, r2
 80068d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80068d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80068de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	1ad2      	subs	r2, r2, r3
 80068e6:	2308      	movs	r3, #8
 80068e8:	005b      	lsls	r3, r3, #1
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d920      	bls.n	8006930 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80068ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4413      	add	r3, r2
 80068f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	f003 0307 	and.w	r3, r3, #7
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00b      	beq.n	8006918 <pvPortMalloc+0xfc>
	__asm volatile
 8006900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006904:	f383 8811 	msr	BASEPRI, r3
 8006908:	f3bf 8f6f 	isb	sy
 800690c:	f3bf 8f4f 	dsb	sy
 8006910:	613b      	str	r3, [r7, #16]
}
 8006912:	bf00      	nop
 8006914:	bf00      	nop
 8006916:	e7fd      	b.n	8006914 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691a:	685a      	ldr	r2, [r3, #4]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	1ad2      	subs	r2, r2, r3
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800692a:	69b8      	ldr	r0, [r7, #24]
 800692c:	f000 f90a 	bl	8006b44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006930:	4b1d      	ldr	r3, [pc, #116]	@ (80069a8 <pvPortMalloc+0x18c>)
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	4a1b      	ldr	r2, [pc, #108]	@ (80069a8 <pvPortMalloc+0x18c>)
 800693c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800693e:	4b1a      	ldr	r3, [pc, #104]	@ (80069a8 <pvPortMalloc+0x18c>)
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	4b1b      	ldr	r3, [pc, #108]	@ (80069b0 <pvPortMalloc+0x194>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	429a      	cmp	r2, r3
 8006948:	d203      	bcs.n	8006952 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800694a:	4b17      	ldr	r3, [pc, #92]	@ (80069a8 <pvPortMalloc+0x18c>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a18      	ldr	r2, [pc, #96]	@ (80069b0 <pvPortMalloc+0x194>)
 8006950:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006954:	685a      	ldr	r2, [r3, #4]
 8006956:	4b13      	ldr	r3, [pc, #76]	@ (80069a4 <pvPortMalloc+0x188>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	431a      	orrs	r2, r3
 800695c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	2200      	movs	r2, #0
 8006964:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006966:	4b13      	ldr	r3, [pc, #76]	@ (80069b4 <pvPortMalloc+0x198>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	3301      	adds	r3, #1
 800696c:	4a11      	ldr	r2, [pc, #68]	@ (80069b4 <pvPortMalloc+0x198>)
 800696e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006970:	f7ff f84a 	bl	8005a08 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	f003 0307 	and.w	r3, r3, #7
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00b      	beq.n	8006996 <pvPortMalloc+0x17a>
	__asm volatile
 800697e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	60fb      	str	r3, [r7, #12]
}
 8006990:	bf00      	nop
 8006992:	bf00      	nop
 8006994:	e7fd      	b.n	8006992 <pvPortMalloc+0x176>
	return pvReturn;
 8006996:	69fb      	ldr	r3, [r7, #28]
}
 8006998:	4618      	mov	r0, r3
 800699a:	3728      	adds	r7, #40	@ 0x28
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	20007d1c 	.word	0x20007d1c
 80069a4:	20007d30 	.word	0x20007d30
 80069a8:	20007d20 	.word	0x20007d20
 80069ac:	20007d14 	.word	0x20007d14
 80069b0:	20007d24 	.word	0x20007d24
 80069b4:	20007d28 	.word	0x20007d28

080069b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d04f      	beq.n	8006a6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80069ca:	2308      	movs	r3, #8
 80069cc:	425b      	negs	r3, r3
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	4413      	add	r3, r2
 80069d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	4b25      	ldr	r3, [pc, #148]	@ (8006a74 <vPortFree+0xbc>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4013      	ands	r3, r2
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10b      	bne.n	80069fe <vPortFree+0x46>
	__asm volatile
 80069e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ea:	f383 8811 	msr	BASEPRI, r3
 80069ee:	f3bf 8f6f 	isb	sy
 80069f2:	f3bf 8f4f 	dsb	sy
 80069f6:	60fb      	str	r3, [r7, #12]
}
 80069f8:	bf00      	nop
 80069fa:	bf00      	nop
 80069fc:	e7fd      	b.n	80069fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00b      	beq.n	8006a1e <vPortFree+0x66>
	__asm volatile
 8006a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0a:	f383 8811 	msr	BASEPRI, r3
 8006a0e:	f3bf 8f6f 	isb	sy
 8006a12:	f3bf 8f4f 	dsb	sy
 8006a16:	60bb      	str	r3, [r7, #8]
}
 8006a18:	bf00      	nop
 8006a1a:	bf00      	nop
 8006a1c:	e7fd      	b.n	8006a1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	4b14      	ldr	r3, [pc, #80]	@ (8006a74 <vPortFree+0xbc>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4013      	ands	r3, r2
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d01e      	beq.n	8006a6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d11a      	bne.n	8006a6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	685a      	ldr	r2, [r3, #4]
 8006a38:	4b0e      	ldr	r3, [pc, #56]	@ (8006a74 <vPortFree+0xbc>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	43db      	mvns	r3, r3
 8006a3e:	401a      	ands	r2, r3
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006a44:	f7fe ffd2 	bl	80059ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a78 <vPortFree+0xc0>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4413      	add	r3, r2
 8006a52:	4a09      	ldr	r2, [pc, #36]	@ (8006a78 <vPortFree+0xc0>)
 8006a54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a56:	6938      	ldr	r0, [r7, #16]
 8006a58:	f000 f874 	bl	8006b44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006a5c:	4b07      	ldr	r3, [pc, #28]	@ (8006a7c <vPortFree+0xc4>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	3301      	adds	r3, #1
 8006a62:	4a06      	ldr	r2, [pc, #24]	@ (8006a7c <vPortFree+0xc4>)
 8006a64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006a66:	f7fe ffcf 	bl	8005a08 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006a6a:	bf00      	nop
 8006a6c:	3718      	adds	r7, #24
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	20007d30 	.word	0x20007d30
 8006a78:	20007d20 	.word	0x20007d20
 8006a7c:	20007d2c 	.word	0x20007d2c

08006a80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a86:	f247 5330 	movw	r3, #30000	@ 0x7530
 8006a8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006a8c:	4b27      	ldr	r3, [pc, #156]	@ (8006b2c <prvHeapInit+0xac>)
 8006a8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00c      	beq.n	8006ab4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	3307      	adds	r3, #7
 8006a9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f023 0307 	bic.w	r3, r3, #7
 8006aa6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006aa8:	68ba      	ldr	r2, [r7, #8]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	4a1f      	ldr	r2, [pc, #124]	@ (8006b2c <prvHeapInit+0xac>)
 8006ab0:	4413      	add	r3, r2
 8006ab2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b30 <prvHeapInit+0xb0>)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006abe:	4b1c      	ldr	r3, [pc, #112]	@ (8006b30 <prvHeapInit+0xb0>)
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	68ba      	ldr	r2, [r7, #8]
 8006ac8:	4413      	add	r3, r2
 8006aca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006acc:	2208      	movs	r2, #8
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	1a9b      	subs	r3, r3, r2
 8006ad2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f023 0307 	bic.w	r3, r3, #7
 8006ada:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	4a15      	ldr	r2, [pc, #84]	@ (8006b34 <prvHeapInit+0xb4>)
 8006ae0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ae2:	4b14      	ldr	r3, [pc, #80]	@ (8006b34 <prvHeapInit+0xb4>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006aea:	4b12      	ldr	r3, [pc, #72]	@ (8006b34 <prvHeapInit+0xb4>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2200      	movs	r2, #0
 8006af0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	1ad2      	subs	r2, r2, r3
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b00:	4b0c      	ldr	r3, [pc, #48]	@ (8006b34 <prvHeapInit+0xb4>)
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8006b38 <prvHeapInit+0xb8>)
 8006b0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	4a09      	ldr	r2, [pc, #36]	@ (8006b3c <prvHeapInit+0xbc>)
 8006b16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b18:	4b09      	ldr	r3, [pc, #36]	@ (8006b40 <prvHeapInit+0xc0>)
 8006b1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006b1e:	601a      	str	r2, [r3, #0]
}
 8006b20:	bf00      	nop
 8006b22:	3714      	adds	r7, #20
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr
 8006b2c:	200007e4 	.word	0x200007e4
 8006b30:	20007d14 	.word	0x20007d14
 8006b34:	20007d1c 	.word	0x20007d1c
 8006b38:	20007d24 	.word	0x20007d24
 8006b3c:	20007d20 	.word	0x20007d20
 8006b40:	20007d30 	.word	0x20007d30

08006b44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b44:	b480      	push	{r7}
 8006b46:	b085      	sub	sp, #20
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b4c:	4b28      	ldr	r3, [pc, #160]	@ (8006bf0 <prvInsertBlockIntoFreeList+0xac>)
 8006b4e:	60fb      	str	r3, [r7, #12]
 8006b50:	e002      	b.n	8006b58 <prvInsertBlockIntoFreeList+0x14>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	60fb      	str	r3, [r7, #12]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d8f7      	bhi.n	8006b52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d108      	bne.n	8006b86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	685a      	ldr	r2, [r3, #4]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	441a      	add	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	68ba      	ldr	r2, [r7, #8]
 8006b90:	441a      	add	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d118      	bne.n	8006bcc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	4b15      	ldr	r3, [pc, #84]	@ (8006bf4 <prvInsertBlockIntoFreeList+0xb0>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d00d      	beq.n	8006bc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685a      	ldr	r2, [r3, #4]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	441a      	add	r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	601a      	str	r2, [r3, #0]
 8006bc0:	e008      	b.n	8006bd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf4 <prvInsertBlockIntoFreeList+0xb0>)
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	601a      	str	r2, [r3, #0]
 8006bca:	e003      	b.n	8006bd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d002      	beq.n	8006be2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006be2:	bf00      	nop
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	20007d14 	.word	0x20007d14
 8006bf4:	20007d1c 	.word	0x20007d1c

08006bf8 <__cvt>:
 8006bf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bfc:	ec57 6b10 	vmov	r6, r7, d0
 8006c00:	2f00      	cmp	r7, #0
 8006c02:	460c      	mov	r4, r1
 8006c04:	4619      	mov	r1, r3
 8006c06:	463b      	mov	r3, r7
 8006c08:	bfbb      	ittet	lt
 8006c0a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006c0e:	461f      	movlt	r7, r3
 8006c10:	2300      	movge	r3, #0
 8006c12:	232d      	movlt	r3, #45	@ 0x2d
 8006c14:	700b      	strb	r3, [r1, #0]
 8006c16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c18:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006c1c:	4691      	mov	r9, r2
 8006c1e:	f023 0820 	bic.w	r8, r3, #32
 8006c22:	bfbc      	itt	lt
 8006c24:	4632      	movlt	r2, r6
 8006c26:	4616      	movlt	r6, r2
 8006c28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c2c:	d005      	beq.n	8006c3a <__cvt+0x42>
 8006c2e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006c32:	d100      	bne.n	8006c36 <__cvt+0x3e>
 8006c34:	3401      	adds	r4, #1
 8006c36:	2102      	movs	r1, #2
 8006c38:	e000      	b.n	8006c3c <__cvt+0x44>
 8006c3a:	2103      	movs	r1, #3
 8006c3c:	ab03      	add	r3, sp, #12
 8006c3e:	9301      	str	r3, [sp, #4]
 8006c40:	ab02      	add	r3, sp, #8
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	ec47 6b10 	vmov	d0, r6, r7
 8006c48:	4653      	mov	r3, sl
 8006c4a:	4622      	mov	r2, r4
 8006c4c:	f000 ff4c 	bl	8007ae8 <_dtoa_r>
 8006c50:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006c54:	4605      	mov	r5, r0
 8006c56:	d119      	bne.n	8006c8c <__cvt+0x94>
 8006c58:	f019 0f01 	tst.w	r9, #1
 8006c5c:	d00e      	beq.n	8006c7c <__cvt+0x84>
 8006c5e:	eb00 0904 	add.w	r9, r0, r4
 8006c62:	2200      	movs	r2, #0
 8006c64:	2300      	movs	r3, #0
 8006c66:	4630      	mov	r0, r6
 8006c68:	4639      	mov	r1, r7
 8006c6a:	f7f9 ff35 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c6e:	b108      	cbz	r0, 8006c74 <__cvt+0x7c>
 8006c70:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c74:	2230      	movs	r2, #48	@ 0x30
 8006c76:	9b03      	ldr	r3, [sp, #12]
 8006c78:	454b      	cmp	r3, r9
 8006c7a:	d31e      	bcc.n	8006cba <__cvt+0xc2>
 8006c7c:	9b03      	ldr	r3, [sp, #12]
 8006c7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c80:	1b5b      	subs	r3, r3, r5
 8006c82:	4628      	mov	r0, r5
 8006c84:	6013      	str	r3, [r2, #0]
 8006c86:	b004      	add	sp, #16
 8006c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c8c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c90:	eb00 0904 	add.w	r9, r0, r4
 8006c94:	d1e5      	bne.n	8006c62 <__cvt+0x6a>
 8006c96:	7803      	ldrb	r3, [r0, #0]
 8006c98:	2b30      	cmp	r3, #48	@ 0x30
 8006c9a:	d10a      	bne.n	8006cb2 <__cvt+0xba>
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	4630      	mov	r0, r6
 8006ca2:	4639      	mov	r1, r7
 8006ca4:	f7f9 ff18 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ca8:	b918      	cbnz	r0, 8006cb2 <__cvt+0xba>
 8006caa:	f1c4 0401 	rsb	r4, r4, #1
 8006cae:	f8ca 4000 	str.w	r4, [sl]
 8006cb2:	f8da 3000 	ldr.w	r3, [sl]
 8006cb6:	4499      	add	r9, r3
 8006cb8:	e7d3      	b.n	8006c62 <__cvt+0x6a>
 8006cba:	1c59      	adds	r1, r3, #1
 8006cbc:	9103      	str	r1, [sp, #12]
 8006cbe:	701a      	strb	r2, [r3, #0]
 8006cc0:	e7d9      	b.n	8006c76 <__cvt+0x7e>

08006cc2 <__exponent>:
 8006cc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cc4:	2900      	cmp	r1, #0
 8006cc6:	bfba      	itte	lt
 8006cc8:	4249      	neglt	r1, r1
 8006cca:	232d      	movlt	r3, #45	@ 0x2d
 8006ccc:	232b      	movge	r3, #43	@ 0x2b
 8006cce:	2909      	cmp	r1, #9
 8006cd0:	7002      	strb	r2, [r0, #0]
 8006cd2:	7043      	strb	r3, [r0, #1]
 8006cd4:	dd29      	ble.n	8006d2a <__exponent+0x68>
 8006cd6:	f10d 0307 	add.w	r3, sp, #7
 8006cda:	461d      	mov	r5, r3
 8006cdc:	270a      	movs	r7, #10
 8006cde:	461a      	mov	r2, r3
 8006ce0:	fbb1 f6f7 	udiv	r6, r1, r7
 8006ce4:	fb07 1416 	mls	r4, r7, r6, r1
 8006ce8:	3430      	adds	r4, #48	@ 0x30
 8006cea:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006cee:	460c      	mov	r4, r1
 8006cf0:	2c63      	cmp	r4, #99	@ 0x63
 8006cf2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006cf6:	4631      	mov	r1, r6
 8006cf8:	dcf1      	bgt.n	8006cde <__exponent+0x1c>
 8006cfa:	3130      	adds	r1, #48	@ 0x30
 8006cfc:	1e94      	subs	r4, r2, #2
 8006cfe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006d02:	1c41      	adds	r1, r0, #1
 8006d04:	4623      	mov	r3, r4
 8006d06:	42ab      	cmp	r3, r5
 8006d08:	d30a      	bcc.n	8006d20 <__exponent+0x5e>
 8006d0a:	f10d 0309 	add.w	r3, sp, #9
 8006d0e:	1a9b      	subs	r3, r3, r2
 8006d10:	42ac      	cmp	r4, r5
 8006d12:	bf88      	it	hi
 8006d14:	2300      	movhi	r3, #0
 8006d16:	3302      	adds	r3, #2
 8006d18:	4403      	add	r3, r0
 8006d1a:	1a18      	subs	r0, r3, r0
 8006d1c:	b003      	add	sp, #12
 8006d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d20:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006d24:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006d28:	e7ed      	b.n	8006d06 <__exponent+0x44>
 8006d2a:	2330      	movs	r3, #48	@ 0x30
 8006d2c:	3130      	adds	r1, #48	@ 0x30
 8006d2e:	7083      	strb	r3, [r0, #2]
 8006d30:	70c1      	strb	r1, [r0, #3]
 8006d32:	1d03      	adds	r3, r0, #4
 8006d34:	e7f1      	b.n	8006d1a <__exponent+0x58>
	...

08006d38 <_printf_float>:
 8006d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d3c:	b08d      	sub	sp, #52	@ 0x34
 8006d3e:	460c      	mov	r4, r1
 8006d40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006d44:	4616      	mov	r6, r2
 8006d46:	461f      	mov	r7, r3
 8006d48:	4605      	mov	r5, r0
 8006d4a:	f000 fdbd 	bl	80078c8 <_localeconv_r>
 8006d4e:	6803      	ldr	r3, [r0, #0]
 8006d50:	9304      	str	r3, [sp, #16]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7f9 fa94 	bl	8000280 <strlen>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d5c:	f8d8 3000 	ldr.w	r3, [r8]
 8006d60:	9005      	str	r0, [sp, #20]
 8006d62:	3307      	adds	r3, #7
 8006d64:	f023 0307 	bic.w	r3, r3, #7
 8006d68:	f103 0208 	add.w	r2, r3, #8
 8006d6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006d70:	f8d4 b000 	ldr.w	fp, [r4]
 8006d74:	f8c8 2000 	str.w	r2, [r8]
 8006d78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006d80:	9307      	str	r3, [sp, #28]
 8006d82:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006d8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d8e:	4b9c      	ldr	r3, [pc, #624]	@ (8007000 <_printf_float+0x2c8>)
 8006d90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d94:	f7f9 fed2 	bl	8000b3c <__aeabi_dcmpun>
 8006d98:	bb70      	cbnz	r0, 8006df8 <_printf_float+0xc0>
 8006d9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d9e:	4b98      	ldr	r3, [pc, #608]	@ (8007000 <_printf_float+0x2c8>)
 8006da0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006da4:	f7f9 feac 	bl	8000b00 <__aeabi_dcmple>
 8006da8:	bb30      	cbnz	r0, 8006df8 <_printf_float+0xc0>
 8006daa:	2200      	movs	r2, #0
 8006dac:	2300      	movs	r3, #0
 8006dae:	4640      	mov	r0, r8
 8006db0:	4649      	mov	r1, r9
 8006db2:	f7f9 fe9b 	bl	8000aec <__aeabi_dcmplt>
 8006db6:	b110      	cbz	r0, 8006dbe <_printf_float+0x86>
 8006db8:	232d      	movs	r3, #45	@ 0x2d
 8006dba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dbe:	4a91      	ldr	r2, [pc, #580]	@ (8007004 <_printf_float+0x2cc>)
 8006dc0:	4b91      	ldr	r3, [pc, #580]	@ (8007008 <_printf_float+0x2d0>)
 8006dc2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006dc6:	bf8c      	ite	hi
 8006dc8:	4690      	movhi	r8, r2
 8006dca:	4698      	movls	r8, r3
 8006dcc:	2303      	movs	r3, #3
 8006dce:	6123      	str	r3, [r4, #16]
 8006dd0:	f02b 0304 	bic.w	r3, fp, #4
 8006dd4:	6023      	str	r3, [r4, #0]
 8006dd6:	f04f 0900 	mov.w	r9, #0
 8006dda:	9700      	str	r7, [sp, #0]
 8006ddc:	4633      	mov	r3, r6
 8006dde:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006de0:	4621      	mov	r1, r4
 8006de2:	4628      	mov	r0, r5
 8006de4:	f000 f9d2 	bl	800718c <_printf_common>
 8006de8:	3001      	adds	r0, #1
 8006dea:	f040 808d 	bne.w	8006f08 <_printf_float+0x1d0>
 8006dee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006df2:	b00d      	add	sp, #52	@ 0x34
 8006df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006df8:	4642      	mov	r2, r8
 8006dfa:	464b      	mov	r3, r9
 8006dfc:	4640      	mov	r0, r8
 8006dfe:	4649      	mov	r1, r9
 8006e00:	f7f9 fe9c 	bl	8000b3c <__aeabi_dcmpun>
 8006e04:	b140      	cbz	r0, 8006e18 <_printf_float+0xe0>
 8006e06:	464b      	mov	r3, r9
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	bfbc      	itt	lt
 8006e0c:	232d      	movlt	r3, #45	@ 0x2d
 8006e0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006e12:	4a7e      	ldr	r2, [pc, #504]	@ (800700c <_printf_float+0x2d4>)
 8006e14:	4b7e      	ldr	r3, [pc, #504]	@ (8007010 <_printf_float+0x2d8>)
 8006e16:	e7d4      	b.n	8006dc2 <_printf_float+0x8a>
 8006e18:	6863      	ldr	r3, [r4, #4]
 8006e1a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006e1e:	9206      	str	r2, [sp, #24]
 8006e20:	1c5a      	adds	r2, r3, #1
 8006e22:	d13b      	bne.n	8006e9c <_printf_float+0x164>
 8006e24:	2306      	movs	r3, #6
 8006e26:	6063      	str	r3, [r4, #4]
 8006e28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	6022      	str	r2, [r4, #0]
 8006e30:	9303      	str	r3, [sp, #12]
 8006e32:	ab0a      	add	r3, sp, #40	@ 0x28
 8006e34:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006e38:	ab09      	add	r3, sp, #36	@ 0x24
 8006e3a:	9300      	str	r3, [sp, #0]
 8006e3c:	6861      	ldr	r1, [r4, #4]
 8006e3e:	ec49 8b10 	vmov	d0, r8, r9
 8006e42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006e46:	4628      	mov	r0, r5
 8006e48:	f7ff fed6 	bl	8006bf8 <__cvt>
 8006e4c:	9b06      	ldr	r3, [sp, #24]
 8006e4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e50:	2b47      	cmp	r3, #71	@ 0x47
 8006e52:	4680      	mov	r8, r0
 8006e54:	d129      	bne.n	8006eaa <_printf_float+0x172>
 8006e56:	1cc8      	adds	r0, r1, #3
 8006e58:	db02      	blt.n	8006e60 <_printf_float+0x128>
 8006e5a:	6863      	ldr	r3, [r4, #4]
 8006e5c:	4299      	cmp	r1, r3
 8006e5e:	dd41      	ble.n	8006ee4 <_printf_float+0x1ac>
 8006e60:	f1aa 0a02 	sub.w	sl, sl, #2
 8006e64:	fa5f fa8a 	uxtb.w	sl, sl
 8006e68:	3901      	subs	r1, #1
 8006e6a:	4652      	mov	r2, sl
 8006e6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006e70:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e72:	f7ff ff26 	bl	8006cc2 <__exponent>
 8006e76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e78:	1813      	adds	r3, r2, r0
 8006e7a:	2a01      	cmp	r2, #1
 8006e7c:	4681      	mov	r9, r0
 8006e7e:	6123      	str	r3, [r4, #16]
 8006e80:	dc02      	bgt.n	8006e88 <_printf_float+0x150>
 8006e82:	6822      	ldr	r2, [r4, #0]
 8006e84:	07d2      	lsls	r2, r2, #31
 8006e86:	d501      	bpl.n	8006e8c <_printf_float+0x154>
 8006e88:	3301      	adds	r3, #1
 8006e8a:	6123      	str	r3, [r4, #16]
 8006e8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d0a2      	beq.n	8006dda <_printf_float+0xa2>
 8006e94:	232d      	movs	r3, #45	@ 0x2d
 8006e96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e9a:	e79e      	b.n	8006dda <_printf_float+0xa2>
 8006e9c:	9a06      	ldr	r2, [sp, #24]
 8006e9e:	2a47      	cmp	r2, #71	@ 0x47
 8006ea0:	d1c2      	bne.n	8006e28 <_printf_float+0xf0>
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1c0      	bne.n	8006e28 <_printf_float+0xf0>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e7bd      	b.n	8006e26 <_printf_float+0xee>
 8006eaa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006eae:	d9db      	bls.n	8006e68 <_printf_float+0x130>
 8006eb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006eb4:	d118      	bne.n	8006ee8 <_printf_float+0x1b0>
 8006eb6:	2900      	cmp	r1, #0
 8006eb8:	6863      	ldr	r3, [r4, #4]
 8006eba:	dd0b      	ble.n	8006ed4 <_printf_float+0x19c>
 8006ebc:	6121      	str	r1, [r4, #16]
 8006ebe:	b913      	cbnz	r3, 8006ec6 <_printf_float+0x18e>
 8006ec0:	6822      	ldr	r2, [r4, #0]
 8006ec2:	07d0      	lsls	r0, r2, #31
 8006ec4:	d502      	bpl.n	8006ecc <_printf_float+0x194>
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	440b      	add	r3, r1
 8006eca:	6123      	str	r3, [r4, #16]
 8006ecc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006ece:	f04f 0900 	mov.w	r9, #0
 8006ed2:	e7db      	b.n	8006e8c <_printf_float+0x154>
 8006ed4:	b913      	cbnz	r3, 8006edc <_printf_float+0x1a4>
 8006ed6:	6822      	ldr	r2, [r4, #0]
 8006ed8:	07d2      	lsls	r2, r2, #31
 8006eda:	d501      	bpl.n	8006ee0 <_printf_float+0x1a8>
 8006edc:	3302      	adds	r3, #2
 8006ede:	e7f4      	b.n	8006eca <_printf_float+0x192>
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e7f2      	b.n	8006eca <_printf_float+0x192>
 8006ee4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006ee8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006eea:	4299      	cmp	r1, r3
 8006eec:	db05      	blt.n	8006efa <_printf_float+0x1c2>
 8006eee:	6823      	ldr	r3, [r4, #0]
 8006ef0:	6121      	str	r1, [r4, #16]
 8006ef2:	07d8      	lsls	r0, r3, #31
 8006ef4:	d5ea      	bpl.n	8006ecc <_printf_float+0x194>
 8006ef6:	1c4b      	adds	r3, r1, #1
 8006ef8:	e7e7      	b.n	8006eca <_printf_float+0x192>
 8006efa:	2900      	cmp	r1, #0
 8006efc:	bfd4      	ite	le
 8006efe:	f1c1 0202 	rsble	r2, r1, #2
 8006f02:	2201      	movgt	r2, #1
 8006f04:	4413      	add	r3, r2
 8006f06:	e7e0      	b.n	8006eca <_printf_float+0x192>
 8006f08:	6823      	ldr	r3, [r4, #0]
 8006f0a:	055a      	lsls	r2, r3, #21
 8006f0c:	d407      	bmi.n	8006f1e <_printf_float+0x1e6>
 8006f0e:	6923      	ldr	r3, [r4, #16]
 8006f10:	4642      	mov	r2, r8
 8006f12:	4631      	mov	r1, r6
 8006f14:	4628      	mov	r0, r5
 8006f16:	47b8      	blx	r7
 8006f18:	3001      	adds	r0, #1
 8006f1a:	d12b      	bne.n	8006f74 <_printf_float+0x23c>
 8006f1c:	e767      	b.n	8006dee <_printf_float+0xb6>
 8006f1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f22:	f240 80dd 	bls.w	80070e0 <_printf_float+0x3a8>
 8006f26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	f7f9 fdd3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f32:	2800      	cmp	r0, #0
 8006f34:	d033      	beq.n	8006f9e <_printf_float+0x266>
 8006f36:	4a37      	ldr	r2, [pc, #220]	@ (8007014 <_printf_float+0x2dc>)
 8006f38:	2301      	movs	r3, #1
 8006f3a:	4631      	mov	r1, r6
 8006f3c:	4628      	mov	r0, r5
 8006f3e:	47b8      	blx	r7
 8006f40:	3001      	adds	r0, #1
 8006f42:	f43f af54 	beq.w	8006dee <_printf_float+0xb6>
 8006f46:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006f4a:	4543      	cmp	r3, r8
 8006f4c:	db02      	blt.n	8006f54 <_printf_float+0x21c>
 8006f4e:	6823      	ldr	r3, [r4, #0]
 8006f50:	07d8      	lsls	r0, r3, #31
 8006f52:	d50f      	bpl.n	8006f74 <_printf_float+0x23c>
 8006f54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f58:	4631      	mov	r1, r6
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	47b8      	blx	r7
 8006f5e:	3001      	adds	r0, #1
 8006f60:	f43f af45 	beq.w	8006dee <_printf_float+0xb6>
 8006f64:	f04f 0900 	mov.w	r9, #0
 8006f68:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006f6c:	f104 0a1a 	add.w	sl, r4, #26
 8006f70:	45c8      	cmp	r8, r9
 8006f72:	dc09      	bgt.n	8006f88 <_printf_float+0x250>
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	079b      	lsls	r3, r3, #30
 8006f78:	f100 8103 	bmi.w	8007182 <_printf_float+0x44a>
 8006f7c:	68e0      	ldr	r0, [r4, #12]
 8006f7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f80:	4298      	cmp	r0, r3
 8006f82:	bfb8      	it	lt
 8006f84:	4618      	movlt	r0, r3
 8006f86:	e734      	b.n	8006df2 <_printf_float+0xba>
 8006f88:	2301      	movs	r3, #1
 8006f8a:	4652      	mov	r2, sl
 8006f8c:	4631      	mov	r1, r6
 8006f8e:	4628      	mov	r0, r5
 8006f90:	47b8      	blx	r7
 8006f92:	3001      	adds	r0, #1
 8006f94:	f43f af2b 	beq.w	8006dee <_printf_float+0xb6>
 8006f98:	f109 0901 	add.w	r9, r9, #1
 8006f9c:	e7e8      	b.n	8006f70 <_printf_float+0x238>
 8006f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	dc39      	bgt.n	8007018 <_printf_float+0x2e0>
 8006fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8007014 <_printf_float+0x2dc>)
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	4631      	mov	r1, r6
 8006faa:	4628      	mov	r0, r5
 8006fac:	47b8      	blx	r7
 8006fae:	3001      	adds	r0, #1
 8006fb0:	f43f af1d 	beq.w	8006dee <_printf_float+0xb6>
 8006fb4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006fb8:	ea59 0303 	orrs.w	r3, r9, r3
 8006fbc:	d102      	bne.n	8006fc4 <_printf_float+0x28c>
 8006fbe:	6823      	ldr	r3, [r4, #0]
 8006fc0:	07d9      	lsls	r1, r3, #31
 8006fc2:	d5d7      	bpl.n	8006f74 <_printf_float+0x23c>
 8006fc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fc8:	4631      	mov	r1, r6
 8006fca:	4628      	mov	r0, r5
 8006fcc:	47b8      	blx	r7
 8006fce:	3001      	adds	r0, #1
 8006fd0:	f43f af0d 	beq.w	8006dee <_printf_float+0xb6>
 8006fd4:	f04f 0a00 	mov.w	sl, #0
 8006fd8:	f104 0b1a 	add.w	fp, r4, #26
 8006fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fde:	425b      	negs	r3, r3
 8006fe0:	4553      	cmp	r3, sl
 8006fe2:	dc01      	bgt.n	8006fe8 <_printf_float+0x2b0>
 8006fe4:	464b      	mov	r3, r9
 8006fe6:	e793      	b.n	8006f10 <_printf_float+0x1d8>
 8006fe8:	2301      	movs	r3, #1
 8006fea:	465a      	mov	r2, fp
 8006fec:	4631      	mov	r1, r6
 8006fee:	4628      	mov	r0, r5
 8006ff0:	47b8      	blx	r7
 8006ff2:	3001      	adds	r0, #1
 8006ff4:	f43f aefb 	beq.w	8006dee <_printf_float+0xb6>
 8006ff8:	f10a 0a01 	add.w	sl, sl, #1
 8006ffc:	e7ee      	b.n	8006fdc <_printf_float+0x2a4>
 8006ffe:	bf00      	nop
 8007000:	7fefffff 	.word	0x7fefffff
 8007004:	08009964 	.word	0x08009964
 8007008:	08009960 	.word	0x08009960
 800700c:	0800996c 	.word	0x0800996c
 8007010:	08009968 	.word	0x08009968
 8007014:	08009970 	.word	0x08009970
 8007018:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800701a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800701e:	4553      	cmp	r3, sl
 8007020:	bfa8      	it	ge
 8007022:	4653      	movge	r3, sl
 8007024:	2b00      	cmp	r3, #0
 8007026:	4699      	mov	r9, r3
 8007028:	dc36      	bgt.n	8007098 <_printf_float+0x360>
 800702a:	f04f 0b00 	mov.w	fp, #0
 800702e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007032:	f104 021a 	add.w	r2, r4, #26
 8007036:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007038:	9306      	str	r3, [sp, #24]
 800703a:	eba3 0309 	sub.w	r3, r3, r9
 800703e:	455b      	cmp	r3, fp
 8007040:	dc31      	bgt.n	80070a6 <_printf_float+0x36e>
 8007042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007044:	459a      	cmp	sl, r3
 8007046:	dc3a      	bgt.n	80070be <_printf_float+0x386>
 8007048:	6823      	ldr	r3, [r4, #0]
 800704a:	07da      	lsls	r2, r3, #31
 800704c:	d437      	bmi.n	80070be <_printf_float+0x386>
 800704e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007050:	ebaa 0903 	sub.w	r9, sl, r3
 8007054:	9b06      	ldr	r3, [sp, #24]
 8007056:	ebaa 0303 	sub.w	r3, sl, r3
 800705a:	4599      	cmp	r9, r3
 800705c:	bfa8      	it	ge
 800705e:	4699      	movge	r9, r3
 8007060:	f1b9 0f00 	cmp.w	r9, #0
 8007064:	dc33      	bgt.n	80070ce <_printf_float+0x396>
 8007066:	f04f 0800 	mov.w	r8, #0
 800706a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800706e:	f104 0b1a 	add.w	fp, r4, #26
 8007072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007074:	ebaa 0303 	sub.w	r3, sl, r3
 8007078:	eba3 0309 	sub.w	r3, r3, r9
 800707c:	4543      	cmp	r3, r8
 800707e:	f77f af79 	ble.w	8006f74 <_printf_float+0x23c>
 8007082:	2301      	movs	r3, #1
 8007084:	465a      	mov	r2, fp
 8007086:	4631      	mov	r1, r6
 8007088:	4628      	mov	r0, r5
 800708a:	47b8      	blx	r7
 800708c:	3001      	adds	r0, #1
 800708e:	f43f aeae 	beq.w	8006dee <_printf_float+0xb6>
 8007092:	f108 0801 	add.w	r8, r8, #1
 8007096:	e7ec      	b.n	8007072 <_printf_float+0x33a>
 8007098:	4642      	mov	r2, r8
 800709a:	4631      	mov	r1, r6
 800709c:	4628      	mov	r0, r5
 800709e:	47b8      	blx	r7
 80070a0:	3001      	adds	r0, #1
 80070a2:	d1c2      	bne.n	800702a <_printf_float+0x2f2>
 80070a4:	e6a3      	b.n	8006dee <_printf_float+0xb6>
 80070a6:	2301      	movs	r3, #1
 80070a8:	4631      	mov	r1, r6
 80070aa:	4628      	mov	r0, r5
 80070ac:	9206      	str	r2, [sp, #24]
 80070ae:	47b8      	blx	r7
 80070b0:	3001      	adds	r0, #1
 80070b2:	f43f ae9c 	beq.w	8006dee <_printf_float+0xb6>
 80070b6:	9a06      	ldr	r2, [sp, #24]
 80070b8:	f10b 0b01 	add.w	fp, fp, #1
 80070bc:	e7bb      	b.n	8007036 <_printf_float+0x2fe>
 80070be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070c2:	4631      	mov	r1, r6
 80070c4:	4628      	mov	r0, r5
 80070c6:	47b8      	blx	r7
 80070c8:	3001      	adds	r0, #1
 80070ca:	d1c0      	bne.n	800704e <_printf_float+0x316>
 80070cc:	e68f      	b.n	8006dee <_printf_float+0xb6>
 80070ce:	9a06      	ldr	r2, [sp, #24]
 80070d0:	464b      	mov	r3, r9
 80070d2:	4442      	add	r2, r8
 80070d4:	4631      	mov	r1, r6
 80070d6:	4628      	mov	r0, r5
 80070d8:	47b8      	blx	r7
 80070da:	3001      	adds	r0, #1
 80070dc:	d1c3      	bne.n	8007066 <_printf_float+0x32e>
 80070de:	e686      	b.n	8006dee <_printf_float+0xb6>
 80070e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80070e4:	f1ba 0f01 	cmp.w	sl, #1
 80070e8:	dc01      	bgt.n	80070ee <_printf_float+0x3b6>
 80070ea:	07db      	lsls	r3, r3, #31
 80070ec:	d536      	bpl.n	800715c <_printf_float+0x424>
 80070ee:	2301      	movs	r3, #1
 80070f0:	4642      	mov	r2, r8
 80070f2:	4631      	mov	r1, r6
 80070f4:	4628      	mov	r0, r5
 80070f6:	47b8      	blx	r7
 80070f8:	3001      	adds	r0, #1
 80070fa:	f43f ae78 	beq.w	8006dee <_printf_float+0xb6>
 80070fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007102:	4631      	mov	r1, r6
 8007104:	4628      	mov	r0, r5
 8007106:	47b8      	blx	r7
 8007108:	3001      	adds	r0, #1
 800710a:	f43f ae70 	beq.w	8006dee <_printf_float+0xb6>
 800710e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007112:	2200      	movs	r2, #0
 8007114:	2300      	movs	r3, #0
 8007116:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800711a:	f7f9 fcdd 	bl	8000ad8 <__aeabi_dcmpeq>
 800711e:	b9c0      	cbnz	r0, 8007152 <_printf_float+0x41a>
 8007120:	4653      	mov	r3, sl
 8007122:	f108 0201 	add.w	r2, r8, #1
 8007126:	4631      	mov	r1, r6
 8007128:	4628      	mov	r0, r5
 800712a:	47b8      	blx	r7
 800712c:	3001      	adds	r0, #1
 800712e:	d10c      	bne.n	800714a <_printf_float+0x412>
 8007130:	e65d      	b.n	8006dee <_printf_float+0xb6>
 8007132:	2301      	movs	r3, #1
 8007134:	465a      	mov	r2, fp
 8007136:	4631      	mov	r1, r6
 8007138:	4628      	mov	r0, r5
 800713a:	47b8      	blx	r7
 800713c:	3001      	adds	r0, #1
 800713e:	f43f ae56 	beq.w	8006dee <_printf_float+0xb6>
 8007142:	f108 0801 	add.w	r8, r8, #1
 8007146:	45d0      	cmp	r8, sl
 8007148:	dbf3      	blt.n	8007132 <_printf_float+0x3fa>
 800714a:	464b      	mov	r3, r9
 800714c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007150:	e6df      	b.n	8006f12 <_printf_float+0x1da>
 8007152:	f04f 0800 	mov.w	r8, #0
 8007156:	f104 0b1a 	add.w	fp, r4, #26
 800715a:	e7f4      	b.n	8007146 <_printf_float+0x40e>
 800715c:	2301      	movs	r3, #1
 800715e:	4642      	mov	r2, r8
 8007160:	e7e1      	b.n	8007126 <_printf_float+0x3ee>
 8007162:	2301      	movs	r3, #1
 8007164:	464a      	mov	r2, r9
 8007166:	4631      	mov	r1, r6
 8007168:	4628      	mov	r0, r5
 800716a:	47b8      	blx	r7
 800716c:	3001      	adds	r0, #1
 800716e:	f43f ae3e 	beq.w	8006dee <_printf_float+0xb6>
 8007172:	f108 0801 	add.w	r8, r8, #1
 8007176:	68e3      	ldr	r3, [r4, #12]
 8007178:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800717a:	1a5b      	subs	r3, r3, r1
 800717c:	4543      	cmp	r3, r8
 800717e:	dcf0      	bgt.n	8007162 <_printf_float+0x42a>
 8007180:	e6fc      	b.n	8006f7c <_printf_float+0x244>
 8007182:	f04f 0800 	mov.w	r8, #0
 8007186:	f104 0919 	add.w	r9, r4, #25
 800718a:	e7f4      	b.n	8007176 <_printf_float+0x43e>

0800718c <_printf_common>:
 800718c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007190:	4616      	mov	r6, r2
 8007192:	4698      	mov	r8, r3
 8007194:	688a      	ldr	r2, [r1, #8]
 8007196:	690b      	ldr	r3, [r1, #16]
 8007198:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800719c:	4293      	cmp	r3, r2
 800719e:	bfb8      	it	lt
 80071a0:	4613      	movlt	r3, r2
 80071a2:	6033      	str	r3, [r6, #0]
 80071a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80071a8:	4607      	mov	r7, r0
 80071aa:	460c      	mov	r4, r1
 80071ac:	b10a      	cbz	r2, 80071b2 <_printf_common+0x26>
 80071ae:	3301      	adds	r3, #1
 80071b0:	6033      	str	r3, [r6, #0]
 80071b2:	6823      	ldr	r3, [r4, #0]
 80071b4:	0699      	lsls	r1, r3, #26
 80071b6:	bf42      	ittt	mi
 80071b8:	6833      	ldrmi	r3, [r6, #0]
 80071ba:	3302      	addmi	r3, #2
 80071bc:	6033      	strmi	r3, [r6, #0]
 80071be:	6825      	ldr	r5, [r4, #0]
 80071c0:	f015 0506 	ands.w	r5, r5, #6
 80071c4:	d106      	bne.n	80071d4 <_printf_common+0x48>
 80071c6:	f104 0a19 	add.w	sl, r4, #25
 80071ca:	68e3      	ldr	r3, [r4, #12]
 80071cc:	6832      	ldr	r2, [r6, #0]
 80071ce:	1a9b      	subs	r3, r3, r2
 80071d0:	42ab      	cmp	r3, r5
 80071d2:	dc26      	bgt.n	8007222 <_printf_common+0x96>
 80071d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80071d8:	6822      	ldr	r2, [r4, #0]
 80071da:	3b00      	subs	r3, #0
 80071dc:	bf18      	it	ne
 80071de:	2301      	movne	r3, #1
 80071e0:	0692      	lsls	r2, r2, #26
 80071e2:	d42b      	bmi.n	800723c <_printf_common+0xb0>
 80071e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80071e8:	4641      	mov	r1, r8
 80071ea:	4638      	mov	r0, r7
 80071ec:	47c8      	blx	r9
 80071ee:	3001      	adds	r0, #1
 80071f0:	d01e      	beq.n	8007230 <_printf_common+0xa4>
 80071f2:	6823      	ldr	r3, [r4, #0]
 80071f4:	6922      	ldr	r2, [r4, #16]
 80071f6:	f003 0306 	and.w	r3, r3, #6
 80071fa:	2b04      	cmp	r3, #4
 80071fc:	bf02      	ittt	eq
 80071fe:	68e5      	ldreq	r5, [r4, #12]
 8007200:	6833      	ldreq	r3, [r6, #0]
 8007202:	1aed      	subeq	r5, r5, r3
 8007204:	68a3      	ldr	r3, [r4, #8]
 8007206:	bf0c      	ite	eq
 8007208:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800720c:	2500      	movne	r5, #0
 800720e:	4293      	cmp	r3, r2
 8007210:	bfc4      	itt	gt
 8007212:	1a9b      	subgt	r3, r3, r2
 8007214:	18ed      	addgt	r5, r5, r3
 8007216:	2600      	movs	r6, #0
 8007218:	341a      	adds	r4, #26
 800721a:	42b5      	cmp	r5, r6
 800721c:	d11a      	bne.n	8007254 <_printf_common+0xc8>
 800721e:	2000      	movs	r0, #0
 8007220:	e008      	b.n	8007234 <_printf_common+0xa8>
 8007222:	2301      	movs	r3, #1
 8007224:	4652      	mov	r2, sl
 8007226:	4641      	mov	r1, r8
 8007228:	4638      	mov	r0, r7
 800722a:	47c8      	blx	r9
 800722c:	3001      	adds	r0, #1
 800722e:	d103      	bne.n	8007238 <_printf_common+0xac>
 8007230:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007238:	3501      	adds	r5, #1
 800723a:	e7c6      	b.n	80071ca <_printf_common+0x3e>
 800723c:	18e1      	adds	r1, r4, r3
 800723e:	1c5a      	adds	r2, r3, #1
 8007240:	2030      	movs	r0, #48	@ 0x30
 8007242:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007246:	4422      	add	r2, r4
 8007248:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800724c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007250:	3302      	adds	r3, #2
 8007252:	e7c7      	b.n	80071e4 <_printf_common+0x58>
 8007254:	2301      	movs	r3, #1
 8007256:	4622      	mov	r2, r4
 8007258:	4641      	mov	r1, r8
 800725a:	4638      	mov	r0, r7
 800725c:	47c8      	blx	r9
 800725e:	3001      	adds	r0, #1
 8007260:	d0e6      	beq.n	8007230 <_printf_common+0xa4>
 8007262:	3601      	adds	r6, #1
 8007264:	e7d9      	b.n	800721a <_printf_common+0x8e>
	...

08007268 <_printf_i>:
 8007268:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800726c:	7e0f      	ldrb	r7, [r1, #24]
 800726e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007270:	2f78      	cmp	r7, #120	@ 0x78
 8007272:	4691      	mov	r9, r2
 8007274:	4680      	mov	r8, r0
 8007276:	460c      	mov	r4, r1
 8007278:	469a      	mov	sl, r3
 800727a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800727e:	d807      	bhi.n	8007290 <_printf_i+0x28>
 8007280:	2f62      	cmp	r7, #98	@ 0x62
 8007282:	d80a      	bhi.n	800729a <_printf_i+0x32>
 8007284:	2f00      	cmp	r7, #0
 8007286:	f000 80d1 	beq.w	800742c <_printf_i+0x1c4>
 800728a:	2f58      	cmp	r7, #88	@ 0x58
 800728c:	f000 80b8 	beq.w	8007400 <_printf_i+0x198>
 8007290:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007294:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007298:	e03a      	b.n	8007310 <_printf_i+0xa8>
 800729a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800729e:	2b15      	cmp	r3, #21
 80072a0:	d8f6      	bhi.n	8007290 <_printf_i+0x28>
 80072a2:	a101      	add	r1, pc, #4	@ (adr r1, 80072a8 <_printf_i+0x40>)
 80072a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80072a8:	08007301 	.word	0x08007301
 80072ac:	08007315 	.word	0x08007315
 80072b0:	08007291 	.word	0x08007291
 80072b4:	08007291 	.word	0x08007291
 80072b8:	08007291 	.word	0x08007291
 80072bc:	08007291 	.word	0x08007291
 80072c0:	08007315 	.word	0x08007315
 80072c4:	08007291 	.word	0x08007291
 80072c8:	08007291 	.word	0x08007291
 80072cc:	08007291 	.word	0x08007291
 80072d0:	08007291 	.word	0x08007291
 80072d4:	08007413 	.word	0x08007413
 80072d8:	0800733f 	.word	0x0800733f
 80072dc:	080073cd 	.word	0x080073cd
 80072e0:	08007291 	.word	0x08007291
 80072e4:	08007291 	.word	0x08007291
 80072e8:	08007435 	.word	0x08007435
 80072ec:	08007291 	.word	0x08007291
 80072f0:	0800733f 	.word	0x0800733f
 80072f4:	08007291 	.word	0x08007291
 80072f8:	08007291 	.word	0x08007291
 80072fc:	080073d5 	.word	0x080073d5
 8007300:	6833      	ldr	r3, [r6, #0]
 8007302:	1d1a      	adds	r2, r3, #4
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	6032      	str	r2, [r6, #0]
 8007308:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800730c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007310:	2301      	movs	r3, #1
 8007312:	e09c      	b.n	800744e <_printf_i+0x1e6>
 8007314:	6833      	ldr	r3, [r6, #0]
 8007316:	6820      	ldr	r0, [r4, #0]
 8007318:	1d19      	adds	r1, r3, #4
 800731a:	6031      	str	r1, [r6, #0]
 800731c:	0606      	lsls	r6, r0, #24
 800731e:	d501      	bpl.n	8007324 <_printf_i+0xbc>
 8007320:	681d      	ldr	r5, [r3, #0]
 8007322:	e003      	b.n	800732c <_printf_i+0xc4>
 8007324:	0645      	lsls	r5, r0, #25
 8007326:	d5fb      	bpl.n	8007320 <_printf_i+0xb8>
 8007328:	f9b3 5000 	ldrsh.w	r5, [r3]
 800732c:	2d00      	cmp	r5, #0
 800732e:	da03      	bge.n	8007338 <_printf_i+0xd0>
 8007330:	232d      	movs	r3, #45	@ 0x2d
 8007332:	426d      	negs	r5, r5
 8007334:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007338:	4858      	ldr	r0, [pc, #352]	@ (800749c <_printf_i+0x234>)
 800733a:	230a      	movs	r3, #10
 800733c:	e011      	b.n	8007362 <_printf_i+0xfa>
 800733e:	6821      	ldr	r1, [r4, #0]
 8007340:	6833      	ldr	r3, [r6, #0]
 8007342:	0608      	lsls	r0, r1, #24
 8007344:	f853 5b04 	ldr.w	r5, [r3], #4
 8007348:	d402      	bmi.n	8007350 <_printf_i+0xe8>
 800734a:	0649      	lsls	r1, r1, #25
 800734c:	bf48      	it	mi
 800734e:	b2ad      	uxthmi	r5, r5
 8007350:	2f6f      	cmp	r7, #111	@ 0x6f
 8007352:	4852      	ldr	r0, [pc, #328]	@ (800749c <_printf_i+0x234>)
 8007354:	6033      	str	r3, [r6, #0]
 8007356:	bf14      	ite	ne
 8007358:	230a      	movne	r3, #10
 800735a:	2308      	moveq	r3, #8
 800735c:	2100      	movs	r1, #0
 800735e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007362:	6866      	ldr	r6, [r4, #4]
 8007364:	60a6      	str	r6, [r4, #8]
 8007366:	2e00      	cmp	r6, #0
 8007368:	db05      	blt.n	8007376 <_printf_i+0x10e>
 800736a:	6821      	ldr	r1, [r4, #0]
 800736c:	432e      	orrs	r6, r5
 800736e:	f021 0104 	bic.w	r1, r1, #4
 8007372:	6021      	str	r1, [r4, #0]
 8007374:	d04b      	beq.n	800740e <_printf_i+0x1a6>
 8007376:	4616      	mov	r6, r2
 8007378:	fbb5 f1f3 	udiv	r1, r5, r3
 800737c:	fb03 5711 	mls	r7, r3, r1, r5
 8007380:	5dc7      	ldrb	r7, [r0, r7]
 8007382:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007386:	462f      	mov	r7, r5
 8007388:	42bb      	cmp	r3, r7
 800738a:	460d      	mov	r5, r1
 800738c:	d9f4      	bls.n	8007378 <_printf_i+0x110>
 800738e:	2b08      	cmp	r3, #8
 8007390:	d10b      	bne.n	80073aa <_printf_i+0x142>
 8007392:	6823      	ldr	r3, [r4, #0]
 8007394:	07df      	lsls	r7, r3, #31
 8007396:	d508      	bpl.n	80073aa <_printf_i+0x142>
 8007398:	6923      	ldr	r3, [r4, #16]
 800739a:	6861      	ldr	r1, [r4, #4]
 800739c:	4299      	cmp	r1, r3
 800739e:	bfde      	ittt	le
 80073a0:	2330      	movle	r3, #48	@ 0x30
 80073a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80073a6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80073aa:	1b92      	subs	r2, r2, r6
 80073ac:	6122      	str	r2, [r4, #16]
 80073ae:	f8cd a000 	str.w	sl, [sp]
 80073b2:	464b      	mov	r3, r9
 80073b4:	aa03      	add	r2, sp, #12
 80073b6:	4621      	mov	r1, r4
 80073b8:	4640      	mov	r0, r8
 80073ba:	f7ff fee7 	bl	800718c <_printf_common>
 80073be:	3001      	adds	r0, #1
 80073c0:	d14a      	bne.n	8007458 <_printf_i+0x1f0>
 80073c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073c6:	b004      	add	sp, #16
 80073c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073cc:	6823      	ldr	r3, [r4, #0]
 80073ce:	f043 0320 	orr.w	r3, r3, #32
 80073d2:	6023      	str	r3, [r4, #0]
 80073d4:	4832      	ldr	r0, [pc, #200]	@ (80074a0 <_printf_i+0x238>)
 80073d6:	2778      	movs	r7, #120	@ 0x78
 80073d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80073dc:	6823      	ldr	r3, [r4, #0]
 80073de:	6831      	ldr	r1, [r6, #0]
 80073e0:	061f      	lsls	r7, r3, #24
 80073e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80073e6:	d402      	bmi.n	80073ee <_printf_i+0x186>
 80073e8:	065f      	lsls	r7, r3, #25
 80073ea:	bf48      	it	mi
 80073ec:	b2ad      	uxthmi	r5, r5
 80073ee:	6031      	str	r1, [r6, #0]
 80073f0:	07d9      	lsls	r1, r3, #31
 80073f2:	bf44      	itt	mi
 80073f4:	f043 0320 	orrmi.w	r3, r3, #32
 80073f8:	6023      	strmi	r3, [r4, #0]
 80073fa:	b11d      	cbz	r5, 8007404 <_printf_i+0x19c>
 80073fc:	2310      	movs	r3, #16
 80073fe:	e7ad      	b.n	800735c <_printf_i+0xf4>
 8007400:	4826      	ldr	r0, [pc, #152]	@ (800749c <_printf_i+0x234>)
 8007402:	e7e9      	b.n	80073d8 <_printf_i+0x170>
 8007404:	6823      	ldr	r3, [r4, #0]
 8007406:	f023 0320 	bic.w	r3, r3, #32
 800740a:	6023      	str	r3, [r4, #0]
 800740c:	e7f6      	b.n	80073fc <_printf_i+0x194>
 800740e:	4616      	mov	r6, r2
 8007410:	e7bd      	b.n	800738e <_printf_i+0x126>
 8007412:	6833      	ldr	r3, [r6, #0]
 8007414:	6825      	ldr	r5, [r4, #0]
 8007416:	6961      	ldr	r1, [r4, #20]
 8007418:	1d18      	adds	r0, r3, #4
 800741a:	6030      	str	r0, [r6, #0]
 800741c:	062e      	lsls	r6, r5, #24
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	d501      	bpl.n	8007426 <_printf_i+0x1be>
 8007422:	6019      	str	r1, [r3, #0]
 8007424:	e002      	b.n	800742c <_printf_i+0x1c4>
 8007426:	0668      	lsls	r0, r5, #25
 8007428:	d5fb      	bpl.n	8007422 <_printf_i+0x1ba>
 800742a:	8019      	strh	r1, [r3, #0]
 800742c:	2300      	movs	r3, #0
 800742e:	6123      	str	r3, [r4, #16]
 8007430:	4616      	mov	r6, r2
 8007432:	e7bc      	b.n	80073ae <_printf_i+0x146>
 8007434:	6833      	ldr	r3, [r6, #0]
 8007436:	1d1a      	adds	r2, r3, #4
 8007438:	6032      	str	r2, [r6, #0]
 800743a:	681e      	ldr	r6, [r3, #0]
 800743c:	6862      	ldr	r2, [r4, #4]
 800743e:	2100      	movs	r1, #0
 8007440:	4630      	mov	r0, r6
 8007442:	f7f8 fecd 	bl	80001e0 <memchr>
 8007446:	b108      	cbz	r0, 800744c <_printf_i+0x1e4>
 8007448:	1b80      	subs	r0, r0, r6
 800744a:	6060      	str	r0, [r4, #4]
 800744c:	6863      	ldr	r3, [r4, #4]
 800744e:	6123      	str	r3, [r4, #16]
 8007450:	2300      	movs	r3, #0
 8007452:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007456:	e7aa      	b.n	80073ae <_printf_i+0x146>
 8007458:	6923      	ldr	r3, [r4, #16]
 800745a:	4632      	mov	r2, r6
 800745c:	4649      	mov	r1, r9
 800745e:	4640      	mov	r0, r8
 8007460:	47d0      	blx	sl
 8007462:	3001      	adds	r0, #1
 8007464:	d0ad      	beq.n	80073c2 <_printf_i+0x15a>
 8007466:	6823      	ldr	r3, [r4, #0]
 8007468:	079b      	lsls	r3, r3, #30
 800746a:	d413      	bmi.n	8007494 <_printf_i+0x22c>
 800746c:	68e0      	ldr	r0, [r4, #12]
 800746e:	9b03      	ldr	r3, [sp, #12]
 8007470:	4298      	cmp	r0, r3
 8007472:	bfb8      	it	lt
 8007474:	4618      	movlt	r0, r3
 8007476:	e7a6      	b.n	80073c6 <_printf_i+0x15e>
 8007478:	2301      	movs	r3, #1
 800747a:	4632      	mov	r2, r6
 800747c:	4649      	mov	r1, r9
 800747e:	4640      	mov	r0, r8
 8007480:	47d0      	blx	sl
 8007482:	3001      	adds	r0, #1
 8007484:	d09d      	beq.n	80073c2 <_printf_i+0x15a>
 8007486:	3501      	adds	r5, #1
 8007488:	68e3      	ldr	r3, [r4, #12]
 800748a:	9903      	ldr	r1, [sp, #12]
 800748c:	1a5b      	subs	r3, r3, r1
 800748e:	42ab      	cmp	r3, r5
 8007490:	dcf2      	bgt.n	8007478 <_printf_i+0x210>
 8007492:	e7eb      	b.n	800746c <_printf_i+0x204>
 8007494:	2500      	movs	r5, #0
 8007496:	f104 0619 	add.w	r6, r4, #25
 800749a:	e7f5      	b.n	8007488 <_printf_i+0x220>
 800749c:	08009972 	.word	0x08009972
 80074a0:	08009983 	.word	0x08009983

080074a4 <std>:
 80074a4:	2300      	movs	r3, #0
 80074a6:	b510      	push	{r4, lr}
 80074a8:	4604      	mov	r4, r0
 80074aa:	e9c0 3300 	strd	r3, r3, [r0]
 80074ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80074b2:	6083      	str	r3, [r0, #8]
 80074b4:	8181      	strh	r1, [r0, #12]
 80074b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80074b8:	81c2      	strh	r2, [r0, #14]
 80074ba:	6183      	str	r3, [r0, #24]
 80074bc:	4619      	mov	r1, r3
 80074be:	2208      	movs	r2, #8
 80074c0:	305c      	adds	r0, #92	@ 0x5c
 80074c2:	f000 f9f9 	bl	80078b8 <memset>
 80074c6:	4b0d      	ldr	r3, [pc, #52]	@ (80074fc <std+0x58>)
 80074c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80074ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007500 <std+0x5c>)
 80074cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80074ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007504 <std+0x60>)
 80074d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80074d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007508 <std+0x64>)
 80074d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80074d6:	4b0d      	ldr	r3, [pc, #52]	@ (800750c <std+0x68>)
 80074d8:	6224      	str	r4, [r4, #32]
 80074da:	429c      	cmp	r4, r3
 80074dc:	d006      	beq.n	80074ec <std+0x48>
 80074de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80074e2:	4294      	cmp	r4, r2
 80074e4:	d002      	beq.n	80074ec <std+0x48>
 80074e6:	33d0      	adds	r3, #208	@ 0xd0
 80074e8:	429c      	cmp	r4, r3
 80074ea:	d105      	bne.n	80074f8 <std+0x54>
 80074ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80074f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074f4:	f000 ba5c 	b.w	80079b0 <__retarget_lock_init_recursive>
 80074f8:	bd10      	pop	{r4, pc}
 80074fa:	bf00      	nop
 80074fc:	08007709 	.word	0x08007709
 8007500:	0800772b 	.word	0x0800772b
 8007504:	08007763 	.word	0x08007763
 8007508:	08007787 	.word	0x08007787
 800750c:	20007d34 	.word	0x20007d34

08007510 <stdio_exit_handler>:
 8007510:	4a02      	ldr	r2, [pc, #8]	@ (800751c <stdio_exit_handler+0xc>)
 8007512:	4903      	ldr	r1, [pc, #12]	@ (8007520 <stdio_exit_handler+0x10>)
 8007514:	4803      	ldr	r0, [pc, #12]	@ (8007524 <stdio_exit_handler+0x14>)
 8007516:	f000 b869 	b.w	80075ec <_fwalk_sglue>
 800751a:	bf00      	nop
 800751c:	20000020 	.word	0x20000020
 8007520:	08009309 	.word	0x08009309
 8007524:	20000030 	.word	0x20000030

08007528 <cleanup_stdio>:
 8007528:	6841      	ldr	r1, [r0, #4]
 800752a:	4b0c      	ldr	r3, [pc, #48]	@ (800755c <cleanup_stdio+0x34>)
 800752c:	4299      	cmp	r1, r3
 800752e:	b510      	push	{r4, lr}
 8007530:	4604      	mov	r4, r0
 8007532:	d001      	beq.n	8007538 <cleanup_stdio+0x10>
 8007534:	f001 fee8 	bl	8009308 <_fflush_r>
 8007538:	68a1      	ldr	r1, [r4, #8]
 800753a:	4b09      	ldr	r3, [pc, #36]	@ (8007560 <cleanup_stdio+0x38>)
 800753c:	4299      	cmp	r1, r3
 800753e:	d002      	beq.n	8007546 <cleanup_stdio+0x1e>
 8007540:	4620      	mov	r0, r4
 8007542:	f001 fee1 	bl	8009308 <_fflush_r>
 8007546:	68e1      	ldr	r1, [r4, #12]
 8007548:	4b06      	ldr	r3, [pc, #24]	@ (8007564 <cleanup_stdio+0x3c>)
 800754a:	4299      	cmp	r1, r3
 800754c:	d004      	beq.n	8007558 <cleanup_stdio+0x30>
 800754e:	4620      	mov	r0, r4
 8007550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007554:	f001 bed8 	b.w	8009308 <_fflush_r>
 8007558:	bd10      	pop	{r4, pc}
 800755a:	bf00      	nop
 800755c:	20007d34 	.word	0x20007d34
 8007560:	20007d9c 	.word	0x20007d9c
 8007564:	20007e04 	.word	0x20007e04

08007568 <global_stdio_init.part.0>:
 8007568:	b510      	push	{r4, lr}
 800756a:	4b0b      	ldr	r3, [pc, #44]	@ (8007598 <global_stdio_init.part.0+0x30>)
 800756c:	4c0b      	ldr	r4, [pc, #44]	@ (800759c <global_stdio_init.part.0+0x34>)
 800756e:	4a0c      	ldr	r2, [pc, #48]	@ (80075a0 <global_stdio_init.part.0+0x38>)
 8007570:	601a      	str	r2, [r3, #0]
 8007572:	4620      	mov	r0, r4
 8007574:	2200      	movs	r2, #0
 8007576:	2104      	movs	r1, #4
 8007578:	f7ff ff94 	bl	80074a4 <std>
 800757c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007580:	2201      	movs	r2, #1
 8007582:	2109      	movs	r1, #9
 8007584:	f7ff ff8e 	bl	80074a4 <std>
 8007588:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800758c:	2202      	movs	r2, #2
 800758e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007592:	2112      	movs	r1, #18
 8007594:	f7ff bf86 	b.w	80074a4 <std>
 8007598:	20007e6c 	.word	0x20007e6c
 800759c:	20007d34 	.word	0x20007d34
 80075a0:	08007511 	.word	0x08007511

080075a4 <__sfp_lock_acquire>:
 80075a4:	4801      	ldr	r0, [pc, #4]	@ (80075ac <__sfp_lock_acquire+0x8>)
 80075a6:	f000 ba04 	b.w	80079b2 <__retarget_lock_acquire_recursive>
 80075aa:	bf00      	nop
 80075ac:	20007e75 	.word	0x20007e75

080075b0 <__sfp_lock_release>:
 80075b0:	4801      	ldr	r0, [pc, #4]	@ (80075b8 <__sfp_lock_release+0x8>)
 80075b2:	f000 b9ff 	b.w	80079b4 <__retarget_lock_release_recursive>
 80075b6:	bf00      	nop
 80075b8:	20007e75 	.word	0x20007e75

080075bc <__sinit>:
 80075bc:	b510      	push	{r4, lr}
 80075be:	4604      	mov	r4, r0
 80075c0:	f7ff fff0 	bl	80075a4 <__sfp_lock_acquire>
 80075c4:	6a23      	ldr	r3, [r4, #32]
 80075c6:	b11b      	cbz	r3, 80075d0 <__sinit+0x14>
 80075c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075cc:	f7ff bff0 	b.w	80075b0 <__sfp_lock_release>
 80075d0:	4b04      	ldr	r3, [pc, #16]	@ (80075e4 <__sinit+0x28>)
 80075d2:	6223      	str	r3, [r4, #32]
 80075d4:	4b04      	ldr	r3, [pc, #16]	@ (80075e8 <__sinit+0x2c>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d1f5      	bne.n	80075c8 <__sinit+0xc>
 80075dc:	f7ff ffc4 	bl	8007568 <global_stdio_init.part.0>
 80075e0:	e7f2      	b.n	80075c8 <__sinit+0xc>
 80075e2:	bf00      	nop
 80075e4:	08007529 	.word	0x08007529
 80075e8:	20007e6c 	.word	0x20007e6c

080075ec <_fwalk_sglue>:
 80075ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075f0:	4607      	mov	r7, r0
 80075f2:	4688      	mov	r8, r1
 80075f4:	4614      	mov	r4, r2
 80075f6:	2600      	movs	r6, #0
 80075f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80075fc:	f1b9 0901 	subs.w	r9, r9, #1
 8007600:	d505      	bpl.n	800760e <_fwalk_sglue+0x22>
 8007602:	6824      	ldr	r4, [r4, #0]
 8007604:	2c00      	cmp	r4, #0
 8007606:	d1f7      	bne.n	80075f8 <_fwalk_sglue+0xc>
 8007608:	4630      	mov	r0, r6
 800760a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800760e:	89ab      	ldrh	r3, [r5, #12]
 8007610:	2b01      	cmp	r3, #1
 8007612:	d907      	bls.n	8007624 <_fwalk_sglue+0x38>
 8007614:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007618:	3301      	adds	r3, #1
 800761a:	d003      	beq.n	8007624 <_fwalk_sglue+0x38>
 800761c:	4629      	mov	r1, r5
 800761e:	4638      	mov	r0, r7
 8007620:	47c0      	blx	r8
 8007622:	4306      	orrs	r6, r0
 8007624:	3568      	adds	r5, #104	@ 0x68
 8007626:	e7e9      	b.n	80075fc <_fwalk_sglue+0x10>

08007628 <iprintf>:
 8007628:	b40f      	push	{r0, r1, r2, r3}
 800762a:	b507      	push	{r0, r1, r2, lr}
 800762c:	4906      	ldr	r1, [pc, #24]	@ (8007648 <iprintf+0x20>)
 800762e:	ab04      	add	r3, sp, #16
 8007630:	6808      	ldr	r0, [r1, #0]
 8007632:	f853 2b04 	ldr.w	r2, [r3], #4
 8007636:	6881      	ldr	r1, [r0, #8]
 8007638:	9301      	str	r3, [sp, #4]
 800763a:	f001 fcc9 	bl	8008fd0 <_vfiprintf_r>
 800763e:	b003      	add	sp, #12
 8007640:	f85d eb04 	ldr.w	lr, [sp], #4
 8007644:	b004      	add	sp, #16
 8007646:	4770      	bx	lr
 8007648:	2000002c 	.word	0x2000002c

0800764c <_puts_r>:
 800764c:	6a03      	ldr	r3, [r0, #32]
 800764e:	b570      	push	{r4, r5, r6, lr}
 8007650:	6884      	ldr	r4, [r0, #8]
 8007652:	4605      	mov	r5, r0
 8007654:	460e      	mov	r6, r1
 8007656:	b90b      	cbnz	r3, 800765c <_puts_r+0x10>
 8007658:	f7ff ffb0 	bl	80075bc <__sinit>
 800765c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800765e:	07db      	lsls	r3, r3, #31
 8007660:	d405      	bmi.n	800766e <_puts_r+0x22>
 8007662:	89a3      	ldrh	r3, [r4, #12]
 8007664:	0598      	lsls	r0, r3, #22
 8007666:	d402      	bmi.n	800766e <_puts_r+0x22>
 8007668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800766a:	f000 f9a2 	bl	80079b2 <__retarget_lock_acquire_recursive>
 800766e:	89a3      	ldrh	r3, [r4, #12]
 8007670:	0719      	lsls	r1, r3, #28
 8007672:	d502      	bpl.n	800767a <_puts_r+0x2e>
 8007674:	6923      	ldr	r3, [r4, #16]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d135      	bne.n	80076e6 <_puts_r+0x9a>
 800767a:	4621      	mov	r1, r4
 800767c:	4628      	mov	r0, r5
 800767e:	f000 f8c5 	bl	800780c <__swsetup_r>
 8007682:	b380      	cbz	r0, 80076e6 <_puts_r+0x9a>
 8007684:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007688:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800768a:	07da      	lsls	r2, r3, #31
 800768c:	d405      	bmi.n	800769a <_puts_r+0x4e>
 800768e:	89a3      	ldrh	r3, [r4, #12]
 8007690:	059b      	lsls	r3, r3, #22
 8007692:	d402      	bmi.n	800769a <_puts_r+0x4e>
 8007694:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007696:	f000 f98d 	bl	80079b4 <__retarget_lock_release_recursive>
 800769a:	4628      	mov	r0, r5
 800769c:	bd70      	pop	{r4, r5, r6, pc}
 800769e:	2b00      	cmp	r3, #0
 80076a0:	da04      	bge.n	80076ac <_puts_r+0x60>
 80076a2:	69a2      	ldr	r2, [r4, #24]
 80076a4:	429a      	cmp	r2, r3
 80076a6:	dc17      	bgt.n	80076d8 <_puts_r+0x8c>
 80076a8:	290a      	cmp	r1, #10
 80076aa:	d015      	beq.n	80076d8 <_puts_r+0x8c>
 80076ac:	6823      	ldr	r3, [r4, #0]
 80076ae:	1c5a      	adds	r2, r3, #1
 80076b0:	6022      	str	r2, [r4, #0]
 80076b2:	7019      	strb	r1, [r3, #0]
 80076b4:	68a3      	ldr	r3, [r4, #8]
 80076b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80076ba:	3b01      	subs	r3, #1
 80076bc:	60a3      	str	r3, [r4, #8]
 80076be:	2900      	cmp	r1, #0
 80076c0:	d1ed      	bne.n	800769e <_puts_r+0x52>
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	da11      	bge.n	80076ea <_puts_r+0x9e>
 80076c6:	4622      	mov	r2, r4
 80076c8:	210a      	movs	r1, #10
 80076ca:	4628      	mov	r0, r5
 80076cc:	f000 f85f 	bl	800778e <__swbuf_r>
 80076d0:	3001      	adds	r0, #1
 80076d2:	d0d7      	beq.n	8007684 <_puts_r+0x38>
 80076d4:	250a      	movs	r5, #10
 80076d6:	e7d7      	b.n	8007688 <_puts_r+0x3c>
 80076d8:	4622      	mov	r2, r4
 80076da:	4628      	mov	r0, r5
 80076dc:	f000 f857 	bl	800778e <__swbuf_r>
 80076e0:	3001      	adds	r0, #1
 80076e2:	d1e7      	bne.n	80076b4 <_puts_r+0x68>
 80076e4:	e7ce      	b.n	8007684 <_puts_r+0x38>
 80076e6:	3e01      	subs	r6, #1
 80076e8:	e7e4      	b.n	80076b4 <_puts_r+0x68>
 80076ea:	6823      	ldr	r3, [r4, #0]
 80076ec:	1c5a      	adds	r2, r3, #1
 80076ee:	6022      	str	r2, [r4, #0]
 80076f0:	220a      	movs	r2, #10
 80076f2:	701a      	strb	r2, [r3, #0]
 80076f4:	e7ee      	b.n	80076d4 <_puts_r+0x88>
	...

080076f8 <puts>:
 80076f8:	4b02      	ldr	r3, [pc, #8]	@ (8007704 <puts+0xc>)
 80076fa:	4601      	mov	r1, r0
 80076fc:	6818      	ldr	r0, [r3, #0]
 80076fe:	f7ff bfa5 	b.w	800764c <_puts_r>
 8007702:	bf00      	nop
 8007704:	2000002c 	.word	0x2000002c

08007708 <__sread>:
 8007708:	b510      	push	{r4, lr}
 800770a:	460c      	mov	r4, r1
 800770c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007710:	f000 f900 	bl	8007914 <_read_r>
 8007714:	2800      	cmp	r0, #0
 8007716:	bfab      	itete	ge
 8007718:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800771a:	89a3      	ldrhlt	r3, [r4, #12]
 800771c:	181b      	addge	r3, r3, r0
 800771e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007722:	bfac      	ite	ge
 8007724:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007726:	81a3      	strhlt	r3, [r4, #12]
 8007728:	bd10      	pop	{r4, pc}

0800772a <__swrite>:
 800772a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800772e:	461f      	mov	r7, r3
 8007730:	898b      	ldrh	r3, [r1, #12]
 8007732:	05db      	lsls	r3, r3, #23
 8007734:	4605      	mov	r5, r0
 8007736:	460c      	mov	r4, r1
 8007738:	4616      	mov	r6, r2
 800773a:	d505      	bpl.n	8007748 <__swrite+0x1e>
 800773c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007740:	2302      	movs	r3, #2
 8007742:	2200      	movs	r2, #0
 8007744:	f000 f8d4 	bl	80078f0 <_lseek_r>
 8007748:	89a3      	ldrh	r3, [r4, #12]
 800774a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800774e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007752:	81a3      	strh	r3, [r4, #12]
 8007754:	4632      	mov	r2, r6
 8007756:	463b      	mov	r3, r7
 8007758:	4628      	mov	r0, r5
 800775a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800775e:	f000 b8eb 	b.w	8007938 <_write_r>

08007762 <__sseek>:
 8007762:	b510      	push	{r4, lr}
 8007764:	460c      	mov	r4, r1
 8007766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800776a:	f000 f8c1 	bl	80078f0 <_lseek_r>
 800776e:	1c43      	adds	r3, r0, #1
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	bf15      	itete	ne
 8007774:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007776:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800777a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800777e:	81a3      	strheq	r3, [r4, #12]
 8007780:	bf18      	it	ne
 8007782:	81a3      	strhne	r3, [r4, #12]
 8007784:	bd10      	pop	{r4, pc}

08007786 <__sclose>:
 8007786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800778a:	f000 b8a1 	b.w	80078d0 <_close_r>

0800778e <__swbuf_r>:
 800778e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007790:	460e      	mov	r6, r1
 8007792:	4614      	mov	r4, r2
 8007794:	4605      	mov	r5, r0
 8007796:	b118      	cbz	r0, 80077a0 <__swbuf_r+0x12>
 8007798:	6a03      	ldr	r3, [r0, #32]
 800779a:	b90b      	cbnz	r3, 80077a0 <__swbuf_r+0x12>
 800779c:	f7ff ff0e 	bl	80075bc <__sinit>
 80077a0:	69a3      	ldr	r3, [r4, #24]
 80077a2:	60a3      	str	r3, [r4, #8]
 80077a4:	89a3      	ldrh	r3, [r4, #12]
 80077a6:	071a      	lsls	r2, r3, #28
 80077a8:	d501      	bpl.n	80077ae <__swbuf_r+0x20>
 80077aa:	6923      	ldr	r3, [r4, #16]
 80077ac:	b943      	cbnz	r3, 80077c0 <__swbuf_r+0x32>
 80077ae:	4621      	mov	r1, r4
 80077b0:	4628      	mov	r0, r5
 80077b2:	f000 f82b 	bl	800780c <__swsetup_r>
 80077b6:	b118      	cbz	r0, 80077c0 <__swbuf_r+0x32>
 80077b8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80077bc:	4638      	mov	r0, r7
 80077be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077c0:	6823      	ldr	r3, [r4, #0]
 80077c2:	6922      	ldr	r2, [r4, #16]
 80077c4:	1a98      	subs	r0, r3, r2
 80077c6:	6963      	ldr	r3, [r4, #20]
 80077c8:	b2f6      	uxtb	r6, r6
 80077ca:	4283      	cmp	r3, r0
 80077cc:	4637      	mov	r7, r6
 80077ce:	dc05      	bgt.n	80077dc <__swbuf_r+0x4e>
 80077d0:	4621      	mov	r1, r4
 80077d2:	4628      	mov	r0, r5
 80077d4:	f001 fd98 	bl	8009308 <_fflush_r>
 80077d8:	2800      	cmp	r0, #0
 80077da:	d1ed      	bne.n	80077b8 <__swbuf_r+0x2a>
 80077dc:	68a3      	ldr	r3, [r4, #8]
 80077de:	3b01      	subs	r3, #1
 80077e0:	60a3      	str	r3, [r4, #8]
 80077e2:	6823      	ldr	r3, [r4, #0]
 80077e4:	1c5a      	adds	r2, r3, #1
 80077e6:	6022      	str	r2, [r4, #0]
 80077e8:	701e      	strb	r6, [r3, #0]
 80077ea:	6962      	ldr	r2, [r4, #20]
 80077ec:	1c43      	adds	r3, r0, #1
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d004      	beq.n	80077fc <__swbuf_r+0x6e>
 80077f2:	89a3      	ldrh	r3, [r4, #12]
 80077f4:	07db      	lsls	r3, r3, #31
 80077f6:	d5e1      	bpl.n	80077bc <__swbuf_r+0x2e>
 80077f8:	2e0a      	cmp	r6, #10
 80077fa:	d1df      	bne.n	80077bc <__swbuf_r+0x2e>
 80077fc:	4621      	mov	r1, r4
 80077fe:	4628      	mov	r0, r5
 8007800:	f001 fd82 	bl	8009308 <_fflush_r>
 8007804:	2800      	cmp	r0, #0
 8007806:	d0d9      	beq.n	80077bc <__swbuf_r+0x2e>
 8007808:	e7d6      	b.n	80077b8 <__swbuf_r+0x2a>
	...

0800780c <__swsetup_r>:
 800780c:	b538      	push	{r3, r4, r5, lr}
 800780e:	4b29      	ldr	r3, [pc, #164]	@ (80078b4 <__swsetup_r+0xa8>)
 8007810:	4605      	mov	r5, r0
 8007812:	6818      	ldr	r0, [r3, #0]
 8007814:	460c      	mov	r4, r1
 8007816:	b118      	cbz	r0, 8007820 <__swsetup_r+0x14>
 8007818:	6a03      	ldr	r3, [r0, #32]
 800781a:	b90b      	cbnz	r3, 8007820 <__swsetup_r+0x14>
 800781c:	f7ff fece 	bl	80075bc <__sinit>
 8007820:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007824:	0719      	lsls	r1, r3, #28
 8007826:	d422      	bmi.n	800786e <__swsetup_r+0x62>
 8007828:	06da      	lsls	r2, r3, #27
 800782a:	d407      	bmi.n	800783c <__swsetup_r+0x30>
 800782c:	2209      	movs	r2, #9
 800782e:	602a      	str	r2, [r5, #0]
 8007830:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007834:	81a3      	strh	r3, [r4, #12]
 8007836:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800783a:	e033      	b.n	80078a4 <__swsetup_r+0x98>
 800783c:	0758      	lsls	r0, r3, #29
 800783e:	d512      	bpl.n	8007866 <__swsetup_r+0x5a>
 8007840:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007842:	b141      	cbz	r1, 8007856 <__swsetup_r+0x4a>
 8007844:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007848:	4299      	cmp	r1, r3
 800784a:	d002      	beq.n	8007852 <__swsetup_r+0x46>
 800784c:	4628      	mov	r0, r5
 800784e:	f000 ff1b 	bl	8008688 <_free_r>
 8007852:	2300      	movs	r3, #0
 8007854:	6363      	str	r3, [r4, #52]	@ 0x34
 8007856:	89a3      	ldrh	r3, [r4, #12]
 8007858:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800785c:	81a3      	strh	r3, [r4, #12]
 800785e:	2300      	movs	r3, #0
 8007860:	6063      	str	r3, [r4, #4]
 8007862:	6923      	ldr	r3, [r4, #16]
 8007864:	6023      	str	r3, [r4, #0]
 8007866:	89a3      	ldrh	r3, [r4, #12]
 8007868:	f043 0308 	orr.w	r3, r3, #8
 800786c:	81a3      	strh	r3, [r4, #12]
 800786e:	6923      	ldr	r3, [r4, #16]
 8007870:	b94b      	cbnz	r3, 8007886 <__swsetup_r+0x7a>
 8007872:	89a3      	ldrh	r3, [r4, #12]
 8007874:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007878:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800787c:	d003      	beq.n	8007886 <__swsetup_r+0x7a>
 800787e:	4621      	mov	r1, r4
 8007880:	4628      	mov	r0, r5
 8007882:	f001 fd8f 	bl	80093a4 <__smakebuf_r>
 8007886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800788a:	f013 0201 	ands.w	r2, r3, #1
 800788e:	d00a      	beq.n	80078a6 <__swsetup_r+0x9a>
 8007890:	2200      	movs	r2, #0
 8007892:	60a2      	str	r2, [r4, #8]
 8007894:	6962      	ldr	r2, [r4, #20]
 8007896:	4252      	negs	r2, r2
 8007898:	61a2      	str	r2, [r4, #24]
 800789a:	6922      	ldr	r2, [r4, #16]
 800789c:	b942      	cbnz	r2, 80078b0 <__swsetup_r+0xa4>
 800789e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80078a2:	d1c5      	bne.n	8007830 <__swsetup_r+0x24>
 80078a4:	bd38      	pop	{r3, r4, r5, pc}
 80078a6:	0799      	lsls	r1, r3, #30
 80078a8:	bf58      	it	pl
 80078aa:	6962      	ldrpl	r2, [r4, #20]
 80078ac:	60a2      	str	r2, [r4, #8]
 80078ae:	e7f4      	b.n	800789a <__swsetup_r+0x8e>
 80078b0:	2000      	movs	r0, #0
 80078b2:	e7f7      	b.n	80078a4 <__swsetup_r+0x98>
 80078b4:	2000002c 	.word	0x2000002c

080078b8 <memset>:
 80078b8:	4402      	add	r2, r0
 80078ba:	4603      	mov	r3, r0
 80078bc:	4293      	cmp	r3, r2
 80078be:	d100      	bne.n	80078c2 <memset+0xa>
 80078c0:	4770      	bx	lr
 80078c2:	f803 1b01 	strb.w	r1, [r3], #1
 80078c6:	e7f9      	b.n	80078bc <memset+0x4>

080078c8 <_localeconv_r>:
 80078c8:	4800      	ldr	r0, [pc, #0]	@ (80078cc <_localeconv_r+0x4>)
 80078ca:	4770      	bx	lr
 80078cc:	2000016c 	.word	0x2000016c

080078d0 <_close_r>:
 80078d0:	b538      	push	{r3, r4, r5, lr}
 80078d2:	4d06      	ldr	r5, [pc, #24]	@ (80078ec <_close_r+0x1c>)
 80078d4:	2300      	movs	r3, #0
 80078d6:	4604      	mov	r4, r0
 80078d8:	4608      	mov	r0, r1
 80078da:	602b      	str	r3, [r5, #0]
 80078dc:	f7fa fbd2 	bl	8002084 <_close>
 80078e0:	1c43      	adds	r3, r0, #1
 80078e2:	d102      	bne.n	80078ea <_close_r+0x1a>
 80078e4:	682b      	ldr	r3, [r5, #0]
 80078e6:	b103      	cbz	r3, 80078ea <_close_r+0x1a>
 80078e8:	6023      	str	r3, [r4, #0]
 80078ea:	bd38      	pop	{r3, r4, r5, pc}
 80078ec:	20007e70 	.word	0x20007e70

080078f0 <_lseek_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	4d07      	ldr	r5, [pc, #28]	@ (8007910 <_lseek_r+0x20>)
 80078f4:	4604      	mov	r4, r0
 80078f6:	4608      	mov	r0, r1
 80078f8:	4611      	mov	r1, r2
 80078fa:	2200      	movs	r2, #0
 80078fc:	602a      	str	r2, [r5, #0]
 80078fe:	461a      	mov	r2, r3
 8007900:	f7fa fbe7 	bl	80020d2 <_lseek>
 8007904:	1c43      	adds	r3, r0, #1
 8007906:	d102      	bne.n	800790e <_lseek_r+0x1e>
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	b103      	cbz	r3, 800790e <_lseek_r+0x1e>
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	bd38      	pop	{r3, r4, r5, pc}
 8007910:	20007e70 	.word	0x20007e70

08007914 <_read_r>:
 8007914:	b538      	push	{r3, r4, r5, lr}
 8007916:	4d07      	ldr	r5, [pc, #28]	@ (8007934 <_read_r+0x20>)
 8007918:	4604      	mov	r4, r0
 800791a:	4608      	mov	r0, r1
 800791c:	4611      	mov	r1, r2
 800791e:	2200      	movs	r2, #0
 8007920:	602a      	str	r2, [r5, #0]
 8007922:	461a      	mov	r2, r3
 8007924:	f7fa fb75 	bl	8002012 <_read>
 8007928:	1c43      	adds	r3, r0, #1
 800792a:	d102      	bne.n	8007932 <_read_r+0x1e>
 800792c:	682b      	ldr	r3, [r5, #0]
 800792e:	b103      	cbz	r3, 8007932 <_read_r+0x1e>
 8007930:	6023      	str	r3, [r4, #0]
 8007932:	bd38      	pop	{r3, r4, r5, pc}
 8007934:	20007e70 	.word	0x20007e70

08007938 <_write_r>:
 8007938:	b538      	push	{r3, r4, r5, lr}
 800793a:	4d07      	ldr	r5, [pc, #28]	@ (8007958 <_write_r+0x20>)
 800793c:	4604      	mov	r4, r0
 800793e:	4608      	mov	r0, r1
 8007940:	4611      	mov	r1, r2
 8007942:	2200      	movs	r2, #0
 8007944:	602a      	str	r2, [r5, #0]
 8007946:	461a      	mov	r2, r3
 8007948:	f7fa fb80 	bl	800204c <_write>
 800794c:	1c43      	adds	r3, r0, #1
 800794e:	d102      	bne.n	8007956 <_write_r+0x1e>
 8007950:	682b      	ldr	r3, [r5, #0]
 8007952:	b103      	cbz	r3, 8007956 <_write_r+0x1e>
 8007954:	6023      	str	r3, [r4, #0]
 8007956:	bd38      	pop	{r3, r4, r5, pc}
 8007958:	20007e70 	.word	0x20007e70

0800795c <__errno>:
 800795c:	4b01      	ldr	r3, [pc, #4]	@ (8007964 <__errno+0x8>)
 800795e:	6818      	ldr	r0, [r3, #0]
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	2000002c 	.word	0x2000002c

08007968 <__libc_init_array>:
 8007968:	b570      	push	{r4, r5, r6, lr}
 800796a:	4d0d      	ldr	r5, [pc, #52]	@ (80079a0 <__libc_init_array+0x38>)
 800796c:	4c0d      	ldr	r4, [pc, #52]	@ (80079a4 <__libc_init_array+0x3c>)
 800796e:	1b64      	subs	r4, r4, r5
 8007970:	10a4      	asrs	r4, r4, #2
 8007972:	2600      	movs	r6, #0
 8007974:	42a6      	cmp	r6, r4
 8007976:	d109      	bne.n	800798c <__libc_init_array+0x24>
 8007978:	4d0b      	ldr	r5, [pc, #44]	@ (80079a8 <__libc_init_array+0x40>)
 800797a:	4c0c      	ldr	r4, [pc, #48]	@ (80079ac <__libc_init_array+0x44>)
 800797c:	f001 fe30 	bl	80095e0 <_init>
 8007980:	1b64      	subs	r4, r4, r5
 8007982:	10a4      	asrs	r4, r4, #2
 8007984:	2600      	movs	r6, #0
 8007986:	42a6      	cmp	r6, r4
 8007988:	d105      	bne.n	8007996 <__libc_init_array+0x2e>
 800798a:	bd70      	pop	{r4, r5, r6, pc}
 800798c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007990:	4798      	blx	r3
 8007992:	3601      	adds	r6, #1
 8007994:	e7ee      	b.n	8007974 <__libc_init_array+0xc>
 8007996:	f855 3b04 	ldr.w	r3, [r5], #4
 800799a:	4798      	blx	r3
 800799c:	3601      	adds	r6, #1
 800799e:	e7f2      	b.n	8007986 <__libc_init_array+0x1e>
 80079a0:	08009cdc 	.word	0x08009cdc
 80079a4:	08009cdc 	.word	0x08009cdc
 80079a8:	08009cdc 	.word	0x08009cdc
 80079ac:	08009ce0 	.word	0x08009ce0

080079b0 <__retarget_lock_init_recursive>:
 80079b0:	4770      	bx	lr

080079b2 <__retarget_lock_acquire_recursive>:
 80079b2:	4770      	bx	lr

080079b4 <__retarget_lock_release_recursive>:
 80079b4:	4770      	bx	lr

080079b6 <memcpy>:
 80079b6:	440a      	add	r2, r1
 80079b8:	4291      	cmp	r1, r2
 80079ba:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80079be:	d100      	bne.n	80079c2 <memcpy+0xc>
 80079c0:	4770      	bx	lr
 80079c2:	b510      	push	{r4, lr}
 80079c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079cc:	4291      	cmp	r1, r2
 80079ce:	d1f9      	bne.n	80079c4 <memcpy+0xe>
 80079d0:	bd10      	pop	{r4, pc}

080079d2 <quorem>:
 80079d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d6:	6903      	ldr	r3, [r0, #16]
 80079d8:	690c      	ldr	r4, [r1, #16]
 80079da:	42a3      	cmp	r3, r4
 80079dc:	4607      	mov	r7, r0
 80079de:	db7e      	blt.n	8007ade <quorem+0x10c>
 80079e0:	3c01      	subs	r4, #1
 80079e2:	f101 0814 	add.w	r8, r1, #20
 80079e6:	00a3      	lsls	r3, r4, #2
 80079e8:	f100 0514 	add.w	r5, r0, #20
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079f2:	9301      	str	r3, [sp, #4]
 80079f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80079f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079fc:	3301      	adds	r3, #1
 80079fe:	429a      	cmp	r2, r3
 8007a00:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a04:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a08:	d32e      	bcc.n	8007a68 <quorem+0x96>
 8007a0a:	f04f 0a00 	mov.w	sl, #0
 8007a0e:	46c4      	mov	ip, r8
 8007a10:	46ae      	mov	lr, r5
 8007a12:	46d3      	mov	fp, sl
 8007a14:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a18:	b298      	uxth	r0, r3
 8007a1a:	fb06 a000 	mla	r0, r6, r0, sl
 8007a1e:	0c02      	lsrs	r2, r0, #16
 8007a20:	0c1b      	lsrs	r3, r3, #16
 8007a22:	fb06 2303 	mla	r3, r6, r3, r2
 8007a26:	f8de 2000 	ldr.w	r2, [lr]
 8007a2a:	b280      	uxth	r0, r0
 8007a2c:	b292      	uxth	r2, r2
 8007a2e:	1a12      	subs	r2, r2, r0
 8007a30:	445a      	add	r2, fp
 8007a32:	f8de 0000 	ldr.w	r0, [lr]
 8007a36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007a40:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007a44:	b292      	uxth	r2, r2
 8007a46:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007a4a:	45e1      	cmp	r9, ip
 8007a4c:	f84e 2b04 	str.w	r2, [lr], #4
 8007a50:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007a54:	d2de      	bcs.n	8007a14 <quorem+0x42>
 8007a56:	9b00      	ldr	r3, [sp, #0]
 8007a58:	58eb      	ldr	r3, [r5, r3]
 8007a5a:	b92b      	cbnz	r3, 8007a68 <quorem+0x96>
 8007a5c:	9b01      	ldr	r3, [sp, #4]
 8007a5e:	3b04      	subs	r3, #4
 8007a60:	429d      	cmp	r5, r3
 8007a62:	461a      	mov	r2, r3
 8007a64:	d32f      	bcc.n	8007ac6 <quorem+0xf4>
 8007a66:	613c      	str	r4, [r7, #16]
 8007a68:	4638      	mov	r0, r7
 8007a6a:	f001 f97f 	bl	8008d6c <__mcmp>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	db25      	blt.n	8007abe <quorem+0xec>
 8007a72:	4629      	mov	r1, r5
 8007a74:	2000      	movs	r0, #0
 8007a76:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a7a:	f8d1 c000 	ldr.w	ip, [r1]
 8007a7e:	fa1f fe82 	uxth.w	lr, r2
 8007a82:	fa1f f38c 	uxth.w	r3, ip
 8007a86:	eba3 030e 	sub.w	r3, r3, lr
 8007a8a:	4403      	add	r3, r0
 8007a8c:	0c12      	lsrs	r2, r2, #16
 8007a8e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a92:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a96:	b29b      	uxth	r3, r3
 8007a98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a9c:	45c1      	cmp	r9, r8
 8007a9e:	f841 3b04 	str.w	r3, [r1], #4
 8007aa2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007aa6:	d2e6      	bcs.n	8007a76 <quorem+0xa4>
 8007aa8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007aac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ab0:	b922      	cbnz	r2, 8007abc <quorem+0xea>
 8007ab2:	3b04      	subs	r3, #4
 8007ab4:	429d      	cmp	r5, r3
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	d30b      	bcc.n	8007ad2 <quorem+0x100>
 8007aba:	613c      	str	r4, [r7, #16]
 8007abc:	3601      	adds	r6, #1
 8007abe:	4630      	mov	r0, r6
 8007ac0:	b003      	add	sp, #12
 8007ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ac6:	6812      	ldr	r2, [r2, #0]
 8007ac8:	3b04      	subs	r3, #4
 8007aca:	2a00      	cmp	r2, #0
 8007acc:	d1cb      	bne.n	8007a66 <quorem+0x94>
 8007ace:	3c01      	subs	r4, #1
 8007ad0:	e7c6      	b.n	8007a60 <quorem+0x8e>
 8007ad2:	6812      	ldr	r2, [r2, #0]
 8007ad4:	3b04      	subs	r3, #4
 8007ad6:	2a00      	cmp	r2, #0
 8007ad8:	d1ef      	bne.n	8007aba <quorem+0xe8>
 8007ada:	3c01      	subs	r4, #1
 8007adc:	e7ea      	b.n	8007ab4 <quorem+0xe2>
 8007ade:	2000      	movs	r0, #0
 8007ae0:	e7ee      	b.n	8007ac0 <quorem+0xee>
 8007ae2:	0000      	movs	r0, r0
 8007ae4:	0000      	movs	r0, r0
	...

08007ae8 <_dtoa_r>:
 8007ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aec:	69c7      	ldr	r7, [r0, #28]
 8007aee:	b097      	sub	sp, #92	@ 0x5c
 8007af0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007af4:	ec55 4b10 	vmov	r4, r5, d0
 8007af8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007afa:	9107      	str	r1, [sp, #28]
 8007afc:	4681      	mov	r9, r0
 8007afe:	920c      	str	r2, [sp, #48]	@ 0x30
 8007b00:	9311      	str	r3, [sp, #68]	@ 0x44
 8007b02:	b97f      	cbnz	r7, 8007b24 <_dtoa_r+0x3c>
 8007b04:	2010      	movs	r0, #16
 8007b06:	f000 fe09 	bl	800871c <malloc>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007b10:	b920      	cbnz	r0, 8007b1c <_dtoa_r+0x34>
 8007b12:	4ba9      	ldr	r3, [pc, #676]	@ (8007db8 <_dtoa_r+0x2d0>)
 8007b14:	21ef      	movs	r1, #239	@ 0xef
 8007b16:	48a9      	ldr	r0, [pc, #676]	@ (8007dbc <_dtoa_r+0x2d4>)
 8007b18:	f001 fcb2 	bl	8009480 <__assert_func>
 8007b1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007b20:	6007      	str	r7, [r0, #0]
 8007b22:	60c7      	str	r7, [r0, #12]
 8007b24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b28:	6819      	ldr	r1, [r3, #0]
 8007b2a:	b159      	cbz	r1, 8007b44 <_dtoa_r+0x5c>
 8007b2c:	685a      	ldr	r2, [r3, #4]
 8007b2e:	604a      	str	r2, [r1, #4]
 8007b30:	2301      	movs	r3, #1
 8007b32:	4093      	lsls	r3, r2
 8007b34:	608b      	str	r3, [r1, #8]
 8007b36:	4648      	mov	r0, r9
 8007b38:	f000 fee6 	bl	8008908 <_Bfree>
 8007b3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b40:	2200      	movs	r2, #0
 8007b42:	601a      	str	r2, [r3, #0]
 8007b44:	1e2b      	subs	r3, r5, #0
 8007b46:	bfb9      	ittee	lt
 8007b48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007b4c:	9305      	strlt	r3, [sp, #20]
 8007b4e:	2300      	movge	r3, #0
 8007b50:	6033      	strge	r3, [r6, #0]
 8007b52:	9f05      	ldr	r7, [sp, #20]
 8007b54:	4b9a      	ldr	r3, [pc, #616]	@ (8007dc0 <_dtoa_r+0x2d8>)
 8007b56:	bfbc      	itt	lt
 8007b58:	2201      	movlt	r2, #1
 8007b5a:	6032      	strlt	r2, [r6, #0]
 8007b5c:	43bb      	bics	r3, r7
 8007b5e:	d112      	bne.n	8007b86 <_dtoa_r+0x9e>
 8007b60:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b62:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007b66:	6013      	str	r3, [r2, #0]
 8007b68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b6c:	4323      	orrs	r3, r4
 8007b6e:	f000 855a 	beq.w	8008626 <_dtoa_r+0xb3e>
 8007b72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b74:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007dd4 <_dtoa_r+0x2ec>
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	f000 855c 	beq.w	8008636 <_dtoa_r+0xb4e>
 8007b7e:	f10a 0303 	add.w	r3, sl, #3
 8007b82:	f000 bd56 	b.w	8008632 <_dtoa_r+0xb4a>
 8007b86:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	ec51 0b17 	vmov	r0, r1, d7
 8007b90:	2300      	movs	r3, #0
 8007b92:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007b96:	f7f8 ff9f 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b9a:	4680      	mov	r8, r0
 8007b9c:	b158      	cbz	r0, 8007bb6 <_dtoa_r+0xce>
 8007b9e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	6013      	str	r3, [r2, #0]
 8007ba4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ba6:	b113      	cbz	r3, 8007bae <_dtoa_r+0xc6>
 8007ba8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007baa:	4b86      	ldr	r3, [pc, #536]	@ (8007dc4 <_dtoa_r+0x2dc>)
 8007bac:	6013      	str	r3, [r2, #0]
 8007bae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007dd8 <_dtoa_r+0x2f0>
 8007bb2:	f000 bd40 	b.w	8008636 <_dtoa_r+0xb4e>
 8007bb6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007bba:	aa14      	add	r2, sp, #80	@ 0x50
 8007bbc:	a915      	add	r1, sp, #84	@ 0x54
 8007bbe:	4648      	mov	r0, r9
 8007bc0:	f001 f984 	bl	8008ecc <__d2b>
 8007bc4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007bc8:	9002      	str	r0, [sp, #8]
 8007bca:	2e00      	cmp	r6, #0
 8007bcc:	d078      	beq.n	8007cc0 <_dtoa_r+0x1d8>
 8007bce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bd0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007bd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007bdc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007be0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007be4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007be8:	4619      	mov	r1, r3
 8007bea:	2200      	movs	r2, #0
 8007bec:	4b76      	ldr	r3, [pc, #472]	@ (8007dc8 <_dtoa_r+0x2e0>)
 8007bee:	f7f8 fb53 	bl	8000298 <__aeabi_dsub>
 8007bf2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007da0 <_dtoa_r+0x2b8>)
 8007bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf8:	f7f8 fd06 	bl	8000608 <__aeabi_dmul>
 8007bfc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007da8 <_dtoa_r+0x2c0>)
 8007bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c02:	f7f8 fb4b 	bl	800029c <__adddf3>
 8007c06:	4604      	mov	r4, r0
 8007c08:	4630      	mov	r0, r6
 8007c0a:	460d      	mov	r5, r1
 8007c0c:	f7f8 fc92 	bl	8000534 <__aeabi_i2d>
 8007c10:	a367      	add	r3, pc, #412	@ (adr r3, 8007db0 <_dtoa_r+0x2c8>)
 8007c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c16:	f7f8 fcf7 	bl	8000608 <__aeabi_dmul>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	4620      	mov	r0, r4
 8007c20:	4629      	mov	r1, r5
 8007c22:	f7f8 fb3b 	bl	800029c <__adddf3>
 8007c26:	4604      	mov	r4, r0
 8007c28:	460d      	mov	r5, r1
 8007c2a:	f7f8 ff9d 	bl	8000b68 <__aeabi_d2iz>
 8007c2e:	2200      	movs	r2, #0
 8007c30:	4607      	mov	r7, r0
 8007c32:	2300      	movs	r3, #0
 8007c34:	4620      	mov	r0, r4
 8007c36:	4629      	mov	r1, r5
 8007c38:	f7f8 ff58 	bl	8000aec <__aeabi_dcmplt>
 8007c3c:	b140      	cbz	r0, 8007c50 <_dtoa_r+0x168>
 8007c3e:	4638      	mov	r0, r7
 8007c40:	f7f8 fc78 	bl	8000534 <__aeabi_i2d>
 8007c44:	4622      	mov	r2, r4
 8007c46:	462b      	mov	r3, r5
 8007c48:	f7f8 ff46 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c4c:	b900      	cbnz	r0, 8007c50 <_dtoa_r+0x168>
 8007c4e:	3f01      	subs	r7, #1
 8007c50:	2f16      	cmp	r7, #22
 8007c52:	d852      	bhi.n	8007cfa <_dtoa_r+0x212>
 8007c54:	4b5d      	ldr	r3, [pc, #372]	@ (8007dcc <_dtoa_r+0x2e4>)
 8007c56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007c62:	f7f8 ff43 	bl	8000aec <__aeabi_dcmplt>
 8007c66:	2800      	cmp	r0, #0
 8007c68:	d049      	beq.n	8007cfe <_dtoa_r+0x216>
 8007c6a:	3f01      	subs	r7, #1
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c72:	1b9b      	subs	r3, r3, r6
 8007c74:	1e5a      	subs	r2, r3, #1
 8007c76:	bf45      	ittet	mi
 8007c78:	f1c3 0301 	rsbmi	r3, r3, #1
 8007c7c:	9300      	strmi	r3, [sp, #0]
 8007c7e:	2300      	movpl	r3, #0
 8007c80:	2300      	movmi	r3, #0
 8007c82:	9206      	str	r2, [sp, #24]
 8007c84:	bf54      	ite	pl
 8007c86:	9300      	strpl	r3, [sp, #0]
 8007c88:	9306      	strmi	r3, [sp, #24]
 8007c8a:	2f00      	cmp	r7, #0
 8007c8c:	db39      	blt.n	8007d02 <_dtoa_r+0x21a>
 8007c8e:	9b06      	ldr	r3, [sp, #24]
 8007c90:	970d      	str	r7, [sp, #52]	@ 0x34
 8007c92:	443b      	add	r3, r7
 8007c94:	9306      	str	r3, [sp, #24]
 8007c96:	2300      	movs	r3, #0
 8007c98:	9308      	str	r3, [sp, #32]
 8007c9a:	9b07      	ldr	r3, [sp, #28]
 8007c9c:	2b09      	cmp	r3, #9
 8007c9e:	d863      	bhi.n	8007d68 <_dtoa_r+0x280>
 8007ca0:	2b05      	cmp	r3, #5
 8007ca2:	bfc4      	itt	gt
 8007ca4:	3b04      	subgt	r3, #4
 8007ca6:	9307      	strgt	r3, [sp, #28]
 8007ca8:	9b07      	ldr	r3, [sp, #28]
 8007caa:	f1a3 0302 	sub.w	r3, r3, #2
 8007cae:	bfcc      	ite	gt
 8007cb0:	2400      	movgt	r4, #0
 8007cb2:	2401      	movle	r4, #1
 8007cb4:	2b03      	cmp	r3, #3
 8007cb6:	d863      	bhi.n	8007d80 <_dtoa_r+0x298>
 8007cb8:	e8df f003 	tbb	[pc, r3]
 8007cbc:	2b375452 	.word	0x2b375452
 8007cc0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007cc4:	441e      	add	r6, r3
 8007cc6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007cca:	2b20      	cmp	r3, #32
 8007ccc:	bfc1      	itttt	gt
 8007cce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007cd2:	409f      	lslgt	r7, r3
 8007cd4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007cd8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007cdc:	bfd6      	itet	le
 8007cde:	f1c3 0320 	rsble	r3, r3, #32
 8007ce2:	ea47 0003 	orrgt.w	r0, r7, r3
 8007ce6:	fa04 f003 	lslle.w	r0, r4, r3
 8007cea:	f7f8 fc13 	bl	8000514 <__aeabi_ui2d>
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007cf4:	3e01      	subs	r6, #1
 8007cf6:	9212      	str	r2, [sp, #72]	@ 0x48
 8007cf8:	e776      	b.n	8007be8 <_dtoa_r+0x100>
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e7b7      	b.n	8007c6e <_dtoa_r+0x186>
 8007cfe:	9010      	str	r0, [sp, #64]	@ 0x40
 8007d00:	e7b6      	b.n	8007c70 <_dtoa_r+0x188>
 8007d02:	9b00      	ldr	r3, [sp, #0]
 8007d04:	1bdb      	subs	r3, r3, r7
 8007d06:	9300      	str	r3, [sp, #0]
 8007d08:	427b      	negs	r3, r7
 8007d0a:	9308      	str	r3, [sp, #32]
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007d10:	e7c3      	b.n	8007c9a <_dtoa_r+0x1b2>
 8007d12:	2301      	movs	r3, #1
 8007d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d18:	eb07 0b03 	add.w	fp, r7, r3
 8007d1c:	f10b 0301 	add.w	r3, fp, #1
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	9303      	str	r3, [sp, #12]
 8007d24:	bfb8      	it	lt
 8007d26:	2301      	movlt	r3, #1
 8007d28:	e006      	b.n	8007d38 <_dtoa_r+0x250>
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	dd28      	ble.n	8007d86 <_dtoa_r+0x29e>
 8007d34:	469b      	mov	fp, r3
 8007d36:	9303      	str	r3, [sp, #12]
 8007d38:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007d3c:	2100      	movs	r1, #0
 8007d3e:	2204      	movs	r2, #4
 8007d40:	f102 0514 	add.w	r5, r2, #20
 8007d44:	429d      	cmp	r5, r3
 8007d46:	d926      	bls.n	8007d96 <_dtoa_r+0x2ae>
 8007d48:	6041      	str	r1, [r0, #4]
 8007d4a:	4648      	mov	r0, r9
 8007d4c:	f000 fd9c 	bl	8008888 <_Balloc>
 8007d50:	4682      	mov	sl, r0
 8007d52:	2800      	cmp	r0, #0
 8007d54:	d142      	bne.n	8007ddc <_dtoa_r+0x2f4>
 8007d56:	4b1e      	ldr	r3, [pc, #120]	@ (8007dd0 <_dtoa_r+0x2e8>)
 8007d58:	4602      	mov	r2, r0
 8007d5a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007d5e:	e6da      	b.n	8007b16 <_dtoa_r+0x2e>
 8007d60:	2300      	movs	r3, #0
 8007d62:	e7e3      	b.n	8007d2c <_dtoa_r+0x244>
 8007d64:	2300      	movs	r3, #0
 8007d66:	e7d5      	b.n	8007d14 <_dtoa_r+0x22c>
 8007d68:	2401      	movs	r4, #1
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	9307      	str	r3, [sp, #28]
 8007d6e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007d70:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8007d74:	2200      	movs	r2, #0
 8007d76:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d7a:	2312      	movs	r3, #18
 8007d7c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d7e:	e7db      	b.n	8007d38 <_dtoa_r+0x250>
 8007d80:	2301      	movs	r3, #1
 8007d82:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d84:	e7f4      	b.n	8007d70 <_dtoa_r+0x288>
 8007d86:	f04f 0b01 	mov.w	fp, #1
 8007d8a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d8e:	465b      	mov	r3, fp
 8007d90:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007d94:	e7d0      	b.n	8007d38 <_dtoa_r+0x250>
 8007d96:	3101      	adds	r1, #1
 8007d98:	0052      	lsls	r2, r2, #1
 8007d9a:	e7d1      	b.n	8007d40 <_dtoa_r+0x258>
 8007d9c:	f3af 8000 	nop.w
 8007da0:	636f4361 	.word	0x636f4361
 8007da4:	3fd287a7 	.word	0x3fd287a7
 8007da8:	8b60c8b3 	.word	0x8b60c8b3
 8007dac:	3fc68a28 	.word	0x3fc68a28
 8007db0:	509f79fb 	.word	0x509f79fb
 8007db4:	3fd34413 	.word	0x3fd34413
 8007db8:	080099a1 	.word	0x080099a1
 8007dbc:	080099b8 	.word	0x080099b8
 8007dc0:	7ff00000 	.word	0x7ff00000
 8007dc4:	08009971 	.word	0x08009971
 8007dc8:	3ff80000 	.word	0x3ff80000
 8007dcc:	08009b08 	.word	0x08009b08
 8007dd0:	08009a10 	.word	0x08009a10
 8007dd4:	0800999d 	.word	0x0800999d
 8007dd8:	08009970 	.word	0x08009970
 8007ddc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007de0:	6018      	str	r0, [r3, #0]
 8007de2:	9b03      	ldr	r3, [sp, #12]
 8007de4:	2b0e      	cmp	r3, #14
 8007de6:	f200 80a1 	bhi.w	8007f2c <_dtoa_r+0x444>
 8007dea:	2c00      	cmp	r4, #0
 8007dec:	f000 809e 	beq.w	8007f2c <_dtoa_r+0x444>
 8007df0:	2f00      	cmp	r7, #0
 8007df2:	dd33      	ble.n	8007e5c <_dtoa_r+0x374>
 8007df4:	4b9c      	ldr	r3, [pc, #624]	@ (8008068 <_dtoa_r+0x580>)
 8007df6:	f007 020f 	and.w	r2, r7, #15
 8007dfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dfe:	ed93 7b00 	vldr	d7, [r3]
 8007e02:	05f8      	lsls	r0, r7, #23
 8007e04:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007e08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007e0c:	d516      	bpl.n	8007e3c <_dtoa_r+0x354>
 8007e0e:	4b97      	ldr	r3, [pc, #604]	@ (800806c <_dtoa_r+0x584>)
 8007e10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e18:	f7f8 fd20 	bl	800085c <__aeabi_ddiv>
 8007e1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e20:	f004 040f 	and.w	r4, r4, #15
 8007e24:	2603      	movs	r6, #3
 8007e26:	4d91      	ldr	r5, [pc, #580]	@ (800806c <_dtoa_r+0x584>)
 8007e28:	b954      	cbnz	r4, 8007e40 <_dtoa_r+0x358>
 8007e2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007e2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e32:	f7f8 fd13 	bl	800085c <__aeabi_ddiv>
 8007e36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e3a:	e028      	b.n	8007e8e <_dtoa_r+0x3a6>
 8007e3c:	2602      	movs	r6, #2
 8007e3e:	e7f2      	b.n	8007e26 <_dtoa_r+0x33e>
 8007e40:	07e1      	lsls	r1, r4, #31
 8007e42:	d508      	bpl.n	8007e56 <_dtoa_r+0x36e>
 8007e44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007e48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007e4c:	f7f8 fbdc 	bl	8000608 <__aeabi_dmul>
 8007e50:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007e54:	3601      	adds	r6, #1
 8007e56:	1064      	asrs	r4, r4, #1
 8007e58:	3508      	adds	r5, #8
 8007e5a:	e7e5      	b.n	8007e28 <_dtoa_r+0x340>
 8007e5c:	f000 80af 	beq.w	8007fbe <_dtoa_r+0x4d6>
 8007e60:	427c      	negs	r4, r7
 8007e62:	4b81      	ldr	r3, [pc, #516]	@ (8008068 <_dtoa_r+0x580>)
 8007e64:	4d81      	ldr	r5, [pc, #516]	@ (800806c <_dtoa_r+0x584>)
 8007e66:	f004 020f 	and.w	r2, r4, #15
 8007e6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e76:	f7f8 fbc7 	bl	8000608 <__aeabi_dmul>
 8007e7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e7e:	1124      	asrs	r4, r4, #4
 8007e80:	2300      	movs	r3, #0
 8007e82:	2602      	movs	r6, #2
 8007e84:	2c00      	cmp	r4, #0
 8007e86:	f040 808f 	bne.w	8007fa8 <_dtoa_r+0x4c0>
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d1d3      	bne.n	8007e36 <_dtoa_r+0x34e>
 8007e8e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e90:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	f000 8094 	beq.w	8007fc2 <_dtoa_r+0x4da>
 8007e9a:	4b75      	ldr	r3, [pc, #468]	@ (8008070 <_dtoa_r+0x588>)
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	4629      	mov	r1, r5
 8007ea2:	f7f8 fe23 	bl	8000aec <__aeabi_dcmplt>
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	f000 808b 	beq.w	8007fc2 <_dtoa_r+0x4da>
 8007eac:	9b03      	ldr	r3, [sp, #12]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	f000 8087 	beq.w	8007fc2 <_dtoa_r+0x4da>
 8007eb4:	f1bb 0f00 	cmp.w	fp, #0
 8007eb8:	dd34      	ble.n	8007f24 <_dtoa_r+0x43c>
 8007eba:	4620      	mov	r0, r4
 8007ebc:	4b6d      	ldr	r3, [pc, #436]	@ (8008074 <_dtoa_r+0x58c>)
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	4629      	mov	r1, r5
 8007ec2:	f7f8 fba1 	bl	8000608 <__aeabi_dmul>
 8007ec6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007eca:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007ece:	3601      	adds	r6, #1
 8007ed0:	465c      	mov	r4, fp
 8007ed2:	4630      	mov	r0, r6
 8007ed4:	f7f8 fb2e 	bl	8000534 <__aeabi_i2d>
 8007ed8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007edc:	f7f8 fb94 	bl	8000608 <__aeabi_dmul>
 8007ee0:	4b65      	ldr	r3, [pc, #404]	@ (8008078 <_dtoa_r+0x590>)
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f7f8 f9da 	bl	800029c <__adddf3>
 8007ee8:	4605      	mov	r5, r0
 8007eea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007eee:	2c00      	cmp	r4, #0
 8007ef0:	d16a      	bne.n	8007fc8 <_dtoa_r+0x4e0>
 8007ef2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ef6:	4b61      	ldr	r3, [pc, #388]	@ (800807c <_dtoa_r+0x594>)
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f7f8 f9cd 	bl	8000298 <__aeabi_dsub>
 8007efe:	4602      	mov	r2, r0
 8007f00:	460b      	mov	r3, r1
 8007f02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f06:	462a      	mov	r2, r5
 8007f08:	4633      	mov	r3, r6
 8007f0a:	f7f8 fe0d 	bl	8000b28 <__aeabi_dcmpgt>
 8007f0e:	2800      	cmp	r0, #0
 8007f10:	f040 8298 	bne.w	8008444 <_dtoa_r+0x95c>
 8007f14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f18:	462a      	mov	r2, r5
 8007f1a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007f1e:	f7f8 fde5 	bl	8000aec <__aeabi_dcmplt>
 8007f22:	bb38      	cbnz	r0, 8007f74 <_dtoa_r+0x48c>
 8007f24:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007f28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007f2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	f2c0 8157 	blt.w	80081e2 <_dtoa_r+0x6fa>
 8007f34:	2f0e      	cmp	r7, #14
 8007f36:	f300 8154 	bgt.w	80081e2 <_dtoa_r+0x6fa>
 8007f3a:	4b4b      	ldr	r3, [pc, #300]	@ (8008068 <_dtoa_r+0x580>)
 8007f3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f40:	ed93 7b00 	vldr	d7, [r3]
 8007f44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	ed8d 7b00 	vstr	d7, [sp]
 8007f4c:	f280 80e5 	bge.w	800811a <_dtoa_r+0x632>
 8007f50:	9b03      	ldr	r3, [sp, #12]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	f300 80e1 	bgt.w	800811a <_dtoa_r+0x632>
 8007f58:	d10c      	bne.n	8007f74 <_dtoa_r+0x48c>
 8007f5a:	4b48      	ldr	r3, [pc, #288]	@ (800807c <_dtoa_r+0x594>)
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	ec51 0b17 	vmov	r0, r1, d7
 8007f62:	f7f8 fb51 	bl	8000608 <__aeabi_dmul>
 8007f66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f6a:	f7f8 fdd3 	bl	8000b14 <__aeabi_dcmpge>
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	f000 8266 	beq.w	8008440 <_dtoa_r+0x958>
 8007f74:	2400      	movs	r4, #0
 8007f76:	4625      	mov	r5, r4
 8007f78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f7a:	4656      	mov	r6, sl
 8007f7c:	ea6f 0803 	mvn.w	r8, r3
 8007f80:	2700      	movs	r7, #0
 8007f82:	4621      	mov	r1, r4
 8007f84:	4648      	mov	r0, r9
 8007f86:	f000 fcbf 	bl	8008908 <_Bfree>
 8007f8a:	2d00      	cmp	r5, #0
 8007f8c:	f000 80bd 	beq.w	800810a <_dtoa_r+0x622>
 8007f90:	b12f      	cbz	r7, 8007f9e <_dtoa_r+0x4b6>
 8007f92:	42af      	cmp	r7, r5
 8007f94:	d003      	beq.n	8007f9e <_dtoa_r+0x4b6>
 8007f96:	4639      	mov	r1, r7
 8007f98:	4648      	mov	r0, r9
 8007f9a:	f000 fcb5 	bl	8008908 <_Bfree>
 8007f9e:	4629      	mov	r1, r5
 8007fa0:	4648      	mov	r0, r9
 8007fa2:	f000 fcb1 	bl	8008908 <_Bfree>
 8007fa6:	e0b0      	b.n	800810a <_dtoa_r+0x622>
 8007fa8:	07e2      	lsls	r2, r4, #31
 8007faa:	d505      	bpl.n	8007fb8 <_dtoa_r+0x4d0>
 8007fac:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fb0:	f7f8 fb2a 	bl	8000608 <__aeabi_dmul>
 8007fb4:	3601      	adds	r6, #1
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	1064      	asrs	r4, r4, #1
 8007fba:	3508      	adds	r5, #8
 8007fbc:	e762      	b.n	8007e84 <_dtoa_r+0x39c>
 8007fbe:	2602      	movs	r6, #2
 8007fc0:	e765      	b.n	8007e8e <_dtoa_r+0x3a6>
 8007fc2:	9c03      	ldr	r4, [sp, #12]
 8007fc4:	46b8      	mov	r8, r7
 8007fc6:	e784      	b.n	8007ed2 <_dtoa_r+0x3ea>
 8007fc8:	4b27      	ldr	r3, [pc, #156]	@ (8008068 <_dtoa_r+0x580>)
 8007fca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007fcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007fd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007fd4:	4454      	add	r4, sl
 8007fd6:	2900      	cmp	r1, #0
 8007fd8:	d054      	beq.n	8008084 <_dtoa_r+0x59c>
 8007fda:	4929      	ldr	r1, [pc, #164]	@ (8008080 <_dtoa_r+0x598>)
 8007fdc:	2000      	movs	r0, #0
 8007fde:	f7f8 fc3d 	bl	800085c <__aeabi_ddiv>
 8007fe2:	4633      	mov	r3, r6
 8007fe4:	462a      	mov	r2, r5
 8007fe6:	f7f8 f957 	bl	8000298 <__aeabi_dsub>
 8007fea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007fee:	4656      	mov	r6, sl
 8007ff0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ff4:	f7f8 fdb8 	bl	8000b68 <__aeabi_d2iz>
 8007ff8:	4605      	mov	r5, r0
 8007ffa:	f7f8 fa9b 	bl	8000534 <__aeabi_i2d>
 8007ffe:	4602      	mov	r2, r0
 8008000:	460b      	mov	r3, r1
 8008002:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008006:	f7f8 f947 	bl	8000298 <__aeabi_dsub>
 800800a:	3530      	adds	r5, #48	@ 0x30
 800800c:	4602      	mov	r2, r0
 800800e:	460b      	mov	r3, r1
 8008010:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008014:	f806 5b01 	strb.w	r5, [r6], #1
 8008018:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800801c:	f7f8 fd66 	bl	8000aec <__aeabi_dcmplt>
 8008020:	2800      	cmp	r0, #0
 8008022:	d172      	bne.n	800810a <_dtoa_r+0x622>
 8008024:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008028:	4911      	ldr	r1, [pc, #68]	@ (8008070 <_dtoa_r+0x588>)
 800802a:	2000      	movs	r0, #0
 800802c:	f7f8 f934 	bl	8000298 <__aeabi_dsub>
 8008030:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008034:	f7f8 fd5a 	bl	8000aec <__aeabi_dcmplt>
 8008038:	2800      	cmp	r0, #0
 800803a:	f040 80b4 	bne.w	80081a6 <_dtoa_r+0x6be>
 800803e:	42a6      	cmp	r6, r4
 8008040:	f43f af70 	beq.w	8007f24 <_dtoa_r+0x43c>
 8008044:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008048:	4b0a      	ldr	r3, [pc, #40]	@ (8008074 <_dtoa_r+0x58c>)
 800804a:	2200      	movs	r2, #0
 800804c:	f7f8 fadc 	bl	8000608 <__aeabi_dmul>
 8008050:	4b08      	ldr	r3, [pc, #32]	@ (8008074 <_dtoa_r+0x58c>)
 8008052:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008056:	2200      	movs	r2, #0
 8008058:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800805c:	f7f8 fad4 	bl	8000608 <__aeabi_dmul>
 8008060:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008064:	e7c4      	b.n	8007ff0 <_dtoa_r+0x508>
 8008066:	bf00      	nop
 8008068:	08009b08 	.word	0x08009b08
 800806c:	08009ae0 	.word	0x08009ae0
 8008070:	3ff00000 	.word	0x3ff00000
 8008074:	40240000 	.word	0x40240000
 8008078:	401c0000 	.word	0x401c0000
 800807c:	40140000 	.word	0x40140000
 8008080:	3fe00000 	.word	0x3fe00000
 8008084:	4631      	mov	r1, r6
 8008086:	4628      	mov	r0, r5
 8008088:	f7f8 fabe 	bl	8000608 <__aeabi_dmul>
 800808c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008090:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008092:	4656      	mov	r6, sl
 8008094:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008098:	f7f8 fd66 	bl	8000b68 <__aeabi_d2iz>
 800809c:	4605      	mov	r5, r0
 800809e:	f7f8 fa49 	bl	8000534 <__aeabi_i2d>
 80080a2:	4602      	mov	r2, r0
 80080a4:	460b      	mov	r3, r1
 80080a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080aa:	f7f8 f8f5 	bl	8000298 <__aeabi_dsub>
 80080ae:	3530      	adds	r5, #48	@ 0x30
 80080b0:	f806 5b01 	strb.w	r5, [r6], #1
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	42a6      	cmp	r6, r4
 80080ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080be:	f04f 0200 	mov.w	r2, #0
 80080c2:	d124      	bne.n	800810e <_dtoa_r+0x626>
 80080c4:	4baf      	ldr	r3, [pc, #700]	@ (8008384 <_dtoa_r+0x89c>)
 80080c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80080ca:	f7f8 f8e7 	bl	800029c <__adddf3>
 80080ce:	4602      	mov	r2, r0
 80080d0:	460b      	mov	r3, r1
 80080d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080d6:	f7f8 fd27 	bl	8000b28 <__aeabi_dcmpgt>
 80080da:	2800      	cmp	r0, #0
 80080dc:	d163      	bne.n	80081a6 <_dtoa_r+0x6be>
 80080de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80080e2:	49a8      	ldr	r1, [pc, #672]	@ (8008384 <_dtoa_r+0x89c>)
 80080e4:	2000      	movs	r0, #0
 80080e6:	f7f8 f8d7 	bl	8000298 <__aeabi_dsub>
 80080ea:	4602      	mov	r2, r0
 80080ec:	460b      	mov	r3, r1
 80080ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080f2:	f7f8 fcfb 	bl	8000aec <__aeabi_dcmplt>
 80080f6:	2800      	cmp	r0, #0
 80080f8:	f43f af14 	beq.w	8007f24 <_dtoa_r+0x43c>
 80080fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80080fe:	1e73      	subs	r3, r6, #1
 8008100:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008102:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008106:	2b30      	cmp	r3, #48	@ 0x30
 8008108:	d0f8      	beq.n	80080fc <_dtoa_r+0x614>
 800810a:	4647      	mov	r7, r8
 800810c:	e03b      	b.n	8008186 <_dtoa_r+0x69e>
 800810e:	4b9e      	ldr	r3, [pc, #632]	@ (8008388 <_dtoa_r+0x8a0>)
 8008110:	f7f8 fa7a 	bl	8000608 <__aeabi_dmul>
 8008114:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008118:	e7bc      	b.n	8008094 <_dtoa_r+0x5ac>
 800811a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800811e:	4656      	mov	r6, sl
 8008120:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008124:	4620      	mov	r0, r4
 8008126:	4629      	mov	r1, r5
 8008128:	f7f8 fb98 	bl	800085c <__aeabi_ddiv>
 800812c:	f7f8 fd1c 	bl	8000b68 <__aeabi_d2iz>
 8008130:	4680      	mov	r8, r0
 8008132:	f7f8 f9ff 	bl	8000534 <__aeabi_i2d>
 8008136:	e9dd 2300 	ldrd	r2, r3, [sp]
 800813a:	f7f8 fa65 	bl	8000608 <__aeabi_dmul>
 800813e:	4602      	mov	r2, r0
 8008140:	460b      	mov	r3, r1
 8008142:	4620      	mov	r0, r4
 8008144:	4629      	mov	r1, r5
 8008146:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800814a:	f7f8 f8a5 	bl	8000298 <__aeabi_dsub>
 800814e:	f806 4b01 	strb.w	r4, [r6], #1
 8008152:	9d03      	ldr	r5, [sp, #12]
 8008154:	eba6 040a 	sub.w	r4, r6, sl
 8008158:	42a5      	cmp	r5, r4
 800815a:	4602      	mov	r2, r0
 800815c:	460b      	mov	r3, r1
 800815e:	d133      	bne.n	80081c8 <_dtoa_r+0x6e0>
 8008160:	f7f8 f89c 	bl	800029c <__adddf3>
 8008164:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008168:	4604      	mov	r4, r0
 800816a:	460d      	mov	r5, r1
 800816c:	f7f8 fcdc 	bl	8000b28 <__aeabi_dcmpgt>
 8008170:	b9c0      	cbnz	r0, 80081a4 <_dtoa_r+0x6bc>
 8008172:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008176:	4620      	mov	r0, r4
 8008178:	4629      	mov	r1, r5
 800817a:	f7f8 fcad 	bl	8000ad8 <__aeabi_dcmpeq>
 800817e:	b110      	cbz	r0, 8008186 <_dtoa_r+0x69e>
 8008180:	f018 0f01 	tst.w	r8, #1
 8008184:	d10e      	bne.n	80081a4 <_dtoa_r+0x6bc>
 8008186:	9902      	ldr	r1, [sp, #8]
 8008188:	4648      	mov	r0, r9
 800818a:	f000 fbbd 	bl	8008908 <_Bfree>
 800818e:	2300      	movs	r3, #0
 8008190:	7033      	strb	r3, [r6, #0]
 8008192:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008194:	3701      	adds	r7, #1
 8008196:	601f      	str	r7, [r3, #0]
 8008198:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800819a:	2b00      	cmp	r3, #0
 800819c:	f000 824b 	beq.w	8008636 <_dtoa_r+0xb4e>
 80081a0:	601e      	str	r6, [r3, #0]
 80081a2:	e248      	b.n	8008636 <_dtoa_r+0xb4e>
 80081a4:	46b8      	mov	r8, r7
 80081a6:	4633      	mov	r3, r6
 80081a8:	461e      	mov	r6, r3
 80081aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081ae:	2a39      	cmp	r2, #57	@ 0x39
 80081b0:	d106      	bne.n	80081c0 <_dtoa_r+0x6d8>
 80081b2:	459a      	cmp	sl, r3
 80081b4:	d1f8      	bne.n	80081a8 <_dtoa_r+0x6c0>
 80081b6:	2230      	movs	r2, #48	@ 0x30
 80081b8:	f108 0801 	add.w	r8, r8, #1
 80081bc:	f88a 2000 	strb.w	r2, [sl]
 80081c0:	781a      	ldrb	r2, [r3, #0]
 80081c2:	3201      	adds	r2, #1
 80081c4:	701a      	strb	r2, [r3, #0]
 80081c6:	e7a0      	b.n	800810a <_dtoa_r+0x622>
 80081c8:	4b6f      	ldr	r3, [pc, #444]	@ (8008388 <_dtoa_r+0x8a0>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	f7f8 fa1c 	bl	8000608 <__aeabi_dmul>
 80081d0:	2200      	movs	r2, #0
 80081d2:	2300      	movs	r3, #0
 80081d4:	4604      	mov	r4, r0
 80081d6:	460d      	mov	r5, r1
 80081d8:	f7f8 fc7e 	bl	8000ad8 <__aeabi_dcmpeq>
 80081dc:	2800      	cmp	r0, #0
 80081de:	d09f      	beq.n	8008120 <_dtoa_r+0x638>
 80081e0:	e7d1      	b.n	8008186 <_dtoa_r+0x69e>
 80081e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081e4:	2a00      	cmp	r2, #0
 80081e6:	f000 80ea 	beq.w	80083be <_dtoa_r+0x8d6>
 80081ea:	9a07      	ldr	r2, [sp, #28]
 80081ec:	2a01      	cmp	r2, #1
 80081ee:	f300 80cd 	bgt.w	800838c <_dtoa_r+0x8a4>
 80081f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80081f4:	2a00      	cmp	r2, #0
 80081f6:	f000 80c1 	beq.w	800837c <_dtoa_r+0x894>
 80081fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80081fe:	9c08      	ldr	r4, [sp, #32]
 8008200:	9e00      	ldr	r6, [sp, #0]
 8008202:	9a00      	ldr	r2, [sp, #0]
 8008204:	441a      	add	r2, r3
 8008206:	9200      	str	r2, [sp, #0]
 8008208:	9a06      	ldr	r2, [sp, #24]
 800820a:	2101      	movs	r1, #1
 800820c:	441a      	add	r2, r3
 800820e:	4648      	mov	r0, r9
 8008210:	9206      	str	r2, [sp, #24]
 8008212:	f000 fc2d 	bl	8008a70 <__i2b>
 8008216:	4605      	mov	r5, r0
 8008218:	b166      	cbz	r6, 8008234 <_dtoa_r+0x74c>
 800821a:	9b06      	ldr	r3, [sp, #24]
 800821c:	2b00      	cmp	r3, #0
 800821e:	dd09      	ble.n	8008234 <_dtoa_r+0x74c>
 8008220:	42b3      	cmp	r3, r6
 8008222:	9a00      	ldr	r2, [sp, #0]
 8008224:	bfa8      	it	ge
 8008226:	4633      	movge	r3, r6
 8008228:	1ad2      	subs	r2, r2, r3
 800822a:	9200      	str	r2, [sp, #0]
 800822c:	9a06      	ldr	r2, [sp, #24]
 800822e:	1af6      	subs	r6, r6, r3
 8008230:	1ad3      	subs	r3, r2, r3
 8008232:	9306      	str	r3, [sp, #24]
 8008234:	9b08      	ldr	r3, [sp, #32]
 8008236:	b30b      	cbz	r3, 800827c <_dtoa_r+0x794>
 8008238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800823a:	2b00      	cmp	r3, #0
 800823c:	f000 80c6 	beq.w	80083cc <_dtoa_r+0x8e4>
 8008240:	2c00      	cmp	r4, #0
 8008242:	f000 80c0 	beq.w	80083c6 <_dtoa_r+0x8de>
 8008246:	4629      	mov	r1, r5
 8008248:	4622      	mov	r2, r4
 800824a:	4648      	mov	r0, r9
 800824c:	f000 fcc8 	bl	8008be0 <__pow5mult>
 8008250:	9a02      	ldr	r2, [sp, #8]
 8008252:	4601      	mov	r1, r0
 8008254:	4605      	mov	r5, r0
 8008256:	4648      	mov	r0, r9
 8008258:	f000 fc20 	bl	8008a9c <__multiply>
 800825c:	9902      	ldr	r1, [sp, #8]
 800825e:	4680      	mov	r8, r0
 8008260:	4648      	mov	r0, r9
 8008262:	f000 fb51 	bl	8008908 <_Bfree>
 8008266:	9b08      	ldr	r3, [sp, #32]
 8008268:	1b1b      	subs	r3, r3, r4
 800826a:	9308      	str	r3, [sp, #32]
 800826c:	f000 80b1 	beq.w	80083d2 <_dtoa_r+0x8ea>
 8008270:	9a08      	ldr	r2, [sp, #32]
 8008272:	4641      	mov	r1, r8
 8008274:	4648      	mov	r0, r9
 8008276:	f000 fcb3 	bl	8008be0 <__pow5mult>
 800827a:	9002      	str	r0, [sp, #8]
 800827c:	2101      	movs	r1, #1
 800827e:	4648      	mov	r0, r9
 8008280:	f000 fbf6 	bl	8008a70 <__i2b>
 8008284:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008286:	4604      	mov	r4, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 81d8 	beq.w	800863e <_dtoa_r+0xb56>
 800828e:	461a      	mov	r2, r3
 8008290:	4601      	mov	r1, r0
 8008292:	4648      	mov	r0, r9
 8008294:	f000 fca4 	bl	8008be0 <__pow5mult>
 8008298:	9b07      	ldr	r3, [sp, #28]
 800829a:	2b01      	cmp	r3, #1
 800829c:	4604      	mov	r4, r0
 800829e:	f300 809f 	bgt.w	80083e0 <_dtoa_r+0x8f8>
 80082a2:	9b04      	ldr	r3, [sp, #16]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	f040 8097 	bne.w	80083d8 <_dtoa_r+0x8f0>
 80082aa:	9b05      	ldr	r3, [sp, #20]
 80082ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f040 8093 	bne.w	80083dc <_dtoa_r+0x8f4>
 80082b6:	9b05      	ldr	r3, [sp, #20]
 80082b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082bc:	0d1b      	lsrs	r3, r3, #20
 80082be:	051b      	lsls	r3, r3, #20
 80082c0:	b133      	cbz	r3, 80082d0 <_dtoa_r+0x7e8>
 80082c2:	9b00      	ldr	r3, [sp, #0]
 80082c4:	3301      	adds	r3, #1
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	9b06      	ldr	r3, [sp, #24]
 80082ca:	3301      	adds	r3, #1
 80082cc:	9306      	str	r3, [sp, #24]
 80082ce:	2301      	movs	r3, #1
 80082d0:	9308      	str	r3, [sp, #32]
 80082d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	f000 81b8 	beq.w	800864a <_dtoa_r+0xb62>
 80082da:	6923      	ldr	r3, [r4, #16]
 80082dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80082e0:	6918      	ldr	r0, [r3, #16]
 80082e2:	f000 fb79 	bl	80089d8 <__hi0bits>
 80082e6:	f1c0 0020 	rsb	r0, r0, #32
 80082ea:	9b06      	ldr	r3, [sp, #24]
 80082ec:	4418      	add	r0, r3
 80082ee:	f010 001f 	ands.w	r0, r0, #31
 80082f2:	f000 8082 	beq.w	80083fa <_dtoa_r+0x912>
 80082f6:	f1c0 0320 	rsb	r3, r0, #32
 80082fa:	2b04      	cmp	r3, #4
 80082fc:	dd73      	ble.n	80083e6 <_dtoa_r+0x8fe>
 80082fe:	9b00      	ldr	r3, [sp, #0]
 8008300:	f1c0 001c 	rsb	r0, r0, #28
 8008304:	4403      	add	r3, r0
 8008306:	9300      	str	r3, [sp, #0]
 8008308:	9b06      	ldr	r3, [sp, #24]
 800830a:	4403      	add	r3, r0
 800830c:	4406      	add	r6, r0
 800830e:	9306      	str	r3, [sp, #24]
 8008310:	9b00      	ldr	r3, [sp, #0]
 8008312:	2b00      	cmp	r3, #0
 8008314:	dd05      	ble.n	8008322 <_dtoa_r+0x83a>
 8008316:	9902      	ldr	r1, [sp, #8]
 8008318:	461a      	mov	r2, r3
 800831a:	4648      	mov	r0, r9
 800831c:	f000 fcba 	bl	8008c94 <__lshift>
 8008320:	9002      	str	r0, [sp, #8]
 8008322:	9b06      	ldr	r3, [sp, #24]
 8008324:	2b00      	cmp	r3, #0
 8008326:	dd05      	ble.n	8008334 <_dtoa_r+0x84c>
 8008328:	4621      	mov	r1, r4
 800832a:	461a      	mov	r2, r3
 800832c:	4648      	mov	r0, r9
 800832e:	f000 fcb1 	bl	8008c94 <__lshift>
 8008332:	4604      	mov	r4, r0
 8008334:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008336:	2b00      	cmp	r3, #0
 8008338:	d061      	beq.n	80083fe <_dtoa_r+0x916>
 800833a:	9802      	ldr	r0, [sp, #8]
 800833c:	4621      	mov	r1, r4
 800833e:	f000 fd15 	bl	8008d6c <__mcmp>
 8008342:	2800      	cmp	r0, #0
 8008344:	da5b      	bge.n	80083fe <_dtoa_r+0x916>
 8008346:	2300      	movs	r3, #0
 8008348:	9902      	ldr	r1, [sp, #8]
 800834a:	220a      	movs	r2, #10
 800834c:	4648      	mov	r0, r9
 800834e:	f000 fafd 	bl	800894c <__multadd>
 8008352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008354:	9002      	str	r0, [sp, #8]
 8008356:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800835a:	2b00      	cmp	r3, #0
 800835c:	f000 8177 	beq.w	800864e <_dtoa_r+0xb66>
 8008360:	4629      	mov	r1, r5
 8008362:	2300      	movs	r3, #0
 8008364:	220a      	movs	r2, #10
 8008366:	4648      	mov	r0, r9
 8008368:	f000 faf0 	bl	800894c <__multadd>
 800836c:	f1bb 0f00 	cmp.w	fp, #0
 8008370:	4605      	mov	r5, r0
 8008372:	dc6f      	bgt.n	8008454 <_dtoa_r+0x96c>
 8008374:	9b07      	ldr	r3, [sp, #28]
 8008376:	2b02      	cmp	r3, #2
 8008378:	dc49      	bgt.n	800840e <_dtoa_r+0x926>
 800837a:	e06b      	b.n	8008454 <_dtoa_r+0x96c>
 800837c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800837e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008382:	e73c      	b.n	80081fe <_dtoa_r+0x716>
 8008384:	3fe00000 	.word	0x3fe00000
 8008388:	40240000 	.word	0x40240000
 800838c:	9b03      	ldr	r3, [sp, #12]
 800838e:	1e5c      	subs	r4, r3, #1
 8008390:	9b08      	ldr	r3, [sp, #32]
 8008392:	42a3      	cmp	r3, r4
 8008394:	db09      	blt.n	80083aa <_dtoa_r+0x8c2>
 8008396:	1b1c      	subs	r4, r3, r4
 8008398:	9b03      	ldr	r3, [sp, #12]
 800839a:	2b00      	cmp	r3, #0
 800839c:	f6bf af30 	bge.w	8008200 <_dtoa_r+0x718>
 80083a0:	9b00      	ldr	r3, [sp, #0]
 80083a2:	9a03      	ldr	r2, [sp, #12]
 80083a4:	1a9e      	subs	r6, r3, r2
 80083a6:	2300      	movs	r3, #0
 80083a8:	e72b      	b.n	8008202 <_dtoa_r+0x71a>
 80083aa:	9b08      	ldr	r3, [sp, #32]
 80083ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80083ae:	9408      	str	r4, [sp, #32]
 80083b0:	1ae3      	subs	r3, r4, r3
 80083b2:	441a      	add	r2, r3
 80083b4:	9e00      	ldr	r6, [sp, #0]
 80083b6:	9b03      	ldr	r3, [sp, #12]
 80083b8:	920d      	str	r2, [sp, #52]	@ 0x34
 80083ba:	2400      	movs	r4, #0
 80083bc:	e721      	b.n	8008202 <_dtoa_r+0x71a>
 80083be:	9c08      	ldr	r4, [sp, #32]
 80083c0:	9e00      	ldr	r6, [sp, #0]
 80083c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80083c4:	e728      	b.n	8008218 <_dtoa_r+0x730>
 80083c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80083ca:	e751      	b.n	8008270 <_dtoa_r+0x788>
 80083cc:	9a08      	ldr	r2, [sp, #32]
 80083ce:	9902      	ldr	r1, [sp, #8]
 80083d0:	e750      	b.n	8008274 <_dtoa_r+0x78c>
 80083d2:	f8cd 8008 	str.w	r8, [sp, #8]
 80083d6:	e751      	b.n	800827c <_dtoa_r+0x794>
 80083d8:	2300      	movs	r3, #0
 80083da:	e779      	b.n	80082d0 <_dtoa_r+0x7e8>
 80083dc:	9b04      	ldr	r3, [sp, #16]
 80083de:	e777      	b.n	80082d0 <_dtoa_r+0x7e8>
 80083e0:	2300      	movs	r3, #0
 80083e2:	9308      	str	r3, [sp, #32]
 80083e4:	e779      	b.n	80082da <_dtoa_r+0x7f2>
 80083e6:	d093      	beq.n	8008310 <_dtoa_r+0x828>
 80083e8:	9a00      	ldr	r2, [sp, #0]
 80083ea:	331c      	adds	r3, #28
 80083ec:	441a      	add	r2, r3
 80083ee:	9200      	str	r2, [sp, #0]
 80083f0:	9a06      	ldr	r2, [sp, #24]
 80083f2:	441a      	add	r2, r3
 80083f4:	441e      	add	r6, r3
 80083f6:	9206      	str	r2, [sp, #24]
 80083f8:	e78a      	b.n	8008310 <_dtoa_r+0x828>
 80083fa:	4603      	mov	r3, r0
 80083fc:	e7f4      	b.n	80083e8 <_dtoa_r+0x900>
 80083fe:	9b03      	ldr	r3, [sp, #12]
 8008400:	2b00      	cmp	r3, #0
 8008402:	46b8      	mov	r8, r7
 8008404:	dc20      	bgt.n	8008448 <_dtoa_r+0x960>
 8008406:	469b      	mov	fp, r3
 8008408:	9b07      	ldr	r3, [sp, #28]
 800840a:	2b02      	cmp	r3, #2
 800840c:	dd1e      	ble.n	800844c <_dtoa_r+0x964>
 800840e:	f1bb 0f00 	cmp.w	fp, #0
 8008412:	f47f adb1 	bne.w	8007f78 <_dtoa_r+0x490>
 8008416:	4621      	mov	r1, r4
 8008418:	465b      	mov	r3, fp
 800841a:	2205      	movs	r2, #5
 800841c:	4648      	mov	r0, r9
 800841e:	f000 fa95 	bl	800894c <__multadd>
 8008422:	4601      	mov	r1, r0
 8008424:	4604      	mov	r4, r0
 8008426:	9802      	ldr	r0, [sp, #8]
 8008428:	f000 fca0 	bl	8008d6c <__mcmp>
 800842c:	2800      	cmp	r0, #0
 800842e:	f77f ada3 	ble.w	8007f78 <_dtoa_r+0x490>
 8008432:	4656      	mov	r6, sl
 8008434:	2331      	movs	r3, #49	@ 0x31
 8008436:	f806 3b01 	strb.w	r3, [r6], #1
 800843a:	f108 0801 	add.w	r8, r8, #1
 800843e:	e59f      	b.n	8007f80 <_dtoa_r+0x498>
 8008440:	9c03      	ldr	r4, [sp, #12]
 8008442:	46b8      	mov	r8, r7
 8008444:	4625      	mov	r5, r4
 8008446:	e7f4      	b.n	8008432 <_dtoa_r+0x94a>
 8008448:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800844c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800844e:	2b00      	cmp	r3, #0
 8008450:	f000 8101 	beq.w	8008656 <_dtoa_r+0xb6e>
 8008454:	2e00      	cmp	r6, #0
 8008456:	dd05      	ble.n	8008464 <_dtoa_r+0x97c>
 8008458:	4629      	mov	r1, r5
 800845a:	4632      	mov	r2, r6
 800845c:	4648      	mov	r0, r9
 800845e:	f000 fc19 	bl	8008c94 <__lshift>
 8008462:	4605      	mov	r5, r0
 8008464:	9b08      	ldr	r3, [sp, #32]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d05c      	beq.n	8008524 <_dtoa_r+0xa3c>
 800846a:	6869      	ldr	r1, [r5, #4]
 800846c:	4648      	mov	r0, r9
 800846e:	f000 fa0b 	bl	8008888 <_Balloc>
 8008472:	4606      	mov	r6, r0
 8008474:	b928      	cbnz	r0, 8008482 <_dtoa_r+0x99a>
 8008476:	4b82      	ldr	r3, [pc, #520]	@ (8008680 <_dtoa_r+0xb98>)
 8008478:	4602      	mov	r2, r0
 800847a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800847e:	f7ff bb4a 	b.w	8007b16 <_dtoa_r+0x2e>
 8008482:	692a      	ldr	r2, [r5, #16]
 8008484:	3202      	adds	r2, #2
 8008486:	0092      	lsls	r2, r2, #2
 8008488:	f105 010c 	add.w	r1, r5, #12
 800848c:	300c      	adds	r0, #12
 800848e:	f7ff fa92 	bl	80079b6 <memcpy>
 8008492:	2201      	movs	r2, #1
 8008494:	4631      	mov	r1, r6
 8008496:	4648      	mov	r0, r9
 8008498:	f000 fbfc 	bl	8008c94 <__lshift>
 800849c:	f10a 0301 	add.w	r3, sl, #1
 80084a0:	9300      	str	r3, [sp, #0]
 80084a2:	eb0a 030b 	add.w	r3, sl, fp
 80084a6:	9308      	str	r3, [sp, #32]
 80084a8:	9b04      	ldr	r3, [sp, #16]
 80084aa:	f003 0301 	and.w	r3, r3, #1
 80084ae:	462f      	mov	r7, r5
 80084b0:	9306      	str	r3, [sp, #24]
 80084b2:	4605      	mov	r5, r0
 80084b4:	9b00      	ldr	r3, [sp, #0]
 80084b6:	9802      	ldr	r0, [sp, #8]
 80084b8:	4621      	mov	r1, r4
 80084ba:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80084be:	f7ff fa88 	bl	80079d2 <quorem>
 80084c2:	4603      	mov	r3, r0
 80084c4:	3330      	adds	r3, #48	@ 0x30
 80084c6:	9003      	str	r0, [sp, #12]
 80084c8:	4639      	mov	r1, r7
 80084ca:	9802      	ldr	r0, [sp, #8]
 80084cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ce:	f000 fc4d 	bl	8008d6c <__mcmp>
 80084d2:	462a      	mov	r2, r5
 80084d4:	9004      	str	r0, [sp, #16]
 80084d6:	4621      	mov	r1, r4
 80084d8:	4648      	mov	r0, r9
 80084da:	f000 fc63 	bl	8008da4 <__mdiff>
 80084de:	68c2      	ldr	r2, [r0, #12]
 80084e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084e2:	4606      	mov	r6, r0
 80084e4:	bb02      	cbnz	r2, 8008528 <_dtoa_r+0xa40>
 80084e6:	4601      	mov	r1, r0
 80084e8:	9802      	ldr	r0, [sp, #8]
 80084ea:	f000 fc3f 	bl	8008d6c <__mcmp>
 80084ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084f0:	4602      	mov	r2, r0
 80084f2:	4631      	mov	r1, r6
 80084f4:	4648      	mov	r0, r9
 80084f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80084f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80084fa:	f000 fa05 	bl	8008908 <_Bfree>
 80084fe:	9b07      	ldr	r3, [sp, #28]
 8008500:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008502:	9e00      	ldr	r6, [sp, #0]
 8008504:	ea42 0103 	orr.w	r1, r2, r3
 8008508:	9b06      	ldr	r3, [sp, #24]
 800850a:	4319      	orrs	r1, r3
 800850c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800850e:	d10d      	bne.n	800852c <_dtoa_r+0xa44>
 8008510:	2b39      	cmp	r3, #57	@ 0x39
 8008512:	d027      	beq.n	8008564 <_dtoa_r+0xa7c>
 8008514:	9a04      	ldr	r2, [sp, #16]
 8008516:	2a00      	cmp	r2, #0
 8008518:	dd01      	ble.n	800851e <_dtoa_r+0xa36>
 800851a:	9b03      	ldr	r3, [sp, #12]
 800851c:	3331      	adds	r3, #49	@ 0x31
 800851e:	f88b 3000 	strb.w	r3, [fp]
 8008522:	e52e      	b.n	8007f82 <_dtoa_r+0x49a>
 8008524:	4628      	mov	r0, r5
 8008526:	e7b9      	b.n	800849c <_dtoa_r+0x9b4>
 8008528:	2201      	movs	r2, #1
 800852a:	e7e2      	b.n	80084f2 <_dtoa_r+0xa0a>
 800852c:	9904      	ldr	r1, [sp, #16]
 800852e:	2900      	cmp	r1, #0
 8008530:	db04      	blt.n	800853c <_dtoa_r+0xa54>
 8008532:	9807      	ldr	r0, [sp, #28]
 8008534:	4301      	orrs	r1, r0
 8008536:	9806      	ldr	r0, [sp, #24]
 8008538:	4301      	orrs	r1, r0
 800853a:	d120      	bne.n	800857e <_dtoa_r+0xa96>
 800853c:	2a00      	cmp	r2, #0
 800853e:	ddee      	ble.n	800851e <_dtoa_r+0xa36>
 8008540:	9902      	ldr	r1, [sp, #8]
 8008542:	9300      	str	r3, [sp, #0]
 8008544:	2201      	movs	r2, #1
 8008546:	4648      	mov	r0, r9
 8008548:	f000 fba4 	bl	8008c94 <__lshift>
 800854c:	4621      	mov	r1, r4
 800854e:	9002      	str	r0, [sp, #8]
 8008550:	f000 fc0c 	bl	8008d6c <__mcmp>
 8008554:	2800      	cmp	r0, #0
 8008556:	9b00      	ldr	r3, [sp, #0]
 8008558:	dc02      	bgt.n	8008560 <_dtoa_r+0xa78>
 800855a:	d1e0      	bne.n	800851e <_dtoa_r+0xa36>
 800855c:	07da      	lsls	r2, r3, #31
 800855e:	d5de      	bpl.n	800851e <_dtoa_r+0xa36>
 8008560:	2b39      	cmp	r3, #57	@ 0x39
 8008562:	d1da      	bne.n	800851a <_dtoa_r+0xa32>
 8008564:	2339      	movs	r3, #57	@ 0x39
 8008566:	f88b 3000 	strb.w	r3, [fp]
 800856a:	4633      	mov	r3, r6
 800856c:	461e      	mov	r6, r3
 800856e:	3b01      	subs	r3, #1
 8008570:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008574:	2a39      	cmp	r2, #57	@ 0x39
 8008576:	d04e      	beq.n	8008616 <_dtoa_r+0xb2e>
 8008578:	3201      	adds	r2, #1
 800857a:	701a      	strb	r2, [r3, #0]
 800857c:	e501      	b.n	8007f82 <_dtoa_r+0x49a>
 800857e:	2a00      	cmp	r2, #0
 8008580:	dd03      	ble.n	800858a <_dtoa_r+0xaa2>
 8008582:	2b39      	cmp	r3, #57	@ 0x39
 8008584:	d0ee      	beq.n	8008564 <_dtoa_r+0xa7c>
 8008586:	3301      	adds	r3, #1
 8008588:	e7c9      	b.n	800851e <_dtoa_r+0xa36>
 800858a:	9a00      	ldr	r2, [sp, #0]
 800858c:	9908      	ldr	r1, [sp, #32]
 800858e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008592:	428a      	cmp	r2, r1
 8008594:	d028      	beq.n	80085e8 <_dtoa_r+0xb00>
 8008596:	9902      	ldr	r1, [sp, #8]
 8008598:	2300      	movs	r3, #0
 800859a:	220a      	movs	r2, #10
 800859c:	4648      	mov	r0, r9
 800859e:	f000 f9d5 	bl	800894c <__multadd>
 80085a2:	42af      	cmp	r7, r5
 80085a4:	9002      	str	r0, [sp, #8]
 80085a6:	f04f 0300 	mov.w	r3, #0
 80085aa:	f04f 020a 	mov.w	r2, #10
 80085ae:	4639      	mov	r1, r7
 80085b0:	4648      	mov	r0, r9
 80085b2:	d107      	bne.n	80085c4 <_dtoa_r+0xadc>
 80085b4:	f000 f9ca 	bl	800894c <__multadd>
 80085b8:	4607      	mov	r7, r0
 80085ba:	4605      	mov	r5, r0
 80085bc:	9b00      	ldr	r3, [sp, #0]
 80085be:	3301      	adds	r3, #1
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	e777      	b.n	80084b4 <_dtoa_r+0x9cc>
 80085c4:	f000 f9c2 	bl	800894c <__multadd>
 80085c8:	4629      	mov	r1, r5
 80085ca:	4607      	mov	r7, r0
 80085cc:	2300      	movs	r3, #0
 80085ce:	220a      	movs	r2, #10
 80085d0:	4648      	mov	r0, r9
 80085d2:	f000 f9bb 	bl	800894c <__multadd>
 80085d6:	4605      	mov	r5, r0
 80085d8:	e7f0      	b.n	80085bc <_dtoa_r+0xad4>
 80085da:	f1bb 0f00 	cmp.w	fp, #0
 80085de:	bfcc      	ite	gt
 80085e0:	465e      	movgt	r6, fp
 80085e2:	2601      	movle	r6, #1
 80085e4:	4456      	add	r6, sl
 80085e6:	2700      	movs	r7, #0
 80085e8:	9902      	ldr	r1, [sp, #8]
 80085ea:	9300      	str	r3, [sp, #0]
 80085ec:	2201      	movs	r2, #1
 80085ee:	4648      	mov	r0, r9
 80085f0:	f000 fb50 	bl	8008c94 <__lshift>
 80085f4:	4621      	mov	r1, r4
 80085f6:	9002      	str	r0, [sp, #8]
 80085f8:	f000 fbb8 	bl	8008d6c <__mcmp>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	dcb4      	bgt.n	800856a <_dtoa_r+0xa82>
 8008600:	d102      	bne.n	8008608 <_dtoa_r+0xb20>
 8008602:	9b00      	ldr	r3, [sp, #0]
 8008604:	07db      	lsls	r3, r3, #31
 8008606:	d4b0      	bmi.n	800856a <_dtoa_r+0xa82>
 8008608:	4633      	mov	r3, r6
 800860a:	461e      	mov	r6, r3
 800860c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008610:	2a30      	cmp	r2, #48	@ 0x30
 8008612:	d0fa      	beq.n	800860a <_dtoa_r+0xb22>
 8008614:	e4b5      	b.n	8007f82 <_dtoa_r+0x49a>
 8008616:	459a      	cmp	sl, r3
 8008618:	d1a8      	bne.n	800856c <_dtoa_r+0xa84>
 800861a:	2331      	movs	r3, #49	@ 0x31
 800861c:	f108 0801 	add.w	r8, r8, #1
 8008620:	f88a 3000 	strb.w	r3, [sl]
 8008624:	e4ad      	b.n	8007f82 <_dtoa_r+0x49a>
 8008626:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008628:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008684 <_dtoa_r+0xb9c>
 800862c:	b11b      	cbz	r3, 8008636 <_dtoa_r+0xb4e>
 800862e:	f10a 0308 	add.w	r3, sl, #8
 8008632:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008634:	6013      	str	r3, [r2, #0]
 8008636:	4650      	mov	r0, sl
 8008638:	b017      	add	sp, #92	@ 0x5c
 800863a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800863e:	9b07      	ldr	r3, [sp, #28]
 8008640:	2b01      	cmp	r3, #1
 8008642:	f77f ae2e 	ble.w	80082a2 <_dtoa_r+0x7ba>
 8008646:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008648:	9308      	str	r3, [sp, #32]
 800864a:	2001      	movs	r0, #1
 800864c:	e64d      	b.n	80082ea <_dtoa_r+0x802>
 800864e:	f1bb 0f00 	cmp.w	fp, #0
 8008652:	f77f aed9 	ble.w	8008408 <_dtoa_r+0x920>
 8008656:	4656      	mov	r6, sl
 8008658:	9802      	ldr	r0, [sp, #8]
 800865a:	4621      	mov	r1, r4
 800865c:	f7ff f9b9 	bl	80079d2 <quorem>
 8008660:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008664:	f806 3b01 	strb.w	r3, [r6], #1
 8008668:	eba6 020a 	sub.w	r2, r6, sl
 800866c:	4593      	cmp	fp, r2
 800866e:	ddb4      	ble.n	80085da <_dtoa_r+0xaf2>
 8008670:	9902      	ldr	r1, [sp, #8]
 8008672:	2300      	movs	r3, #0
 8008674:	220a      	movs	r2, #10
 8008676:	4648      	mov	r0, r9
 8008678:	f000 f968 	bl	800894c <__multadd>
 800867c:	9002      	str	r0, [sp, #8]
 800867e:	e7eb      	b.n	8008658 <_dtoa_r+0xb70>
 8008680:	08009a10 	.word	0x08009a10
 8008684:	08009994 	.word	0x08009994

08008688 <_free_r>:
 8008688:	b538      	push	{r3, r4, r5, lr}
 800868a:	4605      	mov	r5, r0
 800868c:	2900      	cmp	r1, #0
 800868e:	d041      	beq.n	8008714 <_free_r+0x8c>
 8008690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008694:	1f0c      	subs	r4, r1, #4
 8008696:	2b00      	cmp	r3, #0
 8008698:	bfb8      	it	lt
 800869a:	18e4      	addlt	r4, r4, r3
 800869c:	f000 f8e8 	bl	8008870 <__malloc_lock>
 80086a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008718 <_free_r+0x90>)
 80086a2:	6813      	ldr	r3, [r2, #0]
 80086a4:	b933      	cbnz	r3, 80086b4 <_free_r+0x2c>
 80086a6:	6063      	str	r3, [r4, #4]
 80086a8:	6014      	str	r4, [r2, #0]
 80086aa:	4628      	mov	r0, r5
 80086ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086b0:	f000 b8e4 	b.w	800887c <__malloc_unlock>
 80086b4:	42a3      	cmp	r3, r4
 80086b6:	d908      	bls.n	80086ca <_free_r+0x42>
 80086b8:	6820      	ldr	r0, [r4, #0]
 80086ba:	1821      	adds	r1, r4, r0
 80086bc:	428b      	cmp	r3, r1
 80086be:	bf01      	itttt	eq
 80086c0:	6819      	ldreq	r1, [r3, #0]
 80086c2:	685b      	ldreq	r3, [r3, #4]
 80086c4:	1809      	addeq	r1, r1, r0
 80086c6:	6021      	streq	r1, [r4, #0]
 80086c8:	e7ed      	b.n	80086a6 <_free_r+0x1e>
 80086ca:	461a      	mov	r2, r3
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	b10b      	cbz	r3, 80086d4 <_free_r+0x4c>
 80086d0:	42a3      	cmp	r3, r4
 80086d2:	d9fa      	bls.n	80086ca <_free_r+0x42>
 80086d4:	6811      	ldr	r1, [r2, #0]
 80086d6:	1850      	adds	r0, r2, r1
 80086d8:	42a0      	cmp	r0, r4
 80086da:	d10b      	bne.n	80086f4 <_free_r+0x6c>
 80086dc:	6820      	ldr	r0, [r4, #0]
 80086de:	4401      	add	r1, r0
 80086e0:	1850      	adds	r0, r2, r1
 80086e2:	4283      	cmp	r3, r0
 80086e4:	6011      	str	r1, [r2, #0]
 80086e6:	d1e0      	bne.n	80086aa <_free_r+0x22>
 80086e8:	6818      	ldr	r0, [r3, #0]
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	6053      	str	r3, [r2, #4]
 80086ee:	4408      	add	r0, r1
 80086f0:	6010      	str	r0, [r2, #0]
 80086f2:	e7da      	b.n	80086aa <_free_r+0x22>
 80086f4:	d902      	bls.n	80086fc <_free_r+0x74>
 80086f6:	230c      	movs	r3, #12
 80086f8:	602b      	str	r3, [r5, #0]
 80086fa:	e7d6      	b.n	80086aa <_free_r+0x22>
 80086fc:	6820      	ldr	r0, [r4, #0]
 80086fe:	1821      	adds	r1, r4, r0
 8008700:	428b      	cmp	r3, r1
 8008702:	bf04      	itt	eq
 8008704:	6819      	ldreq	r1, [r3, #0]
 8008706:	685b      	ldreq	r3, [r3, #4]
 8008708:	6063      	str	r3, [r4, #4]
 800870a:	bf04      	itt	eq
 800870c:	1809      	addeq	r1, r1, r0
 800870e:	6021      	streq	r1, [r4, #0]
 8008710:	6054      	str	r4, [r2, #4]
 8008712:	e7ca      	b.n	80086aa <_free_r+0x22>
 8008714:	bd38      	pop	{r3, r4, r5, pc}
 8008716:	bf00      	nop
 8008718:	20007e7c 	.word	0x20007e7c

0800871c <malloc>:
 800871c:	4b02      	ldr	r3, [pc, #8]	@ (8008728 <malloc+0xc>)
 800871e:	4601      	mov	r1, r0
 8008720:	6818      	ldr	r0, [r3, #0]
 8008722:	f000 b825 	b.w	8008770 <_malloc_r>
 8008726:	bf00      	nop
 8008728:	2000002c 	.word	0x2000002c

0800872c <sbrk_aligned>:
 800872c:	b570      	push	{r4, r5, r6, lr}
 800872e:	4e0f      	ldr	r6, [pc, #60]	@ (800876c <sbrk_aligned+0x40>)
 8008730:	460c      	mov	r4, r1
 8008732:	6831      	ldr	r1, [r6, #0]
 8008734:	4605      	mov	r5, r0
 8008736:	b911      	cbnz	r1, 800873e <sbrk_aligned+0x12>
 8008738:	f000 fe92 	bl	8009460 <_sbrk_r>
 800873c:	6030      	str	r0, [r6, #0]
 800873e:	4621      	mov	r1, r4
 8008740:	4628      	mov	r0, r5
 8008742:	f000 fe8d 	bl	8009460 <_sbrk_r>
 8008746:	1c43      	adds	r3, r0, #1
 8008748:	d103      	bne.n	8008752 <sbrk_aligned+0x26>
 800874a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800874e:	4620      	mov	r0, r4
 8008750:	bd70      	pop	{r4, r5, r6, pc}
 8008752:	1cc4      	adds	r4, r0, #3
 8008754:	f024 0403 	bic.w	r4, r4, #3
 8008758:	42a0      	cmp	r0, r4
 800875a:	d0f8      	beq.n	800874e <sbrk_aligned+0x22>
 800875c:	1a21      	subs	r1, r4, r0
 800875e:	4628      	mov	r0, r5
 8008760:	f000 fe7e 	bl	8009460 <_sbrk_r>
 8008764:	3001      	adds	r0, #1
 8008766:	d1f2      	bne.n	800874e <sbrk_aligned+0x22>
 8008768:	e7ef      	b.n	800874a <sbrk_aligned+0x1e>
 800876a:	bf00      	nop
 800876c:	20007e78 	.word	0x20007e78

08008770 <_malloc_r>:
 8008770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008774:	1ccd      	adds	r5, r1, #3
 8008776:	f025 0503 	bic.w	r5, r5, #3
 800877a:	3508      	adds	r5, #8
 800877c:	2d0c      	cmp	r5, #12
 800877e:	bf38      	it	cc
 8008780:	250c      	movcc	r5, #12
 8008782:	2d00      	cmp	r5, #0
 8008784:	4606      	mov	r6, r0
 8008786:	db01      	blt.n	800878c <_malloc_r+0x1c>
 8008788:	42a9      	cmp	r1, r5
 800878a:	d904      	bls.n	8008796 <_malloc_r+0x26>
 800878c:	230c      	movs	r3, #12
 800878e:	6033      	str	r3, [r6, #0]
 8008790:	2000      	movs	r0, #0
 8008792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008796:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800886c <_malloc_r+0xfc>
 800879a:	f000 f869 	bl	8008870 <__malloc_lock>
 800879e:	f8d8 3000 	ldr.w	r3, [r8]
 80087a2:	461c      	mov	r4, r3
 80087a4:	bb44      	cbnz	r4, 80087f8 <_malloc_r+0x88>
 80087a6:	4629      	mov	r1, r5
 80087a8:	4630      	mov	r0, r6
 80087aa:	f7ff ffbf 	bl	800872c <sbrk_aligned>
 80087ae:	1c43      	adds	r3, r0, #1
 80087b0:	4604      	mov	r4, r0
 80087b2:	d158      	bne.n	8008866 <_malloc_r+0xf6>
 80087b4:	f8d8 4000 	ldr.w	r4, [r8]
 80087b8:	4627      	mov	r7, r4
 80087ba:	2f00      	cmp	r7, #0
 80087bc:	d143      	bne.n	8008846 <_malloc_r+0xd6>
 80087be:	2c00      	cmp	r4, #0
 80087c0:	d04b      	beq.n	800885a <_malloc_r+0xea>
 80087c2:	6823      	ldr	r3, [r4, #0]
 80087c4:	4639      	mov	r1, r7
 80087c6:	4630      	mov	r0, r6
 80087c8:	eb04 0903 	add.w	r9, r4, r3
 80087cc:	f000 fe48 	bl	8009460 <_sbrk_r>
 80087d0:	4581      	cmp	r9, r0
 80087d2:	d142      	bne.n	800885a <_malloc_r+0xea>
 80087d4:	6821      	ldr	r1, [r4, #0]
 80087d6:	1a6d      	subs	r5, r5, r1
 80087d8:	4629      	mov	r1, r5
 80087da:	4630      	mov	r0, r6
 80087dc:	f7ff ffa6 	bl	800872c <sbrk_aligned>
 80087e0:	3001      	adds	r0, #1
 80087e2:	d03a      	beq.n	800885a <_malloc_r+0xea>
 80087e4:	6823      	ldr	r3, [r4, #0]
 80087e6:	442b      	add	r3, r5
 80087e8:	6023      	str	r3, [r4, #0]
 80087ea:	f8d8 3000 	ldr.w	r3, [r8]
 80087ee:	685a      	ldr	r2, [r3, #4]
 80087f0:	bb62      	cbnz	r2, 800884c <_malloc_r+0xdc>
 80087f2:	f8c8 7000 	str.w	r7, [r8]
 80087f6:	e00f      	b.n	8008818 <_malloc_r+0xa8>
 80087f8:	6822      	ldr	r2, [r4, #0]
 80087fa:	1b52      	subs	r2, r2, r5
 80087fc:	d420      	bmi.n	8008840 <_malloc_r+0xd0>
 80087fe:	2a0b      	cmp	r2, #11
 8008800:	d917      	bls.n	8008832 <_malloc_r+0xc2>
 8008802:	1961      	adds	r1, r4, r5
 8008804:	42a3      	cmp	r3, r4
 8008806:	6025      	str	r5, [r4, #0]
 8008808:	bf18      	it	ne
 800880a:	6059      	strne	r1, [r3, #4]
 800880c:	6863      	ldr	r3, [r4, #4]
 800880e:	bf08      	it	eq
 8008810:	f8c8 1000 	streq.w	r1, [r8]
 8008814:	5162      	str	r2, [r4, r5]
 8008816:	604b      	str	r3, [r1, #4]
 8008818:	4630      	mov	r0, r6
 800881a:	f000 f82f 	bl	800887c <__malloc_unlock>
 800881e:	f104 000b 	add.w	r0, r4, #11
 8008822:	1d23      	adds	r3, r4, #4
 8008824:	f020 0007 	bic.w	r0, r0, #7
 8008828:	1ac2      	subs	r2, r0, r3
 800882a:	bf1c      	itt	ne
 800882c:	1a1b      	subne	r3, r3, r0
 800882e:	50a3      	strne	r3, [r4, r2]
 8008830:	e7af      	b.n	8008792 <_malloc_r+0x22>
 8008832:	6862      	ldr	r2, [r4, #4]
 8008834:	42a3      	cmp	r3, r4
 8008836:	bf0c      	ite	eq
 8008838:	f8c8 2000 	streq.w	r2, [r8]
 800883c:	605a      	strne	r2, [r3, #4]
 800883e:	e7eb      	b.n	8008818 <_malloc_r+0xa8>
 8008840:	4623      	mov	r3, r4
 8008842:	6864      	ldr	r4, [r4, #4]
 8008844:	e7ae      	b.n	80087a4 <_malloc_r+0x34>
 8008846:	463c      	mov	r4, r7
 8008848:	687f      	ldr	r7, [r7, #4]
 800884a:	e7b6      	b.n	80087ba <_malloc_r+0x4a>
 800884c:	461a      	mov	r2, r3
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	42a3      	cmp	r3, r4
 8008852:	d1fb      	bne.n	800884c <_malloc_r+0xdc>
 8008854:	2300      	movs	r3, #0
 8008856:	6053      	str	r3, [r2, #4]
 8008858:	e7de      	b.n	8008818 <_malloc_r+0xa8>
 800885a:	230c      	movs	r3, #12
 800885c:	6033      	str	r3, [r6, #0]
 800885e:	4630      	mov	r0, r6
 8008860:	f000 f80c 	bl	800887c <__malloc_unlock>
 8008864:	e794      	b.n	8008790 <_malloc_r+0x20>
 8008866:	6005      	str	r5, [r0, #0]
 8008868:	e7d6      	b.n	8008818 <_malloc_r+0xa8>
 800886a:	bf00      	nop
 800886c:	20007e7c 	.word	0x20007e7c

08008870 <__malloc_lock>:
 8008870:	4801      	ldr	r0, [pc, #4]	@ (8008878 <__malloc_lock+0x8>)
 8008872:	f7ff b89e 	b.w	80079b2 <__retarget_lock_acquire_recursive>
 8008876:	bf00      	nop
 8008878:	20007e74 	.word	0x20007e74

0800887c <__malloc_unlock>:
 800887c:	4801      	ldr	r0, [pc, #4]	@ (8008884 <__malloc_unlock+0x8>)
 800887e:	f7ff b899 	b.w	80079b4 <__retarget_lock_release_recursive>
 8008882:	bf00      	nop
 8008884:	20007e74 	.word	0x20007e74

08008888 <_Balloc>:
 8008888:	b570      	push	{r4, r5, r6, lr}
 800888a:	69c6      	ldr	r6, [r0, #28]
 800888c:	4604      	mov	r4, r0
 800888e:	460d      	mov	r5, r1
 8008890:	b976      	cbnz	r6, 80088b0 <_Balloc+0x28>
 8008892:	2010      	movs	r0, #16
 8008894:	f7ff ff42 	bl	800871c <malloc>
 8008898:	4602      	mov	r2, r0
 800889a:	61e0      	str	r0, [r4, #28]
 800889c:	b920      	cbnz	r0, 80088a8 <_Balloc+0x20>
 800889e:	4b18      	ldr	r3, [pc, #96]	@ (8008900 <_Balloc+0x78>)
 80088a0:	4818      	ldr	r0, [pc, #96]	@ (8008904 <_Balloc+0x7c>)
 80088a2:	216b      	movs	r1, #107	@ 0x6b
 80088a4:	f000 fdec 	bl	8009480 <__assert_func>
 80088a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088ac:	6006      	str	r6, [r0, #0]
 80088ae:	60c6      	str	r6, [r0, #12]
 80088b0:	69e6      	ldr	r6, [r4, #28]
 80088b2:	68f3      	ldr	r3, [r6, #12]
 80088b4:	b183      	cbz	r3, 80088d8 <_Balloc+0x50>
 80088b6:	69e3      	ldr	r3, [r4, #28]
 80088b8:	68db      	ldr	r3, [r3, #12]
 80088ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80088be:	b9b8      	cbnz	r0, 80088f0 <_Balloc+0x68>
 80088c0:	2101      	movs	r1, #1
 80088c2:	fa01 f605 	lsl.w	r6, r1, r5
 80088c6:	1d72      	adds	r2, r6, #5
 80088c8:	0092      	lsls	r2, r2, #2
 80088ca:	4620      	mov	r0, r4
 80088cc:	f000 fdf6 	bl	80094bc <_calloc_r>
 80088d0:	b160      	cbz	r0, 80088ec <_Balloc+0x64>
 80088d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80088d6:	e00e      	b.n	80088f6 <_Balloc+0x6e>
 80088d8:	2221      	movs	r2, #33	@ 0x21
 80088da:	2104      	movs	r1, #4
 80088dc:	4620      	mov	r0, r4
 80088de:	f000 fded 	bl	80094bc <_calloc_r>
 80088e2:	69e3      	ldr	r3, [r4, #28]
 80088e4:	60f0      	str	r0, [r6, #12]
 80088e6:	68db      	ldr	r3, [r3, #12]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d1e4      	bne.n	80088b6 <_Balloc+0x2e>
 80088ec:	2000      	movs	r0, #0
 80088ee:	bd70      	pop	{r4, r5, r6, pc}
 80088f0:	6802      	ldr	r2, [r0, #0]
 80088f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80088f6:	2300      	movs	r3, #0
 80088f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80088fc:	e7f7      	b.n	80088ee <_Balloc+0x66>
 80088fe:	bf00      	nop
 8008900:	080099a1 	.word	0x080099a1
 8008904:	08009a21 	.word	0x08009a21

08008908 <_Bfree>:
 8008908:	b570      	push	{r4, r5, r6, lr}
 800890a:	69c6      	ldr	r6, [r0, #28]
 800890c:	4605      	mov	r5, r0
 800890e:	460c      	mov	r4, r1
 8008910:	b976      	cbnz	r6, 8008930 <_Bfree+0x28>
 8008912:	2010      	movs	r0, #16
 8008914:	f7ff ff02 	bl	800871c <malloc>
 8008918:	4602      	mov	r2, r0
 800891a:	61e8      	str	r0, [r5, #28]
 800891c:	b920      	cbnz	r0, 8008928 <_Bfree+0x20>
 800891e:	4b09      	ldr	r3, [pc, #36]	@ (8008944 <_Bfree+0x3c>)
 8008920:	4809      	ldr	r0, [pc, #36]	@ (8008948 <_Bfree+0x40>)
 8008922:	218f      	movs	r1, #143	@ 0x8f
 8008924:	f000 fdac 	bl	8009480 <__assert_func>
 8008928:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800892c:	6006      	str	r6, [r0, #0]
 800892e:	60c6      	str	r6, [r0, #12]
 8008930:	b13c      	cbz	r4, 8008942 <_Bfree+0x3a>
 8008932:	69eb      	ldr	r3, [r5, #28]
 8008934:	6862      	ldr	r2, [r4, #4]
 8008936:	68db      	ldr	r3, [r3, #12]
 8008938:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800893c:	6021      	str	r1, [r4, #0]
 800893e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008942:	bd70      	pop	{r4, r5, r6, pc}
 8008944:	080099a1 	.word	0x080099a1
 8008948:	08009a21 	.word	0x08009a21

0800894c <__multadd>:
 800894c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008950:	690d      	ldr	r5, [r1, #16]
 8008952:	4607      	mov	r7, r0
 8008954:	460c      	mov	r4, r1
 8008956:	461e      	mov	r6, r3
 8008958:	f101 0c14 	add.w	ip, r1, #20
 800895c:	2000      	movs	r0, #0
 800895e:	f8dc 3000 	ldr.w	r3, [ip]
 8008962:	b299      	uxth	r1, r3
 8008964:	fb02 6101 	mla	r1, r2, r1, r6
 8008968:	0c1e      	lsrs	r6, r3, #16
 800896a:	0c0b      	lsrs	r3, r1, #16
 800896c:	fb02 3306 	mla	r3, r2, r6, r3
 8008970:	b289      	uxth	r1, r1
 8008972:	3001      	adds	r0, #1
 8008974:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008978:	4285      	cmp	r5, r0
 800897a:	f84c 1b04 	str.w	r1, [ip], #4
 800897e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008982:	dcec      	bgt.n	800895e <__multadd+0x12>
 8008984:	b30e      	cbz	r6, 80089ca <__multadd+0x7e>
 8008986:	68a3      	ldr	r3, [r4, #8]
 8008988:	42ab      	cmp	r3, r5
 800898a:	dc19      	bgt.n	80089c0 <__multadd+0x74>
 800898c:	6861      	ldr	r1, [r4, #4]
 800898e:	4638      	mov	r0, r7
 8008990:	3101      	adds	r1, #1
 8008992:	f7ff ff79 	bl	8008888 <_Balloc>
 8008996:	4680      	mov	r8, r0
 8008998:	b928      	cbnz	r0, 80089a6 <__multadd+0x5a>
 800899a:	4602      	mov	r2, r0
 800899c:	4b0c      	ldr	r3, [pc, #48]	@ (80089d0 <__multadd+0x84>)
 800899e:	480d      	ldr	r0, [pc, #52]	@ (80089d4 <__multadd+0x88>)
 80089a0:	21ba      	movs	r1, #186	@ 0xba
 80089a2:	f000 fd6d 	bl	8009480 <__assert_func>
 80089a6:	6922      	ldr	r2, [r4, #16]
 80089a8:	3202      	adds	r2, #2
 80089aa:	f104 010c 	add.w	r1, r4, #12
 80089ae:	0092      	lsls	r2, r2, #2
 80089b0:	300c      	adds	r0, #12
 80089b2:	f7ff f800 	bl	80079b6 <memcpy>
 80089b6:	4621      	mov	r1, r4
 80089b8:	4638      	mov	r0, r7
 80089ba:	f7ff ffa5 	bl	8008908 <_Bfree>
 80089be:	4644      	mov	r4, r8
 80089c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80089c4:	3501      	adds	r5, #1
 80089c6:	615e      	str	r6, [r3, #20]
 80089c8:	6125      	str	r5, [r4, #16]
 80089ca:	4620      	mov	r0, r4
 80089cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089d0:	08009a10 	.word	0x08009a10
 80089d4:	08009a21 	.word	0x08009a21

080089d8 <__hi0bits>:
 80089d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80089dc:	4603      	mov	r3, r0
 80089de:	bf36      	itet	cc
 80089e0:	0403      	lslcc	r3, r0, #16
 80089e2:	2000      	movcs	r0, #0
 80089e4:	2010      	movcc	r0, #16
 80089e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089ea:	bf3c      	itt	cc
 80089ec:	021b      	lslcc	r3, r3, #8
 80089ee:	3008      	addcc	r0, #8
 80089f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089f4:	bf3c      	itt	cc
 80089f6:	011b      	lslcc	r3, r3, #4
 80089f8:	3004      	addcc	r0, #4
 80089fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089fe:	bf3c      	itt	cc
 8008a00:	009b      	lslcc	r3, r3, #2
 8008a02:	3002      	addcc	r0, #2
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	db05      	blt.n	8008a14 <__hi0bits+0x3c>
 8008a08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008a0c:	f100 0001 	add.w	r0, r0, #1
 8008a10:	bf08      	it	eq
 8008a12:	2020      	moveq	r0, #32
 8008a14:	4770      	bx	lr

08008a16 <__lo0bits>:
 8008a16:	6803      	ldr	r3, [r0, #0]
 8008a18:	4602      	mov	r2, r0
 8008a1a:	f013 0007 	ands.w	r0, r3, #7
 8008a1e:	d00b      	beq.n	8008a38 <__lo0bits+0x22>
 8008a20:	07d9      	lsls	r1, r3, #31
 8008a22:	d421      	bmi.n	8008a68 <__lo0bits+0x52>
 8008a24:	0798      	lsls	r0, r3, #30
 8008a26:	bf49      	itett	mi
 8008a28:	085b      	lsrmi	r3, r3, #1
 8008a2a:	089b      	lsrpl	r3, r3, #2
 8008a2c:	2001      	movmi	r0, #1
 8008a2e:	6013      	strmi	r3, [r2, #0]
 8008a30:	bf5c      	itt	pl
 8008a32:	6013      	strpl	r3, [r2, #0]
 8008a34:	2002      	movpl	r0, #2
 8008a36:	4770      	bx	lr
 8008a38:	b299      	uxth	r1, r3
 8008a3a:	b909      	cbnz	r1, 8008a40 <__lo0bits+0x2a>
 8008a3c:	0c1b      	lsrs	r3, r3, #16
 8008a3e:	2010      	movs	r0, #16
 8008a40:	b2d9      	uxtb	r1, r3
 8008a42:	b909      	cbnz	r1, 8008a48 <__lo0bits+0x32>
 8008a44:	3008      	adds	r0, #8
 8008a46:	0a1b      	lsrs	r3, r3, #8
 8008a48:	0719      	lsls	r1, r3, #28
 8008a4a:	bf04      	itt	eq
 8008a4c:	091b      	lsreq	r3, r3, #4
 8008a4e:	3004      	addeq	r0, #4
 8008a50:	0799      	lsls	r1, r3, #30
 8008a52:	bf04      	itt	eq
 8008a54:	089b      	lsreq	r3, r3, #2
 8008a56:	3002      	addeq	r0, #2
 8008a58:	07d9      	lsls	r1, r3, #31
 8008a5a:	d403      	bmi.n	8008a64 <__lo0bits+0x4e>
 8008a5c:	085b      	lsrs	r3, r3, #1
 8008a5e:	f100 0001 	add.w	r0, r0, #1
 8008a62:	d003      	beq.n	8008a6c <__lo0bits+0x56>
 8008a64:	6013      	str	r3, [r2, #0]
 8008a66:	4770      	bx	lr
 8008a68:	2000      	movs	r0, #0
 8008a6a:	4770      	bx	lr
 8008a6c:	2020      	movs	r0, #32
 8008a6e:	4770      	bx	lr

08008a70 <__i2b>:
 8008a70:	b510      	push	{r4, lr}
 8008a72:	460c      	mov	r4, r1
 8008a74:	2101      	movs	r1, #1
 8008a76:	f7ff ff07 	bl	8008888 <_Balloc>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	b928      	cbnz	r0, 8008a8a <__i2b+0x1a>
 8008a7e:	4b05      	ldr	r3, [pc, #20]	@ (8008a94 <__i2b+0x24>)
 8008a80:	4805      	ldr	r0, [pc, #20]	@ (8008a98 <__i2b+0x28>)
 8008a82:	f240 1145 	movw	r1, #325	@ 0x145
 8008a86:	f000 fcfb 	bl	8009480 <__assert_func>
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	6144      	str	r4, [r0, #20]
 8008a8e:	6103      	str	r3, [r0, #16]
 8008a90:	bd10      	pop	{r4, pc}
 8008a92:	bf00      	nop
 8008a94:	08009a10 	.word	0x08009a10
 8008a98:	08009a21 	.word	0x08009a21

08008a9c <__multiply>:
 8008a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa0:	4617      	mov	r7, r2
 8008aa2:	690a      	ldr	r2, [r1, #16]
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	bfa8      	it	ge
 8008aaa:	463b      	movge	r3, r7
 8008aac:	4689      	mov	r9, r1
 8008aae:	bfa4      	itt	ge
 8008ab0:	460f      	movge	r7, r1
 8008ab2:	4699      	movge	r9, r3
 8008ab4:	693d      	ldr	r5, [r7, #16]
 8008ab6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	6879      	ldr	r1, [r7, #4]
 8008abe:	eb05 060a 	add.w	r6, r5, sl
 8008ac2:	42b3      	cmp	r3, r6
 8008ac4:	b085      	sub	sp, #20
 8008ac6:	bfb8      	it	lt
 8008ac8:	3101      	addlt	r1, #1
 8008aca:	f7ff fedd 	bl	8008888 <_Balloc>
 8008ace:	b930      	cbnz	r0, 8008ade <__multiply+0x42>
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	4b41      	ldr	r3, [pc, #260]	@ (8008bd8 <__multiply+0x13c>)
 8008ad4:	4841      	ldr	r0, [pc, #260]	@ (8008bdc <__multiply+0x140>)
 8008ad6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008ada:	f000 fcd1 	bl	8009480 <__assert_func>
 8008ade:	f100 0414 	add.w	r4, r0, #20
 8008ae2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008ae6:	4623      	mov	r3, r4
 8008ae8:	2200      	movs	r2, #0
 8008aea:	4573      	cmp	r3, lr
 8008aec:	d320      	bcc.n	8008b30 <__multiply+0x94>
 8008aee:	f107 0814 	add.w	r8, r7, #20
 8008af2:	f109 0114 	add.w	r1, r9, #20
 8008af6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008afa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008afe:	9302      	str	r3, [sp, #8]
 8008b00:	1beb      	subs	r3, r5, r7
 8008b02:	3b15      	subs	r3, #21
 8008b04:	f023 0303 	bic.w	r3, r3, #3
 8008b08:	3304      	adds	r3, #4
 8008b0a:	3715      	adds	r7, #21
 8008b0c:	42bd      	cmp	r5, r7
 8008b0e:	bf38      	it	cc
 8008b10:	2304      	movcc	r3, #4
 8008b12:	9301      	str	r3, [sp, #4]
 8008b14:	9b02      	ldr	r3, [sp, #8]
 8008b16:	9103      	str	r1, [sp, #12]
 8008b18:	428b      	cmp	r3, r1
 8008b1a:	d80c      	bhi.n	8008b36 <__multiply+0x9a>
 8008b1c:	2e00      	cmp	r6, #0
 8008b1e:	dd03      	ble.n	8008b28 <__multiply+0x8c>
 8008b20:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d055      	beq.n	8008bd4 <__multiply+0x138>
 8008b28:	6106      	str	r6, [r0, #16]
 8008b2a:	b005      	add	sp, #20
 8008b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b30:	f843 2b04 	str.w	r2, [r3], #4
 8008b34:	e7d9      	b.n	8008aea <__multiply+0x4e>
 8008b36:	f8b1 a000 	ldrh.w	sl, [r1]
 8008b3a:	f1ba 0f00 	cmp.w	sl, #0
 8008b3e:	d01f      	beq.n	8008b80 <__multiply+0xe4>
 8008b40:	46c4      	mov	ip, r8
 8008b42:	46a1      	mov	r9, r4
 8008b44:	2700      	movs	r7, #0
 8008b46:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008b4a:	f8d9 3000 	ldr.w	r3, [r9]
 8008b4e:	fa1f fb82 	uxth.w	fp, r2
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	fb0a 330b 	mla	r3, sl, fp, r3
 8008b58:	443b      	add	r3, r7
 8008b5a:	f8d9 7000 	ldr.w	r7, [r9]
 8008b5e:	0c12      	lsrs	r2, r2, #16
 8008b60:	0c3f      	lsrs	r7, r7, #16
 8008b62:	fb0a 7202 	mla	r2, sl, r2, r7
 8008b66:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008b6a:	b29b      	uxth	r3, r3
 8008b6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b70:	4565      	cmp	r5, ip
 8008b72:	f849 3b04 	str.w	r3, [r9], #4
 8008b76:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008b7a:	d8e4      	bhi.n	8008b46 <__multiply+0xaa>
 8008b7c:	9b01      	ldr	r3, [sp, #4]
 8008b7e:	50e7      	str	r7, [r4, r3]
 8008b80:	9b03      	ldr	r3, [sp, #12]
 8008b82:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b86:	3104      	adds	r1, #4
 8008b88:	f1b9 0f00 	cmp.w	r9, #0
 8008b8c:	d020      	beq.n	8008bd0 <__multiply+0x134>
 8008b8e:	6823      	ldr	r3, [r4, #0]
 8008b90:	4647      	mov	r7, r8
 8008b92:	46a4      	mov	ip, r4
 8008b94:	f04f 0a00 	mov.w	sl, #0
 8008b98:	f8b7 b000 	ldrh.w	fp, [r7]
 8008b9c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008ba0:	fb09 220b 	mla	r2, r9, fp, r2
 8008ba4:	4452      	add	r2, sl
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bac:	f84c 3b04 	str.w	r3, [ip], #4
 8008bb0:	f857 3b04 	ldr.w	r3, [r7], #4
 8008bb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bb8:	f8bc 3000 	ldrh.w	r3, [ip]
 8008bbc:	fb09 330a 	mla	r3, r9, sl, r3
 8008bc0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008bc4:	42bd      	cmp	r5, r7
 8008bc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bca:	d8e5      	bhi.n	8008b98 <__multiply+0xfc>
 8008bcc:	9a01      	ldr	r2, [sp, #4]
 8008bce:	50a3      	str	r3, [r4, r2]
 8008bd0:	3404      	adds	r4, #4
 8008bd2:	e79f      	b.n	8008b14 <__multiply+0x78>
 8008bd4:	3e01      	subs	r6, #1
 8008bd6:	e7a1      	b.n	8008b1c <__multiply+0x80>
 8008bd8:	08009a10 	.word	0x08009a10
 8008bdc:	08009a21 	.word	0x08009a21

08008be0 <__pow5mult>:
 8008be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008be4:	4615      	mov	r5, r2
 8008be6:	f012 0203 	ands.w	r2, r2, #3
 8008bea:	4607      	mov	r7, r0
 8008bec:	460e      	mov	r6, r1
 8008bee:	d007      	beq.n	8008c00 <__pow5mult+0x20>
 8008bf0:	4c25      	ldr	r4, [pc, #148]	@ (8008c88 <__pow5mult+0xa8>)
 8008bf2:	3a01      	subs	r2, #1
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008bfa:	f7ff fea7 	bl	800894c <__multadd>
 8008bfe:	4606      	mov	r6, r0
 8008c00:	10ad      	asrs	r5, r5, #2
 8008c02:	d03d      	beq.n	8008c80 <__pow5mult+0xa0>
 8008c04:	69fc      	ldr	r4, [r7, #28]
 8008c06:	b97c      	cbnz	r4, 8008c28 <__pow5mult+0x48>
 8008c08:	2010      	movs	r0, #16
 8008c0a:	f7ff fd87 	bl	800871c <malloc>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	61f8      	str	r0, [r7, #28]
 8008c12:	b928      	cbnz	r0, 8008c20 <__pow5mult+0x40>
 8008c14:	4b1d      	ldr	r3, [pc, #116]	@ (8008c8c <__pow5mult+0xac>)
 8008c16:	481e      	ldr	r0, [pc, #120]	@ (8008c90 <__pow5mult+0xb0>)
 8008c18:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008c1c:	f000 fc30 	bl	8009480 <__assert_func>
 8008c20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c24:	6004      	str	r4, [r0, #0]
 8008c26:	60c4      	str	r4, [r0, #12]
 8008c28:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008c2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c30:	b94c      	cbnz	r4, 8008c46 <__pow5mult+0x66>
 8008c32:	f240 2171 	movw	r1, #625	@ 0x271
 8008c36:	4638      	mov	r0, r7
 8008c38:	f7ff ff1a 	bl	8008a70 <__i2b>
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c42:	4604      	mov	r4, r0
 8008c44:	6003      	str	r3, [r0, #0]
 8008c46:	f04f 0900 	mov.w	r9, #0
 8008c4a:	07eb      	lsls	r3, r5, #31
 8008c4c:	d50a      	bpl.n	8008c64 <__pow5mult+0x84>
 8008c4e:	4631      	mov	r1, r6
 8008c50:	4622      	mov	r2, r4
 8008c52:	4638      	mov	r0, r7
 8008c54:	f7ff ff22 	bl	8008a9c <__multiply>
 8008c58:	4631      	mov	r1, r6
 8008c5a:	4680      	mov	r8, r0
 8008c5c:	4638      	mov	r0, r7
 8008c5e:	f7ff fe53 	bl	8008908 <_Bfree>
 8008c62:	4646      	mov	r6, r8
 8008c64:	106d      	asrs	r5, r5, #1
 8008c66:	d00b      	beq.n	8008c80 <__pow5mult+0xa0>
 8008c68:	6820      	ldr	r0, [r4, #0]
 8008c6a:	b938      	cbnz	r0, 8008c7c <__pow5mult+0x9c>
 8008c6c:	4622      	mov	r2, r4
 8008c6e:	4621      	mov	r1, r4
 8008c70:	4638      	mov	r0, r7
 8008c72:	f7ff ff13 	bl	8008a9c <__multiply>
 8008c76:	6020      	str	r0, [r4, #0]
 8008c78:	f8c0 9000 	str.w	r9, [r0]
 8008c7c:	4604      	mov	r4, r0
 8008c7e:	e7e4      	b.n	8008c4a <__pow5mult+0x6a>
 8008c80:	4630      	mov	r0, r6
 8008c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c86:	bf00      	nop
 8008c88:	08009ad4 	.word	0x08009ad4
 8008c8c:	080099a1 	.word	0x080099a1
 8008c90:	08009a21 	.word	0x08009a21

08008c94 <__lshift>:
 8008c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c98:	460c      	mov	r4, r1
 8008c9a:	6849      	ldr	r1, [r1, #4]
 8008c9c:	6923      	ldr	r3, [r4, #16]
 8008c9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ca2:	68a3      	ldr	r3, [r4, #8]
 8008ca4:	4607      	mov	r7, r0
 8008ca6:	4691      	mov	r9, r2
 8008ca8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008cac:	f108 0601 	add.w	r6, r8, #1
 8008cb0:	42b3      	cmp	r3, r6
 8008cb2:	db0b      	blt.n	8008ccc <__lshift+0x38>
 8008cb4:	4638      	mov	r0, r7
 8008cb6:	f7ff fde7 	bl	8008888 <_Balloc>
 8008cba:	4605      	mov	r5, r0
 8008cbc:	b948      	cbnz	r0, 8008cd2 <__lshift+0x3e>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	4b28      	ldr	r3, [pc, #160]	@ (8008d64 <__lshift+0xd0>)
 8008cc2:	4829      	ldr	r0, [pc, #164]	@ (8008d68 <__lshift+0xd4>)
 8008cc4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008cc8:	f000 fbda 	bl	8009480 <__assert_func>
 8008ccc:	3101      	adds	r1, #1
 8008cce:	005b      	lsls	r3, r3, #1
 8008cd0:	e7ee      	b.n	8008cb0 <__lshift+0x1c>
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	f100 0114 	add.w	r1, r0, #20
 8008cd8:	f100 0210 	add.w	r2, r0, #16
 8008cdc:	4618      	mov	r0, r3
 8008cde:	4553      	cmp	r3, sl
 8008ce0:	db33      	blt.n	8008d4a <__lshift+0xb6>
 8008ce2:	6920      	ldr	r0, [r4, #16]
 8008ce4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ce8:	f104 0314 	add.w	r3, r4, #20
 8008cec:	f019 091f 	ands.w	r9, r9, #31
 8008cf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008cf4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008cf8:	d02b      	beq.n	8008d52 <__lshift+0xbe>
 8008cfa:	f1c9 0e20 	rsb	lr, r9, #32
 8008cfe:	468a      	mov	sl, r1
 8008d00:	2200      	movs	r2, #0
 8008d02:	6818      	ldr	r0, [r3, #0]
 8008d04:	fa00 f009 	lsl.w	r0, r0, r9
 8008d08:	4310      	orrs	r0, r2
 8008d0a:	f84a 0b04 	str.w	r0, [sl], #4
 8008d0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d12:	459c      	cmp	ip, r3
 8008d14:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d18:	d8f3      	bhi.n	8008d02 <__lshift+0x6e>
 8008d1a:	ebac 0304 	sub.w	r3, ip, r4
 8008d1e:	3b15      	subs	r3, #21
 8008d20:	f023 0303 	bic.w	r3, r3, #3
 8008d24:	3304      	adds	r3, #4
 8008d26:	f104 0015 	add.w	r0, r4, #21
 8008d2a:	4560      	cmp	r0, ip
 8008d2c:	bf88      	it	hi
 8008d2e:	2304      	movhi	r3, #4
 8008d30:	50ca      	str	r2, [r1, r3]
 8008d32:	b10a      	cbz	r2, 8008d38 <__lshift+0xa4>
 8008d34:	f108 0602 	add.w	r6, r8, #2
 8008d38:	3e01      	subs	r6, #1
 8008d3a:	4638      	mov	r0, r7
 8008d3c:	612e      	str	r6, [r5, #16]
 8008d3e:	4621      	mov	r1, r4
 8008d40:	f7ff fde2 	bl	8008908 <_Bfree>
 8008d44:	4628      	mov	r0, r5
 8008d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d4e:	3301      	adds	r3, #1
 8008d50:	e7c5      	b.n	8008cde <__lshift+0x4a>
 8008d52:	3904      	subs	r1, #4
 8008d54:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d58:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d5c:	459c      	cmp	ip, r3
 8008d5e:	d8f9      	bhi.n	8008d54 <__lshift+0xc0>
 8008d60:	e7ea      	b.n	8008d38 <__lshift+0xa4>
 8008d62:	bf00      	nop
 8008d64:	08009a10 	.word	0x08009a10
 8008d68:	08009a21 	.word	0x08009a21

08008d6c <__mcmp>:
 8008d6c:	690a      	ldr	r2, [r1, #16]
 8008d6e:	4603      	mov	r3, r0
 8008d70:	6900      	ldr	r0, [r0, #16]
 8008d72:	1a80      	subs	r0, r0, r2
 8008d74:	b530      	push	{r4, r5, lr}
 8008d76:	d10e      	bne.n	8008d96 <__mcmp+0x2a>
 8008d78:	3314      	adds	r3, #20
 8008d7a:	3114      	adds	r1, #20
 8008d7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d8c:	4295      	cmp	r5, r2
 8008d8e:	d003      	beq.n	8008d98 <__mcmp+0x2c>
 8008d90:	d205      	bcs.n	8008d9e <__mcmp+0x32>
 8008d92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d96:	bd30      	pop	{r4, r5, pc}
 8008d98:	42a3      	cmp	r3, r4
 8008d9a:	d3f3      	bcc.n	8008d84 <__mcmp+0x18>
 8008d9c:	e7fb      	b.n	8008d96 <__mcmp+0x2a>
 8008d9e:	2001      	movs	r0, #1
 8008da0:	e7f9      	b.n	8008d96 <__mcmp+0x2a>
	...

08008da4 <__mdiff>:
 8008da4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da8:	4689      	mov	r9, r1
 8008daa:	4606      	mov	r6, r0
 8008dac:	4611      	mov	r1, r2
 8008dae:	4648      	mov	r0, r9
 8008db0:	4614      	mov	r4, r2
 8008db2:	f7ff ffdb 	bl	8008d6c <__mcmp>
 8008db6:	1e05      	subs	r5, r0, #0
 8008db8:	d112      	bne.n	8008de0 <__mdiff+0x3c>
 8008dba:	4629      	mov	r1, r5
 8008dbc:	4630      	mov	r0, r6
 8008dbe:	f7ff fd63 	bl	8008888 <_Balloc>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	b928      	cbnz	r0, 8008dd2 <__mdiff+0x2e>
 8008dc6:	4b3f      	ldr	r3, [pc, #252]	@ (8008ec4 <__mdiff+0x120>)
 8008dc8:	f240 2137 	movw	r1, #567	@ 0x237
 8008dcc:	483e      	ldr	r0, [pc, #248]	@ (8008ec8 <__mdiff+0x124>)
 8008dce:	f000 fb57 	bl	8009480 <__assert_func>
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008dd8:	4610      	mov	r0, r2
 8008dda:	b003      	add	sp, #12
 8008ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008de0:	bfbc      	itt	lt
 8008de2:	464b      	movlt	r3, r9
 8008de4:	46a1      	movlt	r9, r4
 8008de6:	4630      	mov	r0, r6
 8008de8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008dec:	bfba      	itte	lt
 8008dee:	461c      	movlt	r4, r3
 8008df0:	2501      	movlt	r5, #1
 8008df2:	2500      	movge	r5, #0
 8008df4:	f7ff fd48 	bl	8008888 <_Balloc>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	b918      	cbnz	r0, 8008e04 <__mdiff+0x60>
 8008dfc:	4b31      	ldr	r3, [pc, #196]	@ (8008ec4 <__mdiff+0x120>)
 8008dfe:	f240 2145 	movw	r1, #581	@ 0x245
 8008e02:	e7e3      	b.n	8008dcc <__mdiff+0x28>
 8008e04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008e08:	6926      	ldr	r6, [r4, #16]
 8008e0a:	60c5      	str	r5, [r0, #12]
 8008e0c:	f109 0310 	add.w	r3, r9, #16
 8008e10:	f109 0514 	add.w	r5, r9, #20
 8008e14:	f104 0e14 	add.w	lr, r4, #20
 8008e18:	f100 0b14 	add.w	fp, r0, #20
 8008e1c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008e20:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008e24:	9301      	str	r3, [sp, #4]
 8008e26:	46d9      	mov	r9, fp
 8008e28:	f04f 0c00 	mov.w	ip, #0
 8008e2c:	9b01      	ldr	r3, [sp, #4]
 8008e2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008e32:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008e36:	9301      	str	r3, [sp, #4]
 8008e38:	fa1f f38a 	uxth.w	r3, sl
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	b283      	uxth	r3, r0
 8008e40:	1acb      	subs	r3, r1, r3
 8008e42:	0c00      	lsrs	r0, r0, #16
 8008e44:	4463      	add	r3, ip
 8008e46:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008e4a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e54:	4576      	cmp	r6, lr
 8008e56:	f849 3b04 	str.w	r3, [r9], #4
 8008e5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e5e:	d8e5      	bhi.n	8008e2c <__mdiff+0x88>
 8008e60:	1b33      	subs	r3, r6, r4
 8008e62:	3b15      	subs	r3, #21
 8008e64:	f023 0303 	bic.w	r3, r3, #3
 8008e68:	3415      	adds	r4, #21
 8008e6a:	3304      	adds	r3, #4
 8008e6c:	42a6      	cmp	r6, r4
 8008e6e:	bf38      	it	cc
 8008e70:	2304      	movcc	r3, #4
 8008e72:	441d      	add	r5, r3
 8008e74:	445b      	add	r3, fp
 8008e76:	461e      	mov	r6, r3
 8008e78:	462c      	mov	r4, r5
 8008e7a:	4544      	cmp	r4, r8
 8008e7c:	d30e      	bcc.n	8008e9c <__mdiff+0xf8>
 8008e7e:	f108 0103 	add.w	r1, r8, #3
 8008e82:	1b49      	subs	r1, r1, r5
 8008e84:	f021 0103 	bic.w	r1, r1, #3
 8008e88:	3d03      	subs	r5, #3
 8008e8a:	45a8      	cmp	r8, r5
 8008e8c:	bf38      	it	cc
 8008e8e:	2100      	movcc	r1, #0
 8008e90:	440b      	add	r3, r1
 8008e92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e96:	b191      	cbz	r1, 8008ebe <__mdiff+0x11a>
 8008e98:	6117      	str	r7, [r2, #16]
 8008e9a:	e79d      	b.n	8008dd8 <__mdiff+0x34>
 8008e9c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008ea0:	46e6      	mov	lr, ip
 8008ea2:	0c08      	lsrs	r0, r1, #16
 8008ea4:	fa1c fc81 	uxtah	ip, ip, r1
 8008ea8:	4471      	add	r1, lr
 8008eaa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008eae:	b289      	uxth	r1, r1
 8008eb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008eb4:	f846 1b04 	str.w	r1, [r6], #4
 8008eb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ebc:	e7dd      	b.n	8008e7a <__mdiff+0xd6>
 8008ebe:	3f01      	subs	r7, #1
 8008ec0:	e7e7      	b.n	8008e92 <__mdiff+0xee>
 8008ec2:	bf00      	nop
 8008ec4:	08009a10 	.word	0x08009a10
 8008ec8:	08009a21 	.word	0x08009a21

08008ecc <__d2b>:
 8008ecc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ed0:	460f      	mov	r7, r1
 8008ed2:	2101      	movs	r1, #1
 8008ed4:	ec59 8b10 	vmov	r8, r9, d0
 8008ed8:	4616      	mov	r6, r2
 8008eda:	f7ff fcd5 	bl	8008888 <_Balloc>
 8008ede:	4604      	mov	r4, r0
 8008ee0:	b930      	cbnz	r0, 8008ef0 <__d2b+0x24>
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	4b23      	ldr	r3, [pc, #140]	@ (8008f74 <__d2b+0xa8>)
 8008ee6:	4824      	ldr	r0, [pc, #144]	@ (8008f78 <__d2b+0xac>)
 8008ee8:	f240 310f 	movw	r1, #783	@ 0x30f
 8008eec:	f000 fac8 	bl	8009480 <__assert_func>
 8008ef0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ef4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ef8:	b10d      	cbz	r5, 8008efe <__d2b+0x32>
 8008efa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008efe:	9301      	str	r3, [sp, #4]
 8008f00:	f1b8 0300 	subs.w	r3, r8, #0
 8008f04:	d023      	beq.n	8008f4e <__d2b+0x82>
 8008f06:	4668      	mov	r0, sp
 8008f08:	9300      	str	r3, [sp, #0]
 8008f0a:	f7ff fd84 	bl	8008a16 <__lo0bits>
 8008f0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008f12:	b1d0      	cbz	r0, 8008f4a <__d2b+0x7e>
 8008f14:	f1c0 0320 	rsb	r3, r0, #32
 8008f18:	fa02 f303 	lsl.w	r3, r2, r3
 8008f1c:	430b      	orrs	r3, r1
 8008f1e:	40c2      	lsrs	r2, r0
 8008f20:	6163      	str	r3, [r4, #20]
 8008f22:	9201      	str	r2, [sp, #4]
 8008f24:	9b01      	ldr	r3, [sp, #4]
 8008f26:	61a3      	str	r3, [r4, #24]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	bf0c      	ite	eq
 8008f2c:	2201      	moveq	r2, #1
 8008f2e:	2202      	movne	r2, #2
 8008f30:	6122      	str	r2, [r4, #16]
 8008f32:	b1a5      	cbz	r5, 8008f5e <__d2b+0x92>
 8008f34:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008f38:	4405      	add	r5, r0
 8008f3a:	603d      	str	r5, [r7, #0]
 8008f3c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008f40:	6030      	str	r0, [r6, #0]
 8008f42:	4620      	mov	r0, r4
 8008f44:	b003      	add	sp, #12
 8008f46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f4a:	6161      	str	r1, [r4, #20]
 8008f4c:	e7ea      	b.n	8008f24 <__d2b+0x58>
 8008f4e:	a801      	add	r0, sp, #4
 8008f50:	f7ff fd61 	bl	8008a16 <__lo0bits>
 8008f54:	9b01      	ldr	r3, [sp, #4]
 8008f56:	6163      	str	r3, [r4, #20]
 8008f58:	3020      	adds	r0, #32
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	e7e8      	b.n	8008f30 <__d2b+0x64>
 8008f5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008f66:	6038      	str	r0, [r7, #0]
 8008f68:	6918      	ldr	r0, [r3, #16]
 8008f6a:	f7ff fd35 	bl	80089d8 <__hi0bits>
 8008f6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f72:	e7e5      	b.n	8008f40 <__d2b+0x74>
 8008f74:	08009a10 	.word	0x08009a10
 8008f78:	08009a21 	.word	0x08009a21

08008f7c <__sfputc_r>:
 8008f7c:	6893      	ldr	r3, [r2, #8]
 8008f7e:	3b01      	subs	r3, #1
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	b410      	push	{r4}
 8008f84:	6093      	str	r3, [r2, #8]
 8008f86:	da08      	bge.n	8008f9a <__sfputc_r+0x1e>
 8008f88:	6994      	ldr	r4, [r2, #24]
 8008f8a:	42a3      	cmp	r3, r4
 8008f8c:	db01      	blt.n	8008f92 <__sfputc_r+0x16>
 8008f8e:	290a      	cmp	r1, #10
 8008f90:	d103      	bne.n	8008f9a <__sfputc_r+0x1e>
 8008f92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f96:	f7fe bbfa 	b.w	800778e <__swbuf_r>
 8008f9a:	6813      	ldr	r3, [r2, #0]
 8008f9c:	1c58      	adds	r0, r3, #1
 8008f9e:	6010      	str	r0, [r2, #0]
 8008fa0:	7019      	strb	r1, [r3, #0]
 8008fa2:	4608      	mov	r0, r1
 8008fa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fa8:	4770      	bx	lr

08008faa <__sfputs_r>:
 8008faa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fac:	4606      	mov	r6, r0
 8008fae:	460f      	mov	r7, r1
 8008fb0:	4614      	mov	r4, r2
 8008fb2:	18d5      	adds	r5, r2, r3
 8008fb4:	42ac      	cmp	r4, r5
 8008fb6:	d101      	bne.n	8008fbc <__sfputs_r+0x12>
 8008fb8:	2000      	movs	r0, #0
 8008fba:	e007      	b.n	8008fcc <__sfputs_r+0x22>
 8008fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fc0:	463a      	mov	r2, r7
 8008fc2:	4630      	mov	r0, r6
 8008fc4:	f7ff ffda 	bl	8008f7c <__sfputc_r>
 8008fc8:	1c43      	adds	r3, r0, #1
 8008fca:	d1f3      	bne.n	8008fb4 <__sfputs_r+0xa>
 8008fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008fd0 <_vfiprintf_r>:
 8008fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd4:	460d      	mov	r5, r1
 8008fd6:	b09d      	sub	sp, #116	@ 0x74
 8008fd8:	4614      	mov	r4, r2
 8008fda:	4698      	mov	r8, r3
 8008fdc:	4606      	mov	r6, r0
 8008fde:	b118      	cbz	r0, 8008fe8 <_vfiprintf_r+0x18>
 8008fe0:	6a03      	ldr	r3, [r0, #32]
 8008fe2:	b90b      	cbnz	r3, 8008fe8 <_vfiprintf_r+0x18>
 8008fe4:	f7fe faea 	bl	80075bc <__sinit>
 8008fe8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fea:	07d9      	lsls	r1, r3, #31
 8008fec:	d405      	bmi.n	8008ffa <_vfiprintf_r+0x2a>
 8008fee:	89ab      	ldrh	r3, [r5, #12]
 8008ff0:	059a      	lsls	r2, r3, #22
 8008ff2:	d402      	bmi.n	8008ffa <_vfiprintf_r+0x2a>
 8008ff4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ff6:	f7fe fcdc 	bl	80079b2 <__retarget_lock_acquire_recursive>
 8008ffa:	89ab      	ldrh	r3, [r5, #12]
 8008ffc:	071b      	lsls	r3, r3, #28
 8008ffe:	d501      	bpl.n	8009004 <_vfiprintf_r+0x34>
 8009000:	692b      	ldr	r3, [r5, #16]
 8009002:	b99b      	cbnz	r3, 800902c <_vfiprintf_r+0x5c>
 8009004:	4629      	mov	r1, r5
 8009006:	4630      	mov	r0, r6
 8009008:	f7fe fc00 	bl	800780c <__swsetup_r>
 800900c:	b170      	cbz	r0, 800902c <_vfiprintf_r+0x5c>
 800900e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009010:	07dc      	lsls	r4, r3, #31
 8009012:	d504      	bpl.n	800901e <_vfiprintf_r+0x4e>
 8009014:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009018:	b01d      	add	sp, #116	@ 0x74
 800901a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800901e:	89ab      	ldrh	r3, [r5, #12]
 8009020:	0598      	lsls	r0, r3, #22
 8009022:	d4f7      	bmi.n	8009014 <_vfiprintf_r+0x44>
 8009024:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009026:	f7fe fcc5 	bl	80079b4 <__retarget_lock_release_recursive>
 800902a:	e7f3      	b.n	8009014 <_vfiprintf_r+0x44>
 800902c:	2300      	movs	r3, #0
 800902e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009030:	2320      	movs	r3, #32
 8009032:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009036:	f8cd 800c 	str.w	r8, [sp, #12]
 800903a:	2330      	movs	r3, #48	@ 0x30
 800903c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80091ec <_vfiprintf_r+0x21c>
 8009040:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009044:	f04f 0901 	mov.w	r9, #1
 8009048:	4623      	mov	r3, r4
 800904a:	469a      	mov	sl, r3
 800904c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009050:	b10a      	cbz	r2, 8009056 <_vfiprintf_r+0x86>
 8009052:	2a25      	cmp	r2, #37	@ 0x25
 8009054:	d1f9      	bne.n	800904a <_vfiprintf_r+0x7a>
 8009056:	ebba 0b04 	subs.w	fp, sl, r4
 800905a:	d00b      	beq.n	8009074 <_vfiprintf_r+0xa4>
 800905c:	465b      	mov	r3, fp
 800905e:	4622      	mov	r2, r4
 8009060:	4629      	mov	r1, r5
 8009062:	4630      	mov	r0, r6
 8009064:	f7ff ffa1 	bl	8008faa <__sfputs_r>
 8009068:	3001      	adds	r0, #1
 800906a:	f000 80a7 	beq.w	80091bc <_vfiprintf_r+0x1ec>
 800906e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009070:	445a      	add	r2, fp
 8009072:	9209      	str	r2, [sp, #36]	@ 0x24
 8009074:	f89a 3000 	ldrb.w	r3, [sl]
 8009078:	2b00      	cmp	r3, #0
 800907a:	f000 809f 	beq.w	80091bc <_vfiprintf_r+0x1ec>
 800907e:	2300      	movs	r3, #0
 8009080:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009084:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009088:	f10a 0a01 	add.w	sl, sl, #1
 800908c:	9304      	str	r3, [sp, #16]
 800908e:	9307      	str	r3, [sp, #28]
 8009090:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009094:	931a      	str	r3, [sp, #104]	@ 0x68
 8009096:	4654      	mov	r4, sl
 8009098:	2205      	movs	r2, #5
 800909a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800909e:	4853      	ldr	r0, [pc, #332]	@ (80091ec <_vfiprintf_r+0x21c>)
 80090a0:	f7f7 f89e 	bl	80001e0 <memchr>
 80090a4:	9a04      	ldr	r2, [sp, #16]
 80090a6:	b9d8      	cbnz	r0, 80090e0 <_vfiprintf_r+0x110>
 80090a8:	06d1      	lsls	r1, r2, #27
 80090aa:	bf44      	itt	mi
 80090ac:	2320      	movmi	r3, #32
 80090ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090b2:	0713      	lsls	r3, r2, #28
 80090b4:	bf44      	itt	mi
 80090b6:	232b      	movmi	r3, #43	@ 0x2b
 80090b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090bc:	f89a 3000 	ldrb.w	r3, [sl]
 80090c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80090c2:	d015      	beq.n	80090f0 <_vfiprintf_r+0x120>
 80090c4:	9a07      	ldr	r2, [sp, #28]
 80090c6:	4654      	mov	r4, sl
 80090c8:	2000      	movs	r0, #0
 80090ca:	f04f 0c0a 	mov.w	ip, #10
 80090ce:	4621      	mov	r1, r4
 80090d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090d4:	3b30      	subs	r3, #48	@ 0x30
 80090d6:	2b09      	cmp	r3, #9
 80090d8:	d94b      	bls.n	8009172 <_vfiprintf_r+0x1a2>
 80090da:	b1b0      	cbz	r0, 800910a <_vfiprintf_r+0x13a>
 80090dc:	9207      	str	r2, [sp, #28]
 80090de:	e014      	b.n	800910a <_vfiprintf_r+0x13a>
 80090e0:	eba0 0308 	sub.w	r3, r0, r8
 80090e4:	fa09 f303 	lsl.w	r3, r9, r3
 80090e8:	4313      	orrs	r3, r2
 80090ea:	9304      	str	r3, [sp, #16]
 80090ec:	46a2      	mov	sl, r4
 80090ee:	e7d2      	b.n	8009096 <_vfiprintf_r+0xc6>
 80090f0:	9b03      	ldr	r3, [sp, #12]
 80090f2:	1d19      	adds	r1, r3, #4
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	9103      	str	r1, [sp, #12]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	bfbb      	ittet	lt
 80090fc:	425b      	neglt	r3, r3
 80090fe:	f042 0202 	orrlt.w	r2, r2, #2
 8009102:	9307      	strge	r3, [sp, #28]
 8009104:	9307      	strlt	r3, [sp, #28]
 8009106:	bfb8      	it	lt
 8009108:	9204      	strlt	r2, [sp, #16]
 800910a:	7823      	ldrb	r3, [r4, #0]
 800910c:	2b2e      	cmp	r3, #46	@ 0x2e
 800910e:	d10a      	bne.n	8009126 <_vfiprintf_r+0x156>
 8009110:	7863      	ldrb	r3, [r4, #1]
 8009112:	2b2a      	cmp	r3, #42	@ 0x2a
 8009114:	d132      	bne.n	800917c <_vfiprintf_r+0x1ac>
 8009116:	9b03      	ldr	r3, [sp, #12]
 8009118:	1d1a      	adds	r2, r3, #4
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	9203      	str	r2, [sp, #12]
 800911e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009122:	3402      	adds	r4, #2
 8009124:	9305      	str	r3, [sp, #20]
 8009126:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80091fc <_vfiprintf_r+0x22c>
 800912a:	7821      	ldrb	r1, [r4, #0]
 800912c:	2203      	movs	r2, #3
 800912e:	4650      	mov	r0, sl
 8009130:	f7f7 f856 	bl	80001e0 <memchr>
 8009134:	b138      	cbz	r0, 8009146 <_vfiprintf_r+0x176>
 8009136:	9b04      	ldr	r3, [sp, #16]
 8009138:	eba0 000a 	sub.w	r0, r0, sl
 800913c:	2240      	movs	r2, #64	@ 0x40
 800913e:	4082      	lsls	r2, r0
 8009140:	4313      	orrs	r3, r2
 8009142:	3401      	adds	r4, #1
 8009144:	9304      	str	r3, [sp, #16]
 8009146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800914a:	4829      	ldr	r0, [pc, #164]	@ (80091f0 <_vfiprintf_r+0x220>)
 800914c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009150:	2206      	movs	r2, #6
 8009152:	f7f7 f845 	bl	80001e0 <memchr>
 8009156:	2800      	cmp	r0, #0
 8009158:	d03f      	beq.n	80091da <_vfiprintf_r+0x20a>
 800915a:	4b26      	ldr	r3, [pc, #152]	@ (80091f4 <_vfiprintf_r+0x224>)
 800915c:	bb1b      	cbnz	r3, 80091a6 <_vfiprintf_r+0x1d6>
 800915e:	9b03      	ldr	r3, [sp, #12]
 8009160:	3307      	adds	r3, #7
 8009162:	f023 0307 	bic.w	r3, r3, #7
 8009166:	3308      	adds	r3, #8
 8009168:	9303      	str	r3, [sp, #12]
 800916a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800916c:	443b      	add	r3, r7
 800916e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009170:	e76a      	b.n	8009048 <_vfiprintf_r+0x78>
 8009172:	fb0c 3202 	mla	r2, ip, r2, r3
 8009176:	460c      	mov	r4, r1
 8009178:	2001      	movs	r0, #1
 800917a:	e7a8      	b.n	80090ce <_vfiprintf_r+0xfe>
 800917c:	2300      	movs	r3, #0
 800917e:	3401      	adds	r4, #1
 8009180:	9305      	str	r3, [sp, #20]
 8009182:	4619      	mov	r1, r3
 8009184:	f04f 0c0a 	mov.w	ip, #10
 8009188:	4620      	mov	r0, r4
 800918a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800918e:	3a30      	subs	r2, #48	@ 0x30
 8009190:	2a09      	cmp	r2, #9
 8009192:	d903      	bls.n	800919c <_vfiprintf_r+0x1cc>
 8009194:	2b00      	cmp	r3, #0
 8009196:	d0c6      	beq.n	8009126 <_vfiprintf_r+0x156>
 8009198:	9105      	str	r1, [sp, #20]
 800919a:	e7c4      	b.n	8009126 <_vfiprintf_r+0x156>
 800919c:	fb0c 2101 	mla	r1, ip, r1, r2
 80091a0:	4604      	mov	r4, r0
 80091a2:	2301      	movs	r3, #1
 80091a4:	e7f0      	b.n	8009188 <_vfiprintf_r+0x1b8>
 80091a6:	ab03      	add	r3, sp, #12
 80091a8:	9300      	str	r3, [sp, #0]
 80091aa:	462a      	mov	r2, r5
 80091ac:	4b12      	ldr	r3, [pc, #72]	@ (80091f8 <_vfiprintf_r+0x228>)
 80091ae:	a904      	add	r1, sp, #16
 80091b0:	4630      	mov	r0, r6
 80091b2:	f7fd fdc1 	bl	8006d38 <_printf_float>
 80091b6:	4607      	mov	r7, r0
 80091b8:	1c78      	adds	r0, r7, #1
 80091ba:	d1d6      	bne.n	800916a <_vfiprintf_r+0x19a>
 80091bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091be:	07d9      	lsls	r1, r3, #31
 80091c0:	d405      	bmi.n	80091ce <_vfiprintf_r+0x1fe>
 80091c2:	89ab      	ldrh	r3, [r5, #12]
 80091c4:	059a      	lsls	r2, r3, #22
 80091c6:	d402      	bmi.n	80091ce <_vfiprintf_r+0x1fe>
 80091c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091ca:	f7fe fbf3 	bl	80079b4 <__retarget_lock_release_recursive>
 80091ce:	89ab      	ldrh	r3, [r5, #12]
 80091d0:	065b      	lsls	r3, r3, #25
 80091d2:	f53f af1f 	bmi.w	8009014 <_vfiprintf_r+0x44>
 80091d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091d8:	e71e      	b.n	8009018 <_vfiprintf_r+0x48>
 80091da:	ab03      	add	r3, sp, #12
 80091dc:	9300      	str	r3, [sp, #0]
 80091de:	462a      	mov	r2, r5
 80091e0:	4b05      	ldr	r3, [pc, #20]	@ (80091f8 <_vfiprintf_r+0x228>)
 80091e2:	a904      	add	r1, sp, #16
 80091e4:	4630      	mov	r0, r6
 80091e6:	f7fe f83f 	bl	8007268 <_printf_i>
 80091ea:	e7e4      	b.n	80091b6 <_vfiprintf_r+0x1e6>
 80091ec:	08009a7a 	.word	0x08009a7a
 80091f0:	08009a84 	.word	0x08009a84
 80091f4:	08006d39 	.word	0x08006d39
 80091f8:	08008fab 	.word	0x08008fab
 80091fc:	08009a80 	.word	0x08009a80

08009200 <__sflush_r>:
 8009200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009208:	0716      	lsls	r6, r2, #28
 800920a:	4605      	mov	r5, r0
 800920c:	460c      	mov	r4, r1
 800920e:	d454      	bmi.n	80092ba <__sflush_r+0xba>
 8009210:	684b      	ldr	r3, [r1, #4]
 8009212:	2b00      	cmp	r3, #0
 8009214:	dc02      	bgt.n	800921c <__sflush_r+0x1c>
 8009216:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009218:	2b00      	cmp	r3, #0
 800921a:	dd48      	ble.n	80092ae <__sflush_r+0xae>
 800921c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800921e:	2e00      	cmp	r6, #0
 8009220:	d045      	beq.n	80092ae <__sflush_r+0xae>
 8009222:	2300      	movs	r3, #0
 8009224:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009228:	682f      	ldr	r7, [r5, #0]
 800922a:	6a21      	ldr	r1, [r4, #32]
 800922c:	602b      	str	r3, [r5, #0]
 800922e:	d030      	beq.n	8009292 <__sflush_r+0x92>
 8009230:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009232:	89a3      	ldrh	r3, [r4, #12]
 8009234:	0759      	lsls	r1, r3, #29
 8009236:	d505      	bpl.n	8009244 <__sflush_r+0x44>
 8009238:	6863      	ldr	r3, [r4, #4]
 800923a:	1ad2      	subs	r2, r2, r3
 800923c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800923e:	b10b      	cbz	r3, 8009244 <__sflush_r+0x44>
 8009240:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009242:	1ad2      	subs	r2, r2, r3
 8009244:	2300      	movs	r3, #0
 8009246:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009248:	6a21      	ldr	r1, [r4, #32]
 800924a:	4628      	mov	r0, r5
 800924c:	47b0      	blx	r6
 800924e:	1c43      	adds	r3, r0, #1
 8009250:	89a3      	ldrh	r3, [r4, #12]
 8009252:	d106      	bne.n	8009262 <__sflush_r+0x62>
 8009254:	6829      	ldr	r1, [r5, #0]
 8009256:	291d      	cmp	r1, #29
 8009258:	d82b      	bhi.n	80092b2 <__sflush_r+0xb2>
 800925a:	4a2a      	ldr	r2, [pc, #168]	@ (8009304 <__sflush_r+0x104>)
 800925c:	40ca      	lsrs	r2, r1
 800925e:	07d6      	lsls	r6, r2, #31
 8009260:	d527      	bpl.n	80092b2 <__sflush_r+0xb2>
 8009262:	2200      	movs	r2, #0
 8009264:	6062      	str	r2, [r4, #4]
 8009266:	04d9      	lsls	r1, r3, #19
 8009268:	6922      	ldr	r2, [r4, #16]
 800926a:	6022      	str	r2, [r4, #0]
 800926c:	d504      	bpl.n	8009278 <__sflush_r+0x78>
 800926e:	1c42      	adds	r2, r0, #1
 8009270:	d101      	bne.n	8009276 <__sflush_r+0x76>
 8009272:	682b      	ldr	r3, [r5, #0]
 8009274:	b903      	cbnz	r3, 8009278 <__sflush_r+0x78>
 8009276:	6560      	str	r0, [r4, #84]	@ 0x54
 8009278:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800927a:	602f      	str	r7, [r5, #0]
 800927c:	b1b9      	cbz	r1, 80092ae <__sflush_r+0xae>
 800927e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009282:	4299      	cmp	r1, r3
 8009284:	d002      	beq.n	800928c <__sflush_r+0x8c>
 8009286:	4628      	mov	r0, r5
 8009288:	f7ff f9fe 	bl	8008688 <_free_r>
 800928c:	2300      	movs	r3, #0
 800928e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009290:	e00d      	b.n	80092ae <__sflush_r+0xae>
 8009292:	2301      	movs	r3, #1
 8009294:	4628      	mov	r0, r5
 8009296:	47b0      	blx	r6
 8009298:	4602      	mov	r2, r0
 800929a:	1c50      	adds	r0, r2, #1
 800929c:	d1c9      	bne.n	8009232 <__sflush_r+0x32>
 800929e:	682b      	ldr	r3, [r5, #0]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d0c6      	beq.n	8009232 <__sflush_r+0x32>
 80092a4:	2b1d      	cmp	r3, #29
 80092a6:	d001      	beq.n	80092ac <__sflush_r+0xac>
 80092a8:	2b16      	cmp	r3, #22
 80092aa:	d11e      	bne.n	80092ea <__sflush_r+0xea>
 80092ac:	602f      	str	r7, [r5, #0]
 80092ae:	2000      	movs	r0, #0
 80092b0:	e022      	b.n	80092f8 <__sflush_r+0xf8>
 80092b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092b6:	b21b      	sxth	r3, r3
 80092b8:	e01b      	b.n	80092f2 <__sflush_r+0xf2>
 80092ba:	690f      	ldr	r7, [r1, #16]
 80092bc:	2f00      	cmp	r7, #0
 80092be:	d0f6      	beq.n	80092ae <__sflush_r+0xae>
 80092c0:	0793      	lsls	r3, r2, #30
 80092c2:	680e      	ldr	r6, [r1, #0]
 80092c4:	bf08      	it	eq
 80092c6:	694b      	ldreq	r3, [r1, #20]
 80092c8:	600f      	str	r7, [r1, #0]
 80092ca:	bf18      	it	ne
 80092cc:	2300      	movne	r3, #0
 80092ce:	eba6 0807 	sub.w	r8, r6, r7
 80092d2:	608b      	str	r3, [r1, #8]
 80092d4:	f1b8 0f00 	cmp.w	r8, #0
 80092d8:	dde9      	ble.n	80092ae <__sflush_r+0xae>
 80092da:	6a21      	ldr	r1, [r4, #32]
 80092dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80092de:	4643      	mov	r3, r8
 80092e0:	463a      	mov	r2, r7
 80092e2:	4628      	mov	r0, r5
 80092e4:	47b0      	blx	r6
 80092e6:	2800      	cmp	r0, #0
 80092e8:	dc08      	bgt.n	80092fc <__sflush_r+0xfc>
 80092ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092f2:	81a3      	strh	r3, [r4, #12]
 80092f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80092f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092fc:	4407      	add	r7, r0
 80092fe:	eba8 0800 	sub.w	r8, r8, r0
 8009302:	e7e7      	b.n	80092d4 <__sflush_r+0xd4>
 8009304:	20400001 	.word	0x20400001

08009308 <_fflush_r>:
 8009308:	b538      	push	{r3, r4, r5, lr}
 800930a:	690b      	ldr	r3, [r1, #16]
 800930c:	4605      	mov	r5, r0
 800930e:	460c      	mov	r4, r1
 8009310:	b913      	cbnz	r3, 8009318 <_fflush_r+0x10>
 8009312:	2500      	movs	r5, #0
 8009314:	4628      	mov	r0, r5
 8009316:	bd38      	pop	{r3, r4, r5, pc}
 8009318:	b118      	cbz	r0, 8009322 <_fflush_r+0x1a>
 800931a:	6a03      	ldr	r3, [r0, #32]
 800931c:	b90b      	cbnz	r3, 8009322 <_fflush_r+0x1a>
 800931e:	f7fe f94d 	bl	80075bc <__sinit>
 8009322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d0f3      	beq.n	8009312 <_fflush_r+0xa>
 800932a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800932c:	07d0      	lsls	r0, r2, #31
 800932e:	d404      	bmi.n	800933a <_fflush_r+0x32>
 8009330:	0599      	lsls	r1, r3, #22
 8009332:	d402      	bmi.n	800933a <_fflush_r+0x32>
 8009334:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009336:	f7fe fb3c 	bl	80079b2 <__retarget_lock_acquire_recursive>
 800933a:	4628      	mov	r0, r5
 800933c:	4621      	mov	r1, r4
 800933e:	f7ff ff5f 	bl	8009200 <__sflush_r>
 8009342:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009344:	07da      	lsls	r2, r3, #31
 8009346:	4605      	mov	r5, r0
 8009348:	d4e4      	bmi.n	8009314 <_fflush_r+0xc>
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	059b      	lsls	r3, r3, #22
 800934e:	d4e1      	bmi.n	8009314 <_fflush_r+0xc>
 8009350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009352:	f7fe fb2f 	bl	80079b4 <__retarget_lock_release_recursive>
 8009356:	e7dd      	b.n	8009314 <_fflush_r+0xc>

08009358 <__swhatbuf_r>:
 8009358:	b570      	push	{r4, r5, r6, lr}
 800935a:	460c      	mov	r4, r1
 800935c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009360:	2900      	cmp	r1, #0
 8009362:	b096      	sub	sp, #88	@ 0x58
 8009364:	4615      	mov	r5, r2
 8009366:	461e      	mov	r6, r3
 8009368:	da0d      	bge.n	8009386 <__swhatbuf_r+0x2e>
 800936a:	89a3      	ldrh	r3, [r4, #12]
 800936c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009370:	f04f 0100 	mov.w	r1, #0
 8009374:	bf14      	ite	ne
 8009376:	2340      	movne	r3, #64	@ 0x40
 8009378:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800937c:	2000      	movs	r0, #0
 800937e:	6031      	str	r1, [r6, #0]
 8009380:	602b      	str	r3, [r5, #0]
 8009382:	b016      	add	sp, #88	@ 0x58
 8009384:	bd70      	pop	{r4, r5, r6, pc}
 8009386:	466a      	mov	r2, sp
 8009388:	f000 f848 	bl	800941c <_fstat_r>
 800938c:	2800      	cmp	r0, #0
 800938e:	dbec      	blt.n	800936a <__swhatbuf_r+0x12>
 8009390:	9901      	ldr	r1, [sp, #4]
 8009392:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009396:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800939a:	4259      	negs	r1, r3
 800939c:	4159      	adcs	r1, r3
 800939e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093a2:	e7eb      	b.n	800937c <__swhatbuf_r+0x24>

080093a4 <__smakebuf_r>:
 80093a4:	898b      	ldrh	r3, [r1, #12]
 80093a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093a8:	079d      	lsls	r5, r3, #30
 80093aa:	4606      	mov	r6, r0
 80093ac:	460c      	mov	r4, r1
 80093ae:	d507      	bpl.n	80093c0 <__smakebuf_r+0x1c>
 80093b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80093b4:	6023      	str	r3, [r4, #0]
 80093b6:	6123      	str	r3, [r4, #16]
 80093b8:	2301      	movs	r3, #1
 80093ba:	6163      	str	r3, [r4, #20]
 80093bc:	b003      	add	sp, #12
 80093be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093c0:	ab01      	add	r3, sp, #4
 80093c2:	466a      	mov	r2, sp
 80093c4:	f7ff ffc8 	bl	8009358 <__swhatbuf_r>
 80093c8:	9f00      	ldr	r7, [sp, #0]
 80093ca:	4605      	mov	r5, r0
 80093cc:	4639      	mov	r1, r7
 80093ce:	4630      	mov	r0, r6
 80093d0:	f7ff f9ce 	bl	8008770 <_malloc_r>
 80093d4:	b948      	cbnz	r0, 80093ea <__smakebuf_r+0x46>
 80093d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093da:	059a      	lsls	r2, r3, #22
 80093dc:	d4ee      	bmi.n	80093bc <__smakebuf_r+0x18>
 80093de:	f023 0303 	bic.w	r3, r3, #3
 80093e2:	f043 0302 	orr.w	r3, r3, #2
 80093e6:	81a3      	strh	r3, [r4, #12]
 80093e8:	e7e2      	b.n	80093b0 <__smakebuf_r+0xc>
 80093ea:	89a3      	ldrh	r3, [r4, #12]
 80093ec:	6020      	str	r0, [r4, #0]
 80093ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093f2:	81a3      	strh	r3, [r4, #12]
 80093f4:	9b01      	ldr	r3, [sp, #4]
 80093f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80093fa:	b15b      	cbz	r3, 8009414 <__smakebuf_r+0x70>
 80093fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009400:	4630      	mov	r0, r6
 8009402:	f000 f81d 	bl	8009440 <_isatty_r>
 8009406:	b128      	cbz	r0, 8009414 <__smakebuf_r+0x70>
 8009408:	89a3      	ldrh	r3, [r4, #12]
 800940a:	f023 0303 	bic.w	r3, r3, #3
 800940e:	f043 0301 	orr.w	r3, r3, #1
 8009412:	81a3      	strh	r3, [r4, #12]
 8009414:	89a3      	ldrh	r3, [r4, #12]
 8009416:	431d      	orrs	r5, r3
 8009418:	81a5      	strh	r5, [r4, #12]
 800941a:	e7cf      	b.n	80093bc <__smakebuf_r+0x18>

0800941c <_fstat_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	4d07      	ldr	r5, [pc, #28]	@ (800943c <_fstat_r+0x20>)
 8009420:	2300      	movs	r3, #0
 8009422:	4604      	mov	r4, r0
 8009424:	4608      	mov	r0, r1
 8009426:	4611      	mov	r1, r2
 8009428:	602b      	str	r3, [r5, #0]
 800942a:	f7f8 fe37 	bl	800209c <_fstat>
 800942e:	1c43      	adds	r3, r0, #1
 8009430:	d102      	bne.n	8009438 <_fstat_r+0x1c>
 8009432:	682b      	ldr	r3, [r5, #0]
 8009434:	b103      	cbz	r3, 8009438 <_fstat_r+0x1c>
 8009436:	6023      	str	r3, [r4, #0]
 8009438:	bd38      	pop	{r3, r4, r5, pc}
 800943a:	bf00      	nop
 800943c:	20007e70 	.word	0x20007e70

08009440 <_isatty_r>:
 8009440:	b538      	push	{r3, r4, r5, lr}
 8009442:	4d06      	ldr	r5, [pc, #24]	@ (800945c <_isatty_r+0x1c>)
 8009444:	2300      	movs	r3, #0
 8009446:	4604      	mov	r4, r0
 8009448:	4608      	mov	r0, r1
 800944a:	602b      	str	r3, [r5, #0]
 800944c:	f7f8 fe36 	bl	80020bc <_isatty>
 8009450:	1c43      	adds	r3, r0, #1
 8009452:	d102      	bne.n	800945a <_isatty_r+0x1a>
 8009454:	682b      	ldr	r3, [r5, #0]
 8009456:	b103      	cbz	r3, 800945a <_isatty_r+0x1a>
 8009458:	6023      	str	r3, [r4, #0]
 800945a:	bd38      	pop	{r3, r4, r5, pc}
 800945c:	20007e70 	.word	0x20007e70

08009460 <_sbrk_r>:
 8009460:	b538      	push	{r3, r4, r5, lr}
 8009462:	4d06      	ldr	r5, [pc, #24]	@ (800947c <_sbrk_r+0x1c>)
 8009464:	2300      	movs	r3, #0
 8009466:	4604      	mov	r4, r0
 8009468:	4608      	mov	r0, r1
 800946a:	602b      	str	r3, [r5, #0]
 800946c:	f7f8 fe3e 	bl	80020ec <_sbrk>
 8009470:	1c43      	adds	r3, r0, #1
 8009472:	d102      	bne.n	800947a <_sbrk_r+0x1a>
 8009474:	682b      	ldr	r3, [r5, #0]
 8009476:	b103      	cbz	r3, 800947a <_sbrk_r+0x1a>
 8009478:	6023      	str	r3, [r4, #0]
 800947a:	bd38      	pop	{r3, r4, r5, pc}
 800947c:	20007e70 	.word	0x20007e70

08009480 <__assert_func>:
 8009480:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009482:	4614      	mov	r4, r2
 8009484:	461a      	mov	r2, r3
 8009486:	4b09      	ldr	r3, [pc, #36]	@ (80094ac <__assert_func+0x2c>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4605      	mov	r5, r0
 800948c:	68d8      	ldr	r0, [r3, #12]
 800948e:	b14c      	cbz	r4, 80094a4 <__assert_func+0x24>
 8009490:	4b07      	ldr	r3, [pc, #28]	@ (80094b0 <__assert_func+0x30>)
 8009492:	9100      	str	r1, [sp, #0]
 8009494:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009498:	4906      	ldr	r1, [pc, #24]	@ (80094b4 <__assert_func+0x34>)
 800949a:	462b      	mov	r3, r5
 800949c:	f000 f842 	bl	8009524 <fiprintf>
 80094a0:	f000 f852 	bl	8009548 <abort>
 80094a4:	4b04      	ldr	r3, [pc, #16]	@ (80094b8 <__assert_func+0x38>)
 80094a6:	461c      	mov	r4, r3
 80094a8:	e7f3      	b.n	8009492 <__assert_func+0x12>
 80094aa:	bf00      	nop
 80094ac:	2000002c 	.word	0x2000002c
 80094b0:	08009a95 	.word	0x08009a95
 80094b4:	08009aa2 	.word	0x08009aa2
 80094b8:	08009ad0 	.word	0x08009ad0

080094bc <_calloc_r>:
 80094bc:	b570      	push	{r4, r5, r6, lr}
 80094be:	fba1 5402 	umull	r5, r4, r1, r2
 80094c2:	b934      	cbnz	r4, 80094d2 <_calloc_r+0x16>
 80094c4:	4629      	mov	r1, r5
 80094c6:	f7ff f953 	bl	8008770 <_malloc_r>
 80094ca:	4606      	mov	r6, r0
 80094cc:	b928      	cbnz	r0, 80094da <_calloc_r+0x1e>
 80094ce:	4630      	mov	r0, r6
 80094d0:	bd70      	pop	{r4, r5, r6, pc}
 80094d2:	220c      	movs	r2, #12
 80094d4:	6002      	str	r2, [r0, #0]
 80094d6:	2600      	movs	r6, #0
 80094d8:	e7f9      	b.n	80094ce <_calloc_r+0x12>
 80094da:	462a      	mov	r2, r5
 80094dc:	4621      	mov	r1, r4
 80094de:	f7fe f9eb 	bl	80078b8 <memset>
 80094e2:	e7f4      	b.n	80094ce <_calloc_r+0x12>

080094e4 <__ascii_mbtowc>:
 80094e4:	b082      	sub	sp, #8
 80094e6:	b901      	cbnz	r1, 80094ea <__ascii_mbtowc+0x6>
 80094e8:	a901      	add	r1, sp, #4
 80094ea:	b142      	cbz	r2, 80094fe <__ascii_mbtowc+0x1a>
 80094ec:	b14b      	cbz	r3, 8009502 <__ascii_mbtowc+0x1e>
 80094ee:	7813      	ldrb	r3, [r2, #0]
 80094f0:	600b      	str	r3, [r1, #0]
 80094f2:	7812      	ldrb	r2, [r2, #0]
 80094f4:	1e10      	subs	r0, r2, #0
 80094f6:	bf18      	it	ne
 80094f8:	2001      	movne	r0, #1
 80094fa:	b002      	add	sp, #8
 80094fc:	4770      	bx	lr
 80094fe:	4610      	mov	r0, r2
 8009500:	e7fb      	b.n	80094fa <__ascii_mbtowc+0x16>
 8009502:	f06f 0001 	mvn.w	r0, #1
 8009506:	e7f8      	b.n	80094fa <__ascii_mbtowc+0x16>

08009508 <__ascii_wctomb>:
 8009508:	4603      	mov	r3, r0
 800950a:	4608      	mov	r0, r1
 800950c:	b141      	cbz	r1, 8009520 <__ascii_wctomb+0x18>
 800950e:	2aff      	cmp	r2, #255	@ 0xff
 8009510:	d904      	bls.n	800951c <__ascii_wctomb+0x14>
 8009512:	228a      	movs	r2, #138	@ 0x8a
 8009514:	601a      	str	r2, [r3, #0]
 8009516:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800951a:	4770      	bx	lr
 800951c:	700a      	strb	r2, [r1, #0]
 800951e:	2001      	movs	r0, #1
 8009520:	4770      	bx	lr
	...

08009524 <fiprintf>:
 8009524:	b40e      	push	{r1, r2, r3}
 8009526:	b503      	push	{r0, r1, lr}
 8009528:	4601      	mov	r1, r0
 800952a:	ab03      	add	r3, sp, #12
 800952c:	4805      	ldr	r0, [pc, #20]	@ (8009544 <fiprintf+0x20>)
 800952e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009532:	6800      	ldr	r0, [r0, #0]
 8009534:	9301      	str	r3, [sp, #4]
 8009536:	f7ff fd4b 	bl	8008fd0 <_vfiprintf_r>
 800953a:	b002      	add	sp, #8
 800953c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009540:	b003      	add	sp, #12
 8009542:	4770      	bx	lr
 8009544:	2000002c 	.word	0x2000002c

08009548 <abort>:
 8009548:	b508      	push	{r3, lr}
 800954a:	2006      	movs	r0, #6
 800954c:	f000 f82c 	bl	80095a8 <raise>
 8009550:	2001      	movs	r0, #1
 8009552:	f7f8 fd53 	bl	8001ffc <_exit>

08009556 <_raise_r>:
 8009556:	291f      	cmp	r1, #31
 8009558:	b538      	push	{r3, r4, r5, lr}
 800955a:	4605      	mov	r5, r0
 800955c:	460c      	mov	r4, r1
 800955e:	d904      	bls.n	800956a <_raise_r+0x14>
 8009560:	2316      	movs	r3, #22
 8009562:	6003      	str	r3, [r0, #0]
 8009564:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009568:	bd38      	pop	{r3, r4, r5, pc}
 800956a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800956c:	b112      	cbz	r2, 8009574 <_raise_r+0x1e>
 800956e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009572:	b94b      	cbnz	r3, 8009588 <_raise_r+0x32>
 8009574:	4628      	mov	r0, r5
 8009576:	f000 f831 	bl	80095dc <_getpid_r>
 800957a:	4622      	mov	r2, r4
 800957c:	4601      	mov	r1, r0
 800957e:	4628      	mov	r0, r5
 8009580:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009584:	f000 b818 	b.w	80095b8 <_kill_r>
 8009588:	2b01      	cmp	r3, #1
 800958a:	d00a      	beq.n	80095a2 <_raise_r+0x4c>
 800958c:	1c59      	adds	r1, r3, #1
 800958e:	d103      	bne.n	8009598 <_raise_r+0x42>
 8009590:	2316      	movs	r3, #22
 8009592:	6003      	str	r3, [r0, #0]
 8009594:	2001      	movs	r0, #1
 8009596:	e7e7      	b.n	8009568 <_raise_r+0x12>
 8009598:	2100      	movs	r1, #0
 800959a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800959e:	4620      	mov	r0, r4
 80095a0:	4798      	blx	r3
 80095a2:	2000      	movs	r0, #0
 80095a4:	e7e0      	b.n	8009568 <_raise_r+0x12>
	...

080095a8 <raise>:
 80095a8:	4b02      	ldr	r3, [pc, #8]	@ (80095b4 <raise+0xc>)
 80095aa:	4601      	mov	r1, r0
 80095ac:	6818      	ldr	r0, [r3, #0]
 80095ae:	f7ff bfd2 	b.w	8009556 <_raise_r>
 80095b2:	bf00      	nop
 80095b4:	2000002c 	.word	0x2000002c

080095b8 <_kill_r>:
 80095b8:	b538      	push	{r3, r4, r5, lr}
 80095ba:	4d07      	ldr	r5, [pc, #28]	@ (80095d8 <_kill_r+0x20>)
 80095bc:	2300      	movs	r3, #0
 80095be:	4604      	mov	r4, r0
 80095c0:	4608      	mov	r0, r1
 80095c2:	4611      	mov	r1, r2
 80095c4:	602b      	str	r3, [r5, #0]
 80095c6:	f7f8 fd09 	bl	8001fdc <_kill>
 80095ca:	1c43      	adds	r3, r0, #1
 80095cc:	d102      	bne.n	80095d4 <_kill_r+0x1c>
 80095ce:	682b      	ldr	r3, [r5, #0]
 80095d0:	b103      	cbz	r3, 80095d4 <_kill_r+0x1c>
 80095d2:	6023      	str	r3, [r4, #0]
 80095d4:	bd38      	pop	{r3, r4, r5, pc}
 80095d6:	bf00      	nop
 80095d8:	20007e70 	.word	0x20007e70

080095dc <_getpid_r>:
 80095dc:	f7f8 bcf6 	b.w	8001fcc <_getpid>

080095e0 <_init>:
 80095e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095e2:	bf00      	nop
 80095e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095e6:	bc08      	pop	{r3}
 80095e8:	469e      	mov	lr, r3
 80095ea:	4770      	bx	lr

080095ec <_fini>:
 80095ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ee:	bf00      	nop
 80095f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095f2:	bc08      	pop	{r3}
 80095f4:	469e      	mov	lr, r3
 80095f6:	4770      	bx	lr
