

================================================================
== Vitis HLS Report for 'mmul'
================================================================
* Date:           Fri Feb 17 17:03:15 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        mmul
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.787 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78|  0.312 us|  0.312 us|   79|   79|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col_prod  |       76|       76|         6|          1|          1|    72|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 9 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [mmul.cpp:3]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_0_0"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_0_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_0_1"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_0_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_0_2"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_0_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_0_3"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_0_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_1_0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_1_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_1_1"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_1_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_1_2"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_1_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_1_3"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_1_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_2_0"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_2_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_2_1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_2_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_2_2"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_2_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_2_3"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_2_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_0_0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_0_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_0_1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_0_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_0_2"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_0_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_0_3"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_0_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_0_4"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_0_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_0_5"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_0_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_1_0"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_1_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_1_1"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_1_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_1_2"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_1_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_1_3"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_1_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_1_4"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_1_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_1_5"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_1_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_2_0"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_2_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_2_1"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_2_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_2_2"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_2_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_2_3"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_2_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_2_4"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_2_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_2_5"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_2_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_3_0"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_3_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_3_1"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_3_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_3_2"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_3_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_3_3"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_3_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_3_4"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_3_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_3_5"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_3_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specresourcelimit_ln10 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 72, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/directives.tcl:10]   --->   Operation 90 'specresourcelimit' 'specresourcelimit_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%a_0_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_0_0"   --->   Operation 91 'read' 'a_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%a_0_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_0_1"   --->   Operation 92 'read' 'a_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%a_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_0_2"   --->   Operation 93 'read' 'a_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%a_0_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_0_3"   --->   Operation 94 'read' 'a_0_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%a_1_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_1_0"   --->   Operation 95 'read' 'a_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%a_1_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_1_1"   --->   Operation 96 'read' 'a_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%a_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_1_2"   --->   Operation 97 'read' 'a_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%a_1_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_1_3"   --->   Operation 98 'read' 'a_1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%a_2_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_2_0"   --->   Operation 99 'read' 'a_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%a_2_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_2_1"   --->   Operation 100 'read' 'a_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%a_2_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_2_2"   --->   Operation 101 'read' 'a_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%a_2_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %a_2_3"   --->   Operation 102 'read' 'a_2_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%b_0_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_0_0"   --->   Operation 103 'read' 'b_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%b_0_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_0_1"   --->   Operation 104 'read' 'b_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%b_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_0_2"   --->   Operation 105 'read' 'b_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%b_0_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_0_3"   --->   Operation 106 'read' 'b_0_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%b_0_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_0_4"   --->   Operation 107 'read' 'b_0_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%b_0_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_0_5"   --->   Operation 108 'read' 'b_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%b_1_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_1_0"   --->   Operation 109 'read' 'b_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%b_1_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_1_1"   --->   Operation 110 'read' 'b_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%b_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_1_2"   --->   Operation 111 'read' 'b_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%b_1_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_1_3"   --->   Operation 112 'read' 'b_1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%b_1_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_1_4"   --->   Operation 113 'read' 'b_1_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%b_1_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_1_5"   --->   Operation 114 'read' 'b_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%b_2_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_2_0"   --->   Operation 115 'read' 'b_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%b_2_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_2_1"   --->   Operation 116 'read' 'b_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%b_2_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_2_2"   --->   Operation 117 'read' 'b_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%b_2_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_2_3"   --->   Operation 118 'read' 'b_2_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%b_2_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_2_4"   --->   Operation 119 'read' 'b_2_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%b_2_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_2_5"   --->   Operation 120 'read' 'b_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%b_3_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_3_0"   --->   Operation 121 'read' 'b_3_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%b_3_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_3_1"   --->   Operation 122 'read' 'b_3_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%b_3_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_3_2"   --->   Operation 123 'read' 'b_3_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%b_3_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_3_3"   --->   Operation 124 'read' 'b_3_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%b_3_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_3_4"   --->   Operation 125 'read' 'b_3_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%b_3_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %b_3_5"   --->   Operation 126 'read' 'b_3_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.83ns)   --->   "%store_ln8 = store i7 0, i7 %indvar_flatten24" [mmul.cpp:8]   --->   Operation 127 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 128 [1/1] (0.83ns)   --->   "%store_ln8 = store i2 0, i2 %i" [mmul.cpp:8]   --->   Operation 128 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 129 [1/1] (0.83ns)   --->   "%store_ln8 = store i6 0, i6 %indvar_flatten" [mmul.cpp:8]   --->   Operation 129 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 130 [1/1] (0.83ns)   --->   "%store_ln8 = store i3 0, i3 %j" [mmul.cpp:8]   --->   Operation 130 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 131 [1/1] (0.83ns)   --->   "%store_ln8 = store i3 0, i3 %k" [mmul.cpp:8]   --->   Operation 131 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 132 [1/1] (0.83ns)   --->   "%store_ln8 = store i16 0, i16 %acc_V_1" [mmul.cpp:8]   --->   Operation 132 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.body6" [mmul.cpp:8]   --->   Operation 133 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i7 %indvar_flatten24" [mmul.cpp:8]   --->   Operation 134 'load' 'indvar_flatten24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.92ns)   --->   "%icmp_ln8 = icmp_eq  i7 %indvar_flatten24_load, i7 72" [mmul.cpp:8]   --->   Operation 135 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (1.27ns)   --->   "%add_ln8_1 = add i7 %indvar_flatten24_load, i7 1" [mmul.cpp:8]   --->   Operation 136 'add' 'add_ln8_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc25, void %for.end27" [mmul.cpp:8]   --->   Operation 137 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [mmul.cpp:12]   --->   Operation 138 'load' 'k_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i6 %indvar_flatten" [mmul.cpp:10]   --->   Operation 139 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.90ns)   --->   "%icmp_ln10 = icmp_eq  i6 %indvar_flatten_load_1, i6 24" [mmul.cpp:10]   --->   Operation 140 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln8)   --->   "%xor_ln8 = xor i1 %icmp_ln10, i1 1" [mmul.cpp:8]   --->   Operation 141 'xor' 'xor_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.68ns)   --->   "%icmp_ln12 = icmp_eq  i3 %k_load, i3 4" [mmul.cpp:12]   --->   Operation 142 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln8 = and i1 %icmp_ln12, i1 %xor_ln8" [mmul.cpp:8]   --->   Operation 143 'and' 'and_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%or_ln10 = or i1 %and_ln8, i1 %icmp_ln10" [mmul.cpp:10]   --->   Operation 144 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %or_ln10, i3 0, i3 %k_load" [mmul.cpp:10]   --->   Operation 145 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [mmul.cpp:10]   --->   Operation 146 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.18ns)   --->   "%add_ln10_1 = add i6 %indvar_flatten_load, i6 1" [mmul.cpp:10]   --->   Operation 147 'add' 'add_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.52ns)   --->   "%select_ln10_6 = select i1 %icmp_ln10, i6 1, i6 %add_ln10_1" [mmul.cpp:10]   --->   Operation 148 'select' 'select_ln10_6' <Predicate = (!icmp_ln8)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.83ns)   --->   "%store_ln12 = store i7 %add_ln8_1, i7 %indvar_flatten24" [mmul.cpp:12]   --->   Operation 149 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.83>
ST_1 : Operation 150 [1/1] (0.83ns)   --->   "%store_ln12 = store i6 %select_ln10_6, i6 %indvar_flatten" [mmul.cpp:12]   --->   Operation 150 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%j_load = load i3 %j"   --->   Operation 151 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [mmul.cpp:8]   --->   Operation 152 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.85ns)   --->   "%add_ln8 = add i2 %i_load, i2 1" [mmul.cpp:8]   --->   Operation 153 'add' 'add_ln8' <Predicate = (icmp_ln10)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.51ns)   --->   "%select_ln8 = select i1 %icmp_ln10, i3 0, i3 %j_load" [mmul.cpp:8]   --->   Operation 154 'select' 'select_ln8' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.48ns)   --->   "%select_ln8_1 = select i1 %icmp_ln10, i2 %add_ln8, i2 %i_load" [mmul.cpp:8]   --->   Operation 155 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.93ns)   --->   "%add_ln10 = add i3 %select_ln8, i3 1" [mmul.cpp:10]   --->   Operation 156 'add' 'add_ln10' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.51ns)   --->   "%select_ln10_1 = select i1 %and_ln8, i3 %add_ln10, i3 %select_ln8" [mmul.cpp:10]   --->   Operation 157 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.86ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %a_0_0_read, i16 %a_0_1_read, i16 %a_0_2_read, i16 %a_0_3_read, i3 %select_ln10"   --->   Operation 158 'mux' 'tmp_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.86ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %a_1_0_read, i16 %a_1_1_read, i16 %a_1_2_read, i16 %a_1_3_read, i3 %select_ln10"   --->   Operation 159 'mux' 'tmp_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.86ns)   --->   "%tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %a_2_0_read, i16 %a_2_1_read, i16 %a_2_2_read, i16 %a_2_3_read, i3 %select_ln10"   --->   Operation 160 'mux' 'tmp_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.84ns)   --->   "%tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %tmp_4, i16 %tmp_5, i16 %tmp_6, i2 %select_ln8_1"   --->   Operation 161 'mux' 'tmp_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.68ns)   --->   "%icmp_ln16 = icmp_eq  i3 %select_ln10, i3 3" [mmul.cpp:16]   --->   Operation 162 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc, void %if.then16" [mmul.cpp:16]   --->   Operation 163 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.93ns)   --->   "%add_ln12 = add i3 %select_ln10, i3 1" [mmul.cpp:12]   --->   Operation 164 'add' 'add_ln12' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.83ns)   --->   "%store_ln12 = store i2 %select_ln8_1, i2 %i" [mmul.cpp:12]   --->   Operation 165 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>
ST_2 : Operation 166 [1/1] (0.83ns)   --->   "%store_ln12 = store i3 %select_ln10_1, i3 %j" [mmul.cpp:12]   --->   Operation 166 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>
ST_2 : Operation 167 [1/1] (0.83ns)   --->   "%store_ln12 = store i3 %add_ln12, i3 %k" [mmul.cpp:12]   --->   Operation 167 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %select_ln8_1, i3 0" [mmul.cpp:16]   --->   Operation 168 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln8_1, i1 0" [mmul.cpp:16]   --->   Operation 169 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %tmp_s" [mmul.cpp:16]   --->   Operation 170 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln16 = sub i5 %tmp_9, i5 %zext_ln16" [mmul.cpp:16]   --->   Operation 171 'sub' 'sub_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 172 [1/1] (0.89ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.6i16.i3, i16 %b_0_0_read, i16 %b_0_1_read, i16 %b_0_2_read, i16 %b_0_3_read, i16 %b_0_4_read, i16 %b_0_5_read, i3 %j_load"   --->   Operation 172 'mux' 'tmp' <Predicate = (!icmp_ln10 & !and_ln8)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_2)   --->   "%select_ln8_2 = select i1 %icmp_ln10, i16 %b_0_0_read, i16 %tmp" [mmul.cpp:8]   --->   Operation 173 'select' 'select_ln8_2' <Predicate = (!and_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.89ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.6i16.i3, i16 %b_1_0_read, i16 %b_1_1_read, i16 %b_1_2_read, i16 %b_1_3_read, i16 %b_1_4_read, i16 %b_1_5_read, i3 %j_load"   --->   Operation 174 'mux' 'tmp_1' <Predicate = (!icmp_ln10 & !and_ln8)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_3)   --->   "%select_ln8_3 = select i1 %icmp_ln10, i16 %b_1_0_read, i16 %tmp_1" [mmul.cpp:8]   --->   Operation 175 'select' 'select_ln8_3' <Predicate = (!and_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.89ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.6i16.i3, i16 %b_2_0_read, i16 %b_2_1_read, i16 %b_2_2_read, i16 %b_2_3_read, i16 %b_2_4_read, i16 %b_2_5_read, i3 %j_load"   --->   Operation 176 'mux' 'tmp_2' <Predicate = (!icmp_ln10 & !and_ln8)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_4)   --->   "%select_ln8_4 = select i1 %icmp_ln10, i16 %b_2_0_read, i16 %tmp_2" [mmul.cpp:8]   --->   Operation 177 'select' 'select_ln8_4' <Predicate = (!and_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.89ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.6i16.i3, i16 %b_3_0_read, i16 %b_3_1_read, i16 %b_3_2_read, i16 %b_3_3_read, i16 %b_3_4_read, i16 %b_3_5_read, i3 %j_load"   --->   Operation 178 'mux' 'tmp_3' <Predicate = (!icmp_ln10 & !and_ln8)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_5)   --->   "%select_ln8_5 = select i1 %icmp_ln10, i16 %b_3_0_read, i16 %tmp_3" [mmul.cpp:8]   --->   Operation 179 'select' 'select_ln8_5' <Predicate = (!and_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i3 %select_ln10_1" [mmul.cpp:16]   --->   Operation 180 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.92ns) (root node of TernaryAdder)   --->   "%add_ln16 = add i5 %sub_ln16, i5 %zext_ln16_1" [mmul.cpp:16]   --->   Operation 181 'add' 'add_ln16' <Predicate = true> <Delay = 1.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 182 [1/1] (0.89ns)   --->   "%tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.6i16.i3, i16 %b_0_0_read, i16 %b_0_1_read, i16 %b_0_2_read, i16 %b_0_3_read, i16 %b_0_4_read, i16 %b_0_5_read, i3 %add_ln10"   --->   Operation 182 'mux' 'tmp_mid1' <Predicate = (and_ln8)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln10_2 = select i1 %and_ln8, i16 %tmp_mid1, i16 %select_ln8_2" [mmul.cpp:10]   --->   Operation 183 'select' 'select_ln10_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.89ns)   --->   "%tmp_1_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.6i16.i3, i16 %b_1_0_read, i16 %b_1_1_read, i16 %b_1_2_read, i16 %b_1_3_read, i16 %b_1_4_read, i16 %b_1_5_read, i3 %add_ln10"   --->   Operation 184 'mux' 'tmp_1_mid1' <Predicate = (and_ln8)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln10_3 = select i1 %and_ln8, i16 %tmp_1_mid1, i16 %select_ln8_3" [mmul.cpp:10]   --->   Operation 185 'select' 'select_ln10_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.89ns)   --->   "%tmp_2_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.6i16.i3, i16 %b_2_0_read, i16 %b_2_1_read, i16 %b_2_2_read, i16 %b_2_3_read, i16 %b_2_4_read, i16 %b_2_5_read, i3 %add_ln10"   --->   Operation 186 'mux' 'tmp_2_mid1' <Predicate = (and_ln8)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln10_4 = select i1 %and_ln8, i16 %tmp_2_mid1, i16 %select_ln8_4" [mmul.cpp:10]   --->   Operation 187 'select' 'select_ln10_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.89ns)   --->   "%tmp_3_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.6i16.i3, i16 %b_3_0_read, i16 %b_3_1_read, i16 %b_3_2_read, i16 %b_3_3_read, i16 %b_3_4_read, i16 %b_3_5_read, i3 %add_ln10"   --->   Operation 188 'mux' 'tmp_3_mid1' <Predicate = (and_ln8)> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln10_5 = select i1 %and_ln8, i16 %tmp_3_mid1, i16 %select_ln8_5" [mmul.cpp:10]   --->   Operation 189 'select' 'select_ln10_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.86ns)   --->   "%tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %select_ln10_2, i16 %select_ln10_3, i16 %select_ln10_4, i16 %select_ln10_5, i3 %select_ln10"   --->   Operation 190 'mux' 'tmp_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.22>
ST_4 : Operation 191 [1/1] (0.68ns)   --->   "%icmp_ln14 = icmp_eq  i3 %select_ln10, i3 0" [mmul.cpp:14]   --->   Operation 191 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [2/2] (2.22ns)   --->   "%mul_ln859 = mul i16 %tmp_8, i16 %tmp_7"   --->   Operation 192 'mul' 'mul_ln859' <Predicate = true> <Delay = 2.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.22>
ST_5 : Operation 193 [1/2] (2.22ns)   --->   "%mul_ln859 = mul i16 %tmp_8, i16 %tmp_7"   --->   Operation 193 'mul' 'mul_ln859' <Predicate = true> <Delay = 2.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [mmul.cpp:20]   --->   Operation 208 'ret' 'ret_ln20' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.49>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i16 %acc_V_1" [mmul.cpp:14]   --->   Operation 194 'load' 'acc_V_1_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_prod_str"   --->   Operation 195 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72"   --->   Operation 196 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_prod_str"   --->   Operation 197 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i5 %add_ln16" [mmul.cpp:16]   --->   Operation 198 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 %zext_ln16_2" [mmul.cpp:16]   --->   Operation 199 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution4/directives.tcl:7]   --->   Operation 200 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mmul.cpp:6]   --->   Operation 201 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node acc_V)   --->   "%acc_V_2 = select i1 %icmp_ln14, i16 0, i16 %acc_V_1_load" [mmul.cpp:14]   --->   Operation 202 'select' 'acc_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (1.34ns) (out node of the LUT)   --->   "%acc_V = add i16 %mul_ln859, i16 %acc_V_2"   --->   Operation 203 'add' 'acc_V' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (1.14ns)   --->   "%store_ln16 = store i16 %acc_V, i5 %c_addr" [mmul.cpp:16]   --->   Operation 204 'store' 'store_ln16' <Predicate = (icmp_ln16)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18> <RAM>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [mmul.cpp:16]   --->   Operation 205 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.83ns)   --->   "%store_ln12 = store i16 %acc_V, i16 %acc_V_1" [mmul.cpp:12]   --->   Operation 206 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body6" [mmul.cpp:12]   --->   Operation 207 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_3_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_3_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_3_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_3_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_3_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_3_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V_1                (alloca           ) [ 0111111]
k                      (alloca           ) [ 0110000]
j                      (alloca           ) [ 0110000]
indvar_flatten         (alloca           ) [ 0100000]
i                      (alloca           ) [ 0110000]
indvar_flatten24       (alloca           ) [ 0100000]
spectopmodule_ln3      (spectopmodule    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
specresourcelimit_ln10 (specresourcelimit) [ 0000000]
a_0_0_read             (read             ) [ 0110000]
a_0_1_read             (read             ) [ 0110000]
a_0_2_read             (read             ) [ 0110000]
a_0_3_read             (read             ) [ 0110000]
a_1_0_read             (read             ) [ 0110000]
a_1_1_read             (read             ) [ 0110000]
a_1_2_read             (read             ) [ 0110000]
a_1_3_read             (read             ) [ 0110000]
a_2_0_read             (read             ) [ 0110000]
a_2_1_read             (read             ) [ 0110000]
a_2_2_read             (read             ) [ 0110000]
a_2_3_read             (read             ) [ 0110000]
b_0_0_read             (read             ) [ 0111000]
b_0_1_read             (read             ) [ 0111000]
b_0_2_read             (read             ) [ 0111000]
b_0_3_read             (read             ) [ 0111000]
b_0_4_read             (read             ) [ 0111000]
b_0_5_read             (read             ) [ 0111000]
b_1_0_read             (read             ) [ 0111000]
b_1_1_read             (read             ) [ 0111000]
b_1_2_read             (read             ) [ 0111000]
b_1_3_read             (read             ) [ 0111000]
b_1_4_read             (read             ) [ 0111000]
b_1_5_read             (read             ) [ 0111000]
b_2_0_read             (read             ) [ 0111000]
b_2_1_read             (read             ) [ 0111000]
b_2_2_read             (read             ) [ 0111000]
b_2_3_read             (read             ) [ 0111000]
b_2_4_read             (read             ) [ 0111000]
b_2_5_read             (read             ) [ 0111000]
b_3_0_read             (read             ) [ 0111000]
b_3_1_read             (read             ) [ 0111000]
b_3_2_read             (read             ) [ 0111000]
b_3_3_read             (read             ) [ 0111000]
b_3_4_read             (read             ) [ 0111000]
b_3_5_read             (read             ) [ 0111000]
store_ln8              (store            ) [ 0000000]
store_ln8              (store            ) [ 0000000]
store_ln8              (store            ) [ 0000000]
store_ln8              (store            ) [ 0000000]
store_ln8              (store            ) [ 0000000]
store_ln8              (store            ) [ 0000000]
br_ln8                 (br               ) [ 0000000]
indvar_flatten24_load  (load             ) [ 0000000]
icmp_ln8               (icmp             ) [ 0111110]
add_ln8_1              (add              ) [ 0000000]
br_ln8                 (br               ) [ 0000000]
k_load                 (load             ) [ 0000000]
indvar_flatten_load_1  (load             ) [ 0000000]
icmp_ln10              (icmp             ) [ 0111000]
xor_ln8                (xor              ) [ 0000000]
icmp_ln12              (icmp             ) [ 0000000]
and_ln8                (and              ) [ 0111000]
or_ln10                (or               ) [ 0000000]
select_ln10            (select           ) [ 0111100]
indvar_flatten_load    (load             ) [ 0000000]
add_ln10_1             (add              ) [ 0000000]
select_ln10_6          (select           ) [ 0000000]
store_ln12             (store            ) [ 0000000]
store_ln12             (store            ) [ 0000000]
j_load                 (load             ) [ 0101000]
i_load                 (load             ) [ 0000000]
add_ln8                (add              ) [ 0000000]
select_ln8             (select           ) [ 0000000]
select_ln8_1           (select           ) [ 0101000]
add_ln10               (add              ) [ 0101000]
select_ln10_1          (select           ) [ 0101000]
tmp_4                  (mux              ) [ 0000000]
tmp_5                  (mux              ) [ 0000000]
tmp_6                  (mux              ) [ 0000000]
tmp_7                  (mux              ) [ 0101110]
icmp_ln16              (icmp             ) [ 0101111]
br_ln16                (br               ) [ 0000000]
add_ln12               (add              ) [ 0000000]
store_ln12             (store            ) [ 0000000]
store_ln12             (store            ) [ 0000000]
store_ln12             (store            ) [ 0000000]
tmp_9                  (bitconcatenate   ) [ 0000000]
tmp_s                  (bitconcatenate   ) [ 0000000]
zext_ln16              (zext             ) [ 0000000]
sub_ln16               (sub              ) [ 0000000]
tmp                    (mux              ) [ 0000000]
select_ln8_2           (select           ) [ 0000000]
tmp_1                  (mux              ) [ 0000000]
select_ln8_3           (select           ) [ 0000000]
tmp_2                  (mux              ) [ 0000000]
select_ln8_4           (select           ) [ 0000000]
tmp_3                  (mux              ) [ 0000000]
select_ln8_5           (select           ) [ 0000000]
zext_ln16_1            (zext             ) [ 0000000]
add_ln16               (add              ) [ 0100111]
tmp_mid1               (mux              ) [ 0000000]
select_ln10_2          (select           ) [ 0000000]
tmp_1_mid1             (mux              ) [ 0000000]
select_ln10_3          (select           ) [ 0000000]
tmp_2_mid1             (mux              ) [ 0000000]
select_ln10_4          (select           ) [ 0000000]
tmp_3_mid1             (mux              ) [ 0000000]
select_ln10_5          (select           ) [ 0000000]
tmp_8                  (mux              ) [ 0100110]
icmp_ln14              (icmp             ) [ 0100011]
mul_ln859              (mul              ) [ 0100001]
acc_V_1_load           (load             ) [ 0000000]
specloopname_ln0       (specloopname     ) [ 0000000]
empty                  (speclooptripcount) [ 0000000]
specloopname_ln0       (specloopname     ) [ 0000000]
zext_ln16_2            (zext             ) [ 0000000]
c_addr                 (getelementptr    ) [ 0000000]
specpipeline_ln7       (specpipeline     ) [ 0000000]
specloopname_ln6       (specloopname     ) [ 0000000]
acc_V_2                (select           ) [ 0000000]
acc_V                  (add              ) [ 0000000]
store_ln16             (store            ) [ 0000000]
br_ln16                (br               ) [ 0000000]
store_ln12             (store            ) [ 0000000]
br_ln12                (br               ) [ 0000000]
ret_ln20               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_1_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="a_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="a_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="a_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="a_2_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b_0_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_0_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b_0_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="b_0_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="b_0_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="b_1_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="b_1_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="b_1_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="b_1_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="b_1_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="b_1_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="b_2_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="b_2_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="b_2_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="b_2_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="b_2_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="b_2_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="b_3_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="b_3_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="b_3_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="b_3_3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="b_3_4">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="b_3_5">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="c">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i16.i3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_col_prod_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_prod_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="acc_V_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="k_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten24_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten24/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="a_0_0_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_0_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="a_0_1_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_1_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="a_0_2_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_2_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="a_0_3_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_3_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="a_1_0_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_0_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="a_1_1_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_1_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="a_1_2_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_2_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="a_1_3_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_3_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="a_2_0_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_0_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="a_2_1_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_1_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="a_2_2_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_2_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="a_2_3_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_3_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="b_0_0_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_0_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="b_0_1_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_1_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="b_0_2_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_2_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="b_0_3_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_3_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="b_0_4_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_4_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="b_0_5_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_5_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="b_1_0_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_0_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="b_1_1_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_1_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="b_1_2_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_2_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="b_1_3_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_3_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="b_1_4_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_4_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="b_1_5_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_5_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="b_2_0_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_0_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="b_2_1_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_1_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="b_2_2_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_2_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="b_2_3_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_3_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="b_2_4_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_4_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="b_2_5_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_5_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="b_3_0_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_3_0_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="b_3_1_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_3_1_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="b_3_2_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_3_2_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="b_3_3_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_3_3_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="b_3_4_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_3_4_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="b_3_5_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_3_5_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="c_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="5" slack="0"/>
<pin id="400" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln16_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fu_476">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="1"/>
<pin id="698" dir="0" index="1" bw="16" slack="2"/>
<pin id="699" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln859/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln8_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="7" slack="0"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="store_ln8_store_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="2" slack="0"/>
<pin id="712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln8_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="6" slack="0"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln8_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="3" slack="0"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln8_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="3" slack="0"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln8_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="0"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="indvar_flatten24_load_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="7" slack="0"/>
<pin id="736" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten24_load/1 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln8_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="0"/>
<pin id="739" dir="0" index="1" bw="7" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln8_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/1 "/>
</bind>
</comp>

<comp id="749" class="1004" name="k_load_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="0"/>
<pin id="751" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="752" class="1004" name="indvar_flatten_load_1_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="6" slack="0"/>
<pin id="754" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/1 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln10_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="6" slack="0"/>
<pin id="757" dir="0" index="1" bw="6" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="761" class="1004" name="xor_ln8_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8/1 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp_ln12_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="3" slack="0"/>
<pin id="769" dir="0" index="1" bw="3" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="773" class="1004" name="and_ln8_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/1 "/>
</bind>
</comp>

<comp id="779" class="1004" name="or_ln10_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/1 "/>
</bind>
</comp>

<comp id="785" class="1004" name="select_ln10_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="3" slack="0"/>
<pin id="789" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="indvar_flatten_load_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="0"/>
<pin id="795" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln10_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/1 "/>
</bind>
</comp>

<comp id="802" class="1004" name="select_ln10_6_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="0" index="2" bw="6" slack="0"/>
<pin id="806" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_6/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="store_ln12_store_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="7" slack="0"/>
<pin id="812" dir="0" index="1" bw="7" slack="0"/>
<pin id="813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="815" class="1004" name="store_ln12_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="6" slack="0"/>
<pin id="817" dir="0" index="1" bw="6" slack="0"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="j_load_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="1"/>
<pin id="822" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="i_load_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="2" slack="1"/>
<pin id="825" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln8_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="2" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln8_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="0" index="2" bw="3" slack="0"/>
<pin id="836" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="select_ln8_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="0" index="1" bw="2" slack="0"/>
<pin id="842" dir="0" index="2" bw="2" slack="0"/>
<pin id="843" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/2 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln10_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="select_ln10_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="0" index="1" bw="3" slack="0"/>
<pin id="855" dir="0" index="2" bw="3" slack="0"/>
<pin id="856" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_4_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="0"/>
<pin id="861" dir="0" index="1" bw="16" slack="1"/>
<pin id="862" dir="0" index="2" bw="16" slack="1"/>
<pin id="863" dir="0" index="3" bw="16" slack="1"/>
<pin id="864" dir="0" index="4" bw="16" slack="1"/>
<pin id="865" dir="0" index="5" bw="3" slack="1"/>
<pin id="866" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_5_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="0"/>
<pin id="870" dir="0" index="1" bw="16" slack="1"/>
<pin id="871" dir="0" index="2" bw="16" slack="1"/>
<pin id="872" dir="0" index="3" bw="16" slack="1"/>
<pin id="873" dir="0" index="4" bw="16" slack="1"/>
<pin id="874" dir="0" index="5" bw="3" slack="1"/>
<pin id="875" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_6_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="0"/>
<pin id="879" dir="0" index="1" bw="16" slack="1"/>
<pin id="880" dir="0" index="2" bw="16" slack="1"/>
<pin id="881" dir="0" index="3" bw="16" slack="1"/>
<pin id="882" dir="0" index="4" bw="16" slack="1"/>
<pin id="883" dir="0" index="5" bw="3" slack="1"/>
<pin id="884" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_7_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="0"/>
<pin id="888" dir="0" index="1" bw="16" slack="0"/>
<pin id="889" dir="0" index="2" bw="16" slack="0"/>
<pin id="890" dir="0" index="3" bw="16" slack="0"/>
<pin id="891" dir="0" index="4" bw="2" slack="0"/>
<pin id="892" dir="1" index="5" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln16_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="1"/>
<pin id="900" dir="0" index="1" bw="3" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="903" class="1004" name="add_ln12_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="3" slack="1"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="store_ln12_store_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="0"/>
<pin id="910" dir="0" index="1" bw="2" slack="1"/>
<pin id="911" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="913" class="1004" name="store_ln12_store_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="3" slack="0"/>
<pin id="915" dir="0" index="1" bw="3" slack="1"/>
<pin id="916" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="918" class="1004" name="store_ln12_store_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="3" slack="0"/>
<pin id="920" dir="0" index="1" bw="3" slack="1"/>
<pin id="921" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_9_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="5" slack="0"/>
<pin id="925" dir="0" index="1" bw="2" slack="1"/>
<pin id="926" dir="0" index="2" bw="1" slack="0"/>
<pin id="927" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_s_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="3" slack="0"/>
<pin id="932" dir="0" index="1" bw="2" slack="1"/>
<pin id="933" dir="0" index="2" bw="1" slack="0"/>
<pin id="934" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="zext_ln16_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="3" slack="0"/>
<pin id="939" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sub_ln16_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="5" slack="0"/>
<pin id="943" dir="0" index="1" bw="3" slack="0"/>
<pin id="944" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/3 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="0"/>
<pin id="949" dir="0" index="1" bw="16" slack="2"/>
<pin id="950" dir="0" index="2" bw="16" slack="2"/>
<pin id="951" dir="0" index="3" bw="16" slack="2"/>
<pin id="952" dir="0" index="4" bw="16" slack="2"/>
<pin id="953" dir="0" index="5" bw="16" slack="2"/>
<pin id="954" dir="0" index="6" bw="16" slack="2"/>
<pin id="955" dir="0" index="7" bw="3" slack="1"/>
<pin id="956" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="958" class="1004" name="select_ln8_2_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="2"/>
<pin id="960" dir="0" index="1" bw="16" slack="2"/>
<pin id="961" dir="0" index="2" bw="16" slack="0"/>
<pin id="962" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_2/3 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="0"/>
<pin id="966" dir="0" index="1" bw="16" slack="2"/>
<pin id="967" dir="0" index="2" bw="16" slack="2"/>
<pin id="968" dir="0" index="3" bw="16" slack="2"/>
<pin id="969" dir="0" index="4" bw="16" slack="2"/>
<pin id="970" dir="0" index="5" bw="16" slack="2"/>
<pin id="971" dir="0" index="6" bw="16" slack="2"/>
<pin id="972" dir="0" index="7" bw="3" slack="1"/>
<pin id="973" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="975" class="1004" name="select_ln8_3_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="2"/>
<pin id="977" dir="0" index="1" bw="16" slack="2"/>
<pin id="978" dir="0" index="2" bw="16" slack="0"/>
<pin id="979" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_3/3 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_2_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="0"/>
<pin id="983" dir="0" index="1" bw="16" slack="2"/>
<pin id="984" dir="0" index="2" bw="16" slack="2"/>
<pin id="985" dir="0" index="3" bw="16" slack="2"/>
<pin id="986" dir="0" index="4" bw="16" slack="2"/>
<pin id="987" dir="0" index="5" bw="16" slack="2"/>
<pin id="988" dir="0" index="6" bw="16" slack="2"/>
<pin id="989" dir="0" index="7" bw="3" slack="1"/>
<pin id="990" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="992" class="1004" name="select_ln8_4_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="2"/>
<pin id="994" dir="0" index="1" bw="16" slack="2"/>
<pin id="995" dir="0" index="2" bw="16" slack="0"/>
<pin id="996" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_4/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_3_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="0"/>
<pin id="1000" dir="0" index="1" bw="16" slack="2"/>
<pin id="1001" dir="0" index="2" bw="16" slack="2"/>
<pin id="1002" dir="0" index="3" bw="16" slack="2"/>
<pin id="1003" dir="0" index="4" bw="16" slack="2"/>
<pin id="1004" dir="0" index="5" bw="16" slack="2"/>
<pin id="1005" dir="0" index="6" bw="16" slack="2"/>
<pin id="1006" dir="0" index="7" bw="3" slack="1"/>
<pin id="1007" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="select_ln8_5_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="2"/>
<pin id="1011" dir="0" index="1" bw="16" slack="2"/>
<pin id="1012" dir="0" index="2" bw="16" slack="0"/>
<pin id="1013" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_5/3 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="zext_ln16_1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="3" slack="1"/>
<pin id="1017" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/3 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="add_ln16_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="5" slack="0"/>
<pin id="1020" dir="0" index="1" bw="3" slack="0"/>
<pin id="1021" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_mid1_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="16" slack="0"/>
<pin id="1026" dir="0" index="1" bw="16" slack="2"/>
<pin id="1027" dir="0" index="2" bw="16" slack="2"/>
<pin id="1028" dir="0" index="3" bw="16" slack="2"/>
<pin id="1029" dir="0" index="4" bw="16" slack="2"/>
<pin id="1030" dir="0" index="5" bw="16" slack="2"/>
<pin id="1031" dir="0" index="6" bw="16" slack="2"/>
<pin id="1032" dir="0" index="7" bw="3" slack="1"/>
<pin id="1033" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_mid1/3 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="select_ln10_2_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="2"/>
<pin id="1037" dir="0" index="1" bw="16" slack="0"/>
<pin id="1038" dir="0" index="2" bw="16" slack="0"/>
<pin id="1039" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/3 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_1_mid1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="0"/>
<pin id="1044" dir="0" index="1" bw="16" slack="2"/>
<pin id="1045" dir="0" index="2" bw="16" slack="2"/>
<pin id="1046" dir="0" index="3" bw="16" slack="2"/>
<pin id="1047" dir="0" index="4" bw="16" slack="2"/>
<pin id="1048" dir="0" index="5" bw="16" slack="2"/>
<pin id="1049" dir="0" index="6" bw="16" slack="2"/>
<pin id="1050" dir="0" index="7" bw="3" slack="1"/>
<pin id="1051" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1_mid1/3 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="select_ln10_3_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="2"/>
<pin id="1055" dir="0" index="1" bw="16" slack="0"/>
<pin id="1056" dir="0" index="2" bw="16" slack="0"/>
<pin id="1057" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_3/3 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_2_mid1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="0"/>
<pin id="1062" dir="0" index="1" bw="16" slack="2"/>
<pin id="1063" dir="0" index="2" bw="16" slack="2"/>
<pin id="1064" dir="0" index="3" bw="16" slack="2"/>
<pin id="1065" dir="0" index="4" bw="16" slack="2"/>
<pin id="1066" dir="0" index="5" bw="16" slack="2"/>
<pin id="1067" dir="0" index="6" bw="16" slack="2"/>
<pin id="1068" dir="0" index="7" bw="3" slack="1"/>
<pin id="1069" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2_mid1/3 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="select_ln10_4_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="2"/>
<pin id="1073" dir="0" index="1" bw="16" slack="0"/>
<pin id="1074" dir="0" index="2" bw="16" slack="0"/>
<pin id="1075" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_4/3 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_3_mid1_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="0"/>
<pin id="1080" dir="0" index="1" bw="16" slack="2"/>
<pin id="1081" dir="0" index="2" bw="16" slack="2"/>
<pin id="1082" dir="0" index="3" bw="16" slack="2"/>
<pin id="1083" dir="0" index="4" bw="16" slack="2"/>
<pin id="1084" dir="0" index="5" bw="16" slack="2"/>
<pin id="1085" dir="0" index="6" bw="16" slack="2"/>
<pin id="1086" dir="0" index="7" bw="3" slack="1"/>
<pin id="1087" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3_mid1/3 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="select_ln10_5_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="2"/>
<pin id="1091" dir="0" index="1" bw="16" slack="0"/>
<pin id="1092" dir="0" index="2" bw="16" slack="0"/>
<pin id="1093" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_5/3 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_8_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="0"/>
<pin id="1098" dir="0" index="1" bw="16" slack="0"/>
<pin id="1099" dir="0" index="2" bw="16" slack="0"/>
<pin id="1100" dir="0" index="3" bw="16" slack="0"/>
<pin id="1101" dir="0" index="4" bw="16" slack="0"/>
<pin id="1102" dir="0" index="5" bw="3" slack="2"/>
<pin id="1103" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="icmp_ln14_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="3" slack="3"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="acc_V_1_load_load_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="5"/>
<pin id="1116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_1_load/6 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="zext_ln16_2_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="3"/>
<pin id="1119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/6 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="acc_V_2_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="2"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="0" index="2" bw="16" slack="0"/>
<pin id="1125" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_2/6 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="acc_V_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="16" slack="1"/>
<pin id="1130" dir="0" index="1" bw="16" slack="0"/>
<pin id="1131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V/6 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="store_ln12_store_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="0"/>
<pin id="1136" dir="0" index="1" bw="16" slack="5"/>
<pin id="1137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/6 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="acc_V_1_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="0"/>
<pin id="1141" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_1 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="k_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="3" slack="0"/>
<pin id="1148" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1153" class="1005" name="j_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="3" slack="0"/>
<pin id="1155" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1160" class="1005" name="indvar_flatten_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="6" slack="0"/>
<pin id="1162" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1168" class="1005" name="i_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="2" slack="0"/>
<pin id="1170" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1175" class="1005" name="indvar_flatten24_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="7" slack="0"/>
<pin id="1177" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten24 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="a_0_0_read_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="1"/>
<pin id="1184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_0_0_read "/>
</bind>
</comp>

<comp id="1187" class="1005" name="a_0_1_read_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="1"/>
<pin id="1189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_0_1_read "/>
</bind>
</comp>

<comp id="1192" class="1005" name="a_0_2_read_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="16" slack="1"/>
<pin id="1194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_0_2_read "/>
</bind>
</comp>

<comp id="1197" class="1005" name="a_0_3_read_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="1"/>
<pin id="1199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_0_3_read "/>
</bind>
</comp>

<comp id="1202" class="1005" name="a_1_0_read_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="1"/>
<pin id="1204" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_1_0_read "/>
</bind>
</comp>

<comp id="1207" class="1005" name="a_1_1_read_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="16" slack="1"/>
<pin id="1209" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_1_1_read "/>
</bind>
</comp>

<comp id="1212" class="1005" name="a_1_2_read_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="16" slack="1"/>
<pin id="1214" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_1_2_read "/>
</bind>
</comp>

<comp id="1217" class="1005" name="a_1_3_read_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="16" slack="1"/>
<pin id="1219" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_1_3_read "/>
</bind>
</comp>

<comp id="1222" class="1005" name="a_2_0_read_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="16" slack="1"/>
<pin id="1224" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_2_0_read "/>
</bind>
</comp>

<comp id="1227" class="1005" name="a_2_1_read_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="16" slack="1"/>
<pin id="1229" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_2_1_read "/>
</bind>
</comp>

<comp id="1232" class="1005" name="a_2_2_read_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="16" slack="1"/>
<pin id="1234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_2_2_read "/>
</bind>
</comp>

<comp id="1237" class="1005" name="a_2_3_read_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="16" slack="1"/>
<pin id="1239" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_2_3_read "/>
</bind>
</comp>

<comp id="1242" class="1005" name="b_0_0_read_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="2"/>
<pin id="1244" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_0_0_read "/>
</bind>
</comp>

<comp id="1249" class="1005" name="b_0_1_read_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="2"/>
<pin id="1251" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_0_1_read "/>
</bind>
</comp>

<comp id="1255" class="1005" name="b_0_2_read_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="16" slack="2"/>
<pin id="1257" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_0_2_read "/>
</bind>
</comp>

<comp id="1261" class="1005" name="b_0_3_read_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="16" slack="2"/>
<pin id="1263" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_0_3_read "/>
</bind>
</comp>

<comp id="1267" class="1005" name="b_0_4_read_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="16" slack="2"/>
<pin id="1269" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_0_4_read "/>
</bind>
</comp>

<comp id="1273" class="1005" name="b_0_5_read_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="16" slack="2"/>
<pin id="1275" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_0_5_read "/>
</bind>
</comp>

<comp id="1279" class="1005" name="b_1_0_read_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="16" slack="2"/>
<pin id="1281" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_1_0_read "/>
</bind>
</comp>

<comp id="1286" class="1005" name="b_1_1_read_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="2"/>
<pin id="1288" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_1_1_read "/>
</bind>
</comp>

<comp id="1292" class="1005" name="b_1_2_read_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="16" slack="2"/>
<pin id="1294" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_1_2_read "/>
</bind>
</comp>

<comp id="1298" class="1005" name="b_1_3_read_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="16" slack="2"/>
<pin id="1300" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_1_3_read "/>
</bind>
</comp>

<comp id="1304" class="1005" name="b_1_4_read_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="16" slack="2"/>
<pin id="1306" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_1_4_read "/>
</bind>
</comp>

<comp id="1310" class="1005" name="b_1_5_read_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="16" slack="2"/>
<pin id="1312" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_1_5_read "/>
</bind>
</comp>

<comp id="1316" class="1005" name="b_2_0_read_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="16" slack="2"/>
<pin id="1318" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_2_0_read "/>
</bind>
</comp>

<comp id="1323" class="1005" name="b_2_1_read_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="2"/>
<pin id="1325" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_2_1_read "/>
</bind>
</comp>

<comp id="1329" class="1005" name="b_2_2_read_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="16" slack="2"/>
<pin id="1331" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_2_2_read "/>
</bind>
</comp>

<comp id="1335" class="1005" name="b_2_3_read_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="16" slack="2"/>
<pin id="1337" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_2_3_read "/>
</bind>
</comp>

<comp id="1341" class="1005" name="b_2_4_read_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="2"/>
<pin id="1343" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_2_4_read "/>
</bind>
</comp>

<comp id="1347" class="1005" name="b_2_5_read_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="16" slack="2"/>
<pin id="1349" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_2_5_read "/>
</bind>
</comp>

<comp id="1353" class="1005" name="b_3_0_read_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="16" slack="2"/>
<pin id="1355" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_3_0_read "/>
</bind>
</comp>

<comp id="1360" class="1005" name="b_3_1_read_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="16" slack="2"/>
<pin id="1362" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_3_1_read "/>
</bind>
</comp>

<comp id="1366" class="1005" name="b_3_2_read_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="16" slack="2"/>
<pin id="1368" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_3_2_read "/>
</bind>
</comp>

<comp id="1372" class="1005" name="b_3_3_read_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="16" slack="2"/>
<pin id="1374" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_3_3_read "/>
</bind>
</comp>

<comp id="1378" class="1005" name="b_3_4_read_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="16" slack="2"/>
<pin id="1380" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_3_4_read "/>
</bind>
</comp>

<comp id="1384" class="1005" name="b_3_5_read_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="16" slack="2"/>
<pin id="1386" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_3_5_read "/>
</bind>
</comp>

<comp id="1390" class="1005" name="icmp_ln8_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="4"/>
<pin id="1392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="icmp_ln10_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="1"/>
<pin id="1396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="and_ln8_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="1"/>
<pin id="1406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln8 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="select_ln10_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="3" slack="1"/>
<pin id="1415" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="j_load_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="3" slack="1"/>
<pin id="1426" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="1432" class="1005" name="select_ln8_1_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="2" slack="1"/>
<pin id="1434" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln8_1 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="add_ln10_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="3" slack="1"/>
<pin id="1440" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="select_ln10_1_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="3" slack="1"/>
<pin id="1448" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10_1 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="tmp_7_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="16" slack="2"/>
<pin id="1453" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="icmp_ln16_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="4"/>
<pin id="1458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="add_ln16_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="5" slack="3"/>
<pin id="1462" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="tmp_8_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="16" slack="1"/>
<pin id="1467" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="icmp_ln14_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="2"/>
<pin id="1472" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="mul_ln859_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="16" slack="1"/>
<pin id="1477" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln859 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="74" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="74" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="74" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="74" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="100" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="100" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="100" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="100" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="100" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="100" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="100" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="100" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="100" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="100" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="100" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="100" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="100" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="100" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="100" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="100" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="100" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="100" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="100" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="100" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="100" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="100" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="100" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="100" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="100" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="100" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="100" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="100" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="100" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="100" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="58" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="100" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="100" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="100" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="100" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="100" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="100" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="70" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="72" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="150" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="708"><net_src comp="102" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="104" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="106" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="108" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="108" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="110" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="741"><net_src comp="734" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="112" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="734" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="114" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="759"><net_src comp="752" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="116" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="118" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="749" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="120" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="761" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="755" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="108" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="749" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="800"><net_src comp="793" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="122" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="807"><net_src comp="755" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="122" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="796" pin="2"/><net_sink comp="802" pin=2"/></net>

<net id="814"><net_src comp="743" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="802" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="124" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="108" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="820" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="844"><net_src comp="826" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="845"><net_src comp="823" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="850"><net_src comp="832" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="126" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="857"><net_src comp="846" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="858"><net_src comp="832" pin="3"/><net_sink comp="852" pin=2"/></net>

<net id="867"><net_src comp="128" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="876"><net_src comp="128" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="885"><net_src comp="128" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="893"><net_src comp="130" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="859" pin="6"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="868" pin="6"/><net_sink comp="886" pin=2"/></net>

<net id="896"><net_src comp="877" pin="6"/><net_sink comp="886" pin=3"/></net>

<net id="897"><net_src comp="839" pin="3"/><net_sink comp="886" pin=4"/></net>

<net id="902"><net_src comp="132" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="126" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="839" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="917"><net_src comp="852" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="903" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="928"><net_src comp="134" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="108" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="935"><net_src comp="136" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="138" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="940"><net_src comp="930" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="923" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="957"><net_src comp="140" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="963"><net_src comp="947" pin="8"/><net_sink comp="958" pin=2"/></net>

<net id="974"><net_src comp="140" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="980"><net_src comp="964" pin="8"/><net_sink comp="975" pin=2"/></net>

<net id="991"><net_src comp="140" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="997"><net_src comp="981" pin="8"/><net_sink comp="992" pin=2"/></net>

<net id="1008"><net_src comp="140" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1014"><net_src comp="998" pin="8"/><net_sink comp="1009" pin=2"/></net>

<net id="1022"><net_src comp="941" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1015" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1034"><net_src comp="140" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1040"><net_src comp="1024" pin="8"/><net_sink comp="1035" pin=1"/></net>

<net id="1041"><net_src comp="958" pin="3"/><net_sink comp="1035" pin=2"/></net>

<net id="1052"><net_src comp="140" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1058"><net_src comp="1042" pin="8"/><net_sink comp="1053" pin=1"/></net>

<net id="1059"><net_src comp="975" pin="3"/><net_sink comp="1053" pin=2"/></net>

<net id="1070"><net_src comp="140" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1076"><net_src comp="1060" pin="8"/><net_sink comp="1071" pin=1"/></net>

<net id="1077"><net_src comp="992" pin="3"/><net_sink comp="1071" pin=2"/></net>

<net id="1088"><net_src comp="140" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1094"><net_src comp="1078" pin="8"/><net_sink comp="1089" pin=1"/></net>

<net id="1095"><net_src comp="1009" pin="3"/><net_sink comp="1089" pin=2"/></net>

<net id="1104"><net_src comp="128" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1105"><net_src comp="1035" pin="3"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="1053" pin="3"/><net_sink comp="1096" pin=2"/></net>

<net id="1107"><net_src comp="1071" pin="3"/><net_sink comp="1096" pin=3"/></net>

<net id="1108"><net_src comp="1089" pin="3"/><net_sink comp="1096" pin=4"/></net>

<net id="1113"><net_src comp="108" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1120"><net_src comp="1117" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1126"><net_src comp="110" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1127"><net_src comp="1114" pin="1"/><net_sink comp="1121" pin=2"/></net>

<net id="1132"><net_src comp="1121" pin="3"/><net_sink comp="1128" pin=1"/></net>

<net id="1133"><net_src comp="1128" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="1138"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="156" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1145"><net_src comp="1139" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1149"><net_src comp="160" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1152"><net_src comp="1146" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1156"><net_src comp="164" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1159"><net_src comp="1153" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1163"><net_src comp="168" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1167"><net_src comp="1160" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1171"><net_src comp="172" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1174"><net_src comp="1168" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1178"><net_src comp="176" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1181"><net_src comp="1175" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1185"><net_src comp="180" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1190"><net_src comp="186" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="1195"><net_src comp="192" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="859" pin=3"/></net>

<net id="1200"><net_src comp="198" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="859" pin=4"/></net>

<net id="1205"><net_src comp="204" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1210"><net_src comp="210" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="1215"><net_src comp="216" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="868" pin=3"/></net>

<net id="1220"><net_src comp="222" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="868" pin=4"/></net>

<net id="1225"><net_src comp="228" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1230"><net_src comp="234" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="1235"><net_src comp="240" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="877" pin=3"/></net>

<net id="1240"><net_src comp="246" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="877" pin=4"/></net>

<net id="1245"><net_src comp="252" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1248"><net_src comp="1242" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1252"><net_src comp="258" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="947" pin=2"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="1024" pin=2"/></net>

<net id="1258"><net_src comp="264" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="947" pin=3"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="1024" pin=3"/></net>

<net id="1264"><net_src comp="270" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="947" pin=4"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="1024" pin=4"/></net>

<net id="1270"><net_src comp="276" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="947" pin=5"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="1024" pin=5"/></net>

<net id="1276"><net_src comp="282" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="947" pin=6"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="1024" pin=6"/></net>

<net id="1282"><net_src comp="288" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1285"><net_src comp="1279" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1289"><net_src comp="294" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="964" pin=2"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="1042" pin=2"/></net>

<net id="1295"><net_src comp="300" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="964" pin=3"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="1042" pin=3"/></net>

<net id="1301"><net_src comp="306" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="964" pin=4"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="1042" pin=4"/></net>

<net id="1307"><net_src comp="312" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="964" pin=5"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="1042" pin=5"/></net>

<net id="1313"><net_src comp="318" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="964" pin=6"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="1042" pin=6"/></net>

<net id="1319"><net_src comp="324" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1322"><net_src comp="1316" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1326"><net_src comp="330" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="981" pin=2"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="1060" pin=2"/></net>

<net id="1332"><net_src comp="336" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="981" pin=3"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="1060" pin=3"/></net>

<net id="1338"><net_src comp="342" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="981" pin=4"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="1060" pin=4"/></net>

<net id="1344"><net_src comp="348" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="981" pin=5"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="1060" pin=5"/></net>

<net id="1350"><net_src comp="354" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="981" pin=6"/></net>

<net id="1352"><net_src comp="1347" pin="1"/><net_sink comp="1060" pin=6"/></net>

<net id="1356"><net_src comp="360" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1359"><net_src comp="1353" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1363"><net_src comp="366" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="998" pin=2"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="1078" pin=2"/></net>

<net id="1369"><net_src comp="372" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="998" pin=3"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="1078" pin=3"/></net>

<net id="1375"><net_src comp="378" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="998" pin=4"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="1078" pin=4"/></net>

<net id="1381"><net_src comp="384" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="998" pin=5"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="1078" pin=5"/></net>

<net id="1387"><net_src comp="390" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="998" pin=6"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="1078" pin=6"/></net>

<net id="1393"><net_src comp="737" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1397"><net_src comp="755" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1400"><net_src comp="1394" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1401"><net_src comp="1394" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1402"><net_src comp="1394" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1403"><net_src comp="1394" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1407"><net_src comp="773" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1410"><net_src comp="1404" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1411"><net_src comp="1404" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1412"><net_src comp="1404" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1416"><net_src comp="785" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="859" pin=5"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="868" pin=5"/></net>

<net id="1419"><net_src comp="1413" pin="1"/><net_sink comp="877" pin=5"/></net>

<net id="1420"><net_src comp="1413" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1421"><net_src comp="1413" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1422"><net_src comp="1413" pin="1"/><net_sink comp="1096" pin=5"/></net>

<net id="1423"><net_src comp="1413" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1427"><net_src comp="820" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="947" pin=7"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="964" pin=7"/></net>

<net id="1430"><net_src comp="1424" pin="1"/><net_sink comp="981" pin=7"/></net>

<net id="1431"><net_src comp="1424" pin="1"/><net_sink comp="998" pin=7"/></net>

<net id="1435"><net_src comp="839" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1441"><net_src comp="846" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1024" pin=7"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="1042" pin=7"/></net>

<net id="1444"><net_src comp="1438" pin="1"/><net_sink comp="1060" pin=7"/></net>

<net id="1445"><net_src comp="1438" pin="1"/><net_sink comp="1078" pin=7"/></net>

<net id="1449"><net_src comp="852" pin="3"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1454"><net_src comp="886" pin="5"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1459"><net_src comp="898" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1463"><net_src comp="1018" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1468"><net_src comp="1096" pin="6"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1473"><net_src comp="1109" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1478"><net_src comp="476" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="1128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {6 }
 - Input state : 
	Port: mmul : a_0_0 | {1 }
	Port: mmul : a_0_1 | {1 }
	Port: mmul : a_0_2 | {1 }
	Port: mmul : a_0_3 | {1 }
	Port: mmul : a_1_0 | {1 }
	Port: mmul : a_1_1 | {1 }
	Port: mmul : a_1_2 | {1 }
	Port: mmul : a_1_3 | {1 }
	Port: mmul : a_2_0 | {1 }
	Port: mmul : a_2_1 | {1 }
	Port: mmul : a_2_2 | {1 }
	Port: mmul : a_2_3 | {1 }
	Port: mmul : b_0_0 | {1 }
	Port: mmul : b_0_1 | {1 }
	Port: mmul : b_0_2 | {1 }
	Port: mmul : b_0_3 | {1 }
	Port: mmul : b_0_4 | {1 }
	Port: mmul : b_0_5 | {1 }
	Port: mmul : b_1_0 | {1 }
	Port: mmul : b_1_1 | {1 }
	Port: mmul : b_1_2 | {1 }
	Port: mmul : b_1_3 | {1 }
	Port: mmul : b_1_4 | {1 }
	Port: mmul : b_1_5 | {1 }
	Port: mmul : b_2_0 | {1 }
	Port: mmul : b_2_1 | {1 }
	Port: mmul : b_2_2 | {1 }
	Port: mmul : b_2_3 | {1 }
	Port: mmul : b_2_4 | {1 }
	Port: mmul : b_2_5 | {1 }
	Port: mmul : b_3_0 | {1 }
	Port: mmul : b_3_1 | {1 }
	Port: mmul : b_3_2 | {1 }
	Port: mmul : b_3_3 | {1 }
	Port: mmul : b_3_4 | {1 }
	Port: mmul : b_3_5 | {1 }
  - Chain level:
	State 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		indvar_flatten24_load : 1
		icmp_ln8 : 2
		add_ln8_1 : 2
		br_ln8 : 3
		k_load : 1
		indvar_flatten_load_1 : 1
		icmp_ln10 : 2
		xor_ln8 : 3
		icmp_ln12 : 2
		and_ln8 : 3
		or_ln10 : 3
		select_ln10 : 3
		indvar_flatten_load : 1
		add_ln10_1 : 2
		select_ln10_6 : 3
		store_ln12 : 3
		store_ln12 : 4
	State 2
		add_ln8 : 1
		select_ln8 : 1
		select_ln8_1 : 2
		add_ln10 : 2
		select_ln10_1 : 3
		tmp_7 : 3
		br_ln16 : 1
		store_ln12 : 3
		store_ln12 : 4
		store_ln12 : 1
	State 3
		zext_ln16 : 1
		sub_ln16 : 2
		select_ln8_2 : 1
		select_ln8_3 : 1
		select_ln8_4 : 1
		select_ln8_5 : 1
		add_ln16 : 3
		select_ln10_2 : 2
		select_ln10_3 : 2
		select_ln10_4 : 2
		select_ln10_5 : 2
		tmp_8 : 3
	State 4
	State 5
	State 6
		c_addr : 1
		acc_V_2 : 1
		acc_V : 2
		store_ln16 : 3
		store_ln12 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_4_fu_859      |    0    |    0    |    17   |
|          |      tmp_5_fu_868      |    0    |    0    |    17   |
|          |      tmp_6_fu_877      |    0    |    0    |    17   |
|          |      tmp_7_fu_886      |    0    |    0    |    13   |
|          |       tmp_fu_947       |    0    |    0    |    25   |
|          |      tmp_1_fu_964      |    0    |    0    |    25   |
|    mux   |      tmp_2_fu_981      |    0    |    0    |    25   |
|          |      tmp_3_fu_998      |    0    |    0    |    25   |
|          |    tmp_mid1_fu_1024    |    0    |    0    |    25   |
|          |   tmp_1_mid1_fu_1042   |    0    |    0    |    25   |
|          |   tmp_2_mid1_fu_1060   |    0    |    0    |    25   |
|          |   tmp_3_mid1_fu_1078   |    0    |    0    |    25   |
|          |      tmp_8_fu_1096     |    0    |    0    |    17   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln10_fu_785   |    0    |    0    |    3    |
|          |  select_ln10_6_fu_802  |    0    |    0    |    6    |
|          |    select_ln8_fu_832   |    0    |    0    |    3    |
|          |   select_ln8_1_fu_839  |    0    |    0    |    2    |
|          |  select_ln10_1_fu_852  |    0    |    0    |    3    |
|          |   select_ln8_2_fu_958  |    0    |    0    |    16   |
|  select  |   select_ln8_3_fu_975  |    0    |    0    |    16   |
|          |   select_ln8_4_fu_992  |    0    |    0    |    16   |
|          |  select_ln8_5_fu_1009  |    0    |    0    |    16   |
|          |  select_ln10_2_fu_1035 |    0    |    0    |    16   |
|          |  select_ln10_3_fu_1053 |    0    |    0    |    16   |
|          |  select_ln10_4_fu_1071 |    0    |    0    |    16   |
|          |  select_ln10_5_fu_1089 |    0    |    0    |    16   |
|          |     acc_V_2_fu_1121    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln8_1_fu_743    |    0    |    0    |    14   |
|          |    add_ln10_1_fu_796   |    0    |    0    |    14   |
|          |     add_ln8_fu_826     |    0    |    0    |    10   |
|    add   |     add_ln10_fu_846    |    0    |    0    |    11   |
|          |     add_ln12_fu_903    |    0    |    0    |    11   |
|          |    add_ln16_fu_1018    |    0    |    0    |    7    |
|          |      acc_V_fu_1128     |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_476       |    1    |    67   |    2    |
|----------|------------------------|---------|---------|---------|
|          |     icmp_ln8_fu_737    |    0    |    0    |    10   |
|          |    icmp_ln10_fu_755    |    0    |    0    |    10   |
|   icmp   |    icmp_ln12_fu_767    |    0    |    0    |    8    |
|          |    icmp_ln16_fu_898    |    0    |    0    |    8    |
|          |    icmp_ln14_fu_1109   |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln16_fu_941    |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln8_fu_761     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln8_fu_773     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln10_fu_779     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          | a_0_0_read_read_fu_180 |    0    |    0    |    0    |
|          | a_0_1_read_read_fu_186 |    0    |    0    |    0    |
|          | a_0_2_read_read_fu_192 |    0    |    0    |    0    |
|          | a_0_3_read_read_fu_198 |    0    |    0    |    0    |
|          | a_1_0_read_read_fu_204 |    0    |    0    |    0    |
|          | a_1_1_read_read_fu_210 |    0    |    0    |    0    |
|          | a_1_2_read_read_fu_216 |    0    |    0    |    0    |
|          | a_1_3_read_read_fu_222 |    0    |    0    |    0    |
|          | a_2_0_read_read_fu_228 |    0    |    0    |    0    |
|          | a_2_1_read_read_fu_234 |    0    |    0    |    0    |
|          | a_2_2_read_read_fu_240 |    0    |    0    |    0    |
|          | a_2_3_read_read_fu_246 |    0    |    0    |    0    |
|          | b_0_0_read_read_fu_252 |    0    |    0    |    0    |
|          | b_0_1_read_read_fu_258 |    0    |    0    |    0    |
|          | b_0_2_read_read_fu_264 |    0    |    0    |    0    |
|          | b_0_3_read_read_fu_270 |    0    |    0    |    0    |
|          | b_0_4_read_read_fu_276 |    0    |    0    |    0    |
|   read   | b_0_5_read_read_fu_282 |    0    |    0    |    0    |
|          | b_1_0_read_read_fu_288 |    0    |    0    |    0    |
|          | b_1_1_read_read_fu_294 |    0    |    0    |    0    |
|          | b_1_2_read_read_fu_300 |    0    |    0    |    0    |
|          | b_1_3_read_read_fu_306 |    0    |    0    |    0    |
|          | b_1_4_read_read_fu_312 |    0    |    0    |    0    |
|          | b_1_5_read_read_fu_318 |    0    |    0    |    0    |
|          | b_2_0_read_read_fu_324 |    0    |    0    |    0    |
|          | b_2_1_read_read_fu_330 |    0    |    0    |    0    |
|          | b_2_2_read_read_fu_336 |    0    |    0    |    0    |
|          | b_2_3_read_read_fu_342 |    0    |    0    |    0    |
|          | b_2_4_read_read_fu_348 |    0    |    0    |    0    |
|          | b_2_5_read_read_fu_354 |    0    |    0    |    0    |
|          | b_3_0_read_read_fu_360 |    0    |    0    |    0    |
|          | b_3_1_read_read_fu_366 |    0    |    0    |    0    |
|          | b_3_2_read_read_fu_372 |    0    |    0    |    0    |
|          | b_3_3_read_read_fu_378 |    0    |    0    |    0    |
|          | b_3_4_read_read_fu_384 |    0    |    0    |    0    |
|          | b_3_5_read_read_fu_390 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_9_fu_923      |    0    |    0    |    0    |
|          |      tmp_s_fu_930      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln16_fu_937    |    0    |    0    |    0    |
|   zext   |   zext_ln16_1_fu_1015  |    0    |    0    |    0    |
|          |   zext_ln16_2_fu_1117  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    67   |   591   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   a_0_0_read_reg_1182   |   16   |
|   a_0_1_read_reg_1187   |   16   |
|   a_0_2_read_reg_1192   |   16   |
|   a_0_3_read_reg_1197   |   16   |
|   a_1_0_read_reg_1202   |   16   |
|   a_1_1_read_reg_1207   |   16   |
|   a_1_2_read_reg_1212   |   16   |
|   a_1_3_read_reg_1217   |   16   |
|   a_2_0_read_reg_1222   |   16   |
|   a_2_1_read_reg_1227   |   16   |
|   a_2_2_read_reg_1232   |   16   |
|   a_2_3_read_reg_1237   |   16   |
|     acc_V_1_reg_1139    |   16   |
|    add_ln10_reg_1438    |    3   |
|    add_ln16_reg_1460    |    5   |
|     and_ln8_reg_1404    |    1   |
|   b_0_0_read_reg_1242   |   16   |
|   b_0_1_read_reg_1249   |   16   |
|   b_0_2_read_reg_1255   |   16   |
|   b_0_3_read_reg_1261   |   16   |
|   b_0_4_read_reg_1267   |   16   |
|   b_0_5_read_reg_1273   |   16   |
|   b_1_0_read_reg_1279   |   16   |
|   b_1_1_read_reg_1286   |   16   |
|   b_1_2_read_reg_1292   |   16   |
|   b_1_3_read_reg_1298   |   16   |
|   b_1_4_read_reg_1304   |   16   |
|   b_1_5_read_reg_1310   |   16   |
|   b_2_0_read_reg_1316   |   16   |
|   b_2_1_read_reg_1323   |   16   |
|   b_2_2_read_reg_1329   |   16   |
|   b_2_3_read_reg_1335   |   16   |
|   b_2_4_read_reg_1341   |   16   |
|   b_2_5_read_reg_1347   |   16   |
|   b_3_0_read_reg_1353   |   16   |
|   b_3_1_read_reg_1360   |   16   |
|   b_3_2_read_reg_1366   |   16   |
|   b_3_3_read_reg_1372   |   16   |
|   b_3_4_read_reg_1378   |   16   |
|   b_3_5_read_reg_1384   |   16   |
|        i_reg_1168       |    2   |
|    icmp_ln10_reg_1394   |    1   |
|    icmp_ln14_reg_1470   |    1   |
|    icmp_ln16_reg_1456   |    1   |
|    icmp_ln8_reg_1390    |    1   |
|indvar_flatten24_reg_1175|    7   |
| indvar_flatten_reg_1160 |    6   |
|     j_load_reg_1424     |    3   |
|        j_reg_1153       |    3   |
|        k_reg_1146       |    3   |
|    mul_ln859_reg_1475   |   16   |
|  select_ln10_1_reg_1446 |    3   |
|   select_ln10_reg_1413  |    3   |
|  select_ln8_1_reg_1432  |    2   |
|      tmp_7_reg_1451     |   16   |
|      tmp_8_reg_1465     |   16   |
+-------------------------+--------+
|          Total          |   685  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   67   |   591  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   685  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   752  |   591  |
+-----------+--------+--------+--------+
