verilog work "prueba_2_asc.v"
verilog work "prueba_1_asc.v"
verilog work "prueba_1.v"
verilog work "tb_prueba1.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
